
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../common/hdl/usb_cdc_lib/phy_tx.v; read_verilog ../../../common/hdl/usb_cdc_lib/phy_rx.v; read_verilog ../../../common/hdl/usb_cdc_lib/sie.v; read_verilog ../../../common/hdl/usb_cdc_lib/ctrl_endp.v; read_verilog ../../../common/hdl/usb_cdc_lib/in_fifo.v; read_verilog ../../../common/hdl/usb_cdc_lib/out_fifo.v; read_verilog ../../../common/hdl/usb_cdc_lib/bulk_endp.v; read_verilog ../../../common/hdl/usb_cdc_lib/usb_cdc.v; read_verilog ../../../common/hdl/ip_rtl_lib/prescaler.v; read_verilog ../../../common/hdl/ip_rtl_lib/fifo_if.v; read_verilog ../../../common/hdl/ip_rtl_lib/timer.v; read_verilog ../../../common/hdl/ip_rtl_lib/gpio.v; read_verilog ../../../common/hdl/ip_rtl_lib/irqck.v; read_verilog ../../../common/hdl/ip_rtl_lib/vic.v; read_verilog ../../../common/hdl/ice40_lib/SB_RAM256x16.v; read_verilog ../../../common/hdl/mem_ice40_lib/soc_rom.v; read_verilog ../../../common/hdl/mem_ice40_lib/soc_ram.v; read_verilog ../../../uf16/hdl/uf16.v; read_verilog ../hdl/uf16soc/app.v; read_verilog ../hdl/uf16soc/uf16soc.v;' --

1. Executing Verilog-2005 frontend: ../../../common/hdl/usb_cdc_lib/phy_tx.v
Parsing Verilog input from `../../../common/hdl/usb_cdc_lib/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/phy_tx.v:79.4-158.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../common/hdl/usb_cdc_lib/phy_rx.v
Parsing Verilog input from `../../../common/hdl/usb_cdc_lib/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/phy_rx.v:95.4-104.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/phy_rx.v:188.4-231.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/phy_rx.v:266.4-357.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../common/hdl/usb_cdc_lib/sie.v
Parsing Verilog input from `../../../common/hdl/usb_cdc_lib/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/sie.v:389.4-639.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../common/hdl/usb_cdc_lib/ctrl_endp.v
Parsing Verilog input from `../../../common/hdl/usb_cdc_lib/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../common/hdl/usb_cdc_lib/in_fifo.v
Parsing Verilog input from `../../../common/hdl/usb_cdc_lib/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../common/hdl/usb_cdc_lib/out_fifo.v
Parsing Verilog input from `../../../common/hdl/usb_cdc_lib/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../common/hdl/usb_cdc_lib/bulk_endp.v
Parsing Verilog input from `../../../common/hdl/usb_cdc_lib/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../common/hdl/usb_cdc_lib/usb_cdc.v
Parsing Verilog input from `../../../common/hdl/usb_cdc_lib/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/usb_cdc.v:109.4-123.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../../common/hdl/ip_rtl_lib/prescaler.v
Parsing Verilog input from `../../../common/hdl/ip_rtl_lib/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../../common/hdl/ip_rtl_lib/fifo_if.v
Parsing Verilog input from `../../../common/hdl/ip_rtl_lib/fifo_if.v' to AST representation.
Generating RTLIL representation for module `\fifo_if'.
Note: Assuming pure combinatorial block at ../../../common/hdl/ip_rtl_lib/fifo_if.v:113.4-126.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../../common/hdl/ip_rtl_lib/timer.v
Parsing Verilog input from `../../../common/hdl/ip_rtl_lib/timer.v' to AST representation.
Generating RTLIL representation for module `\timer'.
Note: Assuming pure combinatorial block at ../../../common/hdl/ip_rtl_lib/timer.v:56.4-73.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../../common/hdl/ip_rtl_lib/gpio.v
Parsing Verilog input from `../../../common/hdl/ip_rtl_lib/gpio.v' to AST representation.
Generating RTLIL representation for module `\gpio'.
Note: Assuming pure combinatorial block at ../../../common/hdl/ip_rtl_lib/gpio.v:47.4-63.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../../common/hdl/ip_rtl_lib/irqck.v
Parsing Verilog input from `../../../common/hdl/ip_rtl_lib/irqck.v' to AST representation.
Generating RTLIL representation for module `\irqck'.
Note: Assuming pure combinatorial block at ../../../common/hdl/ip_rtl_lib/irqck.v:87.4-102.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../../common/hdl/ip_rtl_lib/vic.v
Parsing Verilog input from `../../../common/hdl/ip_rtl_lib/vic.v' to AST representation.
Generating RTLIL representation for module `\vic'.
Note: Assuming pure combinatorial block at ../../../common/hdl/ip_rtl_lib/vic.v:96.4-107.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../common/hdl/ip_rtl_lib/vic.v:109.4-123.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../common/hdl/ip_rtl_lib/vic.v:137.4-154.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../../../common/hdl/ice40_lib/SB_RAM256x16.v
Parsing Verilog input from `../../../common/hdl/ice40_lib/SB_RAM256x16.v' to AST representation.
Generating RTLIL representation for module `\SB_RAM256x16'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../../../common/hdl/mem_ice40_lib/soc_rom.v
Parsing Verilog input from `../../../common/hdl/mem_ice40_lib/soc_rom.v' to AST representation.
Generating RTLIL representation for module `\soc_rom'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: ../../../common/hdl/mem_ice40_lib/soc_ram.v
Parsing Verilog input from `../../../common/hdl/mem_ice40_lib/soc_ram.v' to AST representation.
Generating RTLIL representation for module `\soc_ram'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: ../../../uf16/hdl/uf16.v
Parsing Verilog input from `../../../uf16/hdl/uf16.v' to AST representation.
Generating RTLIL representation for module `\uf16'.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
Note: Assuming pure combinatorial block at ../../../uf16/hdl/uf16.v:270.4-282.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../uf16/hdl/uf16.v:349.4-482.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../uf16/hdl/uf16.v:566.4-1231.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: ../hdl/uf16soc/app.v
Parsing Verilog input from `../hdl/uf16soc/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/uf16soc/app.v:187.4-248.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: ../hdl/uf16soc/uf16soc.v
Parsing Verilog input from `../hdl/uf16soc/uf16soc.v' to AST representation.
Generating RTLIL representation for module `\uf16soc'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top uf16soc; write_json output/uf16soc/uf16soc.json' --

21. Executing SYNTH_ICE40 pass.

21.1. Executing Verilog-2005 frontend: /sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

21.2. Executing HIERARCHY pass (managing design hierarchy).

21.2.1. Analyzing design hierarchy..
Top module:  \uf16soc
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \irqck
Used module:         \soc_ram
Used module:             \SB_RAM256x16
Used module:         \soc_rom
Used module:         \vic
Used module:         \gpio
Used module:         \timer
Used module:         \fifo_if
Used module:         \uf16
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

21.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/phy_rx.v:95.4-104.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/phy_rx.v:188.4-231.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/phy_rx.v:266.4-357.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

21.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo'.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

21.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

21.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$e7f43581e892864555b1961cc912534dae93495e\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

21.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4

21.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/sie.v:389.4-639.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \INIT_0 = 256'1011001101110000100000011011010101100101101011101000010010111111110010000100000110000110010110101000111101110011000000110100010001101011011010110111011010111001111000100101001100000010100110110101010110100001011111011001000011011111001001000101010011011011
Parameter \INIT_1 = 256'1101111001001010111001101001010010001011110000011001100011010001100111111110100011101111101111011100000001101011101001000100010010001101101111000111010001000001000110001111110010111010111001101111011001011000110111101000101110110011101001110001001011010011
Parameter \INIT_2 = 256'1011101010101100010000100010110001000110110111111011011001110110101110110111010101010101111110001111100010100100100100101100011011101011100111001111000001110111010010011101111011010111000000011010000101011101101010011010001011101101010110111101111000011110
Parameter \INIT_3 = 256'1011101010000011001100000111011110101101101000110101101010001010100100010110001110101111011001001101010100001000000111110100100101001110011111011001110011000010110100110101011101110010111111000011101101110010011010111001010001101100001001000110000001100100
Parameter \INIT_4 = 256'1011011000110101100110100101000011101011100001110000001011101101001001000001001011001101110011110110101010000111101010010000001100011010010111010101011110101001111100111001101111010011011110101100000100001001010110000110010110110000101110111101111011011001
Parameter \INIT_5 = 256'0000011010101101111101001000010001110000000000000111001011101001011001011111010011111000110000100010011001111111111110000001111001010000110110110111000001111010011000011010010000010101001010101100101101011010011110000000111101001000001110110000010011010110
Parameter \INIT_6 = 256'1000100001011000110000100000000000110111011001001001011001011111101111000000000101011010110001100010110000111010000001110101000111100101111111101011100111111001001101000011111010101000111001100010001111011011111100100000010101000000100010100011010110110100
Parameter \INIT_7 = 256'1001000101001000000100110000010101011111001010001001010100000001011000010101101001100010101001100000110110110011101010110000000001101101110101110111111111101100100010010110110101111001111101101111000100101010111110100111010101010101110001010100001001100000
Parameter \INIT_8 = 256'1111011000110000001000100010001000101011100010011001100001111001100001111110011101011110010101101010010010100100100011100011101111000010100011001011011101001100000011111110101011110111011111101111011010111110000101110010010111010000011111110111010000111101
Parameter \INIT_9 = 256'0010001110000101101100100001111010011011101000110001011101110011101100000100000010010010101101011001101101000100110011010011101101011011001110110010011110101100100000011000011011111010000101011001000000000100111001001001101001010011111111111001111011101100
Parameter \INIT_A = 256'0001000101101001101011100111010010110011000010111100111011110010111101011011001010010101101110100010000011001111011000011010011100110000111100111000110110000100101001011101001000111101010111010000100010000010100111000000011011011000101011100001100111100000
Parameter \INIT_B = 256'0111100100000001010011110111110101111000111110010111010011001011000001101110100000010100100101010100001011101111011000011110000001110010111100010000010111001101100010011101100001101101010001101100010110001100111000001010111001010010010110111100000110010011
Parameter \INIT_C = 256'0000110111100100001100101110101110100001001100111101011011111010001101000010110011000001011000011001011101111111100111001100010010101101000010110111110011100011100111001101001001101000111001000000000011000110011110100000110101100100100100011000100010110101
Parameter \INIT_D = 256'1111011101001010001111101100000101001110000100001010010010011100010111110011000001110111011110110010110010110101001101110010110000100100101010011010111111101110101110011110010011010110110010010001011011100000011010110101100000111111010000111000111111110110
Parameter \INIT_E = 256'1011011111101101101010101000010010011100110110110100110001110011111100001010100000000010101001100101111000110111000110110101110010001000011101100110110001011101011111010111101101011000100111000000011110110111111001010011000110000000011101000101110101010000
Parameter \INIT_F = 256'0000100110010000010110100000110101100001110111101111111101010001110110101100110011101000111010110010110010001010101110000101100110101101111110000011100010110011011001101011011000111001001010111011001001110010111011101010000001000010111001111001000000001110

21.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'1011001101110000100000011011010101100101101011101000010010111111110010000100000110000110010110101000111101110011000000110100010001101011011010110111011010111001111000100101001100000010100110110101010110100001011111011001000011011111001001000101010011011011
Parameter \INIT_1 = 256'1101111001001010111001101001010010001011110000011001100011010001100111111110100011101111101111011100000001101011101001000100010010001101101111000111010001000001000110001111110010111010111001101111011001011000110111101000101110110011101001110001001011010011
Parameter \INIT_2 = 256'1011101010101100010000100010110001000110110111111011011001110110101110110111010101010101111110001111100010100100100100101100011011101011100111001111000001110111010010011101111011010111000000011010000101011101101010011010001011101101010110111101111000011110
Parameter \INIT_3 = 256'1011101010000011001100000111011110101101101000110101101010001010100100010110001110101111011001001101010100001000000111110100100101001110011111011001110011000010110100110101011101110010111111000011101101110010011010111001010001101100001001000110000001100100
Parameter \INIT_4 = 256'1011011000110101100110100101000011101011100001110000001011101101001001000001001011001101110011110110101010000111101010010000001100011010010111010101011110101001111100111001101111010011011110101100000100001001010110000110010110110000101110111101111011011001
Parameter \INIT_5 = 256'0000011010101101111101001000010001110000000000000111001011101001011001011111010011111000110000100010011001111111111110000001111001010000110110110111000001111010011000011010010000010101001010101100101101011010011110000000111101001000001110110000010011010110
Parameter \INIT_6 = 256'1000100001011000110000100000000000110111011001001001011001011111101111000000000101011010110001100010110000111010000001110101000111100101111111101011100111111001001101000011111010101000111001100010001111011011111100100000010101000000100010100011010110110100
Parameter \INIT_7 = 256'1001000101001000000100110000010101011111001010001001010100000001011000010101101001100010101001100000110110110011101010110000000001101101110101110111111111101100100010010110110101111001111101101111000100101010111110100111010101010101110001010100001001100000
Parameter \INIT_8 = 256'1111011000110000001000100010001000101011100010011001100001111001100001111110011101011110010101101010010010100100100011100011101111000010100011001011011101001100000011111110101011110111011111101111011010111110000101110010010111010000011111110111010000111101
Parameter \INIT_9 = 256'0010001110000101101100100001111010011011101000110001011101110011101100000100000010010010101101011001101101000100110011010011101101011011001110110010011110101100100000011000011011111010000101011001000000000100111001001001101001010011111111111001111011101100
Parameter \INIT_A = 256'0001000101101001101011100111010010110011000010111100111011110010111101011011001010010101101110100010000011001111011000011010011100110000111100111000110110000100101001011101001000111101010111010000100010000010100111000000011011011000101011100001100111100000
Parameter \INIT_B = 256'0111100100000001010011110111110101111000111110010111010011001011000001101110100000010100100101010100001011101111011000011110000001110010111100010000010111001101100010011101100001101101010001101100010110001100111000001010111001010010010110111100000110010011
Parameter \INIT_C = 256'0000110111100100001100101110101110100001001100111101011011111010001101000010110011000001011000011001011101111111100111001100010010101101000010110111110011100011100111001101001001101000111001000000000011000110011110100000110101100100100100011000100010110101
Parameter \INIT_D = 256'1111011101001010001111101100000101001110000100001010010010011100010111110011000001110111011110110010110010110101001101110010110000100100101010011010111111101110101110011110010011010110110010010001011011100000011010110101100000111111010000111000111111110110
Parameter \INIT_E = 256'1011011111101101101010101000010010011100110110110100110001110011111100001010100000000010101001100101111000110111000110110101110010001000011101100110110001011101011111010111101101011000100111000000011110110111111001010011000110000000011101000101110101010000
Parameter \INIT_F = 256'0000100110010000010110100000110101100001110111101111111101010001110110101100110011101000111010110010110010001010101110000101100110101101111110000011100010110011011001101011011000111001001010111011001001110010111011101010000001000010111001111001000000001110
Generating RTLIL representation for module `$paramod$b3afaf4558b5dd1114e586cdebc0092d7d9872be\SB_RAM256x16'.
Parameter \INIT_0 = 256'1110110000100000110100101110010111000110011000101101110101111100011011101001010100111110010000100100100111000111011100010011011110101011110110100110000101101000011110110111100001110001111001011010110000101100100110101100001011111110001011000000010010110110
Parameter \INIT_1 = 256'0000010000011010010010100110000001010011010010100101000111001010001000010101100000000000001101011110100110001001000001100110000000100001011001110011100011111101111111011000110100011101000100010110010011011110000100110011111100110100010000101101001110011010
Parameter \INIT_2 = 256'0101100010101110001011111100101001010010110100010001011010101011011100110011010100000100110111100001100110000100100001110101010101011100101000100011101000111101001100101010101101110100100010001110011001111000011100011001110101101010100000111110110110000101
Parameter \INIT_3 = 256'0100010100000110100010001010110110000010001000111100110001111110010001111110011010101001001000100011000100000110110010011111001000010000010110011010011010110110010010110010001101100011100000001000100101111001101011010100010111001011010000110100010111000110
Parameter \INIT_4 = 256'0011001100000111000101000011111110111100101001110010010100110000010111110000010100010101110000011101011010011101101100001001000100101110010110111101111101000100000100000111000101101011100001101010010110000111001001111001010011011001010101101001101110001101
Parameter \INIT_5 = 256'1000000111111010010001011010010101100111000111111110010010011111010000010001000011011111101001000010010101100100000101111010010001100101000101110001000111001010100111010000111100011000010111011000111011011101011101110101000011101110011011011001010001100010
Parameter \INIT_6 = 256'1001001001110011010111100011111001110100000000000100001000110101100110010010100000101001011111010110100110101111011000011010100001100000001011000010111011100010001110110100001011001100100001100001110001101010000010101100100111111101010011100011101110100010
Parameter \INIT_7 = 256'1010101000100010100000100010000001111010000000000110100011101101101001001110010100110010101111100101111011001110010101110011010001011100010110011011100100001010010100010111111001111100011010000011001101010100010010100111011111001100011001100110001111000110
Parameter \INIT_8 = 256'0000011011010000101111001011100110011100000001001010011101001100110100011110110111100100111100011011011110000011110001001111010101101101111101010111010100000100110001101110000011001100110010101101000001010111111010001110110000100000001000000011101001011011
Parameter \INIT_9 = 256'1010111100001101101000110100011010101010101101111111010111000100101100010100011101010001101110000011110110110001100101000001100010101001111001110011110111001011001111111011100101001011100101011100110000100101001110101111001100111001100010110100100100110101
Parameter \INIT_A = 256'0001011011001011111110010100011110100010001011101110110110110000011101011101011010000111110001010011111110101001000010000101011001000000110000111011101010111011101100001000011101011110100111111111011110000110100100011011111011110001010011000101010011001000
Parameter \INIT_B = 256'0100000010010111110101010001010111100100001010011110101001001100010010001111000100101110011100110101011011011010101111011111010110101111100011111001110110010000010011011011001101000111001010110011000011011001000111110101011000011111111101010011111111011111
Parameter \INIT_C = 256'1110111101001011000001001101010010011010110101010101100111001110011100111011011001011111001000011101000001000010111001111011111110010011110011000010100000011000111000100001010111101111111010011100100000001101110001011100001111111001101000100100011001100101
Parameter \INIT_D = 256'1000110000110010101101110000111101110111111101011011001110110011100001011011000110000100001101100100000001010110000011111001100001010001110011001000101011110100101000011010001100111111100000001000001100111111110101010011110110110001110110100011010001000111
Parameter \INIT_E = 256'1010100111001110111111100101100000010111010110101000011110000000101011101000001110001011010101010011110101011011100000111100001011001111011010000110111011100010000011110111101000011011100010101010001100110110011100111101111110000100000110000001101011011001
Parameter \INIT_F = 256'1111111100111110100010111011100001001001000101000011100101010001100101011011101101101100111111000110111000000110011010000110101100111111110001000000111001100010010100011000010011111011010110100011000100110010000000110101001101110101011011011000000010111011

21.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'1110110000100000110100101110010111000110011000101101110101111100011011101001010100111110010000100100100111000111011100010011011110101011110110100110000101101000011110110111100001110001111001011010110000101100100110101100001011111110001011000000010010110110
Parameter \INIT_1 = 256'0000010000011010010010100110000001010011010010100101000111001010001000010101100000000000001101011110100110001001000001100110000000100001011001110011100011111101111111011000110100011101000100010110010011011110000100110011111100110100010000101101001110011010
Parameter \INIT_2 = 256'0101100010101110001011111100101001010010110100010001011010101011011100110011010100000100110111100001100110000100100001110101010101011100101000100011101000111101001100101010101101110100100010001110011001111000011100011001110101101010100000111110110110000101
Parameter \INIT_3 = 256'0100010100000110100010001010110110000010001000111100110001111110010001111110011010101001001000100011000100000110110010011111001000010000010110011010011010110110010010110010001101100011100000001000100101111001101011010100010111001011010000110100010111000110
Parameter \INIT_4 = 256'0011001100000111000101000011111110111100101001110010010100110000010111110000010100010101110000011101011010011101101100001001000100101110010110111101111101000100000100000111000101101011100001101010010110000111001001111001010011011001010101101001101110001101
Parameter \INIT_5 = 256'1000000111111010010001011010010101100111000111111110010010011111010000010001000011011111101001000010010101100100000101111010010001100101000101110001000111001010100111010000111100011000010111011000111011011101011101110101000011101110011011011001010001100010
Parameter \INIT_6 = 256'1001001001110011010111100011111001110100000000000100001000110101100110010010100000101001011111010110100110101111011000011010100001100000001011000010111011100010001110110100001011001100100001100001110001101010000010101100100111111101010011100011101110100010
Parameter \INIT_7 = 256'1010101000100010100000100010000001111010000000000110100011101101101001001110010100110010101111100101111011001110010101110011010001011100010110011011100100001010010100010111111001111100011010000011001101010100010010100111011111001100011001100110001111000110
Parameter \INIT_8 = 256'0000011011010000101111001011100110011100000001001010011101001100110100011110110111100100111100011011011110000011110001001111010101101101111101010111010100000100110001101110000011001100110010101101000001010111111010001110110000100000001000000011101001011011
Parameter \INIT_9 = 256'1010111100001101101000110100011010101010101101111111010111000100101100010100011101010001101110000011110110110001100101000001100010101001111001110011110111001011001111111011100101001011100101011100110000100101001110101111001100111001100010110100100100110101
Parameter \INIT_A = 256'0001011011001011111110010100011110100010001011101110110110110000011101011101011010000111110001010011111110101001000010000101011001000000110000111011101010111011101100001000011101011110100111111111011110000110100100011011111011110001010011000101010011001000
Parameter \INIT_B = 256'0100000010010111110101010001010111100100001010011110101001001100010010001111000100101110011100110101011011011010101111011111010110101111100011111001110110010000010011011011001101000111001010110011000011011001000111110101011000011111111101010011111111011111
Parameter \INIT_C = 256'1110111101001011000001001101010010011010110101010101100111001110011100111011011001011111001000011101000001000010111001111011111110010011110011000010100000011000111000100001010111101111111010011100100000001101110001011100001111111001101000100100011001100101
Parameter \INIT_D = 256'1000110000110010101101110000111101110111111101011011001110110011100001011011000110000100001101100100000001010110000011111001100001010001110011001000101011110100101000011010001100111111100000001000001100111111110101010011110110110001110110100011010001000111
Parameter \INIT_E = 256'1010100111001110111111100101100000010111010110101000011110000000101011101000001110001011010101010011110101011011100000111100001011001111011010000110111011100010000011110111101000011011100010101010001100110110011100111101111110000100000110000001101011011001
Parameter \INIT_F = 256'1111111100111110100010111011100001001001000101000011100101010001100101011011101101101100111111000110111000000110011010000110101100111111110001000000111001100010010100011000010011111011010110100011000100110010000000110101001101110101011011011000000010111011
Generating RTLIL representation for module `$paramod$d2f90e877a418e9dccfb95e489a0d51d9108e53b\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101

21.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Generating RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110

21.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Generating RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \PRBS31_INIT = 31'1001001111101000010111000101110

21.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\irqck'.
Parameter \PRBS31_INIT = 31'1001001111101000010111000101110
Generating RTLIL representation for module `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110'.
Note: Assuming pure combinatorial block at ../../../common/hdl/ip_rtl_lib/irqck.v:87.4-102.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \PRBS31_INIT = 31'0010010011100100011010111010100

21.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\irqck'.
Parameter \PRBS31_INIT = 31'0010010011100100011010111010100
Generating RTLIL representation for module `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100'.
Note: Assuming pure combinatorial block at ../../../common/hdl/ip_rtl_lib/irqck.v:87.4-102.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VECTOR_LENGTH = 4096
Parameter \WORD_WIDTH = 16
Parameter \ADDR_WIDTH = 12

21.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\soc_ram'.
Parameter \VECTOR_LENGTH = 4096
Parameter \WORD_WIDTH = 16
Parameter \ADDR_WIDTH = 12
Generating RTLIL representation for module `$paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_ram'.
Parameter \VECTOR_LENGTH = 4096
Parameter \WORD_WIDTH = 16
Parameter \ADDR_WIDTH = 12

21.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\soc_rom'.
Parameter \VECTOR_LENGTH = 4096
Parameter \WORD_WIDTH = 16
Parameter \ADDR_WIDTH = 12
Generating RTLIL representation for module `$paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_rom'.
Parameter \IRQ_NUM = 4
Parameter \IRQ_SYNC = 16'0000000000000000

21.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\vic'.
Parameter \IRQ_NUM = 4
Parameter \IRQ_SYNC = 16'0000000000000000
Generating RTLIL representation for module `$paramod$08845824342026f56694f28a33608294f56d45bd\vic'.
Note: Assuming pure combinatorial block at ../../../common/hdl/ip_rtl_lib/vic.v:96.4-107.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../common/hdl/ip_rtl_lib/vic.v:109.4-123.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../common/hdl/ip_rtl_lib/vic.v:137.4-154.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \GPIO_NUM = 16

21.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\gpio'.
Parameter \GPIO_NUM = 16
Generating RTLIL representation for module `$paramod\gpio\GPIO_NUM=32'00000000000000000000000000010000'.
Note: Assuming pure combinatorial block at ../../../common/hdl/ip_rtl_lib/gpio.v:47.4-63.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \ADDR_WIDTH = 15
Parameter \CELL_WIDTH = 16
Parameter \WAKEUPID_WIDTH = 3
Parameter \DSTACK_DEPTH = 4
Parameter \DCACHE_DEPTH = 1
Parameter \RSTACK_DEPTH = 2
Parameter \RCACHE_DEPTH = 1
Parameter \SADDR_WIDTH = 6
Parameter \REGS_BASE = 16'1111111111110000
Parameter \EXCEPTION_ADDR = 16'0000000000000010

21.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\uf16'.
Parameter \ADDR_WIDTH = 15
Parameter \CELL_WIDTH = 16
Parameter \WAKEUPID_WIDTH = 3
Parameter \DSTACK_DEPTH = 4
Parameter \DCACHE_DEPTH = 1
Parameter \RSTACK_DEPTH = 2
Parameter \RCACHE_DEPTH = 1
Parameter \SADDR_WIDTH = 6
Parameter \REGS_BASE = 16'1111111111110000
Parameter \EXCEPTION_ADDR = 16'0000000000000010
Generating RTLIL representation for module `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16'.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
../../../uf16/hdl/uf16.v:0: Warning: System task `$display' outside initial block is unsupported.
Note: Assuming pure combinatorial block at ../../../uf16/hdl/uf16.v:270.4-282.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../uf16/hdl/uf16.v:349.4-482.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../uf16/hdl/uf16.v:566.4-1231.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Reprocessing module app because instantiated module $paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_ram has become available.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/uf16soc/app.v:187.4-248.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 1
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2

21.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 1
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2
Generating RTLIL representation for module `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/usb_cdc.v:109.4-123.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \GPIO_NUM = 2

21.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\app'.
Parameter \GPIO_NUM = 2
Generating RTLIL representation for module `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010'.
Note: Assuming pure combinatorial block at ../hdl/uf16soc/app.v:187.4-248.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

21.2.21. Analyzing design hierarchy..
Top module:  \uf16soc
Used module:     $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo
Used module:             $paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     $paramod\app\GPIO_NUM=s32'00000000000000000000000000000010
Used module:         \irqck
Used module:         \soc_ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         \soc_rom
Used module:             $paramod$b3afaf4558b5dd1114e586cdebc0092d7d9872be\SB_RAM256x16
Used module:             $paramod$d2f90e877a418e9dccfb95e489a0d51d9108e53b\SB_RAM256x16
Used module:         \vic
Used module:         \gpio
Used module:         \timer
Used module:         \fifo_if
Used module:         \uf16
Used module:     \prescaler
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2

21.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2
Generating RTLIL representation for module `$paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

21.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.
Parameter \PRBS31_INIT = 31'1001001111101000010111000101110
Found cached RTLIL representation for module `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110'.
Parameter \PRBS31_INIT = 31'0010010011100100011010111010100
Found cached RTLIL representation for module `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100'.
Parameter \VECTOR_LENGTH = 4096
Parameter \WORD_WIDTH = 16
Parameter \ADDR_WIDTH = 12
Found cached RTLIL representation for module `$paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_ram'.
Parameter \VECTOR_LENGTH = 4096
Parameter \WORD_WIDTH = 16
Parameter \ADDR_WIDTH = 12
Found cached RTLIL representation for module `$paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_rom'.
Parameter \IRQ_NUM = 4
Parameter \IRQ_SYNC = 16'0000000000000000
Found cached RTLIL representation for module `$paramod$08845824342026f56694f28a33608294f56d45bd\vic'.
Parameter \GPIO_NUM = 2

21.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\gpio'.
Parameter \GPIO_NUM = 2
Generating RTLIL representation for module `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010'.
Note: Assuming pure combinatorial block at ../../../common/hdl/ip_rtl_lib/gpio.v:47.4-63.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \ADDR_WIDTH = 15
Parameter \CELL_WIDTH = 16
Parameter \WAKEUPID_WIDTH = 3
Parameter \DSTACK_DEPTH = 4
Parameter \DCACHE_DEPTH = 1
Parameter \RSTACK_DEPTH = 2
Parameter \RCACHE_DEPTH = 1
Parameter \SADDR_WIDTH = 6
Parameter \REGS_BASE = 16'1111111111110000
Parameter \EXCEPTION_ADDR = 16'0000000000000010
Found cached RTLIL representation for module `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16'.

21.2.25. Analyzing design hierarchy..
Top module:  \uf16soc
Used module:     $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc
Used module:         $paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     $paramod\app\GPIO_NUM=s32'00000000000000000000000000000010
Used module:         $paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110
Used module:         $paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100
Used module:         $paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_ram
Used module:             \SB_RAM256x16
Used module:         $paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_rom
Used module:         $paramod$08845824342026f56694f28a33608294f56d45bd\vic
Used module:         $paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010
Used module:         \timer
Used module:         \fifo_if
Used module:         $paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16
Used module:     \prescaler
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2

21.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2
Generating RTLIL representation for module `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo'.
Note: Assuming pure combinatorial block at ../../../common/hdl/usb_cdc_lib/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2

21.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2
Generating RTLIL representation for module `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0011010111011100101101100010010101001011100011101011011101010011100100011111111000001101010101111000111111000100100110101110111011001101111001111110100111101111111011011110001111001001010111000101110101000000100101111010100010101001111011011101000011001011
Parameter \INIT_1 = 256'0110100101101010110100011111101011101100001001111010100011010001000100011110000001001100001010011100000100011011001001110001101110011000110111010011010011100101001000000111000111100000100001011111111000001101111000000110000110011111011110010110000000110101
Parameter \INIT_2 = 256'1010110101101101110011100011111110110000100100011011111110010001111001010010011110010110011010100010001110001100110011010100100000011100101010011000010000001010111111111001000011111100000100010001110110000000110111011100011000100100110010111001000000010110
Parameter \INIT_3 = 256'0110010001011001000010111111110011011001111101011001111000111000011111000111010101100111001010101110101101100001100010100001101110010011011010000100011101011000000101001100101100011100000001110100000101101101111111111001101001100101111001100100010111100010
Parameter \INIT_4 = 256'1101111001100001110101000001100001001110101101110110101101011001101111110000110101110111111010000010110001111010110010010001010110011110111110000010101001001000000010000001101101011000000001001110100110010100101111111100001010000000111000000011011010001011
Parameter \INIT_5 = 256'0111011001100001100111101000011110101111001100010000001011100001101100110000101111100000010111000111100001101101010001111010110111001110010001111100111111111000110101111110111000100111011011010100101001110011110110101100010000111011111101010000100101111001
Parameter \INIT_6 = 256'1111000100010100110110111001001010001001110100010100101100011110010100000101001111101110000111000010101010011110000111111110010100001010001100001000010110110101000011110100001110010101101000011000101101101111101101001101010011001111010101100101111111111101
Parameter \INIT_7 = 256'0010100100011001000101010110111110100001100001101111000101101101011001001010111000011010010000101101101101111100110100100110010010010001111000101100100010010111011001001010010101111011010110100111000101010011110000100011100001111111111011000011101100110010
Parameter \INIT_8 = 256'0010010111111100100100101101011001101000111101101001000111001001111010011000011000001110011110111001000111111101011011001110101111101001011001000010100110011000111100000110011001011010110110111000111101100011011111001100000011110101110110010101100000100011
Parameter \INIT_9 = 256'1100010010111010000100100001100101111101011000101111110000000010100111001011010101001001100111100111000101111011110110001000011101101011011110010011101010001100000101111000010100001111110001101001100000011101010100100101001110111100011011101100100001101100
Parameter \INIT_A = 256'0001000010100111110001010111101001000011111000100010010111110010111010000011000010110011011100011000101000010100011001101101011101010011000000000110010010011011011111000010001101101110110110001111101101110000001100000100011001010011110010110110101000101011
Parameter \INIT_B = 256'0101100000110000001100011111000110110010111101000010101101101011101010010011110111100011011010011100011101100010001011111011100011000001100111100001010000110010001011010100110001000010001001001101110011110100101000011001110111111111100111010100111000110010
Parameter \INIT_C = 256'0001111111011000010111111100000010111001000110011001011111101011011000100000010000100110010000011101011001001010100010010111101101010010010010000110000010101010100111010000111001101010000111100101001101101111001011001100011001011000110100110010001100100011
Parameter \INIT_D = 256'0011011011011011001001111010110111000001110000010110100100111000001111110111111101000010110111001111111011010001110111110100011100010001001111010111001011110101110100000001001110000011001100101010011010011101101011011101100100000111100000101111000101100101
Parameter \INIT_E = 256'1101101111100001101110001110011111001011110010000000101001010100001101101010111010110101111000111110101010110101001010111100011001110011000011001100001001001000010000110100111010111100100011010111000100110111010011011100111101010111011000101010111011110011
Parameter \INIT_F = 256'1111100001111001110100101000100011011010010100110111110100100100111001011011001010110101111100111110011110111001001010010001110010111001010011111101001100110011111110000000100001010011000011011111101110011000110110001110000110010110110111100110111100111110

21.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0011010111011100101101100010010101001011100011101011011101010011100100011111111000001101010101111000111111000100100110101110111011001101111001111110100111101111111011011110001111001001010111000101110101000000100101111010100010101001111011011101000011001011
Parameter \INIT_1 = 256'0110100101101010110100011111101011101100001001111010100011010001000100011110000001001100001010011100000100011011001001110001101110011000110111010011010011100101001000000111000111100000100001011111111000001101111000000110000110011111011110010110000000110101
Parameter \INIT_2 = 256'1010110101101101110011100011111110110000100100011011111110010001111001010010011110010110011010100010001110001100110011010100100000011100101010011000010000001010111111111001000011111100000100010001110110000000110111011100011000100100110010111001000000010110
Parameter \INIT_3 = 256'0110010001011001000010111111110011011001111101011001111000111000011111000111010101100111001010101110101101100001100010100001101110010011011010000100011101011000000101001100101100011100000001110100000101101101111111111001101001100101111001100100010111100010
Parameter \INIT_4 = 256'1101111001100001110101000001100001001110101101110110101101011001101111110000110101110111111010000010110001111010110010010001010110011110111110000010101001001000000010000001101101011000000001001110100110010100101111111100001010000000111000000011011010001011
Parameter \INIT_5 = 256'0111011001100001100111101000011110101111001100010000001011100001101100110000101111100000010111000111100001101101010001111010110111001110010001111100111111111000110101111110111000100111011011010100101001110011110110101100010000111011111101010000100101111001
Parameter \INIT_6 = 256'1111000100010100110110111001001010001001110100010100101100011110010100000101001111101110000111000010101010011110000111111110010100001010001100001000010110110101000011110100001110010101101000011000101101101111101101001101010011001111010101100101111111111101
Parameter \INIT_7 = 256'0010100100011001000101010110111110100001100001101111000101101101011001001010111000011010010000101101101101111100110100100110010010010001111000101100100010010111011001001010010101111011010110100111000101010011110000100011100001111111111011000011101100110010
Parameter \INIT_8 = 256'0010010111111100100100101101011001101000111101101001000111001001111010011000011000001110011110111001000111111101011011001110101111101001011001000010100110011000111100000110011001011010110110111000111101100011011111001100000011110101110110010101100000100011
Parameter \INIT_9 = 256'1100010010111010000100100001100101111101011000101111110000000010100111001011010101001001100111100111000101111011110110001000011101101011011110010011101010001100000101111000010100001111110001101001100000011101010100100101001110111100011011101100100001101100
Parameter \INIT_A = 256'0001000010100111110001010111101001000011111000100010010111110010111010000011000010110011011100011000101000010100011001101101011101010011000000000110010010011011011111000010001101101110110110001111101101110000001100000100011001010011110010110110101000101011
Parameter \INIT_B = 256'0101100000110000001100011111000110110010111101000010101101101011101010010011110111100011011010011100011101100010001011111011100011000001100111100001010000110010001011010100110001000010001001001101110011110100101000011001110111111111100111010100111000110010
Parameter \INIT_C = 256'0001111111011000010111111100000010111001000110011001011111101011011000100000010000100110010000011101011001001010100010010111101101010010010010000110000010101010100111010000111001101010000111100101001101101111001011001100011001011000110100110010001100100011
Parameter \INIT_D = 256'0011011011011011001001111010110111000001110000010110100100111000001111110111111101000010110111001111111011010001110111110100011100010001001111010111001011110101110100000001001110000011001100101010011010011101101011011101100100000111100000101111000101100101
Parameter \INIT_E = 256'1101101111100001101110001110011111001011110010000000101001010100001101101010111010110101111000111110101010110101001010111100011001110011000011001100001001001000010000110100111010111100100011010111000100110111010011011100111101010111011000101010111011110011
Parameter \INIT_F = 256'1111100001111001110100101000100011011010010100110111110100100100111001011011001010110101111100111110011110111001001010010001110010111001010011111101001100110011111110000000100001010011000011011111101110011000110110001110000110010110110111100110111100111110
Generating RTLIL representation for module `$paramod$ce51eb6088976d740e89cea8e052611fe921c94c\SB_RAM256x16'.
Parameter \INIT_0 = 256'1000110111010010101111100111101011100010000101000000101001010010011101110110010110001110101011001111000011100101100110100111101100101100101001100101001100001011000010011000001000011000110110101100001110000000111101001101110100111111000011100111110000010000
Parameter \INIT_1 = 256'0111011100110011101000101111001110101100011011110111110101011001010000000001011100111011001100010110101011010000111100110010100111101110001100001001110100110111011000001111011000010001011101001101010001101101001111111111110110000000000001011011011000110000
Parameter \INIT_2 = 256'1101101111111010011110011010111101111000111011000011001000101110100000010011101010111000010100000000111001000110110001110110101010100010000110000110100011111101110100011001111011110111111001101011101100011011010111011000001010010100010111000000010011000110
Parameter \INIT_3 = 256'1011100101110001101100011111110111110111111100101010111001110001011010100100110011111111010110111001101011011101000101110110011111011100011111001001000100010010110111000100110011001010010000101001111011110011010011010000000011011111011011001011111101001101
Parameter \INIT_4 = 256'1001010010011110101001100010110001100111110101010000000100101011000110011000110000001000110010010111001001010101101000110111110111010100100011111001011100100011010001011011010010100100110100000011010010001011010110111111111010011111000001010001000111000100
Parameter \INIT_5 = 256'0101001111111111011001101010100001100000101101110110000101101011001111100001011100110011011110010010010111000110100001101111000100000000001101101000011110010010011001010000010010010011001000101001000010101011001010011111111001000001100001001101011100001000
Parameter \INIT_6 = 256'1011101110101101110111100111100001001010010010001101011010010101001010010100100011111011101101011011100101011111011111111110011110110111111000110010111100110001010100001010011000100010111110111101101100100110110111000111000010000011000010000001110010010010
Parameter \INIT_7 = 256'0100110011100010100100110101000001000110011001101011111011010001100001110111111111110001011110000110001000100000110101110000010100011100111111001010010101010100101110010100111010011000001111001111001010111010010001111111010011101000111101010100001101000111
Parameter \INIT_8 = 256'0011011100000101110111001000111100111110101101001100110000001010011101111000000001010100111001011000011110010110010000100011001100001011110010100111001101001111001101110101100011111011011101001001110000111001011111100110111010101110011011000001101001010111
Parameter \INIT_9 = 256'1100011001111111000010100000000111000010111110011011110101001001110000101000000010011101111100001111111111101000110101101100011100101100101010010000010100001111101000000101001110010101100100010110110101110001100010110001100000101100111111110101101101000100
Parameter \INIT_A = 256'1110011000010011000000111110011000100101011110011001001110100000000010010111010001000110011000011000010000010110100110100101100101100010010111001110111110011000010110110001100001011000110101110100011010111000011001111101111101011101011011111000101011001001
Parameter \INIT_B = 256'0111000100100110001100110100000001110111101100101101011100001001001010011001101101000010100100010000001010101000000010010100100000010100011011100101000000101111101011100111111000101110010010001010000101110010110110001110000001101000101011110001000101010110
Parameter \INIT_C = 256'1010001011110100000101111010101101011000100001011011000011010010110101001000001001000001010111101011001000101010101010101111001111101101001010000110010101100110011100111111001000001100110010100011110111101100110110101101110111000001001011111001111111001001
Parameter \INIT_D = 256'0110100110011100111000001000011001100111110001100011100111010001110101100011101100000101101001000011011101000011000101110101111111010111100111001001001001010000110100100010111110001010110101100111001001101100110001111111010010001010101011011101010100110111
Parameter \INIT_E = 256'1001110001100010110001000001111001010011111111010110111101010011101001001101011100000010100000000001111001101010010110001000110110111100101011111011001110010111100011100111000111001001011001100101101010010010010111111101001110111011010100101110111001101111
Parameter \INIT_F = 256'0110010010010100101000000001001010110101101110000100101010010110000100110100001011000001111000110111010011001110100011000000110010011110110111001000100101011000000110100101100011101000110001111001000111010110110010010101001111110100101001101110011011111100

21.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'1000110111010010101111100111101011100010000101000000101001010010011101110110010110001110101011001111000011100101100110100111101100101100101001100101001100001011000010011000001000011000110110101100001110000000111101001101110100111111000011100111110000010000
Parameter \INIT_1 = 256'0111011100110011101000101111001110101100011011110111110101011001010000000001011100111011001100010110101011010000111100110010100111101110001100001001110100110111011000001111011000010001011101001101010001101101001111111111110110000000000001011011011000110000
Parameter \INIT_2 = 256'1101101111111010011110011010111101111000111011000011001000101110100000010011101010111000010100000000111001000110110001110110101010100010000110000110100011111101110100011001111011110111111001101011101100011011010111011000001010010100010111000000010011000110
Parameter \INIT_3 = 256'1011100101110001101100011111110111110111111100101010111001110001011010100100110011111111010110111001101011011101000101110110011111011100011111001001000100010010110111000100110011001010010000101001111011110011010011010000000011011111011011001011111101001101
Parameter \INIT_4 = 256'1001010010011110101001100010110001100111110101010000000100101011000110011000110000001000110010010111001001010101101000110111110111010100100011111001011100100011010001011011010010100100110100000011010010001011010110111111111010011111000001010001000111000100
Parameter \INIT_5 = 256'0101001111111111011001101010100001100000101101110110000101101011001111100001011100110011011110010010010111000110100001101111000100000000001101101000011110010010011001010000010010010011001000101001000010101011001010011111111001000001100001001101011100001000
Parameter \INIT_6 = 256'1011101110101101110111100111100001001010010010001101011010010101001010010100100011111011101101011011100101011111011111111110011110110111111000110010111100110001010100001010011000100010111110111101101100100110110111000111000010000011000010000001110010010010
Parameter \INIT_7 = 256'0100110011100010100100110101000001000110011001101011111011010001100001110111111111110001011110000110001000100000110101110000010100011100111111001010010101010100101110010100111010011000001111001111001010111010010001111111010011101000111101010100001101000111
Parameter \INIT_8 = 256'0011011100000101110111001000111100111110101101001100110000001010011101111000000001010100111001011000011110010110010000100011001100001011110010100111001101001111001101110101100011111011011101001001110000111001011111100110111010101110011011000001101001010111
Parameter \INIT_9 = 256'1100011001111111000010100000000111000010111110011011110101001001110000101000000010011101111100001111111111101000110101101100011100101100101010010000010100001111101000000101001110010101100100010110110101110001100010110001100000101100111111110101101101000100
Parameter \INIT_A = 256'1110011000010011000000111110011000100101011110011001001110100000000010010111010001000110011000011000010000010110100110100101100101100010010111001110111110011000010110110001100001011000110101110100011010111000011001111101111101011101011011111000101011001001
Parameter \INIT_B = 256'0111000100100110001100110100000001110111101100101101011100001001001010011001101101000010100100010000001010101000000010010100100000010100011011100101000000101111101011100111111000101110010010001010000101110010110110001110000001101000101011110001000101010110
Parameter \INIT_C = 256'1010001011110100000101111010101101011000100001011011000011010010110101001000001001000001010111101011001000101010101010101111001111101101001010000110010101100110011100111111001000001100110010100011110111101100110110101101110111000001001011111001111111001001
Parameter \INIT_D = 256'0110100110011100111000001000011001100111110001100011100111010001110101100011101100000101101001000011011101000011000101110101111111010111100111001001001001010000110100100010111110001010110101100111001001101100110001111111010010001010101011011101010100110111
Parameter \INIT_E = 256'1001110001100010110001000001111001010011111111010110111101010011101001001101011100000010100000000001111001101010010110001000110110111100101011111011001110010111100011100111000111001001011001100101101010010010010111111101001110111011010100101110111001101111
Parameter \INIT_F = 256'0110010010010100101000000001001010110101101110000100101010010110000100110100001011000001111000110111010011001110100011000000110010011110110111001000100101011000000110100101100011101000110001111001000111010110110010010101001111110100101001101110011011111100
Generating RTLIL representation for module `$paramod$17b821c0f44cf142364372aaf66cb2dac58c3d94\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110010110000001101010011011001101000101011111101011101101110111110010010001001000100101100101110100101001110110111110000011111010110101011101011000100100010010101101101011101111111010001011001110010001001001011011100010101110000100010001011010000101010111
Parameter \INIT_1 = 256'1110000010010110011100010000111110111010101000001110010001010010011011110101101001001101010101011010000011111010001010100000001010100000011101011001101100111011001101100100100111110000010100100110111000010001101011000101100010101000001000010000001011000010
Parameter \INIT_2 = 256'1111111001011110101001111101111101001011101100000000000100110000101110100010110111110010011111100000110011110100000010011100001100100011110010100011101110111001111111100110010111100111001100110110100101100110000110001011010101101011111110011011011100111001
Parameter \INIT_3 = 256'0111100000010011101011101000100011111101011101000000110111000101100000110101010010101101100011011001100001101101111100000111000101101110011111010001110011110000011111110001000111101100011101110011001001100101110000001001101011011011110001001011100001101111
Parameter \INIT_4 = 256'0010000100001011110110001000110010100010101101110010101011001001100011100100010001001011000000011111110110111110000000100001101100111000101000000100000110101001101000011101110111111001101100111000001110011101001011110100110101010101010111000111000111100010
Parameter \INIT_5 = 256'1100111111101111111000011111111001001100011011000111100100000001010111110010101011111001000101110111100010101001010001100000010100101001100010011110100000111101011101001010000010011001001011001100010100001110010100100100011110011101110110111010011000011101
Parameter \INIT_6 = 256'0001110100111111011111101100001000011101001100001101001111101010000000010111000101000010000111011110010100111011101111001011001110100011000111010101110111011000100001111101010000100011000000000101001001001001100111101000011010101000111000100010110010010010
Parameter \INIT_7 = 256'1011101101111100001011101111100000011111000100110111010111010111010011111000110111001111101000000100111010000101010101110010110111100010010000001101011010111011000110000010010111111000000010000011110010001100010010100101001111111100010001001111111010001110
Parameter \INIT_8 = 256'1110100101001111100011101100010101100100010010111001111101101000101001001111001011000111001101100101010011010110110011001000101000001101000000111110100111111110011111101001011010110011100010001101011101110011111111110110100011100001111101110010001110110101
Parameter \INIT_9 = 256'1111011111110101001011001000001001001010011011010100101011010011100110001000010011011101001110000100001010111010111001001001111111110001001010101101110110111111111111010111101100001010111011110101111001010001000110011110111011011101110110001110101100100100
Parameter \INIT_A = 256'1000010000111000110010010010110000110111101111001101010010101001010001001100001010110110101111100000011110000001100101110110011001001100110010010111000010001111100000011011011010100110000010110010100110100011000011101011100011011101110111111001100100101001
Parameter \INIT_B = 256'1100010100010000001001011100000010001110101111000011001010110100101101001010000101001100011101010000100101000110111110101111000000100101011110001111110011010111010110110010011101110110101010001110100111010110110111110111000101011001101110010001011111100101
Parameter \INIT_C = 256'1011010100011110110111000010010111111001110101000000000001100010100001011001100101110001000101000110110111100111000111010110000001100011011010000100101011000000001111010000000011010010110010111010111101111010111111100100100010111110100111101100110101010111
Parameter \INIT_D = 256'1110111010100100111001101000010101101001100100100101101101011001111011100001111111101111011111011001110110111010010001010010101110001100110110010011001100010101101101110110111101110011000100101101101001111010100111001101010001001110110100000101110011101011
Parameter \INIT_E = 256'0111001101110101001010001001101011010101100010000001101001000111000111100001001101001111000100110010100011011100011010101010011111011000111110101000001111110101101010000011011011010011100101110101111110010100110000000000100011110011101110110101101010010011
Parameter \INIT_F = 256'1111100001001011000001110100111010001111011101110100010000100101101001000111110000101111011011000010110110000111110101010001000100001100000111001110011000001110011001011000011100011011011111010111010110011001011011010100110001111110111101110011111101101100

21.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110010110000001101010011011001101000101011111101011101101110111110010010001001000100101100101110100101001110110111110000011111010110101011101011000100100010010101101101011101111111010001011001110010001001001011011100010101110000100010001011010000101010111
Parameter \INIT_1 = 256'1110000010010110011100010000111110111010101000001110010001010010011011110101101001001101010101011010000011111010001010100000001010100000011101011001101100111011001101100100100111110000010100100110111000010001101011000101100010101000001000010000001011000010
Parameter \INIT_2 = 256'1111111001011110101001111101111101001011101100000000000100110000101110100010110111110010011111100000110011110100000010011100001100100011110010100011101110111001111111100110010111100111001100110110100101100110000110001011010101101011111110011011011100111001
Parameter \INIT_3 = 256'0111100000010011101011101000100011111101011101000000110111000101100000110101010010101101100011011001100001101101111100000111000101101110011111010001110011110000011111110001000111101100011101110011001001100101110000001001101011011011110001001011100001101111
Parameter \INIT_4 = 256'0010000100001011110110001000110010100010101101110010101011001001100011100100010001001011000000011111110110111110000000100001101100111000101000000100000110101001101000011101110111111001101100111000001110011101001011110100110101010101010111000111000111100010
Parameter \INIT_5 = 256'1100111111101111111000011111111001001100011011000111100100000001010111110010101011111001000101110111100010101001010001100000010100101001100010011110100000111101011101001010000010011001001011001100010100001110010100100100011110011101110110111010011000011101
Parameter \INIT_6 = 256'0001110100111111011111101100001000011101001100001101001111101010000000010111000101000010000111011110010100111011101111001011001110100011000111010101110111011000100001111101010000100011000000000101001001001001100111101000011010101000111000100010110010010010
Parameter \INIT_7 = 256'1011101101111100001011101111100000011111000100110111010111010111010011111000110111001111101000000100111010000101010101110010110111100010010000001101011010111011000110000010010111111000000010000011110010001100010010100101001111111100010001001111111010001110
Parameter \INIT_8 = 256'1110100101001111100011101100010101100100010010111001111101101000101001001111001011000111001101100101010011010110110011001000101000001101000000111110100111111110011111101001011010110011100010001101011101110011111111110110100011100001111101110010001110110101
Parameter \INIT_9 = 256'1111011111110101001011001000001001001010011011010100101011010011100110001000010011011101001110000100001010111010111001001001111111110001001010101101110110111111111111010111101100001010111011110101111001010001000110011110111011011101110110001110101100100100
Parameter \INIT_A = 256'1000010000111000110010010010110000110111101111001101010010101001010001001100001010110110101111100000011110000001100101110110011001001100110010010111000010001111100000011011011010100110000010110010100110100011000011101011100011011101110111111001100100101001
Parameter \INIT_B = 256'1100010100010000001001011100000010001110101111000011001010110100101101001010000101001100011101010000100101000110111110101111000000100101011110001111110011010111010110110010011101110110101010001110100111010110110111110111000101011001101110010001011111100101
Parameter \INIT_C = 256'1011010100011110110111000010010111111001110101000000000001100010100001011001100101110001000101000110110111100111000111010110000001100011011010000100101011000000001111010000000011010010110010111010111101111010111111100100100010111110100111101100110101010111
Parameter \INIT_D = 256'1110111010100100111001101000010101101001100100100101101101011001111011100001111111101111011111011001110110111010010001010010101110001100110110010011001100010101101101110110111101110011000100101101101001111010100111001101010001001110110100000101110011101011
Parameter \INIT_E = 256'0111001101110101001010001001101011010101100010000001101001000111000111100001001101001111000100110010100011011100011010101010011111011000111110101000001111110101101010000011011011010011100101110101111110010100110000000000100011110011101110110101101010010011
Parameter \INIT_F = 256'1111100001001011000001110100111010001111011101110100010000100101101001000111110000101111011011000010110110000111110101010001000100001100000111001110011000001110011001011000011100011011011111010111010110011001011011010100110001111110111101110011111101101100
Generating RTLIL representation for module `$paramod$bff670e4976821910e4a0e7cc14c504fe05d6e9a\SB_RAM256x16'.
Parameter \INIT_0 = 256'1001100010101101100101011111000000111101011111101001010010101010001011111111111010000111110101111010110101111110110111111011010000001000100000011000100100101011001011101000011001010101010101100110000001111000011110000101100100011111000010101100010110010001
Parameter \INIT_1 = 256'0111010111110011001010001001110000010101000110001100010101011000000001010001110010110111110110100110101100011110111110101011001011010011110101101011010110001000100001100110100101101100100001110010010001111100010100000100100011001001111010010111001100011000
Parameter \INIT_2 = 256'0010001101000000010000101100011000100111100000000110001111101100010100101101111110000110011101101110001100011011010111110100110000100100010001010001010010010000100110110001101110000010001110011101111111001111010111110011000111011001101110111110011110011110
Parameter \INIT_3 = 256'1010000001011010010001001101000110011011110110001111001011011000001011101001100011000001101001100111111101111100001011100000100010010001100010001111000010010001110101110100000010101010010100000111110000100100000011100101010000001110000110010011111001101101
Parameter \INIT_4 = 256'0110011011111100110000100111011011101110111010001110100001100011010001110110000111110000100001001011001111010010011010111011110001101010100101101011001011100010110111111111101100100110010101111110000101101101111100101001011100111111000010110001110001010010
Parameter \INIT_5 = 256'0010111100110001011000011110000011000010001000001011110100011011001011011100000001010001111010110001000111111111101011000011011010100000010110100000100001101111000101011111011011001010010110111101101110001110100000110100011011101001001111011111111010100100
Parameter \INIT_6 = 256'0101101101000010000001010111010110010101110010000001110001000101011111001111100111110011111001011011101101110000011001110011110010011010110010000101001010110011100011010000110001001100001010010001110100011101110011011111000111101111111111000101110000000110
Parameter \INIT_7 = 256'1001101110101111111000111010100110100010110010101010010000000010100110101001001100010011010010000101000110111110101110001100010000001101001111001000101011011010110010101000110000110111010000010010100111011111101010111110110110001001011110110110100001011110
Parameter \INIT_8 = 256'0001011011110011111111110110011100010000010100111000111110010000001110101000011100011100101100111111110110100101111101110000000111100100011010111001010010111101100100001100001011110111000001000011110111010001101111111001100100100111101010110111001011010010
Parameter \INIT_9 = 256'0011000110000110001001000111100001010011111010110010100101001010111101110001100110011011000011000011110001001001110010000100111011100110111010101101000101001011110111010100101110001111001111110100101110001110000011001100100101010111101100010010001111000101
Parameter \INIT_A = 256'0010001010101101011010101001000000011101011010110101101010110000101000101100111100111001011001101110101000101110000011100110101110010100001000111010101010010110100000010000001010101101001010010111100110011101000100011010000100101001110001011000100100010011
Parameter \INIT_B = 256'1101011111000110100110010000000011011010100100111110010011111100100000110000011101111101111001111100000001101100011110000000010101011000011110100101111110011001110000000100010000001010100110101100010001110110001001101101110010000001111100100011111011000011
Parameter \INIT_C = 256'1111101011100111011000000001110010100101000001110011011110001111011000011000110000001011010110101111110001100000001001100001011110010010010000011011000100011001111000100101001110100001000000011101011101001010101110011011001001100110000000010001101110100000
Parameter \INIT_D = 256'1100000111110100111100000100101000111100010011110110101000010111110101110111111100001110101001111100110101101101011000111111110100111110011110111000111111110101111000101101000111011001101000110111010011001100100011111001101111001101110001000111110000001110
Parameter \INIT_E = 256'1100100111010110001101100101001001000101000000101101001110000110100001011000000101101100111101000110110000000100011010001000010000010001110000101110111101001110011010111001001100011111000111111000000110011111010110011000000000000000000110000011111011010110
Parameter \INIT_F = 256'1110001010001011011100000110001100011111001001101111111101101101101001111010101011111010010111010101111110111000100000000010000001111100111110110010001001001000111011101001001111100001001111001010110000011011111101111111000100011100000101001110101001011011

21.2.31. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'1001100010101101100101011111000000111101011111101001010010101010001011111111111010000111110101111010110101111110110111111011010000001000100000011000100100101011001011101000011001010101010101100110000001111000011110000101100100011111000010101100010110010001
Parameter \INIT_1 = 256'0111010111110011001010001001110000010101000110001100010101011000000001010001110010110111110110100110101100011110111110101011001011010011110101101011010110001000100001100110100101101100100001110010010001111100010100000100100011001001111010010111001100011000
Parameter \INIT_2 = 256'0010001101000000010000101100011000100111100000000110001111101100010100101101111110000110011101101110001100011011010111110100110000100100010001010001010010010000100110110001101110000010001110011101111111001111010111110011000111011001101110111110011110011110
Parameter \INIT_3 = 256'1010000001011010010001001101000110011011110110001111001011011000001011101001100011000001101001100111111101111100001011100000100010010001100010001111000010010001110101110100000010101010010100000111110000100100000011100101010000001110000110010011111001101101
Parameter \INIT_4 = 256'0110011011111100110000100111011011101110111010001110100001100011010001110110000111110000100001001011001111010010011010111011110001101010100101101011001011100010110111111111101100100110010101111110000101101101111100101001011100111111000010110001110001010010
Parameter \INIT_5 = 256'0010111100110001011000011110000011000010001000001011110100011011001011011100000001010001111010110001000111111111101011000011011010100000010110100000100001101111000101011111011011001010010110111101101110001110100000110100011011101001001111011111111010100100
Parameter \INIT_6 = 256'0101101101000010000001010111010110010101110010000001110001000101011111001111100111110011111001011011101101110000011001110011110010011010110010000101001010110011100011010000110001001100001010010001110100011101110011011111000111101111111111000101110000000110
Parameter \INIT_7 = 256'1001101110101111111000111010100110100010110010101010010000000010100110101001001100010011010010000101000110111110101110001100010000001101001111001000101011011010110010101000110000110111010000010010100111011111101010111110110110001001011110110110100001011110
Parameter \INIT_8 = 256'0001011011110011111111110110011100010000010100111000111110010000001110101000011100011100101100111111110110100101111101110000000111100100011010111001010010111101100100001100001011110111000001000011110111010001101111111001100100100111101010110111001011010010
Parameter \INIT_9 = 256'0011000110000110001001000111100001010011111010110010100101001010111101110001100110011011000011000011110001001001110010000100111011100110111010101101000101001011110111010100101110001111001111110100101110001110000011001100100101010111101100010010001111000101
Parameter \INIT_A = 256'0010001010101101011010101001000000011101011010110101101010110000101000101100111100111001011001101110101000101110000011100110101110010100001000111010101010010110100000010000001010101101001010010111100110011101000100011010000100101001110001011000100100010011
Parameter \INIT_B = 256'1101011111000110100110010000000011011010100100111110010011111100100000110000011101111101111001111100000001101100011110000000010101011000011110100101111110011001110000000100010000001010100110101100010001110110001001101101110010000001111100100011111011000011
Parameter \INIT_C = 256'1111101011100111011000000001110010100101000001110011011110001111011000011000110000001011010110101111110001100000001001100001011110010010010000011011000100011001111000100101001110100001000000011101011101001010101110011011001001100110000000010001101110100000
Parameter \INIT_D = 256'1100000111110100111100000100101000111100010011110110101000010111110101110111111100001110101001111100110101101101011000111111110100111110011110111000111111110101111000101101000111011001101000110111010011001100100011111001101111001101110001000111110000001110
Parameter \INIT_E = 256'1100100111010110001101100101001001000101000000101101001110000110100001011000000101101100111101000110110000000100011010001000010000010001110000101110111101001110011010111001001100011111000111111000000110011111010110011000000000000000000110000011111011010110
Parameter \INIT_F = 256'1110001010001011011100000110001100011111001001101111111101101101101001111010101011111010010111010101111110111000100000000010000001111100111110110010001001001000111011101001001111100001001111001010110000011011111101111111000100011100000101001110101001011011
Generating RTLIL representation for module `$paramod$56242c22d535416273394fca17664f4bbeaa263b\SB_RAM256x16'.
Parameter \INIT_0 = 256'0011111011010100011000110110011111111110000100101100010110110010101000011101100010100100100011001011100101110000110100010010001001111011010010001001001011111111001000000011110110100111101110111011101110100111101101100010011001101111010000001010111100000011
Parameter \INIT_1 = 256'0100011100100000110111010111111101011101110001011011111001001010110011100100000000101011100110100000111001001010010010110001110111111110011100001011010101010110001110101000001110110101001011111101101101001100100001010111100101000010000000100100000001001011
Parameter \INIT_2 = 256'1111111001100011010110000001100100100000000011101100011010010010000100100110111100100001110100101000001100110000001011010011110011000111100111110110001101000101011111001111100010001001101100001000111010110110110111010010001010000101111000100011001010100110
Parameter \INIT_3 = 256'0011011101001101010010100100010111011100000111000011111000010010011100111101110010100100011111100101100101100111001000110010111100110011100101100111001110111110101010000101001011011100101010110010100001001000100101100100011111110010011010110101001100100110
Parameter \INIT_4 = 256'1101010001010111110011111011100111010011010111010000100101101110001111100101000110001100100000110101100111111001110010010011010111010110010110001011011001101000100110110010000111101110011110101010010011000101000100011000111001001001011010110110000000110000
Parameter \INIT_5 = 256'1001110010011100011101001011100111101000111111101001011101000111000010001001111011001110101101101110101000001011000010000100111010110001101000001100010111010111110010111000111010110110010000000001110001011010100000011011010010101001000110001110010000111011
Parameter \INIT_6 = 256'0000001001111100101010110100011101101101011110100000010011100100110111000110100000110111011101000101100111010111000100100110000000100101000011010111110110010011101011011100001001011011010110010010110110110100000010000001011011101000100011110010101011001100
Parameter \INIT_7 = 256'1111001100111110011000100001101110000001101011001111011000100101101111011111111001111111000100110101110010000000111000010111111001010100110000101110010111010110001100111001111011110111010111100100100111110110011110101011100000111000110111010011001100101011
Parameter \INIT_8 = 256'0011011101101010010010101011111001110010000111000101111011100100000001101001000111110001110111110011101000100010011010100000010010001110001001011110000110100110001110001010011011001100111111100010110011111011010001110010011110001110100000101110111000010111
Parameter \INIT_9 = 256'0001010111011110101110001100011110101000000000001101100000001010010101000001001100001110010010100011101011010110111010000110101101000110000110100000001110000001000010011011001011011100011000001011010110110100000100101110010001001000000110000100110100001011
Parameter \INIT_A = 256'1111111000001011011011111011010000011110111010110101101101110111000110011100010100110010000011110001101010001000010000011100100000111101011001111110001101101110111011010010100110010001111100011111110111010111110001100001111011110001101010010111100100001011
Parameter \INIT_B = 256'1101010010000000110000001101100011000000111101100000101001010001101001000101110001100001101010000011010110110101011111100000111010001100011111100011001010000010011111001110100110001010010001010011001001100011001100101111101011010110111100011011110001011100
Parameter \INIT_C = 256'0111111000100010001001110011111110100000001001111000100000000000001011111100110011010011100000001010110010101000001100110101011110000001111111100001001100011011001000000110100010000000010100000100011111011100111100010001010110001000001110001100100110100000
Parameter \INIT_D = 256'0000010111000111001001111110011110101101010011010010100101010100110110100000100110001011100011000010011100110111101100101101011110001110100111011100010111000101000110101010101010111011001110110100010100001000110001101110000111100001110101011100101101010101
Parameter \INIT_E = 256'1001101111010010001010010101011000101011110100000010100101010010100011101100101000111000111010010101101001111100001100000010000001100010111000110000110010110101000010100111110011101001110011110010101011011000110000011111111110000000110111100000010010110011
Parameter \INIT_F = 256'1000110111010001100000101000100001011100001111000101010101010111111101111100111001100111101101100101001111001000011111010001000000101101001111110000010110000110110100001001101101000001101000111111011101000001010010011011011000110100100011001110010000001010

21.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0011111011010100011000110110011111111110000100101100010110110010101000011101100010100100100011001011100101110000110100010010001001111011010010001001001011111111001000000011110110100111101110111011101110100111101101100010011001101111010000001010111100000011
Parameter \INIT_1 = 256'0100011100100000110111010111111101011101110001011011111001001010110011100100000000101011100110100000111001001010010010110001110111111110011100001011010101010110001110101000001110110101001011111101101101001100100001010111100101000010000000100100000001001011
Parameter \INIT_2 = 256'1111111001100011010110000001100100100000000011101100011010010010000100100110111100100001110100101000001100110000001011010011110011000111100111110110001101000101011111001111100010001001101100001000111010110110110111010010001010000101111000100011001010100110
Parameter \INIT_3 = 256'0011011101001101010010100100010111011100000111000011111000010010011100111101110010100100011111100101100101100111001000110010111100110011100101100111001110111110101010000101001011011100101010110010100001001000100101100100011111110010011010110101001100100110
Parameter \INIT_4 = 256'1101010001010111110011111011100111010011010111010000100101101110001111100101000110001100100000110101100111111001110010010011010111010110010110001011011001101000100110110010000111101110011110101010010011000101000100011000111001001001011010110110000000110000
Parameter \INIT_5 = 256'1001110010011100011101001011100111101000111111101001011101000111000010001001111011001110101101101110101000001011000010000100111010110001101000001100010111010111110010111000111010110110010000000001110001011010100000011011010010101001000110001110010000111011
Parameter \INIT_6 = 256'0000001001111100101010110100011101101101011110100000010011100100110111000110100000110111011101000101100111010111000100100110000000100101000011010111110110010011101011011100001001011011010110010010110110110100000010000001011011101000100011110010101011001100
Parameter \INIT_7 = 256'1111001100111110011000100001101110000001101011001111011000100101101111011111111001111111000100110101110010000000111000010111111001010100110000101110010111010110001100111001111011110111010111100100100111110110011110101011100000111000110111010011001100101011
Parameter \INIT_8 = 256'0011011101101010010010101011111001110010000111000101111011100100000001101001000111110001110111110011101000100010011010100000010010001110001001011110000110100110001110001010011011001100111111100010110011111011010001110010011110001110100000101110111000010111
Parameter \INIT_9 = 256'0001010111011110101110001100011110101000000000001101100000001010010101000001001100001110010010100011101011010110111010000110101101000110000110100000001110000001000010011011001011011100011000001011010110110100000100101110010001001000000110000100110100001011
Parameter \INIT_A = 256'1111111000001011011011111011010000011110111010110101101101110111000110011100010100110010000011110001101010001000010000011100100000111101011001111110001101101110111011010010100110010001111100011111110111010111110001100001111011110001101010010111100100001011
Parameter \INIT_B = 256'1101010010000000110000001101100011000000111101100000101001010001101001000101110001100001101010000011010110110101011111100000111010001100011111100011001010000010011111001110100110001010010001010011001001100011001100101111101011010110111100011011110001011100
Parameter \INIT_C = 256'0111111000100010001001110011111110100000001001111000100000000000001011111100110011010011100000001010110010101000001100110101011110000001111111100001001100011011001000000110100010000000010100000100011111011100111100010001010110001000001110001100100110100000
Parameter \INIT_D = 256'0000010111000111001001111110011110101101010011010010100101010100110110100000100110001011100011000010011100110111101100101101011110001110100111011100010111000101000110101010101010111011001110110100010100001000110001101110000111100001110101011100101101010101
Parameter \INIT_E = 256'1001101111010010001010010101011000101011110100000010100101010010100011101100101000111000111010010101101001111100001100000010000001100010111000110000110010110101000010100111110011101001110011110010101011011000110000011111111110000000110111100000010010110011
Parameter \INIT_F = 256'1000110111010001100000101000100001011100001111000101010101010111111101111100111001100111101101100101001111001000011111010001000000101101001111110000010110000110110100001001101101000001101000111111011101000001010010011011011000110100100011001110010000001010
Generating RTLIL representation for module `$paramod$48fd6ae2631a4926040a953878ca4baa33edc90f\SB_RAM256x16'.
Parameter \INIT_0 = 256'1111111001110101010001001000110011111011110000110000010000000101011010000001010101001111010100011111100101100110000011110010110010100010101000111111011010001011000001101111011111101011101100111101111101110100010011000001000010100101101001110100101010000111
Parameter \INIT_1 = 256'1001001110110111010100101111000111000110111100001011000110001101001101100100011111101010110100011010111100010101010110101101011110000100001110011010101011111001101111110011111111001000100010001001110101010101011011111101110010001101010101011010010001110010
Parameter \INIT_2 = 256'0000101101000000011000000010111010110100111111101111110100001110010101011001001000111110001111001011110110110010001000000110100111000110010111100100101010110100111101100110000000110010111000001100110101011010000101001000110000111000001100101100000000111101
Parameter \INIT_3 = 256'1010110010011010001101100000010011110101110111101110110110110011010111010111001011001101011011101001011000100010001100110000010100101110111101000100011010001010001111101010000100000000111111100001110110010110100110010111011111110101010000111111010000101100
Parameter \INIT_4 = 256'0101011100011000000101001001101011110110111010101101000110000011001111101110101101110111001100110110001100110010001110100010110011001101101010100100010100011100110011010010001111000101111001111001010100011011110100111101101110001101100101010001011101011110
Parameter \INIT_5 = 256'1000010100110101010111101100101001010011011110010101100101100101001101110011111001100011101100110100110010001100011011100000001000010000111001001100101100011011110111100001101001000011010110011001110111110111011001110010101000110001000110110001100011001111
Parameter \INIT_6 = 256'0110101000101001111011001000001000111111001010100011111000110001111010110001110010111000001000101111110001001011010000011110100000000110010000011010100010010111100011000110111110111001000100101010111111011101011101101000011000110000111011001001110100110011
Parameter \INIT_7 = 256'0011010010010101110101001011011011110001111001101100110100100101001011101011101010000010011011011001011111011111001011011110011100110010111011011101011100111111010000011100011100001101011000110001100000110110010010110101100010100000010010011111101011111010
Parameter \INIT_8 = 256'0010100110111010000100111001001110100011101011111010111100101011110011101111011111101110100111110000010110011001011010111111000110111001100111011101011101000010111110100100010010100110111100101001111010100001000011010011010101001111101110111111001000001110
Parameter \INIT_9 = 256'0000000011010110100001001101001010001000011110100110110011110001101110100101111001101110110010010111011010101011101101110001100000000110010100111010000111011000111101000110101001110101001111011100001001111011100100011000010101001011010010101111100100101111
Parameter \INIT_A = 256'0101111000001010010011001100110001101100011101001100110001011100111000111100000110101001111111111001111100100110110110110111110010100111110010000011011010100011111100100010010111100010111001000000111011111000010101001011110011011010000110010000000101111001
Parameter \INIT_B = 256'1010111000111111011101110010000100000111101011100000000110001101010010000100001001000111010100111010010101100101010111100111000101101001001000011101010000001111001100100011011100011110010000110101000001101011010010111010100001001101010011110000100001110001
Parameter \INIT_C = 256'0100011110001010000010100000001000000010101001001001010000100111101110101111110010111011001001110111100110101100000001011000101111110000000001000000111101001001100100001011111101011011011111111010000000011101001100110001011100111110001000000000110101001110
Parameter \INIT_D = 256'1010011001111101010011001110110010100110000000101110110011011111110110110100011110001001111000110100110100111101101111100110110101110000010110111101100000111010000000110010101100100010010101010011000011001011101100100001111001001100011101101100000011011010
Parameter \INIT_E = 256'0011001111101100001011110011101001111001100011010011110000011011101011110101001011100101001011111010110110010010011101011010011010110011010001011101110101011100000000001111010111001000110110011011111000011000000111111101001000101100000011001001000010011001
Parameter \INIT_F = 256'0011011010000010001110000001110111000001111101011011110101110010001001100111001100101001010100100110110011010010110001010010100100101010101010001111010000010010000110010101010010100001101110010011011000011000001101011010101001011000000000001000001000101100

21.2.33. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'1111111001110101010001001000110011111011110000110000010000000101011010000001010101001111010100011111100101100110000011110010110010100010101000111111011010001011000001101111011111101011101100111101111101110100010011000001000010100101101001110100101010000111
Parameter \INIT_1 = 256'1001001110110111010100101111000111000110111100001011000110001101001101100100011111101010110100011010111100010101010110101101011110000100001110011010101011111001101111110011111111001000100010001001110101010101011011111101110010001101010101011010010001110010
Parameter \INIT_2 = 256'0000101101000000011000000010111010110100111111101111110100001110010101011001001000111110001111001011110110110010001000000110100111000110010111100100101010110100111101100110000000110010111000001100110101011010000101001000110000111000001100101100000000111101
Parameter \INIT_3 = 256'1010110010011010001101100000010011110101110111101110110110110011010111010111001011001101011011101001011000100010001100110000010100101110111101000100011010001010001111101010000100000000111111100001110110010110100110010111011111110101010000111111010000101100
Parameter \INIT_4 = 256'0101011100011000000101001001101011110110111010101101000110000011001111101110101101110111001100110110001100110010001110100010110011001101101010100100010100011100110011010010001111000101111001111001010100011011110100111101101110001101100101010001011101011110
Parameter \INIT_5 = 256'1000010100110101010111101100101001010011011110010101100101100101001101110011111001100011101100110100110010001100011011100000001000010000111001001100101100011011110111100001101001000011010110011001110111110111011001110010101000110001000110110001100011001111
Parameter \INIT_6 = 256'0110101000101001111011001000001000111111001010100011111000110001111010110001110010111000001000101111110001001011010000011110100000000110010000011010100010010111100011000110111110111001000100101010111111011101011101101000011000110000111011001001110100110011
Parameter \INIT_7 = 256'0011010010010101110101001011011011110001111001101100110100100101001011101011101010000010011011011001011111011111001011011110011100110010111011011101011100111111010000011100011100001101011000110001100000110110010010110101100010100000010010011111101011111010
Parameter \INIT_8 = 256'0010100110111010000100111001001110100011101011111010111100101011110011101111011111101110100111110000010110011001011010111111000110111001100111011101011101000010111110100100010010100110111100101001111010100001000011010011010101001111101110111111001000001110
Parameter \INIT_9 = 256'0000000011010110100001001101001010001000011110100110110011110001101110100101111001101110110010010111011010101011101101110001100000000110010100111010000111011000111101000110101001110101001111011100001001111011100100011000010101001011010010101111100100101111
Parameter \INIT_A = 256'0101111000001010010011001100110001101100011101001100110001011100111000111100000110101001111111111001111100100110110110110111110010100111110010000011011010100011111100100010010111100010111001000000111011111000010101001011110011011010000110010000000101111001
Parameter \INIT_B = 256'1010111000111111011101110010000100000111101011100000000110001101010010000100001001000111010100111010010101100101010111100111000101101001001000011101010000001111001100100011011100011110010000110101000001101011010010111010100001001101010011110000100001110001
Parameter \INIT_C = 256'0100011110001010000010100000001000000010101001001001010000100111101110101111110010111011001001110111100110101100000001011000101111110000000001000000111101001001100100001011111101011011011111111010000000011101001100110001011100111110001000000000110101001110
Parameter \INIT_D = 256'1010011001111101010011001110110010100110000000101110110011011111110110110100011110001001111000110100110100111101101111100110110101110000010110111101100000111010000000110010101100100010010101010011000011001011101100100001111001001100011101101100000011011010
Parameter \INIT_E = 256'0011001111101100001011110011101001111001100011010011110000011011101011110101001011100101001011111010110110010010011101011010011010110011010001011101110101011100000000001111010111001000110110011011111000011000000111111101001000101100000011001001000010011001
Parameter \INIT_F = 256'0011011010000010001110000001110111000001111101011011110101110010001001100111001100101001010100100110110011010010110001010010100100101010101010001111010000010010000110010101010010100001101110010011011000011000001101011010101001011000000000001000001000101100
Generating RTLIL representation for module `$paramod$4e59a0ea9795bb3e25c16c104f6a666f39474819\SB_RAM256x16'.
Parameter \INIT_0 = 256'1000111011111001010111001000110010001010101000111111000011001111010010011111110100110001101101110001100011010110011100101010111011000101011000001111011011111110001100101111111101011110100101111100000110111011001111100000000101101100110010010111100001110000
Parameter \INIT_1 = 256'1111011010101111110111010000110101000000110001110101100011101110101011011111000110100011111001110111011110110001000110110101011011001101000000000100110001101011100011111010001110010101010111111010100111100011101001100001101110101000111101110001100001011001
Parameter \INIT_2 = 256'1111101001000011111111100000010011010000111001011111011101001000011101111001011010101010101100101100111000100011010011111111001011110001011011000000100010110000111110011111001011000101111100011001011010101111011011111010101000000100110001100111000000011101
Parameter \INIT_3 = 256'0110101010011010010110100101010100010001101001000000011110011000100001101011001101011001110010110110010101011001000011001101000110001010011000100001010101001011000110110100010010100011001011111000001100010101000001101000001111110011000101100100010110100111
Parameter \INIT_4 = 256'0101001101010110010100010110100110000011100101011111111100010101010000111000100111110010100010000100100110100001011111110110111101010000010111010001001110110011010101001001101101100000001100100001010001000001010000111010001100001101010100001011001110111001
Parameter \INIT_5 = 256'1101100010110111000101010101110100100010010111011001101010001001101001010010000011001000101101111110101001000110100100001110010010100100000000010001110111101000010000000001100111011011100110000111001111011100000100010011011100011101000110000000110001110110
Parameter \INIT_6 = 256'0000001010100111110001100110111011001001011101101111001011100000100110000010011110010011110010110110011100001100001011101001000111011111011100001001110100011001100111001001010011110010010110111111101010111111100010010001101110101010001010001000010001110100
Parameter \INIT_7 = 256'0010011110001011001111011101111010011101010101101110001110000110001110101010111110110011110000101110001000001011110100000001000101010100001100100000000110110011111011110101001011011100111101101100000001000110111110000011101010000010010001011111010011001010
Parameter \INIT_8 = 256'0001001011011110000110101001011011010010111101110001111101110011110100010000110101001010010101001101110101101010000011110110101100100011001101100111001110110001000001010000111010001101010010001001010000001110010001001010001001011110110000101001011001000011
Parameter \INIT_9 = 256'0101000010101011001010110101100011111101111000011110001111100111011111000010111100110111110000010000011001010001001001010001110000011010110011111100010111010000010100011101011000011111011100000111010111101100101110001011011001101111101110110101110100110001
Parameter \INIT_A = 256'0110100110011101010100110100111101000110111011001111011100110100001111111000011101100100001010010011001010010010011110110111011000111011001110001011011011111000011000110011011011011011000110100100100101011111101010000011000000011101111100010100010101000000
Parameter \INIT_B = 256'0100000110111000000101001010011000010100001101011011110011101011101010010110010111110010011111101110001000011011100000100010101001110110100011110010000011110001101100011010101110111000010111000011111101100110011101100110110110110101011010010000011101010101
Parameter \INIT_C = 256'1101011100110001111001000000110101100000011110100110100000000000011000111001000110110111011010100101100010101011010011010000111111111011111111111111000010101111101011111011110011111010100010001101111111101100000010000001110100011001011110111011001011101111
Parameter \INIT_D = 256'1110100111110001111100001111100000000010111000011110110001011000100010101000000011101010101010000000110110111101100100001010111010011010110011011010000010111011101101100101110100001101101100110001100100010100011001001110110011101010111111000010110101000000
Parameter \INIT_E = 256'0111010001000100100010000001000101011101110000010110111111001001100111101101001011110010010010111000110001001101110101001001000100011000110100101111010101010101110010111001111100101110100111100110010011110101001100001011000111001010010100011011100001001100
Parameter \INIT_F = 256'0111101011111111111010101000110110101011001011100110111111010010010000111010111110111101010111011010110000001010001000010011010001011011111100111111101101110010110100010011010001101111111001111010111110011100111011100010111001001000100011110101011110100100

21.2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'1000111011111001010111001000110010001010101000111111000011001111010010011111110100110001101101110001100011010110011100101010111011000101011000001111011011111110001100101111111101011110100101111100000110111011001111100000000101101100110010010111100001110000
Parameter \INIT_1 = 256'1111011010101111110111010000110101000000110001110101100011101110101011011111000110100011111001110111011110110001000110110101011011001101000000000100110001101011100011111010001110010101010111111010100111100011101001100001101110101000111101110001100001011001
Parameter \INIT_2 = 256'1111101001000011111111100000010011010000111001011111011101001000011101111001011010101010101100101100111000100011010011111111001011110001011011000000100010110000111110011111001011000101111100011001011010101111011011111010101000000100110001100111000000011101
Parameter \INIT_3 = 256'0110101010011010010110100101010100010001101001000000011110011000100001101011001101011001110010110110010101011001000011001101000110001010011000100001010101001011000110110100010010100011001011111000001100010101000001101000001111110011000101100100010110100111
Parameter \INIT_4 = 256'0101001101010110010100010110100110000011100101011111111100010101010000111000100111110010100010000100100110100001011111110110111101010000010111010001001110110011010101001001101101100000001100100001010001000001010000111010001100001101010100001011001110111001
Parameter \INIT_5 = 256'1101100010110111000101010101110100100010010111011001101010001001101001010010000011001000101101111110101001000110100100001110010010100100000000010001110111101000010000000001100111011011100110000111001111011100000100010011011100011101000110000000110001110110
Parameter \INIT_6 = 256'0000001010100111110001100110111011001001011101101111001011100000100110000010011110010011110010110110011100001100001011101001000111011111011100001001110100011001100111001001010011110010010110111111101010111111100010010001101110101010001010001000010001110100
Parameter \INIT_7 = 256'0010011110001011001111011101111010011101010101101110001110000110001110101010111110110011110000101110001000001011110100000001000101010100001100100000000110110011111011110101001011011100111101101100000001000110111110000011101010000010010001011111010011001010
Parameter \INIT_8 = 256'0001001011011110000110101001011011010010111101110001111101110011110100010000110101001010010101001101110101101010000011110110101100100011001101100111001110110001000001010000111010001101010010001001010000001110010001001010001001011110110000101001011001000011
Parameter \INIT_9 = 256'0101000010101011001010110101100011111101111000011110001111100111011111000010111100110111110000010000011001010001001001010001110000011010110011111100010111010000010100011101011000011111011100000111010111101100101110001011011001101111101110110101110100110001
Parameter \INIT_A = 256'0110100110011101010100110100111101000110111011001111011100110100001111111000011101100100001010010011001010010010011110110111011000111011001110001011011011111000011000110011011011011011000110100100100101011111101010000011000000011101111100010100010101000000
Parameter \INIT_B = 256'0100000110111000000101001010011000010100001101011011110011101011101010010110010111110010011111101110001000011011100000100010101001110110100011110010000011110001101100011010101110111000010111000011111101100110011101100110110110110101011010010000011101010101
Parameter \INIT_C = 256'1101011100110001111001000000110101100000011110100110100000000000011000111001000110110111011010100101100010101011010011010000111111111011111111111111000010101111101011111011110011111010100010001101111111101100000010000001110100011001011110111011001011101111
Parameter \INIT_D = 256'1110100111110001111100001111100000000010111000011110110001011000100010101000000011101010101010000000110110111101100100001010111010011010110011011010000010111011101101100101110100001101101100110001100100010100011001001110110011101010111111000010110101000000
Parameter \INIT_E = 256'0111010001000100100010000001000101011101110000010110111111001001100111101101001011110010010010111000110001001101110101001001000100011000110100101111010101010101110010111001111100101110100111100110010011110101001100001011000111001010010100011011100001001100
Parameter \INIT_F = 256'0111101011111111111010101000110110101011001011100110111111010010010000111010111110111101010111011010110000001010001000010011010001011011111100111111101101110010110100010011010001101111111001111010111110011100111011100010111001001000100011110101011110100100
Generating RTLIL representation for module `$paramod$614f94adba0da037e462bc3f9f652c41c83fcfb9\SB_RAM256x16'.
Parameter \INIT_0 = 256'0101000000101100010001001110000101101010100101101100110000010111100011101011010101000010111101101000000010110110010001100101101001000011011111110111011111010000111111101001011100010011111010010000011011010101100001011111010100101011100010000100111011101011
Parameter \INIT_1 = 256'0110111000110111001110000110101100101110110111111110110011101011110111010111101000111111110001110111111111110011000100011001101001100011101100100010001001011010101011111001011001100100011101001000011111000001110111000001000010111111100010111011001011100111
Parameter \INIT_2 = 256'0111011100100111111010001011100001110010110000101111000010101011110000010111001111101100001000001010010000010010111101010100011100111001001111010010000000000001101001011100001011000000100000110101101100100101001111000001000001111101110110010110111000110000
Parameter \INIT_3 = 256'1100100011110011001110111100111010111010001110001110011011011000101011001010001100101010001000001010101010101001011011101010010001010100111101111110101101100000001000100010100011011101001010101010001110000011011110100001001011011111100000101100010011011110
Parameter \INIT_4 = 256'1011100000110011100111001111001010001101010100110101011111101100110011000001110101101000101111010001111011100100101001100001111011110011101111110001101001001101101000100100001000001110001011110001010011100101011010001011011011111101010111001110010011101111
Parameter \INIT_5 = 256'0000010001100001111110110011001100111001011000100110011011001001101101000110100000001011110010001000010011110100111011110101111001110111110011000000100101101001101110100011010010010001101010110100110100101100100001010010101110101101100101111001111110110100
Parameter \INIT_6 = 256'0101101110011111010100110101001011101110111000101101111101101000100011010001001000000101010110000011011101011000011010010010111010100000100100001011011101001100011100011110011111010111011001010111111011011000000110001011101001110001011110001100110110011111
Parameter \INIT_7 = 256'0111100000001000101111011110010101010111101100110111001010100001000110011111111001110101111000110101111100100101111110111000001100110010101100100011110000010100111111110100010000001000101111001111110101011111011000100011011101100011011001111010110111111101
Parameter \INIT_8 = 256'0010010110110111111001101100010001010001111101100111111010111011100000011110111010100101111001110000100001011100000100100010000110010101100001000101011111101001010110111011000111101101110101010010010001001100010001001011100110011111111100110011010101100101
Parameter \INIT_9 = 256'1011001101000011010000001101011011001011111011001000011000010001110010001001111111011100100001000010000111000011010011100101111011010111001100010010000000111011010101010010100001000010100110000011010001110101100111110110100110101001111011010001111111000000
Parameter \INIT_A = 256'1000011100000011001100100100110000001010111010011000111011101111011101111011111000010000011100101001001100101010011001100110001000101110110100011101100010010100001001100101000111101100110011010100111000001100100001110101101010000101111010111110100111100101
Parameter \INIT_B = 256'0001111011001011100001010111001100001100000001101011001101000111010110000111001110011010101010101000101010001010110010000011011111110000110011110110100011010110110100011000000010000001010000001101100011110110001011000110111111010111001110010001000111000110
Parameter \INIT_C = 256'1111011101001111111111011011100110111111110110001101001110110001011111111010100100011110011001110011111001111011010000001001101100001011101100011001011011111100010001100000011100011111000001111001000101110100010101001010001110110000101101000101110010000101
Parameter \INIT_D = 256'1110010100001100011001110101000010010000111001111001111101110001011010110001110001100111011100100110100110010101100111010101010001110011110101000110110010101110110101011010110101001111101100110111000110111111010011000010101011101111010101010010001010001100
Parameter \INIT_E = 256'0110100100111011001010110100100101110010100011011001001111101010110001010000001100111010010010011100111010100011010001100100011011100111101000010100110110001101110000001100101010100100111111101111000001011101001110000111110111110011000001111010001001011100
Parameter \INIT_F = 256'1110000000110001001111001101111010110001101101110100001111100100001001010100011101111000011000010101101010000101110110010010101110010010100101011100010101001110110101011101101001101100111100111010010101010001101001111001101001101011110110110011100111011000

21.2.35. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0101000000101100010001001110000101101010100101101100110000010111100011101011010101000010111101101000000010110110010001100101101001000011011111110111011111010000111111101001011100010011111010010000011011010101100001011111010100101011100010000100111011101011
Parameter \INIT_1 = 256'0110111000110111001110000110101100101110110111111110110011101011110111010111101000111111110001110111111111110011000100011001101001100011101100100010001001011010101011111001011001100100011101001000011111000001110111000001000010111111100010111011001011100111
Parameter \INIT_2 = 256'0111011100100111111010001011100001110010110000101111000010101011110000010111001111101100001000001010010000010010111101010100011100111001001111010010000000000001101001011100001011000000100000110101101100100101001111000001000001111101110110010110111000110000
Parameter \INIT_3 = 256'1100100011110011001110111100111010111010001110001110011011011000101011001010001100101010001000001010101010101001011011101010010001010100111101111110101101100000001000100010100011011101001010101010001110000011011110100001001011011111100000101100010011011110
Parameter \INIT_4 = 256'1011100000110011100111001111001010001101010100110101011111101100110011000001110101101000101111010001111011100100101001100001111011110011101111110001101001001101101000100100001000001110001011110001010011100101011010001011011011111101010111001110010011101111
Parameter \INIT_5 = 256'0000010001100001111110110011001100111001011000100110011011001001101101000110100000001011110010001000010011110100111011110101111001110111110011000000100101101001101110100011010010010001101010110100110100101100100001010010101110101101100101111001111110110100
Parameter \INIT_6 = 256'0101101110011111010100110101001011101110111000101101111101101000100011010001001000000101010110000011011101011000011010010010111010100000100100001011011101001100011100011110011111010111011001010111111011011000000110001011101001110001011110001100110110011111
Parameter \INIT_7 = 256'0111100000001000101111011110010101010111101100110111001010100001000110011111111001110101111000110101111100100101111110111000001100110010101100100011110000010100111111110100010000001000101111001111110101011111011000100011011101100011011001111010110111111101
Parameter \INIT_8 = 256'0010010110110111111001101100010001010001111101100111111010111011100000011110111010100101111001110000100001011100000100100010000110010101100001000101011111101001010110111011000111101101110101010010010001001100010001001011100110011111111100110011010101100101
Parameter \INIT_9 = 256'1011001101000011010000001101011011001011111011001000011000010001110010001001111111011100100001000010000111000011010011100101111011010111001100010010000000111011010101010010100001000010100110000011010001110101100111110110100110101001111011010001111111000000
Parameter \INIT_A = 256'1000011100000011001100100100110000001010111010011000111011101111011101111011111000010000011100101001001100101010011001100110001000101110110100011101100010010100001001100101000111101100110011010100111000001100100001110101101010000101111010111110100111100101
Parameter \INIT_B = 256'0001111011001011100001010111001100001100000001101011001101000111010110000111001110011010101010101000101010001010110010000011011111110000110011110110100011010110110100011000000010000001010000001101100011110110001011000110111111010111001110010001000111000110
Parameter \INIT_C = 256'1111011101001111111111011011100110111111110110001101001110110001011111111010100100011110011001110011111001111011010000001001101100001011101100011001011011111100010001100000011100011111000001111001000101110100010101001010001110110000101101000101110010000101
Parameter \INIT_D = 256'1110010100001100011001110101000010010000111001111001111101110001011010110001110001100111011100100110100110010101100111010101010001110011110101000110110010101110110101011010110101001111101100110111000110111111010011000010101011101111010101010010001010001100
Parameter \INIT_E = 256'0110100100111011001010110100100101110010100011011001001111101010110001010000001100111010010010011100111010100011010001100100011011100111101000010100110110001101110000001100101010100100111111101111000001011101001110000111110111110011000001111010001001011100
Parameter \INIT_F = 256'1110000000110001001111001101111010110001101101110100001111100100001001010100011101111000011000010101101010000101110110010010101110010010100101011100010101001110110101011101101001101100111100111010010101010001101001111001101001101011110110110011100111011000
Generating RTLIL representation for module `$paramod$a416074357d149ab90c5f8eb5577d37ca50444b3\SB_RAM256x16'.
Parameter \INIT_0 = 256'1110111100100010011011100011100100011011001100100100111111001000110100100110110100001100001001010101010001011000101010000111001011011011000111101010111110010111010010100011001111100100111100001101010111100100011011110011110010011100100011110011110010110001
Parameter \INIT_1 = 256'1000000010110011011000000100010101001100010110110110000110100101110000001111011010010010100010000000111010101101111011010101111101101011011111110011000000111110010011000110110101100101101111111101001001001100101111011010111101110001111011101101001111011111
Parameter \INIT_2 = 256'0101000110100100000100000110011011000110010100100000011100110011010010010000111011010111010110100010000010010010111100011010101001001000100101011010000110100111111010011100001000010111000001110010110111001101100010001000111111101001010100001000010110011101
Parameter \INIT_3 = 256'0101011001000000000010010011010011001010111000100111101010011110001000001111110010110101000011111101100101011101100100000001100000110000111100000011010010011011010011111011110110010111111111110001000110111111010001001101110011011100000110101100000110010101
Parameter \INIT_4 = 256'0101110010101001110100100011001111100001100011110100000101001110000000100011011100111100010101101011110110111010001101001011111001011010110111101001100111000000100010100011001100111001010000011111101111101001011111000111100111001010111111000101100111011011
Parameter \INIT_5 = 256'0100010000011100100011100010001011101101101110001110100111010001101100001110100010010101011111010001101001101111111001110111110000001011101100101000111101101111100011001100110101010010000110001011011111011000100111111111100111101011010010111000111010001100
Parameter \INIT_6 = 256'0010000111110101000010001011000000101001110000010110101010011000011000101010111111011101101001010001100011011100000111010101011111110000000000111100011111111111001001110011110110011111001001000110100011001010100010100101010011111100000010101111110010111111
Parameter \INIT_7 = 256'0100100110011111101100100110011010011010110110001100000000010110101110100100110010011010101000000000111101010111001101010010111100101001000110011011000001000111001011101100011101001100111011010111010011111110100001000110100001101100010001100111101001100110
Parameter \INIT_8 = 256'0110101110000111001001100001010100101000010001111011001111011111111001101111110000000010110001011010101101100110001001000010101111100010011111110101001010010000010101100000100000010011100000010000010000101010110111110000111111011101001111010101000101010000
Parameter \INIT_9 = 256'0000001000000010010001011100111100010010100101110010010110000101100101110010101110111110111001110101101111011001001011000110010010001010010100110011110111001100101011000000011110011001001010010011100000011001111001110010101010010010111000011110101100011111
Parameter \INIT_A = 256'1011001111000000101001000101111100110101101000101110100111110111011101110011100111011010010001011011010000000101011101101100111001110111110110000001001100110001011000111011010010010100100001111100100110010010110101101001010011101000101100010111101000101100
Parameter \INIT_B = 256'1001100001011110011100111001111100001001101010010111000111010010000101101110001111110001000101011111110101011010100100110110110000111111001010110011101000000001010101101011000011101000010000101000011101110101111111001001010001001110010101011100110110001011
Parameter \INIT_C = 256'1010110001000100101111000100111100001111011100110100001000001111101100001110111011100001010100001011111111000100000110001101011111101110110111101101000101000101110010110010011001110001101011100111010100100010010100001111001101010001101011000101110111110010
Parameter \INIT_D = 256'0100100110111111011101010011110111010100010000011100010101000001011111111110001001101010101010001100101111100011010100111101010011100001101000110001100110110001101000111011100000000001001010001000101101100110111001000110110001000001010101010001100001011010
Parameter \INIT_E = 256'1010000111101101001011111001101000100010100000011111001000101010111010110101010011110011100010001100000001000011100101110101111010111100010101101011000001110001000011011100001011101111010000001011000101001111110000010110100110101010010101111010010111110101
Parameter \INIT_F = 256'1001101110110101101000101101000011000101110000010100010101010010000101001001110011100010100101101100010101101000111001100110111110111100001100110010101000101010100000000011110100110100111010110100101101000101001101001011011111001101100011100101000010100111

21.2.36. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'1110111100100010011011100011100100011011001100100100111111001000110100100110110100001100001001010101010001011000101010000111001011011011000111101010111110010111010010100011001111100100111100001101010111100100011011110011110010011100100011110011110010110001
Parameter \INIT_1 = 256'1000000010110011011000000100010101001100010110110110000110100101110000001111011010010010100010000000111010101101111011010101111101101011011111110011000000111110010011000110110101100101101111111101001001001100101111011010111101110001111011101101001111011111
Parameter \INIT_2 = 256'0101000110100100000100000110011011000110010100100000011100110011010010010000111011010111010110100010000010010010111100011010101001001000100101011010000110100111111010011100001000010111000001110010110111001101100010001000111111101001010100001000010110011101
Parameter \INIT_3 = 256'0101011001000000000010010011010011001010111000100111101010011110001000001111110010110101000011111101100101011101100100000001100000110000111100000011010010011011010011111011110110010111111111110001000110111111010001001101110011011100000110101100000110010101
Parameter \INIT_4 = 256'0101110010101001110100100011001111100001100011110100000101001110000000100011011100111100010101101011110110111010001101001011111001011010110111101001100111000000100010100011001100111001010000011111101111101001011111000111100111001010111111000101100111011011
Parameter \INIT_5 = 256'0100010000011100100011100010001011101101101110001110100111010001101100001110100010010101011111010001101001101111111001110111110000001011101100101000111101101111100011001100110101010010000110001011011111011000100111111111100111101011010010111000111010001100
Parameter \INIT_6 = 256'0010000111110101000010001011000000101001110000010110101010011000011000101010111111011101101001010001100011011100000111010101011111110000000000111100011111111111001001110011110110011111001001000110100011001010100010100101010011111100000010101111110010111111
Parameter \INIT_7 = 256'0100100110011111101100100110011010011010110110001100000000010110101110100100110010011010101000000000111101010111001101010010111100101001000110011011000001000111001011101100011101001100111011010111010011111110100001000110100001101100010001100111101001100110
Parameter \INIT_8 = 256'0110101110000111001001100001010100101000010001111011001111011111111001101111110000000010110001011010101101100110001001000010101111100010011111110101001010010000010101100000100000010011100000010000010000101010110111110000111111011101001111010101000101010000
Parameter \INIT_9 = 256'0000001000000010010001011100111100010010100101110010010110000101100101110010101110111110111001110101101111011001001011000110010010001010010100110011110111001100101011000000011110011001001010010011100000011001111001110010101010010010111000011110101100011111
Parameter \INIT_A = 256'1011001111000000101001000101111100110101101000101110100111110111011101110011100111011010010001011011010000000101011101101100111001110111110110000001001100110001011000111011010010010100100001111100100110010010110101101001010011101000101100010111101000101100
Parameter \INIT_B = 256'1001100001011110011100111001111100001001101010010111000111010010000101101110001111110001000101011111110101011010100100110110110000111111001010110011101000000001010101101011000011101000010000101000011101110101111111001001010001001110010101011100110110001011
Parameter \INIT_C = 256'1010110001000100101111000100111100001111011100110100001000001111101100001110111011100001010100001011111111000100000110001101011111101110110111101101000101000101110010110010011001110001101011100111010100100010010100001111001101010001101011000101110111110010
Parameter \INIT_D = 256'0100100110111111011101010011110111010100010000011100010101000001011111111110001001101010101010001100101111100011010100111101010011100001101000110001100110110001101000111011100000000001001010001000101101100110111001000110110001000001010101010001100001011010
Parameter \INIT_E = 256'1010000111101101001011111001101000100010100000011111001000101010111010110101010011110011100010001100000001000011100101110101111010111100010101101011000001110001000011011100001011101111010000001011000101001111110000010110100110101010010101111010010111110101
Parameter \INIT_F = 256'1001101110110101101000101101000011000101110000010100010101010010000101001001110011100010100101101100010101101000111001100110111110111100001100110010101000101010100000000011110100110100111010110100101101000101001101001011011111001101100011100101000010100111
Generating RTLIL representation for module `$paramod$4e42ea6d7d97db6ce58ef5f8eeecbed40ef55793\SB_RAM256x16'.
Parameter \INIT_0 = 256'0101110011001101100000101100001000011011100001001110100001001100100101101000101011000000011100001001000100111011011011001010010110000111001110010011101100110001111000101000111000100000010011101110110100101110110100011110001010010001000010000101001010100111
Parameter \INIT_1 = 256'0001000111000001010000111000011100111010100011111111100110001000100001010000011100011101101000110111000000111011001111010101001101101000101110111100111011010100010011111100001010111100110100001111011111011110100111001010110110100000011111010110001010100000
Parameter \INIT_2 = 256'0111110000001011110011001110101111110001101011101100011101101100000111001111110100001001001011110111000100001001100001111110100111000111110100110100001011110100111010110000111010100101110001100100001100101110111110110000011010101100101010100001110000101011
Parameter \INIT_3 = 256'0010110100111010011010100001001001011110011111100010010110100010110111011011010011101011100001111111111111101110011000000110011001000011101010101011001001011110000100010000001011001010111011011110000011011011101001011001101001000101101110101101011000000111
Parameter \INIT_4 = 256'1011010000011010110101001001010000011010101100001110011010010000010111100101011110000100000000011001111100110010110010110111011010111100101100011100111000100111110110000101111010011111001110011010100011010111000111110110101111000110110001000011001100011111
Parameter \INIT_5 = 256'1000100101000101110101110100000010000111110111110000010101100110110001000000111000101000111110000110010110010111110001111011101101111111111101000100000110100111000110110010100110110101101101110110100001101011010001011011101101011110100100110101100011011110
Parameter \INIT_6 = 256'0111101000101001001101001100110010000110000001011111001101100101111101111101001111110010110100100100001011000001000110101101110011001011000001100101110010011100111111011101001000010101100110110111010111001010001001010011101101010011000010001111001010001001
Parameter \INIT_7 = 256'1100000101111100011010011100111100111100001010000011100011000001010100000111111001010001011100000000000110010000000100110110010101000010101001001011000101100101111100110001001110111100110110101111100101100111011111000110100001100110011101001101010000100101
Parameter \INIT_8 = 256'0111010101011111010000110000111011100101000011011000100001000000110000100111010010110001011001100000111010001011010100100001000001111111011100110010000101011111111011110001011000110001100011011111000100110001011000000111001001011010011101010101011100100100
Parameter \INIT_9 = 256'0010011100010010011100111100100101101000101011110000100000001101011000111000100110001010100110010011000101010001001011111001101011011001110110010010010011111110110010110110101010100011010100000010110001010100100101010101111101010010000011011000011110100000
Parameter \INIT_A = 256'1100101011110010110011100101101111101101111001101110001010110101000111101111000110000101100000101111010110111110100100010101010000111001001101101101010011000111100111110000001011001001111111100001000011101111000100110101111101011000010101101010111010000100
Parameter \INIT_B = 256'1101010100000011100100100011100101100101100110001010010110101000001001100001010110100101111110110110001100111011110111000011010011011001100100111111000011000011000110110011111111111010010000111110010011001110001101110011101110000000000011011110001101111000
Parameter \INIT_C = 256'1000000101110100001100000000001110011000010010000001001011101001101101000100010111100010111110111110100101111111001011010001011001001111000001001110100110000111110010100010110011000111011110101000010110000110010001101010110100010110000101110001111100010111
Parameter \INIT_D = 256'1110101110101010001001000101000000101110110110111101011001100010110000010001000110001010111000101101110111101100011000011011001010011001000010000010101010000101011001111110101001111101010001001010100001010011101000001111011111011101011100011100001001011111
Parameter \INIT_E = 256'1011001011111100110100100111000110000011001110011100010001010001011010000001001000000101100101100011100000100011010111001111111010111010110000111111000111111011000010111111000111010010011011001000010011100001010111101111100011111111001100111101011110110110
Parameter \INIT_F = 256'0000101011000010000111010001100101000001001010001110010101001010000001000001010111001101000111000110101000001010111100001100000110110101101001001100010111010110110000010001110100100001100010101010001000100011011000010101111111001001011001100001110110101011

21.2.37. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0101110011001101100000101100001000011011100001001110100001001100100101101000101011000000011100001001000100111011011011001010010110000111001110010011101100110001111000101000111000100000010011101110110100101110110100011110001010010001000010000101001010100111
Parameter \INIT_1 = 256'0001000111000001010000111000011100111010100011111111100110001000100001010000011100011101101000110111000000111011001111010101001101101000101110111100111011010100010011111100001010111100110100001111011111011110100111001010110110100000011111010110001010100000
Parameter \INIT_2 = 256'0111110000001011110011001110101111110001101011101100011101101100000111001111110100001001001011110111000100001001100001111110100111000111110100110100001011110100111010110000111010100101110001100100001100101110111110110000011010101100101010100001110000101011
Parameter \INIT_3 = 256'0010110100111010011010100001001001011110011111100010010110100010110111011011010011101011100001111111111111101110011000000110011001000011101010101011001001011110000100010000001011001010111011011110000011011011101001011001101001000101101110101101011000000111
Parameter \INIT_4 = 256'1011010000011010110101001001010000011010101100001110011010010000010111100101011110000100000000011001111100110010110010110111011010111100101100011100111000100111110110000101111010011111001110011010100011010111000111110110101111000110110001000011001100011111
Parameter \INIT_5 = 256'1000100101000101110101110100000010000111110111110000010101100110110001000000111000101000111110000110010110010111110001111011101101111111111101000100000110100111000110110010100110110101101101110110100001101011010001011011101101011110100100110101100011011110
Parameter \INIT_6 = 256'0111101000101001001101001100110010000110000001011111001101100101111101111101001111110010110100100100001011000001000110101101110011001011000001100101110010011100111111011101001000010101100110110111010111001010001001010011101101010011000010001111001010001001
Parameter \INIT_7 = 256'1100000101111100011010011100111100111100001010000011100011000001010100000111111001010001011100000000000110010000000100110110010101000010101001001011000101100101111100110001001110111100110110101111100101100111011111000110100001100110011101001101010000100101
Parameter \INIT_8 = 256'0111010101011111010000110000111011100101000011011000100001000000110000100111010010110001011001100000111010001011010100100001000001111111011100110010000101011111111011110001011000110001100011011111000100110001011000000111001001011010011101010101011100100100
Parameter \INIT_9 = 256'0010011100010010011100111100100101101000101011110000100000001101011000111000100110001010100110010011000101010001001011111001101011011001110110010010010011111110110010110110101010100011010100000010110001010100100101010101111101010010000011011000011110100000
Parameter \INIT_A = 256'1100101011110010110011100101101111101101111001101110001010110101000111101111000110000101100000101111010110111110100100010101010000111001001101101101010011000111100111110000001011001001111111100001000011101111000100110101111101011000010101101010111010000100
Parameter \INIT_B = 256'1101010100000011100100100011100101100101100110001010010110101000001001100001010110100101111110110110001100111011110111000011010011011001100100111111000011000011000110110011111111111010010000111110010011001110001101110011101110000000000011011110001101111000
Parameter \INIT_C = 256'1000000101110100001100000000001110011000010010000001001011101001101101000100010111100010111110111110100101111111001011010001011001001111000001001110100110000111110010100010110011000111011110101000010110000110010001101010110100010110000101110001111100010111
Parameter \INIT_D = 256'1110101110101010001001000101000000101110110110111101011001100010110000010001000110001010111000101101110111101100011000011011001010011001000010000010101010000101011001111110101001111101010001001010100001010011101000001111011111011101011100011100001001011111
Parameter \INIT_E = 256'1011001011111100110100100111000110000011001110011100010001010001011010000001001000000101100101100011100000100011010111001111111010111010110000111111000111111011000010111111000111010010011011001000010011100001010111101111100011111111001100111101011110110110
Parameter \INIT_F = 256'0000101011000010000111010001100101000001001010001110010101001010000001000001010111001101000111000110101000001010111100001100000110110101101001001100010111010110110000010001110100100001100010101010001000100011011000010101111111001001011001100001110110101011
Generating RTLIL representation for module `$paramod$af995275c468156b30a48f05c7aa327ce56531c3\SB_RAM256x16'.
Parameter \INIT_0 = 256'1101110100100011001000011010000110000011011000100100000100000101001011100010010111110110011000001000111110000011100100100011011011000110111001101010011101101011100101010010111010110101011100010110101110001010110010110110001111010110011010100001110101101111
Parameter \INIT_1 = 256'0011000100100101010010011000011011101000001100011001010101100001011111011010110100101100111110010000001100001011100101110110111111011010011100111111011011100011110010110010000010000011010110000110111011010100011000101001000101000100010101100001100101111001
Parameter \INIT_2 = 256'1100110010110010001100101000100101101000100001110001000111001010000110101111110011100111101001101011010111010010101011101101110001001010110100001010110000100000001101110010111101101111001011011101001010011110101110111110101110110111000111110101101000001001
Parameter \INIT_3 = 256'0011100010011101100010001111111100011001010011011000100000100010111001111001011000100110110111100011110001000111000001000000100110111111001100000101001000111010101010110101011010110110000011111011111011001111111000110011100110000110111111010011111011001100
Parameter \INIT_4 = 256'1010010011100110101111101111101100111111111000100100010101111001101010100011101100010101010010011001000111000100010110001000110011000110101010100111010010010001100101011010101101101111100111011010000001000100000000100001000010001001110000001110101001011011
Parameter \INIT_5 = 256'0110000110010111011011001010001110000001000100010010000011101011000111111111010110000100000110001101001001010101111001000100010001101011111110110101101100110000101100011110011000110110001100101111001011011100011000100100110000111101110011100000110100001101
Parameter \INIT_6 = 256'1100000101000010001111101001010100110101011011001011101110111010100000010011110010110100100001101000010100101101001100111110000001111011100101111101010000110110110111110110000101111011111010100000001000010011100010001100011000101010011111011100100001101101
Parameter \INIT_7 = 256'0100110110100000101010000111110000111101111110011100101000000011111011100000110101110000111010111011101011111110110000100010010101100111001101110000100101111100110011100111111010101101001000010010101011011100101110010100010111011001001011101100111101011111
Parameter \INIT_8 = 256'1011110001001101111010011011010000011101010101001001000011001010010110110111010110101010110110001110111110100011000100011111110000000000101100111001001110011110010010011101000110000101000001110001001111001111000101110111110100110001001011000100010010010111
Parameter \INIT_9 = 256'0100011001101101010001010001100100111101001011110101101000100111100001010001111010110011010001000100010001100011000110001101111001011001100010001110110100000100001101110111010011001101011101011110010001011101001011111000010101001111110000000001001010000010
Parameter \INIT_A = 256'0100111000110000001110000001010000101010001100000010010100010011011000101111111101101111011110011111001001001001001011101011011010101111001101101011010101100100000000000100010011001000001001110100110010011101011000001111011011111111010111100010100100100010
Parameter \INIT_B = 256'1100010100011001100110011011001100100111111101010010101011000011110101001000010110101100101110010000100011001010010111011100100100101100111110001100011011010011110001100001100101100001100101011001011000111001100000011111010110100010101100011001100111110110
Parameter \INIT_C = 256'1011000000011110110111100110011100000010001111100101110100101011111100110000001011011110010110000110100010001111011011101100100110101100100101110101001010110001110110001100110101011111000111010101100101110010100110001000000100001110010011100011100001011010
Parameter \INIT_D = 256'0011100100000011000000110110111000001001111100000000000000101010101011011001001000001011101011000110000101001101001111111001001001101111101011001000000011011101010011110001011011010110001000101100101001101010111101100100001110000010001000110110011011110110
Parameter \INIT_E = 256'1100011001010000001100000100111000000101101000100000000101110100100001010101110100111101011110110010000001001101101011010101111110000110101010111010110011010001001100011010000110101011000010101101001110011010000011010101111011111110001010110110100100010111
Parameter \INIT_F = 256'0100101011001000110001101010011110011101010010001100111101000111101110100000011010001011101000111011001010001111110101101010110011010101011111110000010100111101110010011101011010100010000010011110110110111100111011010011111010011111110101000101000010111111

21.2.38. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'1101110100100011001000011010000110000011011000100100000100000101001011100010010111110110011000001000111110000011100100100011011011000110111001101010011101101011100101010010111010110101011100010110101110001010110010110110001111010110011010100001110101101111
Parameter \INIT_1 = 256'0011000100100101010010011000011011101000001100011001010101100001011111011010110100101100111110010000001100001011100101110110111111011010011100111111011011100011110010110010000010000011010110000110111011010100011000101001000101000100010101100001100101111001
Parameter \INIT_2 = 256'1100110010110010001100101000100101101000100001110001000111001010000110101111110011100111101001101011010111010010101011101101110001001010110100001010110000100000001101110010111101101111001011011101001010011110101110111110101110110111000111110101101000001001
Parameter \INIT_3 = 256'0011100010011101100010001111111100011001010011011000100000100010111001111001011000100110110111100011110001000111000001000000100110111111001100000101001000111010101010110101011010110110000011111011111011001111111000110011100110000110111111010011111011001100
Parameter \INIT_4 = 256'1010010011100110101111101111101100111111111000100100010101111001101010100011101100010101010010011001000111000100010110001000110011000110101010100111010010010001100101011010101101101111100111011010000001000100000000100001000010001001110000001110101001011011
Parameter \INIT_5 = 256'0110000110010111011011001010001110000001000100010010000011101011000111111111010110000100000110001101001001010101111001000100010001101011111110110101101100110000101100011110011000110110001100101111001011011100011000100100110000111101110011100000110100001101
Parameter \INIT_6 = 256'1100000101000010001111101001010100110101011011001011101110111010100000010011110010110100100001101000010100101101001100111110000001111011100101111101010000110110110111110110000101111011111010100000001000010011100010001100011000101010011111011100100001101101
Parameter \INIT_7 = 256'0100110110100000101010000111110000111101111110011100101000000011111011100000110101110000111010111011101011111110110000100010010101100111001101110000100101111100110011100111111010101101001000010010101011011100101110010100010111011001001011101100111101011111
Parameter \INIT_8 = 256'1011110001001101111010011011010000011101010101001001000011001010010110110111010110101010110110001110111110100011000100011111110000000000101100111001001110011110010010011101000110000101000001110001001111001111000101110111110100110001001011000100010010010111
Parameter \INIT_9 = 256'0100011001101101010001010001100100111101001011110101101000100111100001010001111010110011010001000100010001100011000110001101111001011001100010001110110100000100001101110111010011001101011101011110010001011101001011111000010101001111110000000001001010000010
Parameter \INIT_A = 256'0100111000110000001110000001010000101010001100000010010100010011011000101111111101101111011110011111001001001001001011101011011010101111001101101011010101100100000000000100010011001000001001110100110010011101011000001111011011111111010111100010100100100010
Parameter \INIT_B = 256'1100010100011001100110011011001100100111111101010010101011000011110101001000010110101100101110010000100011001010010111011100100100101100111110001100011011010011110001100001100101100001100101011001011000111001100000011111010110100010101100011001100111110110
Parameter \INIT_C = 256'1011000000011110110111100110011100000010001111100101110100101011111100110000001011011110010110000110100010001111011011101100100110101100100101110101001010110001110110001100110101011111000111010101100101110010100110001000000100001110010011100011100001011010
Parameter \INIT_D = 256'0011100100000011000000110110111000001001111100000000000000101010101011011001001000001011101011000110000101001101001111111001001001101111101011001000000011011101010011110001011011010110001000101100101001101010111101100100001110000010001000110110011011110110
Parameter \INIT_E = 256'1100011001010000001100000100111000000101101000100000000101110100100001010101110100111101011110110010000001001101101011010101111110000110101010111010110011010001001100011010000110101011000010101101001110011010000011010101111011111110001010110110100100010111
Parameter \INIT_F = 256'0100101011001000110001101010011110011101010010001100111101000111101110100000011010001011101000111011001010001111110101101010110011010101011111110000010100111101110010011101011010100010000010011110110110111100111011010011111010011111110101000101000010111111
Generating RTLIL representation for module `$paramod$a26f9de4510c1c03e84472a9abbe7f0aa4a0e2f2\SB_RAM256x16'.
Parameter \INIT_0 = 256'1000110101000010001000000011111101101111010110000111011111000000011101001100100001101101001010110000111110110110011011000010001101001111001100000011111100010001100001101010101100110010101010110011100001100011000011110110011011111010100010010001100100010111
Parameter \INIT_1 = 256'0100000100110111111000110001010000001111111111111001101100011100110101010010111111100001101111000101100011100000000111110001101110111100100001100010100110011010001000001110100111001111101110000001111001111101001111100010010110100111011111110001011101111001
Parameter \INIT_2 = 256'1000000011111100101010110110001011010101101011000110001001000011001000000010111010101110011001100001011110011000000100010100100010001110011011001000111011100111111000101011110000001010011010000101101111110100111101010010000111000010110011011001111011001100
Parameter \INIT_3 = 256'0001000011101011000010000010011110101111010000000110110010011101010000010000011010110111000010010110011101111001110110111111011011011110011101110000111100101001101111111100100011011101110111101101000010010101101001010000000110100110111100101100010010010100
Parameter \INIT_4 = 256'1110111110010101101101010110010010011011000001111100010001111111000011010100011000100100101010110100001001001110001101100000010010011100010000001010001111100011000111100100000101110010000111101100111000100011011000010100010110101101000011010111110011111111
Parameter \INIT_5 = 256'1010110011101000010010100000101101101010111111011110010111111001011101101000100000110011001000011000010110001001111100011101101111110010001000001110101110111111000010100101110000001101111011000001001001101011100101010110110001100110001001001000000100100010
Parameter \INIT_6 = 256'0111001001110100101011101110110100001101000111001101101111100111000111010000111101110000011110100001001110110101011000001000001101111100101101010111011110101111000101001010000000000000111111010011010101000000001100001111111011100110111001001010011010011101
Parameter \INIT_7 = 256'0101111000000101110111101101000100110100000001100011101011010100101100011000111100100000001011001001001100110010011111110000111110011001001100101000110000010111001011011101001011100000100111011100110001100010011010100000110010101010110101111100001001110111
Parameter \INIT_8 = 256'0011010111110101001001001111001100100100001000010100110001001100110000101101111111101010111001000001100000100011100110110001111100000011011001111111100000110000001010011001000011110001000000100000010100000011010000001011000111000000011101011110110100110000
Parameter \INIT_9 = 256'1011100001001000101011010110101111000001000011011101000101111101011001010011001010111110101101101110111110100111010110100010100011101101110101110011000001100101011110101001101111101010010011100101011111111110011110110010010101010001101111101000111000000001
Parameter \INIT_A = 256'1001000110110001100101101111100101011111000001011101101111100000001101001011001011001001000101111101000011010001110110111010100100110000011111110101001000111001101100000100000001100010100001001111100110101001110011001101011101010010100111000110011011110101
Parameter \INIT_B = 256'1011100100101111110101110110001100010000111011111000110110110101101111100001000101100001111011100110010100100010011010001101010101101111010011110110101001010001011100000110100000010101001110110101111010000100011111101011100110010100011011101011100111101111
Parameter \INIT_C = 256'1010011011011111011100011000100101100000000000111110111110100011010011010110010001101111011001011110100011011110100101111000110001100000010010111001010111010000111100111100001011110100110111111101000101010011011001100000000000110101101010111111100100011001
Parameter \INIT_D = 256'0000101111111011000011000001100100101011011110111111001110101110011111101101011011011110110101100001101011010110000010011001001100110000001011100101010100100000000011100011100001100010000111001100010101110100101000010110111110111110010011000000100111100011
Parameter \INIT_E = 256'0000101100000111001100110111100100000111110100000000010101111101101011100110100000010001000001110100111101001001100011101010000010101101001111001010000000010101001100101000011000011101011011100010011010111101110110011010100011000010110110001111100100001011
Parameter \INIT_F = 256'1100110100011100001010100100001001100000101111101110010111100001011111001111011100100101010001010001111010011111110000110110110101111001100011001011110000001000110011001000011111001000011111100101111010110110110100100010000111001011000011001010100001111011

21.2.39. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'1000110101000010001000000011111101101111010110000111011111000000011101001100100001101101001010110000111110110110011011000010001101001111001100000011111100010001100001101010101100110010101010110011100001100011000011110110011011111010100010010001100100010111
Parameter \INIT_1 = 256'0100000100110111111000110001010000001111111111111001101100011100110101010010111111100001101111000101100011100000000111110001101110111100100001100010100110011010001000001110100111001111101110000001111001111101001111100010010110100111011111110001011101111001
Parameter \INIT_2 = 256'1000000011111100101010110110001011010101101011000110001001000011001000000010111010101110011001100001011110011000000100010100100010001110011011001000111011100111111000101011110000001010011010000101101111110100111101010010000111000010110011011001111011001100
Parameter \INIT_3 = 256'0001000011101011000010000010011110101111010000000110110010011101010000010000011010110111000010010110011101111001110110111111011011011110011101110000111100101001101111111100100011011101110111101101000010010101101001010000000110100110111100101100010010010100
Parameter \INIT_4 = 256'1110111110010101101101010110010010011011000001111100010001111111000011010100011000100100101010110100001001001110001101100000010010011100010000001010001111100011000111100100000101110010000111101100111000100011011000010100010110101101000011010111110011111111
Parameter \INIT_5 = 256'1010110011101000010010100000101101101010111111011110010111111001011101101000100000110011001000011000010110001001111100011101101111110010001000001110101110111111000010100101110000001101111011000001001001101011100101010110110001100110001001001000000100100010
Parameter \INIT_6 = 256'0111001001110100101011101110110100001101000111001101101111100111000111010000111101110000011110100001001110110101011000001000001101111100101101010111011110101111000101001010000000000000111111010011010101000000001100001111111011100110111001001010011010011101
Parameter \INIT_7 = 256'0101111000000101110111101101000100110100000001100011101011010100101100011000111100100000001011001001001100110010011111110000111110011001001100101000110000010111001011011101001011100000100111011100110001100010011010100000110010101010110101111100001001110111
Parameter \INIT_8 = 256'0011010111110101001001001111001100100100001000010100110001001100110000101101111111101010111001000001100000100011100110110001111100000011011001111111100000110000001010011001000011110001000000100000010100000011010000001011000111000000011101011110110100110000
Parameter \INIT_9 = 256'1011100001001000101011010110101111000001000011011101000101111101011001010011001010111110101101101110111110100111010110100010100011101101110101110011000001100101011110101001101111101010010011100101011111111110011110110010010101010001101111101000111000000001
Parameter \INIT_A = 256'1001000110110001100101101111100101011111000001011101101111100000001101001011001011001001000101111101000011010001110110111010100100110000011111110101001000111001101100000100000001100010100001001111100110101001110011001101011101010010100111000110011011110101
Parameter \INIT_B = 256'1011100100101111110101110110001100010000111011111000110110110101101111100001000101100001111011100110010100100010011010001101010101101111010011110110101001010001011100000110100000010101001110110101111010000100011111101011100110010100011011101011100111101111
Parameter \INIT_C = 256'1010011011011111011100011000100101100000000000111110111110100011010011010110010001101111011001011110100011011110100101111000110001100000010010111001010111010000111100111100001011110100110111111101000101010011011001100000000000110101101010111111100100011001
Parameter \INIT_D = 256'0000101111111011000011000001100100101011011110111111001110101110011111101101011011011110110101100001101011010110000010011001001100110000001011100101010100100000000011100011100001100010000111001100010101110100101000010110111110111110010011000000100111100011
Parameter \INIT_E = 256'0000101100000111001100110111100100000111110100000000010101111101101011100110100000010001000001110100111101001001100011101010000010101101001111001010000000010101001100101000011000011101011011100010011010111101110110011010100011000010110110001111100100001011
Parameter \INIT_F = 256'1100110100011100001010100100001001100000101111101110010111100001011111001111011100100101010001010001111010011111110000110110110101111001100011001011110000001000110011001000011111001000011111100101111010110110110100100010000111001011000011001010100001111011
Generating RTLIL representation for module `$paramod$9d7709f56e883eb1bf3e7192a5b0522925a64df4\SB_RAM256x16'.
Parameter \INIT_0 = 256'1111101001000101000001001111101100111101000001011111000011100010101000100011000001111011111101000111100001110110111000001010011100100010100100010010000000011101100001010011001110010101100111101110101010001101000101111111100000100000001100010010011110000010
Parameter \INIT_1 = 256'1000000111111100100001011000110011100010101000111100010100100100111100011010011100100001100011110011000110001010001000001100000000110010100101000100100101101010001111100010100010110010000001111110101101010110001001100110000100110011010001011010010001001100
Parameter \INIT_2 = 256'0111011110101111010101000011100101011011000000010100000101110111011010101101110000000110011000011011110100110010110010010111001010111000100110010011011001001010100001110001110100110001001100011000101010110110110001110010010000100001101111001111100011000110
Parameter \INIT_3 = 256'1010000000010111100010011111011000100001111111100101001100000101110111000101100111111010011001101000101111100011011001100010101001110011110011001010101111010011111110000101000011000011111000110011000010001010010100001011011001010001101101010000010011010110
Parameter \INIT_4 = 256'1011110100110111100101111111011010100110111110010010001001100000001000010010011110000010010110111010100001000100011100110011100101001011101101111000000010001011101111100101100011000101111110010011111111000001100000010010011001111111111101101100111000001110
Parameter \INIT_5 = 256'1111011000111011111111011011101111110100010001010010111010100101001000001101100000111001000110111010000000000011101001101111110010101001000100110011111011000100000000100000011010110111001101011011000111001001100001100111111111111011111110110000010000010101
Parameter \INIT_6 = 256'1001000111110010011000110000000000011000001111000000101111101001000010111111100001010001110100000000000101000010110011110011111110111110000001000111101111010001001011110110100010010011110000011100010000010011001101110011011010111011111001011011001110110010
Parameter \INIT_7 = 256'1101001010100110001001101110110111011101010001010010110000111110111011100110011101101110110110100000110110011010001110000111000101110100111110100000000011101010110110100100100010100101000000000100101111001001001010010001111011011001100001001001100001111100
Parameter \INIT_8 = 256'1111110101000000111000011001011110111100111111110010100000110100101001100001011000111010010011010010100111001100100000100000110100000001100011100010000010001011000101111011010101001000100101101001111010111010000100010110100101000100111111101000110100111111
Parameter \INIT_9 = 256'0000011001010001111001010101000111010110010011001011100001000111110011001010101101000010100001100100110111010010010001111001001011110010110011001111010010010110011000000101100010010001101010100111001001101101101010000000001010011010000011101110100001110101
Parameter \INIT_A = 256'0111010011111101000101101111001000100011010011111001111010110110111111100111010010110001111100111111010111101011011100011110001011110111000101011101010101011011111010000100011010011111010010101100010000001011101101111101000001000000101100000011011011110010
Parameter \INIT_B = 256'1011001001100100111010011111111011000100010001110101010111011100101100100100101001100111111001011110111001000011101000101100011010001001110111010011110100110111100001000100110001111001111001011001101110000010000010010101010011111010100111010100101111100010
Parameter \INIT_C = 256'1110111101011100000101101000100000010110110101111001100011001000001000100100010010000111100001101000010110000100101011110000111110011100001100010001011100000100001000001110010100001101100010100100110110010110000010111111100100101110001111001000111110001010
Parameter \INIT_D = 256'1001001001010010001011011110001101100000111010001010100111100101101010000111010101010001000010100010011100010010001111101111100110101111011100101001001001110100010110110110011000010001100100101110000111000000110011010001001001000111110100101100001110010100
Parameter \INIT_E = 256'1011011001000011110011100100110010000110001111001101100011111010000101111001110001010011111111100101101001101000101010100010000111110000001001000000000100001010000000111011101100110111110011010111110001100111111001111001011101011111111111010110111111101000
Parameter \INIT_F = 256'0011010011000000011000010100110010011011101101111001100110101101001011111010111011101100000101010101101111111000001000010011000110011100010110101011101111001011011000001011011110000101000111010010111010011100000010010110100101101001111010010000011101011001

21.2.40. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'1111101001000101000001001111101100111101000001011111000011100010101000100011000001111011111101000111100001110110111000001010011100100010100100010010000000011101100001010011001110010101100111101110101010001101000101111111100000100000001100010010011110000010
Parameter \INIT_1 = 256'1000000111111100100001011000110011100010101000111100010100100100111100011010011100100001100011110011000110001010001000001100000000110010100101000100100101101010001111100010100010110010000001111110101101010110001001100110000100110011010001011010010001001100
Parameter \INIT_2 = 256'0111011110101111010101000011100101011011000000010100000101110111011010101101110000000110011000011011110100110010110010010111001010111000100110010011011001001010100001110001110100110001001100011000101010110110110001110010010000100001101111001111100011000110
Parameter \INIT_3 = 256'1010000000010111100010011111011000100001111111100101001100000101110111000101100111111010011001101000101111100011011001100010101001110011110011001010101111010011111110000101000011000011111000110011000010001010010100001011011001010001101101010000010011010110
Parameter \INIT_4 = 256'1011110100110111100101111111011010100110111110010010001001100000001000010010011110000010010110111010100001000100011100110011100101001011101101111000000010001011101111100101100011000101111110010011111111000001100000010010011001111111111101101100111000001110
Parameter \INIT_5 = 256'1111011000111011111111011011101111110100010001010010111010100101001000001101100000111001000110111010000000000011101001101111110010101001000100110011111011000100000000100000011010110111001101011011000111001001100001100111111111111011111110110000010000010101
Parameter \INIT_6 = 256'1001000111110010011000110000000000011000001111000000101111101001000010111111100001010001110100000000000101000010110011110011111110111110000001000111101111010001001011110110100010010011110000011100010000010011001101110011011010111011111001011011001110110010
Parameter \INIT_7 = 256'1101001010100110001001101110110111011101010001010010110000111110111011100110011101101110110110100000110110011010001110000111000101110100111110100000000011101010110110100100100010100101000000000100101111001001001010010001111011011001100001001001100001111100
Parameter \INIT_8 = 256'1111110101000000111000011001011110111100111111110010100000110100101001100001011000111010010011010010100111001100100000100000110100000001100011100010000010001011000101111011010101001000100101101001111010111010000100010110100101000100111111101000110100111111
Parameter \INIT_9 = 256'0000011001010001111001010101000111010110010011001011100001000111110011001010101101000010100001100100110111010010010001111001001011110010110011001111010010010110011000000101100010010001101010100111001001101101101010000000001010011010000011101110100001110101
Parameter \INIT_A = 256'0111010011111101000101101111001000100011010011111001111010110110111111100111010010110001111100111111010111101011011100011110001011110111000101011101010101011011111010000100011010011111010010101100010000001011101101111101000001000000101100000011011011110010
Parameter \INIT_B = 256'1011001001100100111010011111111011000100010001110101010111011100101100100100101001100111111001011110111001000011101000101100011010001001110111010011110100110111100001000100110001111001111001011001101110000010000010010101010011111010100111010100101111100010
Parameter \INIT_C = 256'1110111101011100000101101000100000010110110101111001100011001000001000100100010010000111100001101000010110000100101011110000111110011100001100010001011100000100001000001110010100001101100010100100110110010110000010111111100100101110001111001000111110001010
Parameter \INIT_D = 256'1001001001010010001011011110001101100000111010001010100111100101101010000111010101010001000010100010011100010010001111101111100110101111011100101001001001110100010110110110011000010001100100101110000111000000110011010001001001000111110100101100001110010100
Parameter \INIT_E = 256'1011011001000011110011100100110010000110001111001101100011111010000101111001110001010011111111100101101001101000101010100010000111110000001001000000000100001010000000111011101100110111110011010111110001100111111001111001011101011111111111010110111111101000
Parameter \INIT_F = 256'0011010011000000011000010100110010011011101101111001100110101101001011111010111011101100000101010101101111111000001000010011000110011100010110101011101111001011011000001011011110000101000111010010111010011100000010010110100101101001111010010000011101011001
Generating RTLIL representation for module `$paramod$b9506dc9904e79a28132ed2acac689db3b2e2ddd\SB_RAM256x16'.
Parameter \INIT_0 = 256'0101111101010000101000110010101011011110101011100100110111000011110010111111110000100110110100000001100100011100000011010000110000010010110110000110001110001110011100001111110111110100010000110011110001110110001100111000010101000001110011111011111111000000
Parameter \INIT_1 = 256'0011010001101101000010100001100110111010000110011011111101100010111001101001000111111011100101100000111111010011000101100100001010100000011110111010110101111001011110100000100110011010000100000111010010101101001011010000000100110101011000000001110100101010
Parameter \INIT_2 = 256'0101110110110100111011011011101100110100110100000000101011010001011111001101101100011101010101011111011110111010110011110101010001100110101010001001110111010011110000000011100101000100101110011000001001010101001001100100010111111000111110100000000110000100
Parameter \INIT_3 = 256'1110100100111101001100000111111110011110111101110011101111110101110110111100101001111010100111100000001101100001100111001011000101110011001010111001000011111010011000110101101111100000010110011000100101111001011000111001100001001110110101100001101001111111
Parameter \INIT_4 = 256'1001011101101100000110000000111000011101000011010011000011101100110000111001011011011100010000010100111111000000011100010111100100110101010011101101110011100100001000100000000101111001011001110001011111110101101000000011111111011111100110101000100000110100
Parameter \INIT_5 = 256'0100000000000010000001010001111010111011000100111011000100100100110011110101110100000011010010110011110100000011110010000100111110011110111101001110111001100001011101101111110010011011111110100111000001100010111111001101111011000100000110100001011101100110
Parameter \INIT_6 = 256'1011111110010010000100101010111111101110011000100001000100100010111010010010100010011010110111011100011000010011101101110010101000110101010101101110001010011100010000111110010010001100011100010110111100100101000110010011110111100101010010000000101011100100
Parameter \INIT_7 = 256'0110000001010111101110101101010010010100000100000000010011011101111111101100011011001010001110101011101111001100010011100011111011011011101001110110101100100111010110100011000110101110100001101111001110001111001010011110100001100000001001000000100001101011
Parameter \INIT_8 = 256'1011011100111111011010001101101110000000110100011100011101000110100100110110101101001101010101100100101001100110010110110111111111110011010111001010001110100101100000000100100001101110101001011110111000111001101001011110100011110101101110000011010111111001
Parameter \INIT_9 = 256'0000011010100110000000111101010000001000011111100111011111000101110100001010000100001110100010100101000010101010111010010010011001010111101100101011110100101111010000001101010101010010010011101001110101010000100010001111110110010110100001111001100111110101
Parameter \INIT_A = 256'0011100111100111100101100100010010110110001011111000000101010011000000001011101111011101001101001001111011100111001111110000010001111000001111110101110001101010100011100111011111011100001011100100001011000101000011011101000010011011011101000010011100100011
Parameter \INIT_B = 256'0101010011010101101011000111000101001001100000100101110110110110001100000100111111100011100110011000111011011000101110111011000110010000001111011011000100001001010011101100100010110111000100010011001011110100100010101000011111010111101010010001011000000000
Parameter \INIT_C = 256'0001000101101011110001100001101000111011001110001110101000010000000011101000001101100001010001011010010010001011111000011101110111101010011101011100111111001111111101101000110011011011100101001010111011110110111110000001000010001111110000110010100010100100
Parameter \INIT_D = 256'0000100000101111100001101010101100111000110111010001011010111110001011011101010110010000111000100110011000000010101011111011010001110110111010111011111100100000010000001100101010100111001110101111001101000001110000011101001001101011110101111000101001010001
Parameter \INIT_E = 256'0010001111110010111110001001110101111101001101100100110010111010101111101010011110011111100000111010010100000010010101001111001001111000011000010000010010001001100011100000010010001010001000111001100010110100101001111100000100010100101101101010001000110100
Parameter \INIT_F = 256'0000001101011001101100010000110100100000011011111110011010011011100010010010011100100010000001110001110101010101111100001000101001011111011110110111001111010111111101011111011101111111011011100110010000011011011111100110100010001011100000011011100001100111

21.2.41. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0101111101010000101000110010101011011110101011100100110111000011110010111111110000100110110100000001100100011100000011010000110000010010110110000110001110001110011100001111110111110100010000110011110001110110001100111000010101000001110011111011111111000000
Parameter \INIT_1 = 256'0011010001101101000010100001100110111010000110011011111101100010111001101001000111111011100101100000111111010011000101100100001010100000011110111010110101111001011110100000100110011010000100000111010010101101001011010000000100110101011000000001110100101010
Parameter \INIT_2 = 256'0101110110110100111011011011101100110100110100000000101011010001011111001101101100011101010101011111011110111010110011110101010001100110101010001001110111010011110000000011100101000100101110011000001001010101001001100100010111111000111110100000000110000100
Parameter \INIT_3 = 256'1110100100111101001100000111111110011110111101110011101111110101110110111100101001111010100111100000001101100001100111001011000101110011001010111001000011111010011000110101101111100000010110011000100101111001011000111001100001001110110101100001101001111111
Parameter \INIT_4 = 256'1001011101101100000110000000111000011101000011010011000011101100110000111001011011011100010000010100111111000000011100010111100100110101010011101101110011100100001000100000000101111001011001110001011111110101101000000011111111011111100110101000100000110100
Parameter \INIT_5 = 256'0100000000000010000001010001111010111011000100111011000100100100110011110101110100000011010010110011110100000011110010000100111110011110111101001110111001100001011101101111110010011011111110100111000001100010111111001101111011000100000110100001011101100110
Parameter \INIT_6 = 256'1011111110010010000100101010111111101110011000100001000100100010111010010010100010011010110111011100011000010011101101110010101000110101010101101110001010011100010000111110010010001100011100010110111100100101000110010011110111100101010010000000101011100100
Parameter \INIT_7 = 256'0110000001010111101110101101010010010100000100000000010011011101111111101100011011001010001110101011101111001100010011100011111011011011101001110110101100100111010110100011000110101110100001101111001110001111001010011110100001100000001001000000100001101011
Parameter \INIT_8 = 256'1011011100111111011010001101101110000000110100011100011101000110100100110110101101001101010101100100101001100110010110110111111111110011010111001010001110100101100000000100100001101110101001011110111000111001101001011110100011110101101110000011010111111001
Parameter \INIT_9 = 256'0000011010100110000000111101010000001000011111100111011111000101110100001010000100001110100010100101000010101010111010010010011001010111101100101011110100101111010000001101010101010010010011101001110101010000100010001111110110010110100001111001100111110101
Parameter \INIT_A = 256'0011100111100111100101100100010010110110001011111000000101010011000000001011101111011101001101001001111011100111001111110000010001111000001111110101110001101010100011100111011111011100001011100100001011000101000011011101000010011011011101000010011100100011
Parameter \INIT_B = 256'0101010011010101101011000111000101001001100000100101110110110110001100000100111111100011100110011000111011011000101110111011000110010000001111011011000100001001010011101100100010110111000100010011001011110100100010101000011111010111101010010001011000000000
Parameter \INIT_C = 256'0001000101101011110001100001101000111011001110001110101000010000000011101000001101100001010001011010010010001011111000011101110111101010011101011100111111001111111101101000110011011011100101001010111011110110111110000001000010001111110000110010100010100100
Parameter \INIT_D = 256'0000100000101111100001101010101100111000110111010001011010111110001011011101010110010000111000100110011000000010101011111011010001110110111010111011111100100000010000001100101010100111001110101111001101000001110000011101001001101011110101111000101001010001
Parameter \INIT_E = 256'0010001111110010111110001001110101111101001101100100110010111010101111101010011110011111100000111010010100000010010101001111001001111000011000010000010010001001100011100000010010001010001000111001100010110100101001111100000100010100101101101010001000110100
Parameter \INIT_F = 256'0000001101011001101100010000110100100000011011111110011010011011100010010010011100100010000001110001110101010101111100001000101001011111011110110111001111010111111101011111011101111111011011100110010000011011011111100110100010001011100000011011100001100111
Generating RTLIL representation for module `$paramod$1205733110a71f7e85de29c8eb7a44315ed1f884\SB_RAM256x16'.
Parameter \INIT_0 = 256'1011001101110000100000011011010101100101101011101000010010111111110010000100000110000110010110101000111101110011000000110100010001101011011010110111011010111001111000100101001100000010100110110101010110100001011111011001000011011111001001000101010011011011
Parameter \INIT_1 = 256'1101111001001010111001101001010010001011110000011001100011010001100111111110100011101111101111011100000001101011101001000100010010001101101111000111010001000001000110001111110010111010111001101111011001011000110111101000101110110011101001110001001011010011
Parameter \INIT_2 = 256'1011101010101100010000100010110001000110110111111011011001110110101110110111010101010101111110001111100010100100100100101100011011101011100111001111000001110111010010011101111011010111000000011010000101011101101010011010001011101101010110111101111000011110
Parameter \INIT_3 = 256'1011101010000011001100000111011110101101101000110101101010001010100100010110001110101111011001001101010100001000000111110100100101001110011111011001110011000010110100110101011101110010111111000011101101110010011010111001010001101100001001000110000001100100
Parameter \INIT_4 = 256'1011011000110101100110100101000011101011100001110000001011101101001001000001001011001101110011110110101010000111101010010000001100011010010111010101011110101001111100111001101111010011011110101100000100001001010110000110010110110000101110111101111011011001
Parameter \INIT_5 = 256'0000011010101101111101001000010001110000000000000111001011101001011001011111010011111000110000100010011001111111111110000001111001010000110110110111000001111010011000011010010000010101001010101100101101011010011110000000111101001000001110110000010011010110
Parameter \INIT_6 = 256'1000100001011000110000100000000000110111011001001001011001011111101111000000000101011010110001100010110000111010000001110101000111100101111111101011100111111001001101000011111010101000111001100010001111011011111100100000010101000000100010100011010110110100
Parameter \INIT_7 = 256'1001000101001000000100110000010101011111001010001001010100000001011000010101101001100010101001100000110110110011101010110000000001101101110101110111111111101100100010010110110101111001111101101111000100101010111110100111010101010101110001010100001001100000
Parameter \INIT_8 = 256'1111011000110000001000100010001000101011100010011001100001111001100001111110011101011110010101101010010010100100100011100011101111000010100011001011011101001100000011111110101011110111011111101111011010111110000101110010010111010000011111110111010000111101
Parameter \INIT_9 = 256'0010001110000101101100100001111010011011101000110001011101110011101100000100000010010010101101011001101101000100110011010011101101011011001110110010011110101100100000011000011011111010000101011001000000000100111001001001101001010011111111111001111011101100
Parameter \INIT_A = 256'0001000101101001101011100111010010110011000010111100111011110010111101011011001010010101101110100010000011001111011000011010011100110000111100111000110110000100101001011101001000111101010111010000100010000010100111000000011011011000101011100001100111100000
Parameter \INIT_B = 256'0111100100000001010011110111110101111000111110010111010011001011000001101110100000010100100101010100001011101111011000011110000001110010111100010000010111001101100010011101100001101101010001101100010110001100111000001010111001010010010110111100000110010011
Parameter \INIT_C = 256'0000110111100100001100101110101110100001001100111101011011111010001101000010110011000001011000011001011101111111100111001100010010101101000010110111110011100011100111001101001001101000111001000000000011000110011110100000110101100100100100011000100010110101
Parameter \INIT_D = 256'1111011101001010001111101100000101001110000100001010010010011100010111110011000001110111011110110010110010110101001101110010110000100100101010011010111111101110101110011110010011010110110010010001011011100000011010110101100000111111010000111000111111110110
Parameter \INIT_E = 256'1011011111101101101010101000010010011100110110110100110001110011111100001010100000000010101001100101111000110111000110110101110010001000011101100110110001011101011111010111101101011000100111000000011110110111111001010011000110000000011101000101110101010000
Parameter \INIT_F = 256'0000100110010000010110100000110101100001110111101111111101010001110110101100110011101000111010110010110010001010101110000101100110101101111110000011100010110011011001101011011000111001001010111011001001110010111011101010000001000010111001111001000000001110
Found cached RTLIL representation for module `$paramod$b3afaf4558b5dd1114e586cdebc0092d7d9872be\SB_RAM256x16'.
Parameter \INIT_0 = 256'1110110000100000110100101110010111000110011000101101110101111100011011101001010100111110010000100100100111000111011100010011011110101011110110100110000101101000011110110111100001110001111001011010110000101100100110101100001011111110001011000000010010110110
Parameter \INIT_1 = 256'0000010000011010010010100110000001010011010010100101000111001010001000010101100000000000001101011110100110001001000001100110000000100001011001110011100011111101111111011000110100011101000100010110010011011110000100110011111100110100010000101101001110011010
Parameter \INIT_2 = 256'0101100010101110001011111100101001010010110100010001011010101011011100110011010100000100110111100001100110000100100001110101010101011100101000100011101000111101001100101010101101110100100010001110011001111000011100011001110101101010100000111110110110000101
Parameter \INIT_3 = 256'0100010100000110100010001010110110000010001000111100110001111110010001111110011010101001001000100011000100000110110010011111001000010000010110011010011010110110010010110010001101100011100000001000100101111001101011010100010111001011010000110100010111000110
Parameter \INIT_4 = 256'0011001100000111000101000011111110111100101001110010010100110000010111110000010100010101110000011101011010011101101100001001000100101110010110111101111101000100000100000111000101101011100001101010010110000111001001111001010011011001010101101001101110001101
Parameter \INIT_5 = 256'1000000111111010010001011010010101100111000111111110010010011111010000010001000011011111101001000010010101100100000101111010010001100101000101110001000111001010100111010000111100011000010111011000111011011101011101110101000011101110011011011001010001100010
Parameter \INIT_6 = 256'1001001001110011010111100011111001110100000000000100001000110101100110010010100000101001011111010110100110101111011000011010100001100000001011000010111011100010001110110100001011001100100001100001110001101010000010101100100111111101010011100011101110100010
Parameter \INIT_7 = 256'1010101000100010100000100010000001111010000000000110100011101101101001001110010100110010101111100101111011001110010101110011010001011100010110011011100100001010010100010111111001111100011010000011001101010100010010100111011111001100011001100110001111000110
Parameter \INIT_8 = 256'0000011011010000101111001011100110011100000001001010011101001100110100011110110111100100111100011011011110000011110001001111010101101101111101010111010100000100110001101110000011001100110010101101000001010111111010001110110000100000001000000011101001011011
Parameter \INIT_9 = 256'1010111100001101101000110100011010101010101101111111010111000100101100010100011101010001101110000011110110110001100101000001100010101001111001110011110111001011001111111011100101001011100101011100110000100101001110101111001100111001100010110100100100110101
Parameter \INIT_A = 256'0001011011001011111110010100011110100010001011101110110110110000011101011101011010000111110001010011111110101001000010000101011001000000110000111011101010111011101100001000011101011110100111111111011110000110100100011011111011110001010011000101010011001000
Parameter \INIT_B = 256'0100000010010111110101010001010111100100001010011110101001001100010010001111000100101110011100110101011011011010101111011111010110101111100011111001110110010000010011011011001101000111001010110011000011011001000111110101011000011111111101010011111111011111
Parameter \INIT_C = 256'1110111101001011000001001101010010011010110101010101100111001110011100111011011001011111001000011101000001000010111001111011111110010011110011000010100000011000111000100001010111101111111010011100100000001101110001011100001111111001101000100100011001100101
Parameter \INIT_D = 256'1000110000110010101101110000111101110111111101011011001110110011100001011011000110000100001101100100000001010110000011111001100001010001110011001000101011110100101000011010001100111111100000001000001100111111110101010011110110110001110110100011010001000111
Parameter \INIT_E = 256'1010100111001110111111100101100000010111010110101000011110000000101011101000001110001011010101010011110101011011100000111100001011001111011010000110111011100010000011110111101000011011100010101010001100110110011100111101111110000100000110000001101011011001
Parameter \INIT_F = 256'1111111100111110100010111011100001001001000101000011100101010001100101011011101101101100111111000110111000000110011010000110101100111111110001000000111001100010010100011000010011111011010110100011000100110010000000110101001101110101011011011000000010111011
Found cached RTLIL representation for module `$paramod$d2f90e877a418e9dccfb95e489a0d51d9108e53b\SB_RAM256x16'.

21.2.42. Analyzing design hierarchy..
Top module:  \uf16soc
Used module:     $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc
Used module:         $paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp
Used module:             $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo
Used module:             $paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo
Used module:         $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     $paramod\app\GPIO_NUM=s32'00000000000000000000000000000010
Used module:         $paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110
Used module:         $paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100
Used module:         $paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_rom
Used module:             $paramod$ce51eb6088976d740e89cea8e052611fe921c94c\SB_RAM256x16
Used module:             $paramod$17b821c0f44cf142364372aaf66cb2dac58c3d94\SB_RAM256x16
Used module:             $paramod$bff670e4976821910e4a0e7cc14c504fe05d6e9a\SB_RAM256x16
Used module:             $paramod$56242c22d535416273394fca17664f4bbeaa263b\SB_RAM256x16
Used module:             $paramod$48fd6ae2631a4926040a953878ca4baa33edc90f\SB_RAM256x16
Used module:             $paramod$4e59a0ea9795bb3e25c16c104f6a666f39474819\SB_RAM256x16
Used module:             $paramod$614f94adba0da037e462bc3f9f652c41c83fcfb9\SB_RAM256x16
Used module:             $paramod$a416074357d149ab90c5f8eb5577d37ca50444b3\SB_RAM256x16
Used module:             $paramod$4e42ea6d7d97db6ce58ef5f8eeecbed40ef55793\SB_RAM256x16
Used module:             $paramod$af995275c468156b30a48f05c7aa327ce56531c3\SB_RAM256x16
Used module:             $paramod$a26f9de4510c1c03e84472a9abbe7f0aa4a0e2f2\SB_RAM256x16
Used module:             $paramod$9d7709f56e883eb1bf3e7192a5b0522925a64df4\SB_RAM256x16
Used module:             $paramod$b9506dc9904e79a28132ed2acac689db3b2e2ddd\SB_RAM256x16
Used module:             $paramod$1205733110a71f7e85de29c8eb7a44315ed1f884\SB_RAM256x16
Used module:             $paramod$b3afaf4558b5dd1114e586cdebc0092d7d9872be\SB_RAM256x16
Used module:             $paramod$d2f90e877a418e9dccfb95e489a0d51d9108e53b\SB_RAM256x16
Used module:         $paramod$08845824342026f56694f28a33608294f56d45bd\vic
Used module:         $paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010
Used module:         \timer
Used module:         \fifo_if
Used module:         $paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16
Used module:     \prescaler

21.2.43. Analyzing design hierarchy..
Top module:  \uf16soc
Used module:     $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc
Used module:         $paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp
Used module:             $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo
Used module:             $paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo
Used module:         $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     $paramod\app\GPIO_NUM=s32'00000000000000000000000000000010
Used module:         $paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110
Used module:         $paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100
Used module:         $paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_rom
Used module:             $paramod$ce51eb6088976d740e89cea8e052611fe921c94c\SB_RAM256x16
Used module:             $paramod$17b821c0f44cf142364372aaf66cb2dac58c3d94\SB_RAM256x16
Used module:             $paramod$bff670e4976821910e4a0e7cc14c504fe05d6e9a\SB_RAM256x16
Used module:             $paramod$56242c22d535416273394fca17664f4bbeaa263b\SB_RAM256x16
Used module:             $paramod$48fd6ae2631a4926040a953878ca4baa33edc90f\SB_RAM256x16
Used module:             $paramod$4e59a0ea9795bb3e25c16c104f6a666f39474819\SB_RAM256x16
Used module:             $paramod$614f94adba0da037e462bc3f9f652c41c83fcfb9\SB_RAM256x16
Used module:             $paramod$a416074357d149ab90c5f8eb5577d37ca50444b3\SB_RAM256x16
Used module:             $paramod$4e42ea6d7d97db6ce58ef5f8eeecbed40ef55793\SB_RAM256x16
Used module:             $paramod$af995275c468156b30a48f05c7aa327ce56531c3\SB_RAM256x16
Used module:             $paramod$a26f9de4510c1c03e84472a9abbe7f0aa4a0e2f2\SB_RAM256x16
Used module:             $paramod$9d7709f56e883eb1bf3e7192a5b0522925a64df4\SB_RAM256x16
Used module:             $paramod$b9506dc9904e79a28132ed2acac689db3b2e2ddd\SB_RAM256x16
Used module:             $paramod$1205733110a71f7e85de29c8eb7a44315ed1f884\SB_RAM256x16
Used module:             $paramod$b3afaf4558b5dd1114e586cdebc0092d7d9872be\SB_RAM256x16
Used module:             $paramod$d2f90e877a418e9dccfb95e489a0d51d9108e53b\SB_RAM256x16
Used module:         $paramod$08845824342026f56694f28a33608294f56d45bd\vic
Used module:         $paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010
Used module:         \timer
Used module:         \fifo_if
Used module:         $paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16
Used module:     \prescaler
Removing unused module `\app'.
Removing unused module `$paramod\gpio\GPIO_NUM=32'00000000000000000000000000010000'.
Removing unused module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Removing unused module `$paramod$e7f43581e892864555b1961cc912534dae93495e\bulk_endp'.
Removing unused module `$paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo'.
Removing unused module `$paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo'.
Removing unused module `\uf16'.
Removing unused module `\soc_ram'.
Removing unused module `\soc_rom'.
Removing unused module `\SB_RAM256x16'.
Removing unused module `\vic'.
Removing unused module `\irqck'.
Removing unused module `\gpio'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removed 20 unused modules.

21.3. Executing PROC pass (convert processes to netlists).

21.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:0$4748'.
Removing empty process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:0$4748'.
Found and cleaned up 2 empty switches in `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
Found and cleaned up 1 empty switch in `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
Found and cleaned up 2 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
Cleaned up 7 empty switches.

21.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 8 switch rules as full_case in process $proc$../hdl/uf16soc/app.v:187$5012 in module $paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.
Marked 2 switch rules as full_case in process $proc$../hdl/uf16soc/app.v:174$5005 in module $paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../hdl/uf16soc/app.v:67$4976 in module $paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4156 in module $paramod$08845824342026f56694f28a33608294f56d45bd\vic.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4150 in module $paramod$08845824342026f56694f28a33608294f56d45bd\vic.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4144 in module $paramod$08845824342026f56694f28a33608294f56d45bd\vic.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4138 in module $paramod$08845824342026f56694f28a33608294f56d45bd\vic.
Marked 4 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/vic.v:156$4098 in module $paramod$08845824342026f56694f28a33608294f56d45bd\vic.
Marked 2 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/vic.v:137$4091 in module $paramod$08845824342026f56694f28a33608294f56d45bd\vic.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/vic.v:125$4088 in module $paramod$08845824342026f56694f28a33608294f56d45bd\vic.
Marked 4 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/vic.v:109$4079 in module $paramod$08845824342026f56694f28a33608294f56d45bd\vic.
Marked 4 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/vic.v:96$4078 in module $paramod$08845824342026f56694f28a33608294f56d45bd\vic.
Marked 3 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/vic.v:79$4054 in module $paramod$08845824342026f56694f28a33608294f56d45bd\vic.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/irqck.v:87$3947 in module $paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/irqck.v:75$3944 in module $paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.
Marked 2 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3912 in module $paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/irqck.v:87$3910 in module $paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/irqck.v:75$3907 in module $paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.
Marked 2 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3875 in module $paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.
Marked 80 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 2 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 3 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/sie.v:313$3279 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 4 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:367$2779 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 16 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:266$2751 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:246$2749 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 7 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:188$2737 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:165$2732 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:132$2727 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:108$2718 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:95$2708 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:79$2706 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$2564 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$2557 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$2553 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$2546 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$2543 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$2540 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$2537 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$2534 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$2526 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$2519 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$2515 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$2508 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$2505 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$2502 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$2499 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$2496 in module SB_DFFSR.
Marked 3 switch rules as full_case in process $proc$../../../uf16/hdl/uf16.v:1234$4745 in module $paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.
Marked 134 switch rules as full_case in process $proc$../../../uf16/hdl/uf16.v:566$4500 in module $paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.
Marked 9 switch rules as full_case in process $proc$../../../uf16/hdl/uf16.v:485$4473 in module $paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.
Marked 28 switch rules as full_case in process $proc$../../../uf16/hdl/uf16.v:349$4376 in module $paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.
Marked 8 switch rules as full_case in process $proc$../../../uf16/hdl/uf16.v:285$4341 in module $paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.
Marked 3 switch rules as full_case in process $proc$../../../uf16/hdl/uf16.v:270$4328 in module $paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.
Marked 3 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/timer.v:75$1284 in module timer.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/timer.v:56$1283 in module timer.
Marked 2 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/timer.v:34$1273 in module timer.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:113$1268 in module fifo_if.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:86$1253 in module fifo_if.
Marked 2 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:51$1244 in module fifo_if.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/prescaler.v:14$1241 in module prescaler.
Marked 2 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:246$5555 in module $paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.
Marked 7 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483 in module $paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:88$5467 in module $paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:243$5450 in module $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:190$5428 in module $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:114$5416 in module $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.
Marked 2 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:96$5391 in module $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.
Marked 2 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/gpio.v:65$5371 in module $paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/gpio.v:47$5370 in module $paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/ip_rtl_lib/gpio.v:35$5367 in module $paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.
Removed 1 dead cases from process $proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 83 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 4 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:460$5064 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/bulk_endp.v:99$5031 in module $paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:109$4882 in module $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.
Marked 2 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:81$4878 in module $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:70$4876 in module $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.
Removed 1 dead cases from process $proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:79$14 in module phy_tx.
Marked 9 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:79$14 in module phy_tx.
Marked 1 switch rules as full_case in process $proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:61$12 in module phy_tx.
Removed a total of 2 dead cases.

21.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 36 redundant assignments.
Promoted 243 assignments to connections.

21.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2567'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2563'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2556'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2552'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2545'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2542'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2539'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2536'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2533'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2531'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2529'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2525'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2518'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2514'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2507'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2504'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2501'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2498'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2495'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2493'.
  Set init value: \Q = 1'0

21.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rstn in `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:174$5005'.
Found async reset \rstn_i in `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:67$4976'.
Found async reset \rstn_i in `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4156'.
Found async reset \rstn_i in `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4150'.
Found async reset \rstn_i in `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4144'.
Found async reset \rstn_i in `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4138'.
Found async reset \rstn_i in `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:156$4098'.
Found async reset \rstn_i in `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:125$4088'.
Found async reset \rstn_i in `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:79$4054'.
Found async reset \rstn_i in `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:75$3944'.
Found async reset \rstn_i in `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3912'.
Found async reset \rstn_i in `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:75$3907'.
Found async reset \rstn_i in `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3875'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:313$3279'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:367$2779'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:246$2749'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:165$2732'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:132$2727'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:108$2718'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:79$2706'.
Found async reset \S in `\SB_DFFNES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$2564'.
Found async reset \R in `\SB_DFFNER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$2553'.
Found async reset \S in `\SB_DFFNS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$2543'.
Found async reset \R in `\SB_DFFNR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$2537'.
Found async reset \S in `\SB_DFFES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$2526'.
Found async reset \R in `\SB_DFFER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$2515'.
Found async reset \S in `\SB_DFFS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$2505'.
Found async reset \R in `\SB_DFFR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$2499'.
Found async reset \rstn_i in `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:1234$4745'.
Found async reset \rstn_i in `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:485$4473'.
Found async reset \rstn_i in `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:285$4341'.
Found async reset \rstn_i in `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:75$1284'.
Found async reset \rstn_i in `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:34$1273'.
Found async reset \rstn_i in `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:86$1253'.
Found async reset \rstn_i in `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:51$1244'.
Found async reset \rstn_i in `\prescaler.$proc$../../../common/hdl/ip_rtl_lib/prescaler.v:14$1241'.
Found async reset \app_rstn_i in `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:246$5555'.
Found async reset \rstn_i in `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
Found async reset \rstn_i in `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:88$5467'.
Found async reset \app_rstn_i in `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:243$5450'.
Found async reset \rstn_i in `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:190$5428'.
Found async reset \rstn_i in `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:96$5391'.
Found async reset \rstn_i in `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:65$5371'.
Found async reset \rstn_i in `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:35$5367'.
Found async reset \rstn in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
Found async reset \rstn_i in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:460$5064'.
Found async reset \rstn in `$paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.$proc$../../../common/hdl/usb_cdc_lib/bulk_endp.v:99$5031'.
Found async reset \rstn in `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:81$4878'.
Found async reset \rstn_i in `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:70$4876'.
Found async reset \rstn_i in `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:61$12'.

21.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~581 debug messages>

21.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:187$5012'.
     1/39: $8\vic_sel[0:0]
     2/39: $8\sel[3:0]
     3/39: $7\irqck_sel[1:1]
     4/39: $7\sel[3:0]
     5/39: $7\vic_sel[0:0]
     6/39: $6\irqck_sel[1:0] [0]
     7/39: $6\sel[3:0]
     8/39: $6\vic_sel[0:0]
     9/39: $6\irqck_sel[1:0] [1]
    10/39: $5\gpio_sel[0:0]
    11/39: $5\sel[3:0]
    12/39: $5\vic_sel[0:0]
    13/39: $5\irqck_sel[1:0]
    14/39: $4\timer_sel[0:0]
    15/39: $4\sel[3:0]
    16/39: $4\vic_sel[0:0]
    17/39: $4\irqck_sel[1:0]
    18/39: $4\gpio_sel[0:0]
    19/39: $3\fifo_sel[0:0]
    20/39: $3\sel[3:0]
    21/39: $3\vic_sel[0:0]
    22/39: $3\irqck_sel[1:0]
    23/39: $3\gpio_sel[0:0]
    24/39: $3\timer_sel[0:0]
    25/39: $2\ram_sel[0:0]
    26/39: $2\sel[3:0]
    27/39: $2\vic_sel[0:0]
    28/39: $2\irqck_sel[1:0]
    29/39: $2\gpio_sel[0:0]
    30/39: $2\timer_sel[0:0]
    31/39: $2\fifo_sel[0:0]
    32/39: $1\rom_sel[0:0]
    33/39: $1\sel[3:0]
    34/39: $1\vic_sel[0:0]
    35/39: $1\irqck_sel[1:0]
    36/39: $1\gpio_sel[0:0]
    37/39: $1\timer_sel[0:0]
    38/39: $1\fifo_sel[0:0]
    39/39: $1\ram_sel[0:0]
Creating decoders for process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:174$5005'.
     1/2: $0\rdsel_q[3:0]
     2/2: $0\fifo_wakeup_q[0:0]
Creating decoders for process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:67$4976'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4156'.
     1/1: $0\status_q[3:3]
Creating decoders for process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4150'.
     1/1: $0\status_q[2:2]
Creating decoders for process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4144'.
     1/1: $0\status_q[1:1]
Creating decoders for process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4138'.
     1/1: $0\status_q[0:0]
Creating decoders for process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:156$4098'.
     1/18: $4$lookahead\irqaddr_q$4097[63:0]$4126
     2/18: $4$bitselwrite$data$../../../common/hdl/ip_rtl_lib/vic.v:175$4042[63:0]$4124
     3/18: $4$bitselwrite$mask$../../../common/hdl/ip_rtl_lib/vic.v:175$4041[63:0]$4123
     4/18: $4$bitselwrite$sel$../../../common/hdl/ip_rtl_lib/vic.v:175$4043[31:0]$4125
     5/18: $3$lookahead\irqaddr_q$4097[63:0]$4116
     6/18: $3$bitselwrite$sel$../../../common/hdl/ip_rtl_lib/vic.v:175$4043[31:0]$4115
     7/18: $3$bitselwrite$data$../../../common/hdl/ip_rtl_lib/vic.v:175$4042[63:0]$4114
     8/18: $3$bitselwrite$mask$../../../common/hdl/ip_rtl_lib/vic.v:175$4041[63:0]$4113
     9/18: $2$lookahead\irqaddr_q$4097[63:0]$4112
    10/18: $2$bitselwrite$sel$../../../common/hdl/ip_rtl_lib/vic.v:175$4043[31:0]$4111
    11/18: $2$bitselwrite$data$../../../common/hdl/ip_rtl_lib/vic.v:175$4042[63:0]$4110
    12/18: $2$bitselwrite$mask$../../../common/hdl/ip_rtl_lib/vic.v:175$4041[63:0]$4109
    13/18: $1$lookahead\irqaddr_q$4097[63:0]$4107
    14/18: $1$bitselwrite$sel$../../../common/hdl/ip_rtl_lib/vic.v:175$4043[31:0]$4106
    15/18: $1$bitselwrite$data$../../../common/hdl/ip_rtl_lib/vic.v:175$4042[63:0]$4105
    16/18: $1$bitselwrite$mask$../../../common/hdl/ip_rtl_lib/vic.v:175$4041[63:0]$4104
    17/18: $0\sw_q[3:0]
    18/18: $0\en_q[3:0]
Creating decoders for process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:137$4091'.
     1/4: $2\rdata[15:0]
     2/4: $1\rdata[15:0] [15:4]
     3/4: $1\rdata[15:0] [3:2]
     4/4: $1\rdata[15:0] [1:0]
Creating decoders for process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:125$4088'.
     1/1: $0\addr_q[4:0]
Creating decoders for process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:109$4079'.
     1/8: $4\mask_d[0:0]
     2/8: $4\u_mask.mask_found_var[0:0]
     3/8: $3\mask_d[1:1]
     4/8: $3\u_mask.mask_found_var[0:0]
     5/8: $2\mask_d[2:2]
     6/8: $2\u_mask.mask_found_var[0:0]
     7/8: $1\mask_d[3:3]
     8/8: $1\u_mask.mask_found_var[0:0]
Creating decoders for process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:96$4078'.
     1/8: $4\index_d[1:0]
     2/8: $4\irq_d[0:0]
     3/8: $3\index_d[1:0]
     4/8: $3\irq_d[0:0]
     5/8: $2\index_d[1:0]
     6/8: $2\irq_d[0:0]
     7/8: $1\index_d[1:0]
     8/8: $1\irq_d[0:0]
Creating decoders for process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:79$4054'.
     1/12: $3$lookahead\mask_q$4053[3:0]$4077
     2/12: $2$lookahead\mask_q$4053[3:0]$4067
     3/12: $2$bitselwrite$data$../../../common/hdl/ip_rtl_lib/vic.v:90$4034[3:0]$4065
     4/12: $2$bitselwrite$mask$../../../common/hdl/ip_rtl_lib/vic.v:90$4033[3:0]$4064
     5/12: $2$bitselwrite$sel$../../../common/hdl/ip_rtl_lib/vic.v:90$4035[1:0]$4066
     6/12: $1$lookahead\mask_q$4053[3:0]$4063
     7/12: $1$bitselwrite$sel$../../../common/hdl/ip_rtl_lib/vic.v:90$4035[1:0]$4062
     8/12: $1$bitselwrite$data$../../../common/hdl/ip_rtl_lib/vic.v:90$4034[3:0]$4061
     9/12: $1$bitselwrite$mask$../../../common/hdl/ip_rtl_lib/vic.v:90$4033[3:0]$4060
    10/12: $0\index_qq[1:0]
    11/12: $0\index_q[1:0]
    12/12: $0\irq_q[0:0]
Creating decoders for process `$paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_rom.$proc$../../../common/hdl/mem_ice40_lib/soc_rom.v:67$3996'.
     1/1: $0\u_multi_bank.block_addr_q[3:0]
Creating decoders for process `$paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_ram.$proc$../../../common/hdl/mem_ice40_lib/soc_ram.v:78$3955'.
     1/1: $0\u_multi_bank.block_addr_q[3:0]
Creating decoders for process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:87$3947'.
     1/2: $1\rdata[15:0] [15:1]
     2/2: $1\rdata[15:0] [0]
Creating decoders for process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:75$3944'.
     1/1: $0\addr_q[1:0]
Creating decoders for process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3912'.
     1/11: $2\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3911.i[5:0]$3925
     2/11: $2\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3911.$result[30:0]$3923
     3/11: $2\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3911.lfsr[30:0]$3924
     4/11: $1\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3911.i[5:0]$3919
     5/11: $1\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3911.lfsr[30:0]$3918
     6/11: $1\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3911.$result[30:0]$3917
     7/11: $0\rnd_limit_q[7:0]
     8/11: $0\rnd_q[30:0]
     9/11: $0\irq_counter_q[15:0]
    10/11: $0\irq_en_q[0:0]
    11/11: $0\irq_q[0:0]
Creating decoders for process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:87$3910'.
     1/2: $1\rdata[15:0] [15:1]
     2/2: $1\rdata[15:0] [0]
Creating decoders for process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:75$3907'.
     1/1: $0\addr_q[1:0]
Creating decoders for process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3875'.
     1/11: $2\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3874.i[5:0]$3888
     2/11: $2\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3874.$result[30:0]$3886
     3/11: $2\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3874.lfsr[30:0]$3887
     4/11: $1\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3874.i[5:0]$3882
     5/11: $1\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3874.lfsr[30:0]$3881
     6/11: $1\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3874.$result[30:0]$3880
     7/11: $0\rnd_limit_q[7:0]
     8/11: $0\rnd_q[30:0]
     9/11: $0\irq_counter_q[15:0]
    10/11: $0\irq_en_q[0:0]
    11/11: $0\irq_q[0:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
     1/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.$result[7:0]$3502 [7]
     2/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.$result[7:0]$3502 [6]
     3/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.$result[7:0]$3502 [5]
     4/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.$result[7:0]$3502 [4]
     5/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.$result[7:0]$3502 [3]
     6/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.$result[7:0]$3502 [2]
     7/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.$result[7:0]$3502 [1]
     8/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.$result[7:0]$3502 [0]
     9/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.$result[7:0]$3499 [7]
    10/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.$result[7:0]$3499 [4]
    11/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.$result[7:0]$3499 [3]
    12/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.$result[7:0]$3499 [2]
    13/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.$result[7:0]$3499 [1]
    14/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.$result[7:0]$3499 [0]
    15/342: $2\out_toggle_d[15:0] [15:1]
    16/342: $2\out_toggle_d[15:0] [0]
    17/342: $9\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.$result[15:0]$3861
    18/342: $8\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.$result[15:0]$3857
    19/342: $7\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.$result[15:0]$3853
    20/342: $6\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.$result[15:0]$3849
    21/342: $5\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.$result[15:0]$3845
    22/342: $4\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.$result[15:0]$3841
    23/342: $3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.$result[15:0]$3837
    24/342: $28\phy_state_d[3:0]
    25/342: $8\in_ready[0:0]
    26/342: $3\in_zlp_d[15:0]
    27/342: $3$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:611$3261[15:0]$3823
    28/342: $3$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:611$3260[15:0]$3822
    29/342: $3$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:611$3262[3:0]$3824
    30/342: $27\phy_state_d[3:0]
    31/342: $7\in_ready[0:0]
    32/342: $2\in_toggle_d[15:0] [0]
    33/342: $6\in_ready[0:0]
    34/342: $8\tx_data[7:0]
    35/342: $13\pid_d[3:0]
    36/342: $7\tx_data[7:0]
    37/342: $12\pid_d[3:0]
    38/342: $7\tx_valid[0:0]
    39/342: $25\phy_state_d[3:0]
    40/342: $6\tx_valid[0:0]
    41/342: $6\tx_data[7:0]
    42/342: $11\pid_d[3:0]
    43/342: $5\in_ready[0:0]
    44/342: $5\tx_data[7:0]
    45/342: $10\pid_d[3:0]
    46/342: $5\tx_valid[0:0]
    47/342: $24\phy_state_d[3:0]
    48/342: $4\tx_valid[0:0]
    49/342: $4\tx_data[7:0]
    50/342: $9\pid_d[3:0]
    51/342: $4\in_ready[0:0]
    52/342: $23\phy_state_d[3:0]
    53/342: $3\tx_valid[0:0]
    54/342: $3\in_ready[0:0]
    55/342: $3\tx_data[7:0]
    56/342: $8\pid_d[3:0]
    57/342: $2\data_d[15:0] [15:8]
    58/342: $9\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.$result[15:0]$3770
    59/342: $8\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.$result[15:0]$3766
    60/342: $7\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.$result[15:0]$3762
    61/342: $6\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.$result[15:0]$3758
    62/342: $5\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.$result[15:0]$3754
    63/342: $4\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.$result[15:0]$3750
    64/342: $3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.$result[15:0]$3746
    65/342: $7\pid_d[3:0]
    66/342: $13\out_toggle_d[15:0]
    67/342: $6$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:546$3254[15:0]$3731
    68/342: $6$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:546$3253[15:0]$3730
    69/342: $6$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:546$3255[3:0]$3732
    70/342: $6\pid_d[3:0]
    71/342: $5$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:546$3255[3:0]$3728
    72/342: $5$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:546$3254[15:0]$3727
    73/342: $5$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:546$3253[15:0]$3726
    74/342: $12\out_toggle_d[15:0]
    75/342: $22\phy_state_d[3:0]
    76/342: $11\out_eop[0:0]
    77/342: $11\out_toggle_d[15:0]
    78/342: $5$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:534$3251[15:0]$3708
    79/342: $5$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:534$3250[15:0]$3707
    80/342: $5$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:534$3252[3:0]$3709
    81/342: $5\out_err[0:0]
    82/342: $4$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:546$3255[3:0]$3698
    83/342: $4$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:546$3254[15:0]$3697
    84/342: $4$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:546$3253[15:0]$3696
    85/342: $10\out_toggle_d[15:0]
    86/342: $5\pid_d[3:0]
    87/342: $21\phy_state_d[3:0]
    88/342: $4$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:534$3252[3:0]$3695
    89/342: $4$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:534$3251[15:0]$3694
    90/342: $4$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:534$3250[15:0]$3693
    91/342: $10\out_eop[0:0]
    92/342: $4\out_err[0:0]
    93/342: $11\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3690
    94/342: $10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3686
    95/342: $9\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3682
    96/342: $8\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3678
    97/342: $7\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3674
    98/342: $6\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3670
    99/342: $5\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3666
   100/342: $4\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3662
   101/342: $3\out_valid[0:0]
   102/342: $3$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:546$3255[3:0]$3659
   103/342: $3$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:546$3254[15:0]$3658
   104/342: $3$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:546$3253[15:0]$3657
   105/342: $3$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:534$3252[3:0]$3656
   106/342: $3$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:534$3251[15:0]$3655
   107/342: $3$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:534$3250[15:0]$3654
   108/342: $3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.i[31:0]$3653
   109/342: $3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.crc[15:0]$3652
   110/342: $3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.data[7:0]$3651
   111/342: $3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3650
   112/342: $9\out_eop[0:0]
   113/342: $3\out_err[0:0]
   114/342: $9\out_toggle_d[15:0]
   115/342: $4\pid_d[3:0]
   116/342: $20\phy_state_d[3:0]
   117/342: $7\in_data_ack[0:0]
   118/342: $9\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3643
   119/342: $8\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3639
   120/342: $7\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3635
   121/342: $6\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3631
   122/342: $5\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3627
   123/342: $4\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3623
   124/342: $3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3619
   125/342: $19\phy_state_d[3:0]
   126/342: $26\phy_state_d[3:0]
   127/342: $8\out_toggle_d[0:0]
   128/342: $12\in_toggle_d[0:0]
   129/342: $7\in_req[0:0]
   130/342: $18\phy_state_d[3:0]
   131/342: $7\out_eop[0:0]
   132/342: $7\out_toggle_d[0:0]
   133/342: $11\in_toggle_d[0:0]
   134/342: $6\in_req[0:0]
   135/342: $6\out_eop[0:0]
   136/342: $6\out_toggle_d[0:0]
   137/342: $10\in_toggle_d[0:0]
   138/342: $17\phy_state_d[3:0]
   139/342: $5\frame_d[10:0]
   140/342: $5\in_req[0:0]
   141/342: $5\out_eop[0:0]
   142/342: $5\out_toggle_d[0:0]
   143/342: $9\in_toggle_d[0:0]
   144/342: $5\endp_d[3:0]
   145/342: $5\addr_d[6:0]
   146/342: $16\phy_state_d[3:0]
   147/342: $4\in_req[0:0]
   148/342: $4\out_eop[0:0]
   149/342: $4\out_toggle_d[0:0]
   150/342: $8\in_toggle_d[0:0]
   151/342: $4\frame_d[10:0]
   152/342: $4\endp_d[3:0]
   153/342: $4\addr_d[6:0]
   154/342: $15\phy_state_d[3:0]
   155/342: $14\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3608
   156/342: $13\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3604
   157/342: $12\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3600
   158/342: $11\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3596
   159/342: $10\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3592
   160/342: $9\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3588
   161/342: $8\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3584
   162/342: $7\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3580
   163/342: $6\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3576
   164/342: $5\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3572
   165/342: $4\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3568
   166/342: $3\in_req[0:0]
   167/342: $3\out_eop[0:0]
   168/342: $3\out_toggle_d[0:0]
   169/342: $7\in_toggle_d[0:0]
   170/342: $3\frame_d[10:0]
   171/342: $3\endp_d[3:0]
   172/342: $3\addr_d[6:0]
   173/342: $14\phy_state_d[3:0]
   174/342: $3\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.i[31:0]$3565
   175/342: $3\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.$result[4:0]$3563 [3]
   176/342: $3\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.$result[4:0]$3563 [2]
   177/342: $3\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.$result[4:0]$3563 [1]
   178/342: $3\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.$result[4:0]$3563 [0]
   179/342: $8\out_eop[0:0]
   180/342: $3\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.data[4:0]$3564
   181/342: $3\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.i[31:0]$3562
   182/342: $3\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3560
   183/342: $3\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.data[10:0]$3561
   184/342: $2\data_d[15:0] [7:0]
   185/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.$result[7:0]$3499 [5]
   186/342: $3\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.$result[4:0]$3563 [4]
   187/342: $10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.$result[15:0]$3774
   188/342: $13\phy_state_d[3:0]
   189/342: $11\phy_state_d[3:0]
   190/342: $6\in_data_ack[0:0]
   191/342: $6\in_toggle_d[15:0]
   192/342: $6$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:462$3244[15:0]$3540
   193/342: $6$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:462$3243[15:0]$3539
   194/342: $6$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:462$3245[3:0]$3541
   195/342: $5$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:462$3245[3:0]$3532
   196/342: $5$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:462$3244[15:0]$3531
   197/342: $5$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:462$3243[15:0]$3530
   198/342: $5\in_data_ack[0:0]
   199/342: $5\in_toggle_d[15:0]
   200/342: $10\phy_state_d[3:0]
   201/342: $9\phy_state_d[3:0]
   202/342: $8\phy_state_d[3:0]
   203/342: $7\phy_state_d[3:0]
   204/342: $6\phy_state_d[3:0]
   205/342: $4$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:462$3245[3:0]$3514
   206/342: $4$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:462$3244[15:0]$3513
   207/342: $4$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:462$3243[15:0]$3512
   208/342: $4\in_data_ack[0:0]
   209/342: $4\in_toggle_d[15:0]
   210/342: $3$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:462$3245[3:0]$3511
   211/342: $3$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:462$3244[15:0]$3510
   212/342: $3$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:462$3243[15:0]$3509
   213/342: $3\in_data_ack[0:0]
   214/342: $3\in_toggle_d[15:0]
   215/342: $5\phy_state_d[3:0]
   216/342: $3\pid_d[3:0]
   217/342: $4\phy_state_d[3:0]
   218/342: $3\phy_state_d[3:0]
   219/342: $2\phy_state_d[3:0]
   220/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.i[31:0]$3504
   221/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.data[7:0]$3503
   222/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.$result[7:0]$3499 [6]
   223/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.i[31:0]$3501
   224/342: $2\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.data[7:0]$3500
   225/342: $2\in_toggle_d[15:0] [15:1]
   226/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.i[31:0]$3498
   227/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.crc[15:0]$3497
   228/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.data[7:0]$3496
   229/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.$result[15:0]$3495
   230/342: $2$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:611$3262[3:0]$3494
   231/342: $2$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:611$3261[15:0]$3493
   232/342: $2$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:611$3260[15:0]$3492
   233/342: $2$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:602$3259[3:0]$3491
   234/342: $2$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:602$3258[15:0]$3490
   235/342: $2$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:602$3257[15:0]$3489
   236/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.i[31:0]$3488
   237/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.crc[15:0]$3487
   238/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.data[7:0]$3486
   239/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.$result[15:0]$3485
   240/342: $2$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:546$3255[3:0]$3484
   241/342: $2$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:546$3254[15:0]$3483
   242/342: $2$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:546$3253[15:0]$3482
   243/342: $2$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:534$3252[3:0]$3481
   244/342: $2$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:534$3251[15:0]$3480
   245/342: $2$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:534$3250[15:0]$3479
   246/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.i[31:0]$3478
   247/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.crc[15:0]$3477
   248/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.data[7:0]$3476
   249/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3475
   250/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.i[31:0]$3474
   251/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.crc[15:0]$3473
   252/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.data[7:0]$3472
   253/342: $2\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3471
   254/342: $2\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.i[31:0]$3470
   255/342: $2\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.data[4:0]$3469
   256/342: $2\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.$result[4:0]$3468
   257/342: $2\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.i[31:0]$3467
   258/342: $2\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.data[10:0]$3466
   259/342: $2\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3465
   260/342: $2$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:462$3245[3:0]$3464
   261/342: $2$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:462$3244[15:0]$3463
   262/342: $2$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:462$3243[15:0]$3462
   263/342: $2\in_req[0:0]
   264/342: $2\in_ready[0:0]
   265/342: $2\tx_valid[0:0]
   266/342: $2\tx_data[7:0]
   267/342: $2\in_data_ack[0:0]
   268/342: $2\out_eop[0:0]
   269/342: $2\out_err[0:0]
   270/342: $2\out_valid[0:0]
   271/342: $2\in_byte_d[3:0]
   272/342: $2\in_zlp_d[15:0]
   273/342: $10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3647
   274/342: $10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.$result[15:0]$3865
   275/342: $2\crc16_d[15:0]
   276/342: $2\frame_d[10:0]
   277/342: $2\endp_d[3:0]
   278/342: $2\addr_d[6:0]
   279/342: $2\pid_d[3:0]
   280/342: $12\phy_state_d[3:0]
   281/342: $1\out_err[0:0]
   282/342: $1\phy_state_d[3:0]
   283/342: $1\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.i[31:0]$3461
   284/342: $1\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.data[7:0]$3460
   285/342: $1\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.$result[7:0]$3459
   286/342: $1\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.i[31:0]$3458
   287/342: $1\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.data[7:0]$3457
   288/342: $1\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.$result[7:0]$3456
   289/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.i[31:0]$3455
   290/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.crc[15:0]$3454
   291/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.data[7:0]$3453
   292/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.$result[15:0]$3452
   293/342: $1$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:611$3262[3:0]$3451
   294/342: $1$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:611$3261[15:0]$3450
   295/342: $1$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:611$3260[15:0]$3449
   296/342: $1$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:602$3259[3:0]$3448
   297/342: $1$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:602$3258[15:0]$3447
   298/342: $1$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:602$3257[15:0]$3446
   299/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.i[31:0]$3445
   300/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.crc[15:0]$3444
   301/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.data[7:0]$3443
   302/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.$result[15:0]$3442
   303/342: $1$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:546$3255[3:0]$3441
   304/342: $1$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:546$3254[15:0]$3440
   305/342: $1$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:546$3253[15:0]$3439
   306/342: $1$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:534$3252[3:0]$3438
   307/342: $1$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:534$3251[15:0]$3437
   308/342: $1$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:534$3250[15:0]$3436
   309/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.i[31:0]$3435
   310/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.crc[15:0]$3434
   311/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.data[7:0]$3433
   312/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3432
   313/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.i[31:0]$3431
   314/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.crc[15:0]$3430
   315/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.data[7:0]$3429
   316/342: $1\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3428
   317/342: $1\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.i[31:0]$3427
   318/342: $1\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.data[4:0]$3426
   319/342: $1\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.$result[4:0]$3425
   320/342: $1\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.i[31:0]$3424
   321/342: $1\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.data[10:0]$3423
   322/342: $1\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3422
   323/342: $1$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:462$3245[3:0]$3421
   324/342: $1$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:462$3244[15:0]$3420
   325/342: $1$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:462$3243[15:0]$3419
   326/342: $1\in_req[0:0]
   327/342: $1\in_ready[0:0]
   328/342: $1\tx_valid[0:0]
   329/342: $1\tx_data[7:0]
   330/342: $1\in_data_ack[0:0]
   331/342: $1\out_eop[0:0]
   332/342: $1\out_valid[0:0]
   333/342: $1\in_byte_d[3:0]
   334/342: $1\in_zlp_d[15:0]
   335/342: $1\out_toggle_d[15:0]
   336/342: $1\in_toggle_d[15:0]
   337/342: $1\crc16_d[15:0]
   338/342: $1\frame_d[10:0]
   339/342: $1\endp_d[3:0]
   340/342: $1\addr_d[6:0]
   341/342: $1\pid_d[3:0]
   342/342: $1\data_d[15:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
     1/43: $0\out_toggle_q[15:0] [15]
     2/43: $0\out_toggle_q[15:0] [14]
     3/43: $0\in_toggle_q[15:0] [14]
     4/43: $0\out_toggle_q[15:0] [13]
     5/43: $0\in_toggle_q[15:0] [13]
     6/43: $0\out_toggle_q[15:0] [12]
     7/43: $0\in_toggle_q[15:0] [12]
     8/43: $0\out_toggle_q[15:0] [11]
     9/43: $0\in_toggle_q[15:0] [11]
    10/43: $0\out_toggle_q[15:0] [10]
    11/43: $0\in_toggle_q[15:0] [10]
    12/43: $0\out_toggle_q[15:0] [9]
    13/43: $0\in_toggle_q[15:0] [9]
    14/43: $0\out_toggle_q[15:0] [8]
    15/43: $0\in_toggle_q[15:0] [8]
    16/43: $0\out_toggle_q[15:0] [7]
    17/43: $0\in_toggle_q[15:0] [7]
    18/43: $0\out_toggle_q[15:0] [6]
    19/43: $0\in_toggle_q[15:0] [6]
    20/43: $0\out_toggle_q[15:0] [5]
    21/43: $0\in_toggle_q[15:0] [5]
    22/43: $0\out_toggle_q[15:0] [4]
    23/43: $0\in_toggle_q[15:0] [4]
    24/43: $0\out_toggle_q[15:0] [3]
    25/43: $0\in_toggle_q[15:0] [3]
    26/43: $0\out_toggle_q[15:0] [2]
    27/43: $0\in_toggle_q[15:0] [2]
    28/43: $0\out_toggle_q[15:0] [1]
    29/43: $0\in_toggle_q[15:0] [1]
    30/43: $0\out_toggle_q[15:0] [0]
    31/43: $0\in_toggle_q[15:0] [0]
    32/43: $1\i[31:0]
    33/43: $0\in_byte_q[3:0]
    34/43: $0\in_zlp_q[15:0]
    35/43: $0\in_toggle_q[15:0] [15]
    36/43: $2\i[31:0]
    37/43: $0\crc16_q[15:0]
    38/43: $0\frame_q[10:0]
    39/43: $0\endp_q[3:0]
    40/43: $0\addr_q[6:0]
    41/43: $0\pid_q[3:0]
    42/43: $0\phy_state_q[3:0]
    43/43: $0\data_q[15:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:313$3279'.
     1/5: $0\in_data_ack_q[0:0]
     2/5: $0\in_req_q[0:0]
     3/5: $0\out_eop_q[0:0]
     4/5: $0\out_err_q[0:0]
     5/5: $0\delay_cnt_q[2:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:367$2779'.
     1/6: $0\rx_eop_qq[0:0]
     2/6: $0\rx_eop_q[0:0]
     3/6: $0\rx_err_qq[0:0]
     4/6: $0\rx_err_q[0:0]
     5/6: $0\rx_valid_qq[0:0]
     6/6: $0\rx_valid_q[0:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:266$2751'.
     1/61: $3\rx_eop[0:0]
     2/61: $14\rx_state_d[2:0]
     3/61: $9\rx_valid[0:0]
     4/61: $9\rx_data_d[7:0]
     5/61: $13\shift_register_d[7:0]
     6/61: $10\stuffing_cnt_d[2:0]
     7/61: $12\shift_register_d[8:8]
     8/61: $10\shift_register_d[8:0] [8]
     9/61: $10\shift_register_d[8:0] [7:0]
    10/61: $11\shift_register_d[8:0]
    11/61: $13\rx_state_d[2:0]
    12/61: $12\rx_state_d[2:0]
    13/61: $8\rx_valid[0:0]
    14/61: $8\rx_data_d[7:0]
    15/61: $9\stuffing_cnt_d[2:0]
    16/61: $11\rx_state_d[2:0]
    17/61: $7\rx_valid[0:0]
    18/61: $7\rx_data_d[7:0]
    19/61: $9\shift_register_d[8:0]
    20/61: $8\stuffing_cnt_d[2:0]
    21/61: $6\rx_valid[0:0]
    22/61: $6\rx_data_d[7:0]
    23/61: $8\shift_register_d[8:0]
    24/61: $10\rx_state_d[2:0]
    25/61: $9\rx_state_d[2:0]
    26/61: $5\rx_valid[0:0]
    27/61: $5\rx_data_d[7:0]
    28/61: $7\shift_register_d[8:0]
    29/61: $4\rx_valid[0:0]
    30/61: $4\rx_data_d[7:0]
    31/61: $6\shift_register_d[8:0]
    32/61: $8\rx_state_d[2:0]
    33/61: $7\stuffing_cnt_d[2:0]
    34/61: $7\rx_state_d[2:0]
    35/61: $3\rx_valid[0:0]
    36/61: $3\rx_data_d[7:0]
    37/61: $5\shift_register_d[8:0]
    38/61: $6\stuffing_cnt_d[2:0]
    39/61: $5\stuffing_cnt_d[2:0]
    40/61: $6\rx_state_d[2:0]
    41/61: $5\rx_state_d[2:0]
    42/61: $4\stuffing_cnt_d[2:0]
    43/61: $4\shift_register_d[8:0]
    44/61: $4\rx_state_d[2:0]
    45/61: $3\shift_register_d[8:0]
    46/61: $3\stuffing_cnt_d[2:0]
    47/61: $3\rx_state_d[2:0]
    48/61: $2\rx_state_d[2:0]
    49/61: $2\rx_eop[0:0]
    50/61: $2\rx_err[0:0]
    51/61: $2\rx_valid[0:0]
    52/61: $2\rx_data_d[7:0]
    53/61: $2\shift_register_d[8:0]
    54/61: $2\stuffing_cnt_d[2:0]
    55/61: $1\rx_state_d[2:0]
    56/61: $1\rx_eop[0:0]
    57/61: $1\rx_err[0:0]
    58/61: $1\rx_valid[0:0]
    59/61: $1\rx_data_d[7:0]
    60/61: $1\shift_register_d[8:0]
    61/61: $1\stuffing_cnt_d[2:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:246$2749'.
     1/4: $0\rx_data_q[7:0]
     2/4: $0\shift_register_q[8:0]
     3/4: $0\rx_state_q[2:0]
     4/4: $0\stuffing_cnt_q[2:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:188$2737'.
     1/14: $5\state_d[2:0]
     2/14: $4\bus_reset_d[0:0]
     3/14: $3\bus_reset_d[0:0]
     4/14: $3\cnt_d[17:0]
     5/14: $4\state_d[2:0]
     6/14: $3\state_d[2:0]
     7/14: $2\state_d[2:0]
     8/14: $2\bus_reset_d[0:0]
     9/14: $2\dp_pu_d[0:0]
    10/14: $2\cnt_d[17:0]
    11/14: $1\state_d[2:0]
    12/14: $1\bus_reset_d[0:0]
    13/14: $1\dp_pu_d[0:0]
    14/14: $1\cnt_d[17:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:165$2732'.
     1/5: $0\rx_en_q[0:0]
     2/5: $0\bus_reset_q[0:0]
     3/5: $0\dp_pu_q[0:0]
     4/5: $0\state_q[2:0]
     5/5: $0\cnt_q[17:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:132$2727'.
     1/2: $0\se0_q[0:0]
     2/2: $0\nrzi_q[3:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:108$2718'.
     1/1: $0\sample_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:95$2708'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:79$2706'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `\SB_DFFNES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2567'.
Creating decoders for process `\SB_DFFNES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$2564'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2563'.
Creating decoders for process `\SB_DFFNESS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$2557'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2556'.
Creating decoders for process `\SB_DFFNER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$2553'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2552'.
Creating decoders for process `\SB_DFFNESR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$2546'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2545'.
Creating decoders for process `\SB_DFFNS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$2543'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2542'.
Creating decoders for process `\SB_DFFNSS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$2540'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2539'.
Creating decoders for process `\SB_DFFNR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$2537'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2536'.
Creating decoders for process `\SB_DFFNSR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$2534'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2533'.
Creating decoders for process `\SB_DFFNE.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$2532'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2531'.
Creating decoders for process `\SB_DFFN.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$2530'.
Creating decoders for process `\SB_DFFES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2529'.
Creating decoders for process `\SB_DFFES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$2526'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2525'.
Creating decoders for process `\SB_DFFESS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$2519'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2518'.
Creating decoders for process `\SB_DFFER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$2515'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2514'.
Creating decoders for process `\SB_DFFESR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$2508'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2507'.
Creating decoders for process `\SB_DFFS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$2505'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2504'.
Creating decoders for process `\SB_DFFSS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$2502'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2501'.
Creating decoders for process `\SB_DFFR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$2499'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2498'.
Creating decoders for process `\SB_DFFSR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$2496'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2495'.
Creating decoders for process `\SB_DFFE.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$2494'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2493'.
Creating decoders for process `\SB_DFF.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$2492'.
Creating decoders for process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:1234$4745'.
     1/9: $0\dsbuf_q[63:0] [63:16]
     2/9: $0\dsbuf_q[63:0] [15:0]
     3/9: $0\carry_q[0:0]
     4/9: $0\irqen_q[0:0]
     5/9: $0\pc_q[14:0]
     6/9: $0\rsbuf_valid_q[1:0]
     7/9: $0\dsbuf_valid_q[2:0]
     8/9: $0\rsbuf_q[31:0]
     9/9: $0\irqack_q[0:0]
Creating decoders for process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
     1/383: $51\exception[0:0]
     2/383: $93\exception_code[15:15]
     3/383: $68\exception_code[10:9] [1]
     4/383: $46\dsbuf_d[15:0] [15:3]
     5/383: $47\dsbuf_d[2:0]
     6/383: $34\dsbuf_valid_d[2:0]
     7/383: $35\dsbuf_valid_d[2:0]
     8/383: $46\dsbuf_d[15:0] [2:0]
     9/383: $3\sleep[0:0]
    10/383: $33\dsbuf_valid_d[2:0]
    11/383: $32\dsbuf_valid_d[2:0]
    12/383: $3\irqdis[0:0]
    13/383: $4\irqen_d[0:0]
    14/383: $45\dsbuf_d[15:0]
    15/383: $2\sleep[0:0]
    16/383: $68\exception_code[10:9] [0]
    17/383: $2\irqdis[0:0]
    18/383: $2\irqen_d[0:0]
    19/383: $67\exception_code[5:4] [1]
    20/383: $50\exception[0:0]
    21/383: $10\carry_d[0:0]
    22/383: $44\dsbuf_d[15:0]
    23/383: $5\u_exe.sum_v[16:0]
    24/383: $67\exception_code[5:4] [0]
    25/383: $49\exception[0:0]
    26/383: $9\carry_d[0:0]
    27/383: $43\dsbuf_d[15:0]
    28/383: $4\u_exe.sum_v[16:0]
    29/383: $36\dsbuf_valid_d[2:0]
    30/383: $8\carry_d[0:0]
    31/383: $90\exception_code[10:10]
    32/383: $48\exception[0:0]
    33/383: $7\carry_d[0:0]
    34/383: $41\dsbuf_d[47:32]
    35/383: $40\dsbuf_d[15:0]
    36/383: $86\exception_code[5:4] [1]
    37/383: $88\exception_code[4:4]
    38/383: $87\exception_code[10:10]
    39/383: $86\exception_code[5:4] [0]
    40/383: $89\exception_code[5:5]
    41/383: $47\exception[0:0]
    42/383: $6\carry_d[0:0]
    43/383: $39\dsbuf_d[47:32]
    44/383: $38\dsbuf_d[15:0]
    45/383: $3\irqen_d[0:0]
    46/383: $36\dsbuf_d[15:0]
    47/383: $82\exception_code[5:4] [1]
    48/383: $84\exception_code[4:4]
    49/383: $83\exception_code[9:9]
    50/383: $82\exception_code[5:4] [0]
    51/383: $85\exception_code[5:5]
    52/383: $46\exception[0:0]
    53/383: $35\dsbuf_d[47:32]
    54/383: $34\dsbuf_d[15:0]
    55/383: $92\exception_code[4:4]
    56/383: $42\dsbuf_d[15:0]
    57/383: $80\exception_code[5:4] [0]
    58/383: $81\exception_code[4:4]
    59/383: $45\exception[0:0]
    60/383: $5\carry_d[0:0]
    61/383: $33\dsbuf_d[15:0]
    62/383: $3\u_exe.sum_v[16:0]
    63/383: $37\dsbuf_d[47:32]
    64/383: $78\exception_code[5:4] [0]
    65/383: $79\exception_code[4:4]
    66/383: $44\exception[0:0]
    67/383: $4\carry_d[0:0]
    68/383: $32\dsbuf_d[15:0]
    69/383: $2\u_exe.sum_v[16:0]
    70/383: $91\exception_code[4:4]
    71/383: $30\dsbuf_d[15:0] [15]
    72/383: $30\dsbuf_d[15:0] [14:0]
    73/383: $43\exception[0:0]
    74/383: $3\carry_d[0:0]
    75/383: $77\exception_code[4:4]
    76/383: $29\dsbuf_d[0:0]
    77/383: $28\dsbuf_d[15:0] [15:1]
    78/383: $28\dsbuf_d[15:0] [0]
    79/383: $42\exception[0:0]
    80/383: $2\carry_d[0:0]
    81/383: $76\exception_code[4:4]
    82/383: $74\exception_code[5:4] [1]
    83/383: $74\exception_code[5:4] [0]
    84/383: $75\exception_code[4:4]
    85/383: $41\exception[0:0]
    86/383: $27\dsbuf_d[15:0]
    87/383: $78\exception_code[5:4] [1]
    88/383: $72\exception_code[5:4] [0]
    89/383: $73\exception_code[4:4]
    90/383: $40\exception[0:0]
    91/383: $26\dsbuf_d[15:0]
    92/383: $31\dsbuf_d[15:15]
    93/383: $70\exception_code[5:4] [0]
    94/383: $71\exception_code[4:4]
    95/383: $39\exception[0:0]
    96/383: $25\dsbuf_d[15:0]
    97/383: $72\exception_code[5:4] [1]
    98/383: $38\exception[0:0]
    99/383: $24\dsbuf_d[15:0]
   100/383: $70\exception_code[5:4] [1]
   101/383: $69\exception_code[4:4]
   102/383: $1\irqdis[0:0]
   103/383: $80\exception_code[5:4] [1]
   104/383: $1\u_exe.sum_v[16:0]
   105/383: $37\exception[0:0]
   106/383: $1\sleep[0:0]
   107/383: $1\carry_d[0:0]
   108/383: $1\irqen_d[0:0]
   109/383: $31\dsbuf_valid_d[2:0]
   110/383: $23\dsbuf_d[47:32]
   111/383: $22\dsbuf_d[15:0]
   112/383: $24\rsbuf_valid_d[1:0]
   113/383: $30\dsbuf_valid_d[2:0]
   114/383: $23\rsbuf_valid_d[1:0]
   115/383: $66\exception_code[11:11]
   116/383: $36\exception[0:0]
   117/383: $6\reg_write[0:0]
   118/383: $22\rsbuf_valid_d[1:0]
   119/383: $29\dsbuf_valid_d[2:0]
   120/383: $5\reg_write[0:0]
   121/383: $65\exception_code[11:11]
   122/383: $35\exception[0:0]
   123/383: $21\rsbuf_valid_d[1:0]
   124/383: $28\dsbuf_valid_d[2:0]
   125/383: $11\mem_write[0:0]
   126/383: $62\exception_code[5:4] [1]
   127/383: $62\exception_code[5:4] [0]
   128/383: $64\exception_code[4:4]
   129/383: $34\exception[0:0]
   130/383: $10\mem_write[0:0]
   131/383: $4\reg_write[0:0]
   132/383: $63\exception_code[11:11]
   133/383: $20\rsbuf_valid_d[1:0]
   134/383: $27\dsbuf_valid_d[2:0]
   135/383: $9\mem_write[0:0]
   136/383: $3\reg_write[0:0]
   137/383: $61\exception_code[11:11]
   138/383: $60\exception_code[5:4]
   139/383: $33\exception[0:0]
   140/383: $19\rsbuf_valid_d[1:0]
   141/383: $26\dsbuf_valid_d[2:0]
   142/383: $5\pushr[0:0]
   143/383: $8\mem_write[0:0]
   144/383: $4\pushr[0:0]
   145/383: $7\mem_write[0:0]
   146/383: $18\rsbuf_valid_d[1:0]
   147/383: $17\rsbuf_valid_d[1:0]
   148/383: $14\rsbuf_d[31:16]
   149/383: $16\rsbuf_valid_d[1:0]
   150/383: $15\rsbuf_valid_d[1:0]
   151/383: $58\exception_code[1:1]
   152/383: $59\exception_code[6:6]
   153/383: $32\exception[0:0]
   154/383: $57\exception_code[6:6]
   155/383: $56\exception_code[1:1]
   156/383: $3\pushr[0:0]
   157/383: $6\mem_write[0:0]
   158/383: $14\rsbuf_valid_d[1:0]
   159/383: $13\rsbuf_d[31:16]
   160/383: $2\pushr[0:0]
   161/383: $5\mem_write[0:0]
   162/383: $54\exception_code[6:4] [2]
   163/383: $53\exception_code[1:1]
   164/383: $31\exception[0:0]
   165/383: $13\rsbuf_valid_d[1:0]
   166/383: $12\rsbuf_d[31:16]
   167/383: $2\reg_write[0:0]
   168/383: $55\exception_code[11:11]
   169/383: $54\exception_code[6:4] [1:0]
   170/383: $25\dsbuf_valid_d[2:0]
   171/383: $47\exception_code[6:3] [3]
   172/383: $47\exception_code[6:3] [1]
   173/383: $4\mem_write[0:0]
   174/383: $3\pushd[0:0]
   175/383: $3\mem_write[0:0]
   176/383: $24\dsbuf_valid_d[2:0]
   177/383: $23\dsbuf_valid_d[2:0]
   178/383: $21\dsbuf_d[47:32]
   179/383: $20\dsbuf_d[63:48]
   180/383: $7\u_exe.i[31:0]
   181/383: $19\dsbuf_d[63:48]
   182/383: $22\dsbuf_valid_d[2:0]
   183/383: $6\u_exe.i[31:0]
   184/383: $18\dsbuf_d[63:48]
   185/383: $21\dsbuf_valid_d[2:0]
   186/383: $17\dsbuf_d[63:32] [31:16]
   187/383: $17\dsbuf_d[63:32] [15:0]
   188/383: $52\exception_code[5:5]
   189/383: $30\exception[0:0]
   190/383: $50\exception_code[5:5]
   191/383: $49\exception_code[3:3]
   192/383: $5\u_exe.i[31:0]
   193/383: $2\pushd[0:0]
   194/383: $2\mem_write[0:0]
   195/383: $20\dsbuf_valid_d[2:0]
   196/383: $51\exception_code[3:3]
   197/383: $4\u_exe.i[31:0]
   198/383: $1\pushd[0:0]
   199/383: $1\mem_write[0:0]
   200/383: $47\exception_code[6:3] [2]
   201/383: $47\exception_code[6:3] [0]
   202/383: $29\exception[0:0]
   203/383: $19\dsbuf_valid_d[2:0]
   204/383: $16\dsbuf_d[63:32]
   205/383: $1\pushr[0:0]
   206/383: $1\reg_write[0:0]
   207/383: $48\exception_code[11:11]
   208/383: $4\pushd[0:0]
   209/383: $46\exception_code[1:1]
   210/383: $12\rsbuf_valid_d[1:0]
   211/383: $11\rsbuf_d[31:16]
   212/383: $26\exception_code[8:4] [4]
   213/383: $28\exception[0:0]
   214/383: $15\dsbuf_d[15:0]
   215/383: $26\exception_code[8:4] [3]
   216/383: $44\exception_code[4:4]
   217/383: $27\exception[0:0]
   218/383: $17\dsbuf_valid_d[2:0]
   219/383: $14\dsbuf_d[31:16]
   220/383: $26\exception_code[8:4] [2]
   221/383: $6\dsbuf_d[47:0] [47:32]
   222/383: $26\exception[0:0]
   223/383: $42\exception_code[6:6]
   224/383: $25\exception[0:0]
   225/383: $41\exception_code[6:6]
   226/383: $24\exception[0:0]
   227/383: $40\exception_code[0:0]
   228/383: $39\exception_code[8:8]
   229/383: $23\exception[0:0]
   230/383: $38\exception_code[8:8]
   231/383: $22\exception[0:0]
   232/383: $37\exception_code[6:6]
   233/383: $36\exception_code[0:0]
   234/383: $11\rsbuf_valid_d[1:0]
   235/383: $10\rsbuf_d[15:0]
   236/383: $10\rsbuf_valid_d[1:0]
   237/383: $9\rsbuf_d[15:0]
   238/383: $9\rsbuf_valid_d[1:0]
   239/383: $8\rsbuf_d[15:0]
   240/383: $7\rsbuf_d[15:0]
   241/383: $8\rsbuf_valid_d[1:0]
   242/383: $7\rsbuf_valid_d[1:0]
   243/383: $26\exception_code[8:4] [1]
   244/383: $6\dsbuf_d[47:0] [31:16]
   245/383: $21\exception[0:0]
   246/383: $33\exception_code[5:4] [1]
   247/383: $33\exception_code[5:4] [0]
   248/383: $34\exception_code[4:4]
   249/383: $20\exception[0:0]
   250/383: $32\exception_code[5:4]
   251/383: $19\exception[0:0]
   252/383: $31\exception_code[2:2]
   253/383: $30\exception_code[7:7]
   254/383: $18\exception[0:0]
   255/383: $29\exception_code[7:7]
   256/383: $17\exception[0:0]
   257/383: $28\exception_code[5:4]
   258/383: $27\exception_code[2:2]
   259/383: $16\dsbuf_valid_d[2:0]
   260/383: $13\dsbuf_d[47:32]
   261/383: $15\dsbuf_valid_d[2:0]
   262/383: $12\dsbuf_d[47:32]
   263/383: $14\dsbuf_valid_d[2:0]
   264/383: $11\dsbuf_d[47:32]
   265/383: $10\dsbuf_d[31:16]
   266/383: $9\dsbuf_d[47:32]
   267/383: $3\u_exe.i[31:0]
   268/383: $8\dsbuf_d[47:32]
   269/383: $13\dsbuf_valid_d[2:0]
   270/383: $2\u_exe.i[31:0]
   271/383: $7\dsbuf_d[47:32]
   272/383: $12\dsbuf_valid_d[2:0]
   273/383: $6\dsbuf_d[47:0] [15:0]
   274/383: $45\exception_code[4:4]
   275/383: $25\exception_code[2:2]
   276/383: $16\exception[0:0]
   277/383: $11\dsbuf_valid_d[2:0]
   278/383: $18\dsbuf_valid_d[2:0]
   279/383: $43\exception_code[0:0]
   280/383: $1\u_exe.i[31:0]
   281/383: $26\exception_code[8:4] [0]
   282/383: $24\exception_code[0:0]
   283/383: $6\rsbuf_valid_d[1:0]
   284/383: $6\rsbuf_d[15:0]
   285/383: $35\exception_code[2:2]
   286/383: $1\u_exe.rddata_v[15:0] [15:1]
   287/383: $4\u_exe.rddata_v[15:1]
   288/383: $3\u_exe.rddata_v[15:1] [14:7]
   289/383: $3\u_exe.rddata_v[15:1] [6:0]
   290/383: $2\u_exe.rddata_v[15:1] [14:7]
   291/383: $2\u_exe.rddata_v[15:1] [6:0]
   292/383: $1\u_exe.rddata_v[15:0] [0]
   293/383: $5\u_exe.rddata_v[15:1]
   294/383: $7\jump[0:0]
   295/383: $7\pc_d[14:0]
   296/383: $6\jump[0:0]
   297/383: $6\pc_d[14:0]
   298/383: $23\exception_code[4:4]
   299/383: $15\exception[0:0]
   300/383: $5\jump[0:0]
   301/383: $5\pc_d[14:0]
   302/383: $4\jump[0:0]
   303/383: $4\pc_d[14:0]
   304/383: $22\exception_code[6:6]
   305/383: $14\exception[0:0]
   306/383: $21\exception_code[6:6]
   307/383: $13\exception[0:0]
   308/383: $3\jump[0:0]
   309/383: $3\pc_d[14:0]
   310/383: $20\exception_code[4:4]
   311/383: $2\jump[0:0]
   312/383: $2\jump_addr[14:0]
   313/383: $2\ret[0:0]
   314/383: $2\pc_d[14:0]
   315/383: $19\exception_code[6:6]
   316/383: $12\exception[0:0]
   317/383: $1\ret[0:0]
   318/383: $18\exception_code[6:6]
   319/383: $11\exception[0:0]
   320/383: $1\jump[0:0]
   321/383: $1\jump_addr[14:0]
   322/383: $1\pc_d[14:0]
   323/383: $17\exception_code[4:4]
   324/383: $4\u_exe.irpc_v[14:10]
   325/383: $3\u_exe.irpc_v[14:10]
   326/383: $2\u_exe.irpc_v[14:10]
   327/383: $1\u_exe.irpc_v[14:10]
   328/383: $5\rsbuf_valid_d[1:0]
   329/383: $4\rsbuf_valid_d[1:0]
   330/383: $5\rsbuf_d[15:0]
   331/383: $16\exception_code[4:4]
   332/383: $10\exception[0:0]
   333/383: $4\rsbuf_d[15:0] [15:1]
   334/383: $2\rsbuf_valid_d[1:0]
   335/383: $4\rsbuf_d[15:0] [0]
   336/383: $3\rsbuf_valid_d[1:0]
   337/383: $3\rsbuf_d[15:0]
   338/383: $2\rsbuf_d[15:0]
   339/383: $15\exception_code[6:6]
   340/383: $9\exception[0:0]
   341/383: $14\exception_code[6:6]
   342/383: $8\exception[0:0]
   343/383: $1\rsbuf_d[15:0]
   344/383: $13\exception_code[4:4]
   345/383: $1\rsbuf_valid_d[1:0]
   346/383: $5\exception_code[6:5] [1]
   347/383: $5\exception_code[6:5] [0]
   348/383: $8\dsbuf_valid_d[2:0]
   349/383: $5\dsbuf_d[15:0]
   350/383: $12\exception_code[6:6]
   351/383: $7\exception[0:0]
   352/383: $10\exception_code[2:2]
   353/383: $11\exception_code[5:5]
   354/383: $7\dsbuf_valid_d[2:0]
   355/383: $9\exception_code[5:5]
   356/383: $8\exception_code[2:2]
   357/383: $6\exception[0:0]
   358/383: $6\dsbuf_valid_d[2:0]
   359/383: $5\dsbuf_valid_d[2:0]
   360/383: $4\dsbuf_d[15:0]
   361/383: $7\exception_code[5:5]
   362/383: $6\exception_code[2:2]
   363/383: $5\exception[0:0]
   364/383: $9\dsbuf_valid_d[2:0]
   365/383: $4\exception_code[2:2]
   366/383: $4\exception[0:0]
   367/383: $4\dsbuf_valid_d[2:0]
   368/383: $3\dsbuf_d[15:0]
   369/383: $10\dsbuf_valid_d[2:0]
   370/383: $3\exception[0:0]
   371/383: $3\exception_code[4:4]
   372/383: $3\dsbuf_valid_d[2:0]
   373/383: $2\dsbuf_valid_d[2:0]
   374/383: $2\dsbuf_d[31:16]
   375/383: $2\exception_code[4:4]
   376/383: $2\exception[0:0]
   377/383: $1\exception_code[4:4]
   378/383: $1\exception[0:0]
   379/383: $1\dsbuf_valid_d[2:0]
   380/383: $1\dsbuf_d[31:16]
   381/383: $2\u_exe.next_pc_v[14:0]
   382/383: $1\u_exe.next_pc_v[14:0]
   383/383: $1\u_exe.tail_call_v[0:0]
Creating decoders for process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:485$4473'.
     1/10: $0\uir_fetched_q[0:0]
     2/10: $0\uir_q[17:0]
     3/10: $0\lit_fetched_q[0:0]
     4/10: $0\lit_q[15:0]
     5/10: $0\rsmem_empty_q[0:0]
     6/10: $0\dsmem_empty_q[0:0]
     7/10: $0\rsb_q[14:0]
     8/10: $0\dsb_q[14:0]
     9/10: $0\rsp_q[6:0]
    10/10: $0\dsp_q[6:0]
Creating decoders for process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
     1/114: $13\rsp_d[6:0]
     2/114: $12\rsp_d[6:0]
     3/114: $13\dsp_d[6:0]
     4/114: $12\dsp_d[6:0]
     5/114: $11\rsp_d[6:0]
     6/114: $13\mem_read[0:0]
     7/114: $12\mem_read[0:0]
     8/114: $10\rsp_d[6:0]
     9/114: $9\rsp_d[6:0]
    10/114: $8\popr[0:0]
    11/114: $11\mem_read[0:0]
    12/114: $11\dsp_d[6:0]
    13/114: $10\popd[0:0]
    14/114: $10\mem_read[0:0]
    15/114: $9\popd[0:0]
    16/114: $9\mem_read[0:0]
    17/114: $10\dsp_d[6:0]
    18/114: $7\popr[0:0]
    19/114: $8\rsp_d[6:0]
    20/114: $12\lit_fetch[0:0]
    21/114: $11\lit_fetch[0:0]
    22/114: $19\uir_d[17:16]
    23/114: $18\uir_d[12:11]
    24/114: $9\u_dec.ram_ext_v[0:0]
    25/114: $17\uir_d[17:14] [1:0]
    26/114: $15\uir_d[3:0]
    27/114: $16\uir_d[12:11]
    28/114: $17\uir_d[17:14] [3:2]
    29/114: $10\lit_fetch[0:0]
    30/114: $14\uir_d[17:14] [3:2]
    31/114: $8\u_dec.ram_ext_v[0:0]
    32/114: $12\uir_d[3:0]
    33/114: $13\uir_d[12:9] [1:0]
    34/114: $14\uir_d[17:14] [1:0]
    35/114: $13\uir_d[12:9] [3:2]
    36/114: $9\lit_fetch[0:0]
    37/114: $11\uir_d[17:9] [8:7]
    38/114: $11\uir_d[17:9] [3:0]
    39/114: $11\uir_d[17:9] [6:5]
    40/114: $10\uir_d[3:0]
    41/114: $11\uir_d[17:9] [4]
    42/114: $7\u_dec.ram_ext_v[0:0]
    43/114: $8\lit_fetch[0:0]
    44/114: $7\lit_fetch[0:0]
    45/114: $9\uir_d[17:0] [17:9]
    46/114: $9\uir_d[17:0] [8:4]
    47/114: $9\uir_d[17:0] [3:0]
    48/114: $6\u_dec.ram_ext_v[0:0]
    49/114: $8\popd[0:0]
    50/114: $6\popr[0:0]
    51/114: $8\mem_read[0:0]
    52/114: $6\lit_fetch[0:0]
    53/114: $7\rsp_d[6:0]
    54/114: $9\dsp_d[6:0]
    55/114: $8\dsp_d[6:0]
    56/114: $7\dsp_d[6:0]
    57/114: $8\uir_d[17:0]
    58/114: $8\lit_d[15:0]
    59/114: $5\u_dec.ram_ext_v[0:0]
    60/114: $7\popd[0:0]
    61/114: $5\popr[0:0]
    62/114: $7\mem_read[0:0]
    63/114: $5\lit_fetch[0:0]
    64/114: $6\rsp_d[6:0]
    65/114: $7\uir_d[17:0]
    66/114: $7\lit_d[15:0]
    67/114: $6\uir_d[17:0]
    68/114: $6\lit_d[15:0]
    69/114: $4\u_dec.ram_ext_v[0:0]
    70/114: $6\popd[0:0]
    71/114: $4\popr[0:0]
    72/114: $6\mem_read[0:0]
    73/114: $4\lit_fetch[0:0]
    74/114: $5\rsp_d[6:0]
    75/114: $6\dsp_d[6:0]
    76/114: $5\dsp_d[6:0]
    77/114: $5\popd[0:0]
    78/114: $5\mem_read[0:0]
    79/114: $5\uir_d[17:0]
    80/114: $4\popd[0:0]
    81/114: $4\mem_read[0:0]
    82/114: $5\lit_d[15:0]
    83/114: $4\dsp_d[6:0]
    84/114: $3\popd[0:0]
    85/114: $3\mem_read[0:0]
    86/114: $4\uir_d[17:0]
    87/114: $4\lit_d[15:0]
    88/114: $3\dsp_d[6:0]
    89/114: $3\u_dec.ram_ext_v[0:0]
    90/114: $3\popr[0:0]
    91/114: $3\lit_fetch[0:0]
    92/114: $4\rsp_d[6:0]
    93/114: $3\uir_d[17:0]
    94/114: $3\lit_d[15:0]
    95/114: $2\uir_d[17:0]
    96/114: $2\lit_d[15:0]
    97/114: $2\u_dec.ram_ext_v[0:0]
    98/114: $2\popd[0:0]
    99/114: $2\popr[0:0]
   100/114: $2\mem_read[0:0]
   101/114: $2\lit_fetch[0:0]
   102/114: $3\rsp_d[6:0]
   103/114: $2\dsp_d[6:0]
   104/114: $2\rsp_d[6:0]
   105/114: $1\call_dec[0:0]
   106/114: $1\rsp_d[6:0]
   107/114: $1\uir_d[17:0]
   108/114: $1\lit_d[15:0]
   109/114: $1\u_dec.ram_ext_v[0:0]
   110/114: $1\popd[0:0]
   111/114: $1\popr[0:0]
   112/114: $1\mem_read[0:0]
   113/114: $1\lit_fetch[0:0]
   114/114: $1\dsp_d[6:0]
Creating decoders for process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:285$4341'.
     1/8: $0\early_call_q[0:0]
     2/8: $0\lit_valid_q[0:0]
     3/8: $0\irbuf_valid_q[0:0]
     4/8: $0\irbuf_q[15:0]
     5/8: $0\ir_fetched_q[0:0]
     6/8: $0\ir_q[15:0]
     7/8: $0\fetch_addr_q[14:0]
     8/8: $0\fetch_status_q[1:0]
Creating decoders for process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:270$4328'.
     1/3: $3\fetch_addr_d[14:0]
     2/3: $2\fetch_addr_d[14:0]
     3/3: $1\fetch_addr_d[14:0]
Creating decoders for process `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:75$1284'.
     1/7: $0\max_counter_q[31:0] [31:16]
     2/7: $0\max_counter_q[31:0] [15:0]
     3/7: $0\counter_en_q[0:0]
     4/7: $0\irq_en_q[0:0]
     5/7: $0\irq_q[0:0]
     6/7: $0\overflow_q[0:0]
     7/7: $0\counter_q[31:0]
Creating decoders for process `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:56$1283'.
     1/2: $1\rdata[15:0] [15:2]
     2/2: $1\rdata[15:0] [1:0]
Creating decoders for process `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:34$1273'.
     1/3: $0\counter_buf_valid_q[0:0]
     2/3: $0\counter_buf_q[31:0]
     3/3: $0\addr_q[1:0]
Creating decoders for process `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:113$1268'.
     1/1: $1\rdata[15:0]
Creating decoders for process `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:86$1253'.
     1/6: $0\out_irq_q[0:0]
     2/6: $0\started_q[0:0]
     3/6: $0\out_ready_q[0:0]
     4/6: $0\out_buffer_q[7:0]
     5/6: $0\in_en_q[0:0]
     6/6: $0\addr_q[1:0]
Creating decoders for process `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:51$1244'.
     1/3: $0\in_irq_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_buffer_q[7:0]
Creating decoders for process `\prescaler.$proc$../../../common/hdl/ip_rtl_lib/prescaler.v:14$1241'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:246$5555'.
     1/5: $0\genblk1.u_lte12mhz_async_data.app_in_valid_q[1:0] [1]
     2/5: $0\genblk1.u_lte12mhz_async_data.app_in_valid_q[1:0] [0]
     3/5: $0\genblk1.u_lte12mhz_async_data.app_in_data_q[15:0] [7:0]
     4/5: $0\genblk1.u_lte12mhz_async_data.app_in_first_q[0:0]
     5/5: $0\genblk1.u_lte12mhz_async_data.app_in_data_q[15:0] [15:8]
Creating decoders for process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
     1/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_q[1:0] [1]
     2/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_q[1:0] [0]
     3/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qqq[1:0] [0]
     4/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qq[1:0] [0]
     5/34: $3$bitselwrite$data$../../../common/hdl/usb_cdc_lib/in_fifo.v:204$5458[71:0]$5516
     6/34: $3$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/in_fifo.v:204$5457[71:0]$5515
     7/34: $3$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/in_fifo.v:204$5459[31:0]$5517
     8/34: $3$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/in_fifo.v:206$5462[31:0]$5520
     9/34: $3$bitselwrite$data$../../../common/hdl/usb_cdc_lib/in_fifo.v:206$5461[71:0]$5519
    10/34: $3$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/in_fifo.v:206$5460[71:0]$5518
    11/34: $2$lookahead\in_fifo_q$5482[71:0]$5513
    12/34: $2$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/in_fifo.v:206$5462[31:0]$5512
    13/34: $2$bitselwrite$data$../../../common/hdl/usb_cdc_lib/in_fifo.v:206$5461[71:0]$5511
    14/34: $2$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/in_fifo.v:206$5460[71:0]$5510
    15/34: $2$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/in_fifo.v:204$5459[31:0]$5509
    16/34: $2$bitselwrite$data$../../../common/hdl/usb_cdc_lib/in_fifo.v:204$5458[71:0]$5508
    17/34: $2$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/in_fifo.v:204$5457[71:0]$5507
    18/34: $1$lookahead\in_fifo_q$5482[71:0]$5498
    19/34: $1$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/in_fifo.v:206$5462[31:0]$5497
    20/34: $1$bitselwrite$data$../../../common/hdl/usb_cdc_lib/in_fifo.v:206$5461[71:0]$5496
    21/34: $1$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/in_fifo.v:206$5460[71:0]$5495
    22/34: $1$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/in_fifo.v:204$5459[31:0]$5494
    23/34: $1$bitselwrite$data$../../../common/hdl/usb_cdc_lib/in_fifo.v:204$5458[71:0]$5493
    24/34: $1$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/in_fifo.v:204$5457[71:0]$5492
    25/34: $0\genblk1.u_lte12mhz_async_data.app_clk_sq[2:0]
    26/34: $0\genblk1.u_lte12mhz_async_data.app_in_ready_q[0:0]
    27/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_qq[1:0]
    28/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qqq[1:0] [1]
    29/34: $0\genblk1.u_lte12mhz_async_data.app_in_first_qqq[0:0]
    30/34: $0\genblk1.u_lte12mhz_async_data.app_in_first_qq[0:0]
    31/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qq[1:0] [1]
    32/34: $3$lookahead\in_fifo_q$5482[71:0]$5521
    33/34: $0\in_last_qq[3:0]
    34/34: $0\in_last_q[3:0]
Creating decoders for process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:88$5467'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:243$5450'.
     1/1: $0\genblk1.u_lte12mhz_async_data.app_out_consumed_q[0:0]
Creating decoders for process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:190$5428'.
     1/8: $0\genblk1.u_lte12mhz_async_data.app_out_valid_q[1:0] [1]
     2/8: $0\genblk1.u_lte12mhz_async_data.app_out_valid_q[1:0] [0]
     3/8: $0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0] [7:0]
     4/8: $0\genblk1.u_lte12mhz_async_data.app_out_valid_qqq[0:0]
     5/8: $0\genblk1.u_lte12mhz_async_data.app_out_valid_qq[0:0]
     6/8: $0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0] [15:8]
     7/8: $0\genblk1.u_lte12mhz_async_data.app_clk_sq[2:0]
     8/8: $0\out_first_q[3:0]
Creating decoders for process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:114$5416'.
     1/11: $5\out_last_dd[3:0]
     2/11: $3\out_nak_d[0:0]
     3/11: $4\out_last_dd[3:0]
     4/11: $3\out_last_dd[3:0]
     5/11: $3\out_last_d[3:0]
     6/11: $2\out_last_dd[3:0]
     7/11: $2\out_last_d[3:0]
     8/11: $2\out_nak_d[0:0]
     9/11: $1\out_last_dd[3:0]
    10/11: $1\out_nak_d[0:0]
    11/11: $1\out_last_d[3:0]
Creating decoders for process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:96$5391'.
     1/11: $2$lookahead\out_fifo_q$5390[71:0]$5404
     2/11: $2$bitselwrite$data$../../../common/hdl/usb_cdc_lib/out_fifo.v:104$5383[71:0]$5402
     3/11: $2$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/out_fifo.v:104$5382[71:0]$5401
     4/11: $2$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/out_fifo.v:104$5384[31:0]$5403
     5/11: $1$lookahead\out_fifo_q$5390[71:0]$5400
     6/11: $1$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/out_fifo.v:104$5384[31:0]$5399
     7/11: $1$bitselwrite$data$../../../common/hdl/usb_cdc_lib/out_fifo.v:104$5383[71:0]$5398
     8/11: $1$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/out_fifo.v:104$5382[71:0]$5397
     9/11: $0\out_nak_q[0:0]
    10/11: $0\out_last_qq[3:0]
    11/11: $0\out_last_q[3:0]
Creating decoders for process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:65$5371'.
     1/7: $0\gpio_sqq[1:0]
     2/7: $0\gpio_soq[1:0]
     3/7: $0\gpio_siq[1:0]
     4/7: $0\gpio_oe_q[1:0]
     5/7: $0\gpio_q[1:0]
     6/7: $0\irq_en_q[1:0]
     7/7: $0\irq_q[0:0]
Creating decoders for process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:47$5370'.
     1/2: $1\rdata[1:0] [1]
     2/2: $1\rdata[1:0] [0]
Creating decoders for process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:35$5367'.
     1/1: $0\addr_q[1:0]
Creating decoders for process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
     1/158: $11\state_d[2:0]
     2/158: $3\in_toggle_reset[15:0]
     3/158: $3$bitselwrite$data$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:958$5055[15:0]$5344
     4/158: $3$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:958$5054[15:0]$5345
     5/158: $3$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:958$5056[3:0]$5343
     6/158: $3$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:960$5057[15:0]$5342
     7/158: $3$bitselwrite$data$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:960$5058[15:0]$5341
     8/158: $3$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:960$5059[3:0]$5340
     9/158: $3\out_toggle_reset[15:0]
    10/158: $3\dev_state_dd[1:0]
    11/158: $2\dev_state_dd[1:0]
    12/158: $2\addr_dd[6:0]
    13/158: $2$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:958$5054[15:0]$5337
    14/158: $2$bitselwrite$data$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:958$5055[15:0]$5336
    15/158: $2$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:958$5056[3:0]$5335
    16/158: $2$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:960$5057[15:0]$5334
    17/158: $2$bitselwrite$data$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:960$5058[15:0]$5333
    18/158: $2$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:960$5059[3:0]$5332
    19/158: $2\out_toggle_reset[15:0]
    20/158: $2\in_toggle_reset[15:0]
    21/158: $10\state_d[2:0]
    22/158: $5\in_valid[0:0]
    23/158: $5\in_data[7:0]
    24/158: $4\in_valid[0:0]
    25/158: $4\in_data[7:0]
    26/158: $3\in_valid[0:0]
    27/158: $3\in_data[7:0]
    28/158: $4\byte_cnt_d[6:0]
    29/158: $9\state_d[2:0]
    30/158: $8\state_d[2:0]
    31/158: $7\state_d[2:0]
    32/158: $2\in_valid[0:0]
    33/158: $2\in_data[7:0]
    34/158: $3\byte_cnt_d[6:0]
    35/158: $6\state_d[2:0]
    36/158: $5\state_d[2:0]
    37/158: $4\state_d[2:0]
    38/158: $3\state_d[2:0]
    39/158: $65\req_d[3:0]
    40/158: $64\req_d[3:0]
    41/158: $63\req_d[3:0]
    42/158: $62\req_d[3:0]
    43/158: $7\max_length_d[6:0]
    44/158: $61\req_d[3:0]
    45/158: $60\req_d[3:0]
    46/158: $59\req_d[3:0]
    47/158: $6\max_length_d[6:0]
    48/158: $58\req_d[3:0]
    49/158: $57\req_d[3:0]
    50/158: $56\req_d[3:0]
    51/158: $55\req_d[3:0]
    52/158: $5\max_length_d[6:0]
    53/158: $54\req_d[3:0]
    54/158: $53\req_d[3:0]
    55/158: $52\req_d[3:0]
    56/158: $4\max_length_d[6:0]
    57/158: $51\req_d[3:0]
    58/158: $50\req_d[3:0]
    59/158: $49\req_d[3:0]
    60/158: $48\req_d[3:0]
    61/158: $47\req_d[3:0]
    62/158: $46\req_d[3:0]
    63/158: $45\req_d[3:0]
    64/158: $44\req_d[3:0]
    65/158: $43\req_d[3:0]
    66/158: $42\req_d[3:0]
    67/158: $41\req_d[3:0]
    68/158: $40\req_d[3:0]
    69/158: $39\req_d[3:0]
    70/158: $38\req_d[3:0]
    71/158: $37\req_d[3:0]
    72/158: $36\req_d[3:0]
    73/158: $35\req_d[3:0]
    74/158: $34\req_d[3:0]
    75/158: $33\req_d[3:0]
    76/158: $32\req_d[3:0]
    77/158: $31\req_d[3:0]
    78/158: $30\req_d[3:0]
    79/158: $29\req_d[3:0]
    80/158: $28\req_d[3:0]
    81/158: $27\req_d[3:0]
    82/158: $26\req_d[3:0]
    83/158: $6\dev_state_d[1:0]
    84/158: $25\req_d[3:0]
    85/158: $5\dev_state_d[1:0]
    86/158: $24\req_d[3:0]
    87/158: $5\addr_d[6:0]
    88/158: $23\req_d[3:0]
    89/158: $22\req_d[3:0]
    90/158: $21\req_d[3:0]
    91/158: $20\req_d[3:0]
    92/158: $5\string_index_d[7:0]
    93/158: $19\req_d[3:0]
    94/158: $18\req_d[3:0]
    95/158: $17\req_d[3:0]
    96/158: $16\req_d[3:0]
    97/158: $4\dev_state_d[1:0]
    98/158: $4\string_index_d[7:0]
    99/158: $4\addr_d[6:0]
   100/158: $15\req_d[3:0]
   101/158: $14\req_d[3:0]
   102/158: $13\req_d[3:0]
   103/158: $12\req_d[3:0]
   104/158: $11\req_d[3:0]
   105/158: $10\req_d[3:0]
   106/158: $9\req_d[3:0]
   107/158: $8\req_d[3:0]
   108/158: $7\req_d[3:0]
   109/158: $6\req_d[3:0]
   110/158: $5\req_d[3:0]
   111/158: $4\req_d[3:0]
   112/158: $3\req_d[3:0]
   113/158: $3\rec_d[1:0]
   114/158: $3\class_d[0:0]
   115/158: $3\in_dir_d[0:0]
   116/158: $3\in_endp_d[0:0]
   117/158: $3\dev_state_d[1:0]
   118/158: $3\string_index_d[7:0]
   119/158: $3\max_length_d[6:0]
   120/158: $3\endp_d[3:0]
   121/158: $3\addr_d[6:0]
   122/158: $2\in_endp_d[0:0]
   123/158: $2\dev_state_d[1:0]
   124/158: $2\string_index_d[7:0]
   125/158: $2\req_d[3:0]
   126/158: $2\rec_d[1:0]
   127/158: $2\class_d[0:0]
   128/158: $2\in_dir_d[0:0]
   129/158: $2\max_length_d[6:0]
   130/158: $2\endp_d[3:0]
   131/158: $2\addr_d[6:0]
   132/158: $2\byte_cnt_d[6:0]
   133/158: $2\state_d[2:0]
   134/158: $1$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:958$5054[15:0]$5122
   135/158: $1$bitselwrite$data$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:958$5055[15:0]$5121
   136/158: $1$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:958$5056[3:0]$5120
   137/158: $1$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:960$5057[15:0]$5119
   138/158: $1$bitselwrite$data$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:960$5058[15:0]$5118
   139/158: $1$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:960$5059[3:0]$5117
   140/158: $1\out_toggle_reset[15:0]
   141/158: $1\in_toggle_reset[15:0]
   142/158: $1\in_valid[0:0]
   143/158: $1\in_zlp[0:0]
   144/158: $1\in_data[7:0]
   145/158: $1\in_endp_d[0:0]
   146/158: $1\addr_dd[6:0]
   147/158: $1\dev_state_dd[1:0]
   148/158: $1\dev_state_d[1:0]
   149/158: $1\string_index_d[7:0]
   150/158: $1\req_d[3:0]
   151/158: $1\rec_d[1:0]
   152/158: $1\class_d[0:0]
   153/158: $1\in_dir_d[0:0]
   154/158: $1\max_length_d[6:0]
   155/158: $1\byte_cnt_d[6:0]
   156/158: $1\endp_d[3:0]
   157/158: $1\addr_d[6:0]
   158/158: $1\state_d[2:0]
Creating decoders for process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
     1/13: $0\in_endp_q[0:0]
     2/13: $0\addr_qq[6:0]
     3/13: $0\dev_state_q[1:0]
     4/13: $0\string_index_q[7:0]
     5/13: $0\req_q[3:0]
     6/13: $0\rec_q[1:0]
     7/13: $0\class_q[0:0]
     8/13: $0\in_dir_q[0:0]
     9/13: $0\max_length_q[6:0]
    10/13: $0\byte_cnt_q[6:0]
    11/13: $0\endp_q[3:0]
    12/13: $0\addr_q[6:0]
    13/13: $0\state_q[2:0]
Creating decoders for process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:460$5064'.
     1/1: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.$proc$../../../common/hdl/usb_cdc_lib/bulk_endp.v:99$5031'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:109$4882'.
     1/3: $1\sie2i_out_nak[0:0]
     2/3: $1\sie2i_in_valid[0:0]
     3/3: $1\sie2i_in_data[7:0]
Creating decoders for process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:81$4878'.
     1/2: $0\clk_gate_q[0:0]
     2/2: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:70$4876'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:79$14'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:61$12'.
     1/5: $0\nrzi_q[0:0]
     2/5: $0\stuffing_cnt_q[2:0]
     3/5: $0\data_q[7:0]
     4/5: $0\bit_cnt_q[2:0]
     5/5: $0\tx_state_q[1:0]

21.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.\sel' from process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:187$5012'.
No latch inferred for signal `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.\rom_sel' from process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:187$5012'.
No latch inferred for signal `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.\ram_sel' from process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:187$5012'.
No latch inferred for signal `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.\fifo_sel' from process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:187$5012'.
No latch inferred for signal `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.\timer_sel' from process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:187$5012'.
No latch inferred for signal `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.\gpio_sel' from process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:187$5012'.
No latch inferred for signal `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.\irqck_sel' from process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:187$5012'.
No latch inferred for signal `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.\vic_sel' from process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:187$5012'.
No latch inferred for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\rdata' from process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:137$4091'.
No latch inferred for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\mask_d' from process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:109$4079'.
No latch inferred for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\mask' from process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:109$4079'.
No latch inferred for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\u_mask.j' from process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:109$4079'.
No latch inferred for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\u_mask.mask_found_var' from process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:109$4079'.
No latch inferred for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\irq_d' from process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:96$4078'.
No latch inferred for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\index_d' from process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:96$4078'.
No latch inferred for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\u_irq.j' from process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:96$4078'.
No latch inferred for signal `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.\rdata' from process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:87$3947'.
No latch inferred for signal `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.\rdata' from process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:87$3910'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_zlp_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_ready' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_req' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:462$3243' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:462$3244' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:462$3245' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3247.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:534$3250' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:534$3251' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:534$3252' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:546$3253' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:546$3254' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:546$3255' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:557$3256.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:602$3257' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:602$3258' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:602$3259' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/sie.v:611$3260' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../common/hdl/usb_cdc_lib/sie.v:611$3261' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/sie.v:611$3262' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:618$3263.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:623$3264.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../common/hdl/usb_cdc_lib/sie.v:628$3265.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:266$2751'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:266$2751'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\shift_register_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:266$2751'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:266$2751'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:266$2751'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:266$2751'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:266$2751'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:188$2737'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:188$2737'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:188$2737'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\bus_reset_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:188$2737'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:95$2708'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\dsbuf_d' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\rsbuf_d' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\dsbuf_valid_d' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\rsbuf_valid_d' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\pc_d' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\irqen_d' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\carry_d' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\jump_addr' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\jump' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\sleep' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\exception' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\exception_code' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\ret' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\reg_write' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\mem_write' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\pushr' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\pushd' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\irqdis' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\tail_call' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\u_exe.tail_call_v' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\u_exe.rddata_v' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\u_exe.next_pc_v' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\u_exe.irpc_v' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
Latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\u_exe.sum_v' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500': $auto$proc_dlatch.cc:427:proc_dlatch$22251
Latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\u_exe.i' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500': $auto$proc_dlatch.cc:427:proc_dlatch$22292
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\dsp_d' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\rsp_d' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\lit_d' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\lit_fetch' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\uir_d' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\uir_fetched_d' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\mem_read' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\popr' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\popd' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\call_dec' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\u_dec.ram_ext_v' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
No latch inferred for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\fetch_addr_d' from process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:270$4328'.
No latch inferred for signal `\timer.\rdata' from process `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:56$1283'.
No latch inferred for signal `\fifo_if.\rdata' from process `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:113$1268'.
No latch inferred for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_last_d' from process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:114$5416'.
No latch inferred for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_last_dd' from process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:114$5416'.
No latch inferred for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_nak_d' from process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:114$5416'.
No latch inferred for signal `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.\rdata' from process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:47$5370'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\state_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\endp_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\byte_cnt_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\max_length_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_dir_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\class_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\rec_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\req_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\string_index_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_dd' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_dd' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_endp_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_data' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_zlp' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_valid' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_toggle_reset' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\out_toggle_reset' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:960$5059' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$data$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:960$5058' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:960$5057' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:958$5056' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$data$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:958$5055' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:958$5054' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
No latch inferred for signal `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.\sie2i_in_data' from process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:109$4882'.
No latch inferred for signal `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.\sie2i_in_valid' from process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:109$4882'.
No latch inferred for signal `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.\sie2i_out_nak' from process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:109$4882'.
No latch inferred for signal `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.\u_mux.j' from process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:109$4882'.
No latch inferred for signal `\phy_tx.\tx_state_d' from process `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\bit_cnt_d' from process `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\data_d' from process `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\stuffing_cnt_d' from process `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\nrzi_d' from process `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\tx_ready' from process `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:79$14'.

21.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.\rdsel_q' using process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:174$5005'.
  created $adff cell `$procdff$22373' with positive edge clock and negative level reset.
Creating register for signal `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.\fifo_wakeup_q' using process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:174$5005'.
  created $adff cell `$procdff$22374' with positive edge clock and negative level reset.
Creating register for signal `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.\rstn_sq' using process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:67$4976'.
  created $adff cell `$procdff$22375' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\status_q [3]' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4156'.
  created $adff cell `$procdff$22376' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\status_q [2]' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4150'.
  created $adff cell `$procdff$22377' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\status_q [1]' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4144'.
  created $adff cell `$procdff$22378' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\status_q [0]' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4138'.
  created $adff cell `$procdff$22379' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\irqaddr_q' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:156$4098'.
  created $adff cell `$procdff$22380' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\en_q' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:156$4098'.
  created $adff cell `$procdff$22381' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\sw_q' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:156$4098'.
  created $adff cell `$procdff$22382' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$bitselwrite$mask$../../../common/hdl/ip_rtl_lib/vic.v:175$4041' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:156$4098'.
  created $adff cell `$procdff$22383' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$bitselwrite$data$../../../common/hdl/ip_rtl_lib/vic.v:175$4042' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:156$4098'.
  created $adff cell `$procdff$22384' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$bitselwrite$sel$../../../common/hdl/ip_rtl_lib/vic.v:175$4043' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:156$4098'.
  created $adff cell `$procdff$22385' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$lookahead\irqaddr_q$4097' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:156$4098'.
  created $adff cell `$procdff$22386' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\addr_q' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:125$4088'.
  created $adff cell `$procdff$22387' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\irq_q' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:79$4054'.
  created $adff cell `$procdff$22388' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\mask_q' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:79$4054'.
  created $adff cell `$procdff$22389' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\index_q' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:79$4054'.
  created $adff cell `$procdff$22390' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.\index_qq' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:79$4054'.
  created $adff cell `$procdff$22391' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$bitselwrite$mask$../../../common/hdl/ip_rtl_lib/vic.v:90$4033' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:79$4054'.
  created $adff cell `$procdff$22392' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$bitselwrite$data$../../../common/hdl/ip_rtl_lib/vic.v:90$4034' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:79$4054'.
  created $adff cell `$procdff$22393' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$bitselwrite$sel$../../../common/hdl/ip_rtl_lib/vic.v:90$4035' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:79$4054'.
  created $adff cell `$procdff$22394' with positive edge clock and negative level reset.
Creating register for signal `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$lookahead\mask_q$4053' using process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:79$4054'.
  created $adff cell `$procdff$22395' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_rom.\u_multi_bank.block_addr_q' using process `$paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_rom.$proc$../../../common/hdl/mem_ice40_lib/soc_rom.v:67$3996'.
  created $dff cell `$procdff$22396' with positive edge clock.
Creating register for signal `$paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_ram.\u_multi_bank.block_addr_q' using process `$paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_ram.$proc$../../../common/hdl/mem_ice40_lib/soc_ram.v:78$3955'.
  created $dff cell `$procdff$22397' with positive edge clock.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.\addr_q' using process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:75$3944'.
  created $adff cell `$procdff$22398' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.\irq_q' using process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3912'.
  created $adff cell `$procdff$22399' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.\irq_en_q' using process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3912'.
  created $adff cell `$procdff$22400' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.\irq_counter_q' using process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3912'.
  created $adff cell `$procdff$22401' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.\rnd_q' using process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3912'.
  created $adff cell `$procdff$22402' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.\rnd_limit_q' using process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3912'.
  created $adff cell `$procdff$22403' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3911.$result' using process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3912'.
  created $adff cell `$procdff$22404' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3911.lfsr' using process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3912'.
  created $adff cell `$procdff$22405' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3911.i' using process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3912'.
  created $adff cell `$procdff$22406' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.\addr_q' using process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:75$3907'.
  created $adff cell `$procdff$22407' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.\irq_q' using process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3875'.
  created $adff cell `$procdff$22408' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.\irq_en_q' using process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3875'.
  created $adff cell `$procdff$22409' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.\irq_counter_q' using process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3875'.
  created $adff cell `$procdff$22410' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.\rnd_q' using process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3875'.
  created $adff cell `$procdff$22411' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.\rnd_limit_q' using process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3875'.
  created $adff cell `$procdff$22412' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3874.$result' using process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3875'.
  created $adff cell `$procdff$22413' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3874.lfsr' using process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3875'.
  created $adff cell `$procdff$22414' with positive edge clock and negative level reset.
Creating register for signal `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.\prbs31$func$../../../common/hdl/ip_rtl_lib/irqck.v:64$3874.i' using process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3875'.
  created $adff cell `$procdff$22415' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
  created $adff cell `$procdff$22416' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
  created $adff cell `$procdff$22417' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
  created $adff cell `$procdff$22418' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
  created $adff cell `$procdff$22419' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
  created $adff cell `$procdff$22420' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
  created $adff cell `$procdff$22421' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
  created $adff cell `$procdff$22422' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
  created $adff cell `$procdff$22423' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
  created $adff cell `$procdff$22424' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_zlp_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
  created $adff cell `$procdff$22425' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
  created $adff cell `$procdff$22426' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\i' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
  created $dff cell `$procdff$22429' with positive edge clock.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\delay_cnt_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:313$3279'.
  created $adff cell `$procdff$22430' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:313$3279'.
  created $adff cell `$procdff$22431' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:313$3279'.
  created $adff cell `$procdff$22432' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_req_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:313$3279'.
  created $adff cell `$procdff$22433' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:313$3279'.
  created $adff cell `$procdff$22434' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:367$2779'.
  created $adff cell `$procdff$22435' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:367$2779'.
  created $adff cell `$procdff$22436' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:367$2779'.
  created $adff cell `$procdff$22437' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:367$2779'.
  created $adff cell `$procdff$22438' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:367$2779'.
  created $adff cell `$procdff$22439' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:367$2779'.
  created $adff cell `$procdff$22440' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:246$2749'.
  created $adff cell `$procdff$22441' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:246$2749'.
  created $adff cell `$procdff$22442' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\shift_register_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:246$2749'.
  created $adff cell `$procdff$22443' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:246$2749'.
  created $adff cell `$procdff$22444' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:165$2732'.
  created $adff cell `$procdff$22445' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:165$2732'.
  created $adff cell `$procdff$22446' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:165$2732'.
  created $adff cell `$procdff$22447' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\bus_reset_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:165$2732'.
  created $adff cell `$procdff$22448' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:165$2732'.
  created $adff cell `$procdff$22449' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:132$2727'.
  created $adff cell `$procdff$22450' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\se0_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:132$2727'.
  created $adff cell `$procdff$22451' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\sample_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:108$2718'.
  created $adff cell `$procdff$22452' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:79$2706'.
  created $adff cell `$procdff$22453' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:79$2706'.
  created $adff cell `$procdff$22454' with positive edge clock and negative level reset.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$2564'.
  created $adff cell `$procdff$22455' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$2557'.
  created $dff cell `$procdff$22456' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$2553'.
  created $adff cell `$procdff$22457' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$2546'.
  created $dff cell `$procdff$22458' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$2543'.
  created $adff cell `$procdff$22459' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$2540'.
  created $dff cell `$procdff$22460' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$2537'.
  created $adff cell `$procdff$22461' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$2534'.
  created $dff cell `$procdff$22462' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$2532'.
  created $dff cell `$procdff$22463' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$2530'.
  created $dff cell `$procdff$22464' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$2526'.
  created $adff cell `$procdff$22465' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$2519'.
  created $dff cell `$procdff$22466' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$2515'.
  created $adff cell `$procdff$22467' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$2508'.
  created $dff cell `$procdff$22468' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$2505'.
  created $adff cell `$procdff$22469' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$2502'.
  created $dff cell `$procdff$22470' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$2499'.
  created $adff cell `$procdff$22471' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$2496'.
  created $dff cell `$procdff$22472' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$2494'.
  created $dff cell `$procdff$22473' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$2492'.
  created $dff cell `$procdff$22474' with positive edge clock.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\dsbuf_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:1234$4745'.
  created $adff cell `$procdff$22475' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\rsbuf_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:1234$4745'.
  created $adff cell `$procdff$22476' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\dsbuf_valid_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:1234$4745'.
  created $adff cell `$procdff$22477' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\rsbuf_valid_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:1234$4745'.
  created $adff cell `$procdff$22478' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\pc_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:1234$4745'.
  created $adff cell `$procdff$22479' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\irqen_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:1234$4745'.
  created $adff cell `$procdff$22480' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\carry_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:1234$4745'.
  created $adff cell `$procdff$22481' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\irqack_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:1234$4745'.
  created $adff cell `$procdff$22482' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\dsp_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:485$4473'.
  created $adff cell `$procdff$22483' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\rsp_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:485$4473'.
  created $adff cell `$procdff$22484' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\dsb_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:485$4473'.
  created $adff cell `$procdff$22485' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\rsb_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:485$4473'.
  created $adff cell `$procdff$22486' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\dsmem_empty_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:485$4473'.
  created $adff cell `$procdff$22487' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\rsmem_empty_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:485$4473'.
  created $adff cell `$procdff$22488' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\lit_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:485$4473'.
  created $adff cell `$procdff$22489' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\lit_fetched_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:485$4473'.
  created $adff cell `$procdff$22490' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\uir_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:485$4473'.
  created $adff cell `$procdff$22491' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\uir_fetched_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:485$4473'.
  created $adff cell `$procdff$22492' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\fetch_status_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:285$4341'.
  created $adff cell `$procdff$22493' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\fetch_addr_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:285$4341'.
  created $adff cell `$procdff$22494' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\ir_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:285$4341'.
  created $adff cell `$procdff$22495' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\ir_fetched_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:285$4341'.
  created $adff cell `$procdff$22496' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\irbuf_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:285$4341'.
  created $adff cell `$procdff$22497' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\irbuf_valid_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:285$4341'.
  created $adff cell `$procdff$22498' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\lit_valid_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:285$4341'.
  created $adff cell `$procdff$22499' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.\early_call_q' using process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:285$4341'.
  created $adff cell `$procdff$22500' with positive edge clock and negative level reset.
Creating register for signal `\timer.\counter_q' using process `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:75$1284'.
  created $adff cell `$procdff$22501' with positive edge clock and negative level reset.
Creating register for signal `\timer.\max_counter_q' using process `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:75$1284'.
  created $adff cell `$procdff$22502' with positive edge clock and negative level reset.
Creating register for signal `\timer.\irq_q' using process `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:75$1284'.
  created $adff cell `$procdff$22503' with positive edge clock and negative level reset.
Creating register for signal `\timer.\irq_en_q' using process `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:75$1284'.
  created $adff cell `$procdff$22504' with positive edge clock and negative level reset.
Creating register for signal `\timer.\counter_en_q' using process `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:75$1284'.
  created $adff cell `$procdff$22505' with positive edge clock and negative level reset.
Creating register for signal `\timer.\overflow_q' using process `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:75$1284'.
  created $adff cell `$procdff$22506' with positive edge clock and negative level reset.
Creating register for signal `\timer.\addr_q' using process `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:34$1273'.
  created $adff cell `$procdff$22507' with positive edge clock and negative level reset.
Creating register for signal `\timer.\counter_buf_q' using process `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:34$1273'.
  created $adff cell `$procdff$22508' with positive edge clock and negative level reset.
Creating register for signal `\timer.\counter_buf_valid_q' using process `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:34$1273'.
  created $adff cell `$procdff$22509' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\addr_q' using process `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:86$1253'.
  created $adff cell `$procdff$22510' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_en_q' using process `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:86$1253'.
  created $adff cell `$procdff$22511' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_buffer_q' using process `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:86$1253'.
  created $adff cell `$procdff$22512' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_ready_q' using process `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:86$1253'.
  created $adff cell `$procdff$22513' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_irq_q' using process `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:86$1253'.
  created $adff cell `$procdff$22514' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\started_q' using process `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:86$1253'.
  created $adff cell `$procdff$22515' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_buffer_q' using process `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:51$1244'.
  created $adff cell `$procdff$22516' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_valid_q' using process `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:51$1244'.
  created $adff cell `$procdff$22517' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_irq_q' using process `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:51$1244'.
  created $adff cell `$procdff$22518' with positive edge clock and negative level reset.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../../common/hdl/ip_rtl_lib/prescaler.v:14$1241'.
  created $adff cell `$procdff$22519' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_data_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:246$5555'.
  created $adff cell `$procdff$22520' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:246$5555'.
  created $adff cell `$procdff$22521' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:246$5555'.
  created $adff cell `$procdff$22522' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\in_last_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22523' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\in_last_qq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22524' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\in_fifo_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22525' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_clk_sq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22526' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_qq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22527' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_qqq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22528' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_qq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22529' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_qqq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22530' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_consumed_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22531' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_consumed_qq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22532' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_ready_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22533' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/in_fifo.v:204$5457' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22534' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$bitselwrite$data$../../../common/hdl/usb_cdc_lib/in_fifo.v:204$5458' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22535' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/in_fifo.v:204$5459' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22536' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/in_fifo.v:206$5460' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22537' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$bitselwrite$data$../../../common/hdl/usb_cdc_lib/in_fifo.v:206$5461' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22538' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/in_fifo.v:206$5462' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22539' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$lookahead\in_fifo_q$5482' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
  created $adff cell `$procdff$22540' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\in_first_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:88$5467'.
  created $adff cell `$procdff$22541' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\in_first_qq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:88$5467'.
  created $adff cell `$procdff$22542' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_consumed_q' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:243$5450'.
  created $adff cell `$procdff$22543' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_first_q' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:190$5428'.
  created $adff cell `$procdff$22544' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_data_q' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:190$5428'.
  created $adff cell `$procdff$22545' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_valid_q' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:190$5428'.
  created $adff cell `$procdff$22546' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_valid_qq' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:190$5428'.
  created $adff cell `$procdff$22547' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_valid_qqq' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:190$5428'.
  created $adff cell `$procdff$22548' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\genblk1.u_lte12mhz_async_data.app_clk_sq' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:190$5428'.
  created $adff cell `$procdff$22549' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_fifo_q' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:96$5391'.
  created $adff cell `$procdff$22550' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_last_q' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:96$5391'.
  created $adff cell `$procdff$22551' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_last_qq' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:96$5391'.
  created $adff cell `$procdff$22552' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_nak_q' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:96$5391'.
  created $adff cell `$procdff$22553' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$bitselwrite$mask$../../../common/hdl/usb_cdc_lib/out_fifo.v:104$5382' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:96$5391'.
  created $adff cell `$procdff$22554' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$bitselwrite$data$../../../common/hdl/usb_cdc_lib/out_fifo.v:104$5383' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:96$5391'.
  created $adff cell `$procdff$22555' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$bitselwrite$sel$../../../common/hdl/usb_cdc_lib/out_fifo.v:104$5384' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:96$5391'.
  created $adff cell `$procdff$22556' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$lookahead\out_fifo_q$5390' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:96$5391'.
  created $adff cell `$procdff$22557' with positive edge clock and negative level reset.
Creating register for signal `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.\irq_q' using process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:65$5371'.
  created $adff cell `$procdff$22558' with positive edge clock and negative level reset.
Creating register for signal `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.\irq_en_q' using process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:65$5371'.
  created $adff cell `$procdff$22559' with positive edge clock and negative level reset.
Creating register for signal `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.\gpio_q' using process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:65$5371'.
  created $adff cell `$procdff$22560' with positive edge clock and negative level reset.
Creating register for signal `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.\gpio_oe_q' using process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:65$5371'.
  created $adff cell `$procdff$22561' with positive edge clock and negative level reset.
Creating register for signal `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.\gpio_siq' using process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:65$5371'.
  created $adff cell `$procdff$22562' with positive edge clock and negative level reset.
Creating register for signal `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.\gpio_soq' using process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:65$5371'.
  created $adff cell `$procdff$22563' with positive edge clock and negative level reset.
Creating register for signal `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.\gpio_sqq' using process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:65$5371'.
  created $adff cell `$procdff$22564' with positive edge clock and negative level reset.
Creating register for signal `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.\addr_q' using process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:35$5367'.
  created $adff cell `$procdff$22565' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\state_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
  created $adff cell `$procdff$22566' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
  created $adff cell `$procdff$22567' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\endp_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
  created $adff cell `$procdff$22568' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\byte_cnt_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
  created $adff cell `$procdff$22569' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\max_length_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
  created $adff cell `$procdff$22570' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_dir_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
  created $adff cell `$procdff$22571' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\class_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
  created $adff cell `$procdff$22572' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\rec_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
  created $adff cell `$procdff$22573' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\req_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
  created $adff cell `$procdff$22574' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\string_index_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
  created $adff cell `$procdff$22575' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
  created $adff cell `$procdff$22576' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_qq' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
  created $adff cell `$procdff$22577' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_endp_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
  created $adff cell `$procdff$22578' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_qq' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:460$5064'.
  created $adff cell `$procdff$22579' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.$proc$../../../common/hdl/usb_cdc_lib/bulk_endp.v:99$5031'.
  created $adff cell `$procdff$22580' with positive edge clock and negative level reset.
Creating register for signal `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.\clk_cnt_q' using process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:81$4878'.
  created $adff cell `$procdff$22581' with positive edge clock and negative level reset.
Creating register for signal `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.\clk_gate_q' using process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:81$4878'.
  created $adff cell `$procdff$22582' with positive edge clock and negative level reset.
Creating register for signal `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.\rstn_sq' using process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:70$4876'.
  created $adff cell `$procdff$22583' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\tx_state_q' using process `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:61$12'.
  created $adff cell `$procdff$22584' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\bit_cnt_q' using process `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:61$12'.
  created $adff cell `$procdff$22585' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\data_q' using process `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:61$12'.
  created $adff cell `$procdff$22586' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\stuffing_cnt_q' using process `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:61$12'.
  created $adff cell `$procdff$22587' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\nrzi_q' using process `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:61$12'.
  created $adff cell `$procdff$22588' with positive edge clock and negative level reset.

21.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

21.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 8 empty switches in `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:187$5012'.
Removing empty process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:187$5012'.
Found and cleaned up 2 empty switches in `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:174$5005'.
Removing empty process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:174$5005'.
Removing empty process `$paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../hdl/uf16soc/app.v:67$4976'.
Removing empty process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4156'.
Removing empty process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4150'.
Removing empty process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4144'.
Removing empty process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:57$4138'.
Found and cleaned up 3 empty switches in `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:156$4098'.
Removing empty process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:156$4098'.
Found and cleaned up 2 empty switches in `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:137$4091'.
Removing empty process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:137$4091'.
Found and cleaned up 1 empty switch in `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:125$4088'.
Removing empty process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:125$4088'.
Found and cleaned up 4 empty switches in `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:109$4079'.
Removing empty process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:109$4079'.
Found and cleaned up 4 empty switches in `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:96$4078'.
Removing empty process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:96$4078'.
Found and cleaned up 2 empty switches in `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:79$4054'.
Removing empty process `$paramod$08845824342026f56694f28a33608294f56d45bd\vic.$proc$../../../common/hdl/ip_rtl_lib/vic.v:79$4054'.
Found and cleaned up 1 empty switch in `$paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_rom.$proc$../../../common/hdl/mem_ice40_lib/soc_rom.v:67$3996'.
Removing empty process `$paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_rom.$proc$../../../common/hdl/mem_ice40_lib/soc_rom.v:67$3996'.
Found and cleaned up 1 empty switch in `$paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_ram.$proc$../../../common/hdl/mem_ice40_lib/soc_ram.v:78$3955'.
Removing empty process `$paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_ram.$proc$../../../common/hdl/mem_ice40_lib/soc_ram.v:78$3955'.
Found and cleaned up 1 empty switch in `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:87$3947'.
Removing empty process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:87$3947'.
Found and cleaned up 1 empty switch in `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:75$3944'.
Removing empty process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:75$3944'.
Found and cleaned up 4 empty switches in `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3912'.
Removing empty process `$paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3912'.
Found and cleaned up 1 empty switch in `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:87$3910'.
Removing empty process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:87$3910'.
Found and cleaned up 1 empty switch in `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:75$3907'.
Removing empty process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:75$3907'.
Found and cleaned up 4 empty switches in `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3875'.
Removing empty process `$paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.$proc$../../../common/hdl/ip_rtl_lib/irqck.v:40$3875'.
Found and cleaned up 80 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:389$3374'.
Found and cleaned up 34 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:351$3304'.
Found and cleaned up 5 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:313$3279'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../common/hdl/usb_cdc_lib/sie.v:313$3279'.
Found and cleaned up 8 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:367$2779'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:367$2779'.
Found and cleaned up 16 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:266$2751'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:266$2751'.
Found and cleaned up 1 empty switch in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:246$2749'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:246$2749'.
Found and cleaned up 7 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:188$2737'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:188$2737'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:165$2732'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:165$2732'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:132$2727'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:132$2727'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:108$2718'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:108$2718'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:95$2708'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:95$2708'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../common/hdl/usb_cdc_lib/phy_rx.v:79$2706'.
Removing empty process `SB_DFFNES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2567'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$2564'.
Removing empty process `SB_DFFNES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$2564'.
Removing empty process `SB_DFFNESS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2563'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$2557'.
Removing empty process `SB_DFFNESS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$2557'.
Removing empty process `SB_DFFNER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2556'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$2553'.
Removing empty process `SB_DFFNER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$2553'.
Removing empty process `SB_DFFNESR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2552'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$2546'.
Removing empty process `SB_DFFNESR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$2546'.
Removing empty process `SB_DFFNS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2545'.
Removing empty process `SB_DFFNS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$2543'.
Removing empty process `SB_DFFNSS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2542'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$2540'.
Removing empty process `SB_DFFNSS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$2540'.
Removing empty process `SB_DFFNR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2539'.
Removing empty process `SB_DFFNR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$2537'.
Removing empty process `SB_DFFNSR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2536'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$2534'.
Removing empty process `SB_DFFNSR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$2534'.
Removing empty process `SB_DFFNE.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2533'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$2532'.
Removing empty process `SB_DFFNE.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$2532'.
Removing empty process `SB_DFFN.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2531'.
Removing empty process `SB_DFFN.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$2530'.
Removing empty process `SB_DFFES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2529'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$2526'.
Removing empty process `SB_DFFES.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$2526'.
Removing empty process `SB_DFFESS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2525'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$2519'.
Removing empty process `SB_DFFESS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$2519'.
Removing empty process `SB_DFFER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2518'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$2515'.
Removing empty process `SB_DFFER.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$2515'.
Removing empty process `SB_DFFESR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2514'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$2508'.
Removing empty process `SB_DFFESR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$2508'.
Removing empty process `SB_DFFS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2507'.
Removing empty process `SB_DFFS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$2505'.
Removing empty process `SB_DFFSS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2504'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$2502'.
Removing empty process `SB_DFFSS.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$2502'.
Removing empty process `SB_DFFR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2501'.
Removing empty process `SB_DFFR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$2499'.
Removing empty process `SB_DFFSR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2498'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$2496'.
Removing empty process `SB_DFFSR.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$2496'.
Removing empty process `SB_DFFE.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2495'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$2494'.
Removing empty process `SB_DFFE.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$2494'.
Removing empty process `SB_DFF.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2493'.
Removing empty process `SB_DFF.$proc$/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$2492'.
Found and cleaned up 3 empty switches in `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:1234$4745'.
Removing empty process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:1234$4745'.
Found and cleaned up 134 empty switches in `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
Removing empty process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:566$4500'.
Found and cleaned up 15 empty switches in `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:485$4473'.
Removing empty process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:485$4473'.
Found and cleaned up 28 empty switches in `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
Removing empty process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:349$4376'.
Found and cleaned up 13 empty switches in `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:285$4341'.
Removing empty process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:285$4341'.
Found and cleaned up 3 empty switches in `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:270$4328'.
Removing empty process `$paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.$proc$../../../uf16/hdl/uf16.v:270$4328'.
Found and cleaned up 8 empty switches in `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:75$1284'.
Removing empty process `timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:75$1284'.
Found and cleaned up 1 empty switch in `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:56$1283'.
Removing empty process `timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:56$1283'.
Found and cleaned up 2 empty switches in `\timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:34$1273'.
Removing empty process `timer.$proc$../../../common/hdl/ip_rtl_lib/timer.v:34$1273'.
Found and cleaned up 1 empty switch in `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:113$1268'.
Removing empty process `fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:113$1268'.
Found and cleaned up 3 empty switches in `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:86$1253'.
Removing empty process `fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:86$1253'.
Found and cleaned up 4 empty switches in `\fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:51$1244'.
Removing empty process `fifo_if.$proc$../../../common/hdl/ip_rtl_lib/fifo_if.v:51$1244'.
Removing empty process `prescaler.$proc$../../../common/hdl/ip_rtl_lib/prescaler.v:14$1241'.
Found and cleaned up 4 empty switches in `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:246$5555'.
Removing empty process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:246$5555'.
Found and cleaned up 12 empty switches in `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
Removing empty process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:177$5483'.
Found and cleaned up 5 empty switches in `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:88$5467'.
Removing empty process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../common/hdl/usb_cdc_lib/in_fifo.v:88$5467'.
Removing empty process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:243$5450'.
Found and cleaned up 9 empty switches in `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:190$5428'.
Removing empty process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:190$5428'.
Found and cleaned up 5 empty switches in `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:114$5416'.
Removing empty process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:114$5416'.
Found and cleaned up 2 empty switches in `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:96$5391'.
Removing empty process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../common/hdl/usb_cdc_lib/out_fifo.v:96$5391'.
Found and cleaned up 3 empty switches in `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:65$5371'.
Removing empty process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:65$5371'.
Found and cleaned up 1 empty switch in `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:47$5370'.
Removing empty process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:47$5370'.
Found and cleaned up 1 empty switch in `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:35$5367'.
Removing empty process `$paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.$proc$../../../common/hdl/ip_rtl_lib/gpio.v:35$5367'.
Found and cleaned up 83 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
Removing empty process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:532$5110'.
Found and cleaned up 6 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
Removing empty process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:476$5071'.
Found and cleaned up 3 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:460$5064'.
Removing empty process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:460$5064'.
Removing empty process `$paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.$proc$../../../common/hdl/usb_cdc_lib/bulk_endp.v:99$5031'.
Found and cleaned up 1 empty switch in `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:109$4882'.
Removing empty process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:109$4882'.
Found and cleaned up 1 empty switch in `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:81$4878'.
Removing empty process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:81$4878'.
Removing empty process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../common/hdl/usb_cdc_lib/usb_cdc.v:70$4876'.
Found and cleaned up 9 empty switches in `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:79$14'.
Removing empty process `phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:79$14'.
Found and cleaned up 1 empty switch in `\phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:61$12'.
Removing empty process `phy_tx.$proc$../../../common/hdl/usb_cdc_lib/phy_tx.v:61$12'.
Cleaned up 581 empty switches.

21.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1205733110a71f7e85de29c8eb7a44315ed1f884\SB_RAM256x16.
Optimizing module $paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.
<suppressed ~4 debug messages>
Optimizing module $paramod$b9506dc9904e79a28132ed2acac689db3b2e2ddd\SB_RAM256x16.
Optimizing module $paramod$08845824342026f56694f28a33608294f56d45bd\vic.
<suppressed ~10 debug messages>
Optimizing module $paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_rom.
<suppressed ~1 debug messages>
Optimizing module $paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_ram.
<suppressed ~1 debug messages>
Optimizing module $paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.
<suppressed ~3 debug messages>
Optimizing module $paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.
<suppressed ~3 debug messages>
Optimizing module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Optimizing module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Optimizing module $paramod$d2f90e877a418e9dccfb95e489a0d51d9108e53b\SB_RAM256x16.
Optimizing module $paramod$b3afaf4558b5dd1114e586cdebc0092d7d9872be\SB_RAM256x16.
Optimizing module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
<suppressed ~223 debug messages>
Optimizing module $paramod$9d7709f56e883eb1bf3e7192a5b0522925a64df4\SB_RAM256x16.
Optimizing module $paramod$a26f9de4510c1c03e84472a9abbe7f0aa4a0e2f2\SB_RAM256x16.
Optimizing module $paramod$af995275c468156b30a48f05c7aa327ce56531c3\SB_RAM256x16.
Optimizing module $paramod$4e42ea6d7d97db6ce58ef5f8eeecbed40ef55793\SB_RAM256x16.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~82 debug messages>
Optimizing module uf16soc.
Optimizing module $paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.
<suppressed ~258 debug messages>
Optimizing module $paramod$a416074357d149ab90c5f8eb5577d37ca50444b3\SB_RAM256x16.
Optimizing module $paramod$614f94adba0da037e462bc3f9f652c41c83fcfb9\SB_RAM256x16.
Optimizing module $paramod$4e59a0ea9795bb3e25c16c104f6a666f39474819\SB_RAM256x16.
Optimizing module $paramod$48fd6ae2631a4926040a953878ca4baa33edc90f\SB_RAM256x16.
Optimizing module $paramod$56242c22d535416273394fca17664f4bbeaa263b\SB_RAM256x16.
Optimizing module $paramod$bff670e4976821910e4a0e7cc14c504fe05d6e9a\SB_RAM256x16.
Optimizing module $paramod$17b821c0f44cf142364372aaf66cb2dac58c3d94\SB_RAM256x16.
Optimizing module timer.
<suppressed ~9 debug messages>
Optimizing module fifo_if.
<suppressed ~11 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$ce51eb6088976d740e89cea8e052611fe921c94c\SB_RAM256x16.
Optimizing module $paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.
<suppressed ~26 debug messages>
Optimizing module $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.
<suppressed ~20 debug messages>
Optimizing module $paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.
<suppressed ~4 debug messages>
Optimizing module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
<suppressed ~142 debug messages>
Optimizing module $paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.
Optimizing module $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.
<suppressed ~6 debug messages>
Optimizing module phy_tx.
<suppressed ~21 debug messages>

21.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$1205733110a71f7e85de29c8eb7a44315ed1f884\SB_RAM256x16.
Deleting now unused module $paramod\app\GPIO_NUM=s32'00000000000000000000000000000010.
Deleting now unused module $paramod$b9506dc9904e79a28132ed2acac689db3b2e2ddd\SB_RAM256x16.
Deleting now unused module $paramod$08845824342026f56694f28a33608294f56d45bd\vic.
Deleting now unused module $paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_rom.
Deleting now unused module $paramod$2afdd3226b16c4170ee845f64ecc3962deecacb1\soc_ram.
Deleting now unused module $paramod\irqck\PRBS31_INIT=31'0010010011100100011010111010100.
Deleting now unused module $paramod\irqck\PRBS31_INIT=31'1001001111101000010111000101110.
Deleting now unused module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Deleting now unused module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Deleting now unused module $paramod$d2f90e877a418e9dccfb95e489a0d51d9108e53b\SB_RAM256x16.
Deleting now unused module $paramod$b3afaf4558b5dd1114e586cdebc0092d7d9872be\SB_RAM256x16.
Deleting now unused module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Deleting now unused module $paramod$9d7709f56e883eb1bf3e7192a5b0522925a64df4\SB_RAM256x16.
Deleting now unused module $paramod$a26f9de4510c1c03e84472a9abbe7f0aa4a0e2f2\SB_RAM256x16.
Deleting now unused module $paramod$af995275c468156b30a48f05c7aa327ce56531c3\SB_RAM256x16.
Deleting now unused module $paramod$4e42ea6d7d97db6ce58ef5f8eeecbed40ef55793\SB_RAM256x16.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod$ea0938bb735616b05d6868230f43419536490b3b\uf16.
Deleting now unused module $paramod$a416074357d149ab90c5f8eb5577d37ca50444b3\SB_RAM256x16.
Deleting now unused module $paramod$614f94adba0da037e462bc3f9f652c41c83fcfb9\SB_RAM256x16.
Deleting now unused module $paramod$4e59a0ea9795bb3e25c16c104f6a666f39474819\SB_RAM256x16.
Deleting now unused module $paramod$48fd6ae2631a4926040a953878ca4baa33edc90f\SB_RAM256x16.
Deleting now unused module $paramod$56242c22d535416273394fca17664f4bbeaa263b\SB_RAM256x16.
Deleting now unused module $paramod$bff670e4976821910e4a0e7cc14c504fe05d6e9a\SB_RAM256x16.
Deleting now unused module $paramod$17b821c0f44cf142364372aaf66cb2dac58c3d94\SB_RAM256x16.
Deleting now unused module timer.
Deleting now unused module fifo_if.
Deleting now unused module prescaler.
Deleting now unused module $paramod$ce51eb6088976d740e89cea8e052611fe921c94c\SB_RAM256x16.
Deleting now unused module $paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.
Deleting now unused module $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.
Deleting now unused module $paramod\gpio\GPIO_NUM=s32'00000000000000000000000000000010.
Deleting now unused module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Deleting now unused module $paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.
Deleting now unused module $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.
Deleting now unused module phy_tx.
<suppressed ~51 debug messages>

21.5. Executing TRIBUF pass.

21.6. Executing DEMINOUT pass (demote inout ports to input or output).

21.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.
<suppressed ~143 debug messages>

21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 900 unused cells and 6610 unused wires.
<suppressed ~962 debug messages>

21.9. Executing CHECK pass (checking for obvious problems).
Checking module uf16soc...
Found and reported 0 problems.

21.10. Executing OPT pass (performing simple optimizations).

21.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~4692 debug messages>
Removed a total of 1564 cells.

21.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uf16soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_app.\u_vic.$procmux$6147: \u_app.u_vic.mask_q [3] -> 1'0
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$18382: \u_app.u_fifo_if.in_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$18379: \u_app.u_fifo_if.in_valid_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$18377: \u_app.u_fifo_if.in_valid_q -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14365.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14368.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14374.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14380.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14386.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14392.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14398.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14404.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14410.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14416.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14422.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14428.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14434.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14447.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14450.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14452.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14459.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14461.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14468.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14470.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14477.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14480.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14482.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14489.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14491.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14498.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14500.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14508.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14511.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14513.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14528.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14531.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14533.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14540.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14543.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14545.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14561.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14563.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14570.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14572.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14578.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14584.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14591.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14593.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14599.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14605.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14611.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14623.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14629.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14635.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14642.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14644.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14684.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14687.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14689.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14709.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14715.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14728.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14735.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14742.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14749.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14769.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14772.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14774.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14783.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14786.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14788.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14797.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14800.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14802.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14811.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14813.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14822.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14824.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14833.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14835.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14844.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14846.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14855.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14857.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14865.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14873.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14881.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14889.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14901.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14903.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14915.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14917.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14926.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14928.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14937.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14939.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14947.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14955.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14963.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14972.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14974.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14982.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5576.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5579.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15003.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15006.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15008.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5582.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15018.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15021.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15023.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5585.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15033.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15036.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15038.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5588.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15049.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15051.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15054.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15056.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5591.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15066.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15069.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15071.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5594.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15081.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15083.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15093.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15095.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5600.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15105.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15107.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5603.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15117.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15119.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15129.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15131.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15140.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15149.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15167.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15178.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15180.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15182.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15193.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15195.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15197.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15207.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15209.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15219.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15221.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15230.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15239.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15248.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15259.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15261.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15279.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15281.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15291.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15293.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15311.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15329.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5606.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5609.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15354.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15356.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15365.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15368.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15370.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15406.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15409.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15411.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15421.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15424.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15426.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15433.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15435.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15442.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15444.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15450.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15456.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15466.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15469.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15472.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15474.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15481.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15484.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15486.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15493.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15496.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15498.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15505.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15507.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15514.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15516.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15523.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15525.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15532.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15534.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15542.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15544.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15546.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5612.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15554.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15556.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15558.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15565.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15567.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15574.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15576.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5615.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15583.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15585.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15592.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15594.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15600.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5618.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15606.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15612.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5624.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15618.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15624.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15632.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15640.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5627.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15656.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5630.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15664.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5633.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15672.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5636.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5639.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15710.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15713.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15715.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15722.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15724.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15730.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15740.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15742.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15748.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15754.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5645.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15760.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15766.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15773.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15780.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15787.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15795.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15797.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15806.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15808.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5648.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15816.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5651.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15824.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5654.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15832.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5657.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5660.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15869.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15876.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15883.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15890.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15899.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15902.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15904.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15913.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15916.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15918.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15927.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15929.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15938.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15940.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15949.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15951.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$15960.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15962.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15971.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15973.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15981.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15989.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$15997.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5666.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16005.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16013.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5669.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16021.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16023.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5672.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5675.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16049.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5678.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16056.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16058.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16065.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16067.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16074.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16076.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16082.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16088.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16094.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16100.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16118.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16309.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16312.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16315.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16318.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16321.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16324.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16327.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16330.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16336.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16339.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16342.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16345.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16348.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16351.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16354.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16360.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16363.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16366.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16369.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16372.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16375.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16378.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16384.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16387.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16390.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16393.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16396.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16399.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16405.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16408.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16411.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16414.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16417.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16420.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16426.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16429.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16432.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16435.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16438.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16441.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16444.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16451.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5681.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16454.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16457.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16460.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16463.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16466.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16469.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16478.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16480.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16483.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16486.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16489.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16492.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16495.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16498.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16506.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16509.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16512.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16515.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16518.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16521.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16524.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16532.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16535.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16538.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16541.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16544.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16547.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16550.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16558.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16561.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16564.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16567.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16570.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16573.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16576.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16585.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16588.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16591.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16594.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16597.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16600.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16603.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16612.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16615.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16618.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16621.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16624.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16627.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16630.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16639.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16642.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16645.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16648.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16651.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16654.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16657.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16666.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16669.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16672.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16675.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16678.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16681.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5687.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16690.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16693.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16696.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16699.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16702.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16705.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16714.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16717.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16720.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16723.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16726.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16729.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16737.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16740.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16743.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16746.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16749.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16752.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16760.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16763.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16766.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16769.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16772.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16775.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$16781.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16784.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16787.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16790.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16793.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16796.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16799.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16802.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16805.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16808.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16814.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16817.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16820.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16823.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16826.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16829.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16832.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16835.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16838.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16844.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16847.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16850.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16853.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16856.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16859.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16862.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16865.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16868.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16874.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16877.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16880.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16883.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16886.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16889.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16892.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16895.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16898.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16904.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16907.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16910.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16913.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16916.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16919.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16922.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16925.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16931.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16934.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16937.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16940.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16943.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16946.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16949.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16952.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16958.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16961.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16964.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16967.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16970.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16973.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16976.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16979.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16985.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16988.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16991.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16994.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$16997.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17000.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17003.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17006.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17012.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17015.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17018.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17021.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17024.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17027.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17030.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17033.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17039.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17042.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17045.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17048.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17051.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17054.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17057.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17060.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17066.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17069.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17072.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17075.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17078.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17081.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17084.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17090.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17093.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17096.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17099.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17102.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17105.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17108.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17114.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17117.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17120.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17123.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17126.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17129.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17132.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17138.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17141.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17144.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17147.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17150.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17153.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17156.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17162.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17165.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17168.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17171.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17174.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17177.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17180.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17186.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17189.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17192.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17195.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17198.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17201.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17204.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17210.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17213.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17216.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17219.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17222.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17225.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17228.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17234.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17237.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17240.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17243.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17246.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17249.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17255.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17258.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17261.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17264.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17267.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17270.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17276.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17279.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17282.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17285.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17288.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17291.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17297.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17300.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17303.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17306.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17309.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17312.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17318.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17321.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17324.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17327.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17330.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17333.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17360.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17363.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17366.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17369.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17372.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17375.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17381.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17384.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17387.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17390.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17393.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17396.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17402.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17405.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17408.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17411.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17414.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17420.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17423.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17426.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17429.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17432.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17438.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17441.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17444.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17447.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17450.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17474.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17477.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17480.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17483.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17486.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17492.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17495.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17498.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17501.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17504.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17510.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17513.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17516.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17519.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17522.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17528.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17531.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17534.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17537.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17540.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17546.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17549.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17552.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17555.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17558.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17564.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17567.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17570.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17573.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17576.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$17582.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17585.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17588.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17591.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17594.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17600.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17603.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17606.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17609.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17615.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17618.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17621.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17624.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17630.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17633.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17636.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17639.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17660.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17663.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17666.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17669.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17675.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17678.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17681.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17684.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17690.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17693.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17696.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17699.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17705.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17708.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17711.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17714.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17720.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17723.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17726.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17729.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$17735.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17738.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17741.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17744.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$17750.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17753.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17756.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17759.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17765.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17768.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17771.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17777.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17780.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17783.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17801.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17804.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17807.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17813.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17816.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17819.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17825.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17828.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17831.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17837.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17840.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17843.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17849.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17852.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17855.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17861.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17864.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17867.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17874.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$17876.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17879.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17882.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17889.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$17891.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17894.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17897.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17904.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$17906.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17909.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17912.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$17918.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17921.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17924.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$17930.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17933.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17936.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$17942.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17945.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17948.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$17954.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17957.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17960.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$17966.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17969.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17972.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17978.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17981.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17987.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17990.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17996.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$17999.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18005.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18008.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18014.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18017.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18032.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18035.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18041.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18044.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18050.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18053.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$18059.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18062.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$18068.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18071.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18077.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18083.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18095.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18101.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18107.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18113.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18119.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18125.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$18131.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18254.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18257.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$18263.
    dead port 1/4 on $pmux $flatten\u_app.\u_vic.$procmux$6005.
    dead port 2/4 on $pmux $flatten\u_app.\u_vic.$procmux$6005.
    dead port 3/4 on $pmux $flatten\u_app.\u_vic.$procmux$6005.
    dead port 2/2 on $mux $flatten\u_app.\u_vic.$procmux$6009.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5690.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5693.
    dead port 2/2 on $mux $flatten\u_app.\u_vic.$procmux$6050.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5696.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5699.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5705.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5708.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5711.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5714.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5717.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5723.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5726.
    dead port 1/2 on $mux $flatten\u_app.\u_vic.$procmux$6179.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5729.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5732.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5735.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5741.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5744.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5747.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5750.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5753.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14347.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14225.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14227.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14230.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5759.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5762.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14237.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5765.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5768.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$18577.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5777.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5780.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5783.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5789.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5792.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5795.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18761.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18782.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5804.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14350.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14239.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14242.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5807.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5810.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5813.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5819.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5822.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5825.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14249.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5831.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5834.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5837.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14251.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14254.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5843.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14261.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18872.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18960.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5849.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18968.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19017.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5858.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19055.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19078.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19096.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19113.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19118.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19133.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19247.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19264.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19266.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19280.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19295.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19308.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19314.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19328.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19375.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19394.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5897.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19396.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5906.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19398.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19400.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19443.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19449.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5918.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5924.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5927.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19468.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19470.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14264.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19490.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19504.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19510.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19531.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5957.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19547.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19553.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19572.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5969.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19574.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19594.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14266.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19598.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19619.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19673.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19709.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19731.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19735.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19756.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19778.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19804.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19837.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19905.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19907.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19928.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19952.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19956.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19958.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19983.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20004.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20008.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20010.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20038.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20067.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14278.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20092.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20111.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20115.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20188.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20219.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20278.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20280.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20304.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20306.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20331.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20333.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20335.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20415.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20417.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20441.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20459.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20461.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20509.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20511.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20535.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20539.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20541.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20653.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20655.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20837.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20894.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20931.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20957.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20959.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20961.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20992.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21028.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21038.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21065.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21103.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21128.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21132.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21199.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21219.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21323.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21339.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21419.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21459.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21479.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14281.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12420.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12422.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14288.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12429.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12432.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12434.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12441.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12443.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14290.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12450.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12453.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12455.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12462.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14293.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12464.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12471.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12473.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12480.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12482.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12488.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12494.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14300.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12500.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12506.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12512.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14302.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12527.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12534.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14305.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12555.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12563.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14311.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12571.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14314.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12604.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12613.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12622.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14320.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12638.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12641.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12643.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14323.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12654.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12657.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12659.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12670.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12672.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12683.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12685.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12696.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12698.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14329.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12709.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12711.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12722.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12724.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12734.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12745.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12747.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12757.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12767.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12778.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12780.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12790.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12800.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12810.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12820.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12828.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12830.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14359.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14332.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12842.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12844.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12855.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12867.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12869.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12880.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12891.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14338.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14341.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12903.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12905.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10066.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12916.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10130.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10560.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10570.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12957.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$12960.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10580.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10587.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10599.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$12989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10629.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10653.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10661.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10664.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10689.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10702.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10715.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10726.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6394.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13078.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13080.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6406.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13093.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6508.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6511.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6577.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13141.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6609.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6612.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6630.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6651.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6667.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6691.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6693.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6706.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6709.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6727.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6732.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6745.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6750.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6753.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6804.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13197.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6851.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6858.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13211.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6903.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13227.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6906.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6918.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6931.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6945.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6957.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6960.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6993.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6996.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7009.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13289.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7130.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7150.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7239.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7339.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7362.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7459.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7527.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7530.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7544.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7564.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7629.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7644.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7649.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13387.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13400.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13417.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7964.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7978.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7992.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8015.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8018.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13471.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13486.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8159.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8176.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8187.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13506.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8265.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8268.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8274.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8302.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8328.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8333.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8352.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8358.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8361.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8383.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8404.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8429.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8458.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8503.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8527.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8547.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8574.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8593.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8640.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8655.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8657.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8659.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8681.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8700.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8716.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8771.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8773.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13655.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8795.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8814.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9036.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9039.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9052.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9100.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9103.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9335.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9389.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9406.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9406.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9412.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9442.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9462.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9689.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9991.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13749.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13752.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13754.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13757.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13759.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13762.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13765.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13773.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13775.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13778.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13780.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13783.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13786.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13794.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13796.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13799.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13801.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13804.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13807.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13814.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13817.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13819.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13822.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13825.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13832.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13835.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13837.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13840.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11298.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11321.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11344.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11356.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11367.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11390.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11413.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11416.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11453.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11476.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11499.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11519.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11539.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11579.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11596.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11613.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11616.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11630.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13894.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11647.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13897.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11679.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11684.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11687.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11697.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11702.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11704.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13906.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11724.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11744.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11756.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11759.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11761.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11776.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11778.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11795.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11812.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11824.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11826.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11829.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11854.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11868.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11871.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11882.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11893.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11907.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11915.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11926.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11937.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11958.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11973.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13957.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11986.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12003.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12018.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12030.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13969.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12042.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12070.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13979.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13981.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13984.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12087.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$13993.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12093.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12101.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$13999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12109.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14005.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12118.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14008.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12127.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12185.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14018.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12195.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14020.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12218.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14023.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14026.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14032.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14035.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14038.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14044.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14047.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12302.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12308.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14056.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14059.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14062.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14068.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14071.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21885.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14080.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21893.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21917.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14086.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21929.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21941.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21950.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21959.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21977.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14104.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21990.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21993.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22003.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14107.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22018.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22026.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22028.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22039.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22041.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22054.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22064.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22074.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22094.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22104.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14134.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22125.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22128.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22136.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14143.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22158.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22161.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14152.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14158.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22169.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14168.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14171.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22177.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14176.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14183.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22185.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14188.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14191.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22193.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14200.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14203.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22201.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14212.
    dead port 1/2 on $mux $flatten\u_app.\u_uf16.$procmux$14215.
    dead port 2/2 on $mux $flatten\u_app.\u_uf16.$procmux$14222.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22221.
Removed 2215 multiplexer ports.
<suppressed ~444 debug messages>

21.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uf16soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21529: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $auto$opt_reduce.cc:134:opt_pmux$22592 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21537: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $auto$opt_reduce.cc:134:opt_pmux$22594 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21545: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $auto$opt_reduce.cc:134:opt_pmux$22596 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21553: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $auto$opt_reduce.cc:134:opt_pmux$22598 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21561: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $auto$opt_reduce.cc:134:opt_pmux$22600 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21569: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $auto$opt_reduce.cc:134:opt_pmux$22602 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21577: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $auto$opt_reduce.cc:134:opt_pmux$22604 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21585: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $auto$opt_reduce.cc:134:opt_pmux$22606 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21593: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $auto$opt_reduce.cc:134:opt_pmux$22608 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21609: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $auto$opt_reduce.cc:134:opt_pmux$22610 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21617: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $auto$opt_reduce.cc:134:opt_pmux$22612 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21625: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $auto$opt_reduce.cc:134:opt_pmux$22614 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21633: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $auto$opt_reduce.cc:134:opt_pmux$22616 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21641: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $auto$opt_reduce.cc:134:opt_pmux$22618 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21649: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $auto$opt_reduce.cc:134:opt_pmux$22620 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21657: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $auto$opt_reduce.cc:134:opt_pmux$22622 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21665: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $auto$opt_reduce.cc:134:opt_pmux$22624 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10563: { $flatten\u_usb_cdc.\u_sie.$procmux$10073_CMP $auto$opt_reduce.cc:134:opt_pmux$22626 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10669: { $flatten\u_usb_cdc.\u_sie.$procmux$10075_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:325$3287_Y $auto$opt_reduce.cc:134:opt_pmux$22628 $flatten\u_usb_cdc.\u_sie.$procmux$10072_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_vic.$procmux$6046: $auto$opt_reduce.cc:134:opt_pmux$22630
    New ctrl vector for $pmux cell $flatten\u_app.\u_vic.$procmux$6107: $auto$opt_reduce.cc:134:opt_pmux$22632
    New ctrl vector for $pmux cell $flatten\u_app.\u_vic.$procmux$6112: $auto$opt_reduce.cc:134:opt_pmux$22634
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7004: $auto$opt_reduce.cc:134:opt_pmux$22636
    New ctrl vector for $pmux cell $flatten\u_app.\u_gpio.$procmux$18834: $auto$opt_reduce.cc:134:opt_pmux$22638
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$9331: $auto$opt_reduce.cc:134:opt_pmux$22640
    New ctrl vector for $pmux cell $flatten\u_app.\u_timer.$procmux$18282: $auto$opt_reduce.cc:134:opt_pmux$22642
    New ctrl vector for $pmux cell $flatten\u_app.\u_timer.$procmux$18289: $auto$opt_reduce.cc:134:opt_pmux$22644
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12224: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12219_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12207_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:180$2735_Y $auto$opt_reduce.cc:134:opt_pmux$22646 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_timer.$procmux$18314: { $auto$opt_reduce.cc:134:opt_pmux$22648 $flatten\u_app.\gen_irqck[0].u_irqck.$procmux$6233_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12242: $auto$opt_reduce.cc:134:opt_pmux$22650
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12250: { $auto$opt_reduce.cc:134:opt_pmux$22652 $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:180$2735_Y }
    New ctrl vector for $pmux cell $flatten\u_app.\u_timer.$procmux$18328: { $auto$opt_reduce.cc:134:opt_pmux$22654 $flatten\u_app.\gen_irqck[0].u_irqck.$procmux$6233_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22163: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21991_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21906_CMP $auto$opt_reduce.cc:134:opt_pmux$22656 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22203: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21991_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21906_CMP $auto$opt_reduce.cc:134:opt_pmux$22658 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22591: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22593: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22595: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22597: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22599: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22601: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22603: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22605: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22607: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22609: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22611: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22613: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22615: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22617: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22619: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22621: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22623: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
  Optimizing cells in module \uf16soc.
Performed a total of 54 changes.

21.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~390 debug messages>
Removed a total of 130 cells.

21.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_app.\u_gpio.$procdff$22562 ($adff) from module uf16soc.

21.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 0 unused cells and 3869 unused wires.
<suppressed ~1 debug messages>

21.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.
<suppressed ~2 debug messages>

21.10.9. Rerunning OPT passes. (Maybe there is more to do..)

21.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uf16soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~465 debug messages>

21.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uf16soc.
    New ctrl vector for $pmux cell $flatten\u_app.\u_uf16.$procmux$12541: { $auto$opt_reduce.cc:134:opt_pmux$22663 $auto$opt_reduce.cc:134:opt_pmux$22661 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_uf16.$procmux$12584: { $auto$opt_reduce.cc:134:opt_pmux$22669 $auto$opt_reduce.cc:134:opt_pmux$22667 $auto$opt_reduce.cc:134:opt_pmux$22665 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_uf16.$procmux$13686: { $auto$opt_reduce.cc:134:opt_pmux$22673 $flatten\u_app.\u_uf16.$procmux$12521_CMP $flatten\u_app.\u_uf16.$procmux$12414_CMP $auto$opt_reduce.cc:134:opt_pmux$22671 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_uf16.$procmux$15338: { $flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:641$4526_Y $flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:965$4665_Y $auto$opt_reduce.cc:134:opt_pmux$22675 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_uf16.$procmux$15379: { $flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:641$4526_Y $auto$opt_reduce.cc:134:opt_pmux$22677 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_uf16.$procmux$16684: { $flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:417$4413_Y $flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:407$4393_Y $auto$opt_reduce.cc:134:opt_pmux$22679 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19459: $auto$opt_reduce.cc:134:opt_pmux$22681
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19662: { $auto$opt_reduce.cc:134:opt_pmux$22685 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19350_CMP $auto$opt_reduce.cc:134:opt_pmux$22683 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19877: $auto$opt_reduce.cc:134:opt_pmux$22687
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20080: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18871_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19372_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19350_CMP $auto$opt_reduce.cc:134:opt_pmux$22689 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20351: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20218_CMP $auto$opt_reduce.cc:134:opt_pmux$22691 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20729: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18871_CMP $auto$opt_reduce.cc:134:opt_pmux$22693 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18952_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18958_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$9787: { $flatten\u_usb_cdc.\u_sie.$procmux$9409_CMP $flatten\u_usb_cdc.\u_sie.$procmux$9408_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22187: { $flatten\u_usb_cdc.\u_sie.$not$../../../common/hdl/usb_cdc_lib/sie.v:645$3872_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21906_CMP $auto$opt_reduce.cc:134:opt_pmux$22695 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22203: { $auto$opt_reduce.cc:134:opt_pmux$22697 $auto$opt_reduce.cc:134:opt_pmux$22656 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22686: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19372_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19350_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19051_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18958_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18952_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18871_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:877$5302_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:876$5298_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$22688: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19051_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18958_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18952_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:877$5302_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:876$5298_Y }
  Optimizing cells in module \uf16soc.
Performed a total of 17 changes.

21.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

21.10.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_app.\u_gpio.$procdff$22563 ($adff) from module uf16soc.

21.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 1 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

21.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.10.16. Rerunning OPT passes. (Maybe there is more to do..)

21.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uf16soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~465 debug messages>

21.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uf16soc.
Performed a total of 0 changes.

21.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
Removed a total of 0 cells.

21.10.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_app.\u_gpio.$procdff$22564 ($adff) from module uf16soc.

21.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..

21.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.10.23. Rerunning OPT passes. (Maybe there is more to do..)

21.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uf16soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~465 debug messages>

21.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uf16soc.
Performed a total of 0 changes.

21.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
Removed a total of 0 cells.

21.10.27. Executing OPT_DFF pass (perform DFF optimizations).

21.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..

21.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.10.30. Finished OPT passes. (There is nothing left to do.)

21.11. Executing FSM pass (extract and optimize FSM).

21.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register uf16soc.u_app.rdsel_q.
Found FSM state register uf16soc.u_app.u_uf16.fetch_status_q.
Not marking uf16soc.u_app.u_vic.index_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking uf16soc.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register uf16soc.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register uf16soc.u_usb_cdc.u_ctrl_endp.state_q.
Not marking uf16soc.u_usb_cdc.u_ctrl_endp.string_index_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register uf16soc.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register uf16soc.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register uf16soc.u_usb_cdc.u_sie.u_phy_rx.state_q.
Found FSM state register uf16soc.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

21.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_app.rdsel_q' from module `\uf16soc'.
  found $adff cell for state register: $flatten\u_app.$procdff$22373
  root of input selection tree: $flatten\u_app.$0\rdsel_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_app.gen_irqck[0].u_irqck.read_i
  found ctrl input: $flatten\u_app.$eq$../hdl/uf16soc/app.v:198$5014_Y
  found ctrl input: $flatten\u_app.$eq$../hdl/uf16soc/app.v:204$5016_Y
  found ctrl input: $flatten\u_app.$eq$../hdl/uf16soc/app.v:210$5018_Y
  found ctrl input: $flatten\u_app.$eq$../hdl/uf16soc/app.v:216$5020_Y
  found ctrl input: $flatten\u_app.$eq$../hdl/uf16soc/app.v:222$5022_Y
  found ctrl input: $flatten\u_app.$eq$../hdl/uf16soc/app.v:228$5024_Y
  found ctrl input: $flatten\u_app.$eq$../hdl/uf16soc/app.v:234$5026_Y
  found ctrl input: $flatten\u_app.$eq$../hdl/uf16soc/app.v:240$5028_Y
  found state code: 4'1000
  found state code: 4'0111
  found state code: 4'0110
  found state code: 4'0101
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_app.$eq$../hdl/uf16soc/app.v:171$4988_Y
  found ctrl output: $flatten\u_app.$eq$../hdl/uf16soc/app.v:170$4987_Y
  found ctrl output: $flatten\u_app.$eq$../hdl/uf16soc/app.v:169$4986_Y
  found ctrl output: $flatten\u_app.$eq$../hdl/uf16soc/app.v:168$4985_Y
  found ctrl output: $flatten\u_app.$eq$../hdl/uf16soc/app.v:167$4984_Y
  found ctrl output: $flatten\u_app.$eq$../hdl/uf16soc/app.v:166$4983_Y
  found ctrl output: $flatten\u_app.$eq$../hdl/uf16soc/app.v:165$4982_Y
  found ctrl output: $flatten\u_app.$eq$../hdl/uf16soc/app.v:164$4981_Y
  ctrl inputs: { $flatten\u_app.$eq$../hdl/uf16soc/app.v:198$5014_Y $flatten\u_app.$eq$../hdl/uf16soc/app.v:204$5016_Y $flatten\u_app.$eq$../hdl/uf16soc/app.v:210$5018_Y $flatten\u_app.$eq$../hdl/uf16soc/app.v:216$5020_Y $flatten\u_app.$eq$../hdl/uf16soc/app.v:222$5022_Y $flatten\u_app.$eq$../hdl/uf16soc/app.v:228$5024_Y $flatten\u_app.$eq$../hdl/uf16soc/app.v:234$5026_Y $flatten\u_app.$eq$../hdl/uf16soc/app.v:240$5028_Y \u_app.gen_irqck[0].u_irqck.read_i }
  ctrl outputs: { $flatten\u_app.$eq$../hdl/uf16soc/app.v:164$4981_Y $flatten\u_app.$eq$../hdl/uf16soc/app.v:165$4982_Y $flatten\u_app.$eq$../hdl/uf16soc/app.v:166$4983_Y $flatten\u_app.$eq$../hdl/uf16soc/app.v:167$4984_Y $flatten\u_app.$eq$../hdl/uf16soc/app.v:168$4985_Y $flatten\u_app.$eq$../hdl/uf16soc/app.v:169$4986_Y $flatten\u_app.$eq$../hdl/uf16soc/app.v:170$4987_Y $flatten\u_app.$eq$../hdl/uf16soc/app.v:171$4988_Y $flatten\u_app.$0\rdsel_q[3:0] }
  transition:     4'0000 9'--------0 ->     4'0000 12'000000000000
  transition:     4'0000 9'000000001 ->     4'0000 12'000000000000
  transition:     4'0000 9'000000011 ->     4'1000 12'000000001000
  transition:     4'0000 9'0000001-1 ->     4'0111 12'000000000111
  transition:     4'0000 9'000001--1 ->     4'0110 12'000000000110
  transition:     4'0000 9'00001---1 ->     4'0101 12'000000000101
  transition:     4'0000 9'0001----1 ->     4'0100 12'000000000100
  transition:     4'0000 9'001-----1 ->     4'0011 12'000000000011
  transition:     4'0000 9'01------1 ->     4'0010 12'000000000010
  transition:     4'0000 9'1-------1 ->     4'0001 12'000000000001
  transition:     4'1000 9'--------0 ->     4'0000 12'000000010000
  transition:     4'1000 9'000000001 ->     4'0000 12'000000010000
  transition:     4'1000 9'000000011 ->     4'1000 12'000000011000
  transition:     4'1000 9'0000001-1 ->     4'0111 12'000000010111
  transition:     4'1000 9'000001--1 ->     4'0110 12'000000010110
  transition:     4'1000 9'00001---1 ->     4'0101 12'000000010101
  transition:     4'1000 9'0001----1 ->     4'0100 12'000000010100
  transition:     4'1000 9'001-----1 ->     4'0011 12'000000010011
  transition:     4'1000 9'01------1 ->     4'0010 12'000000010010
  transition:     4'1000 9'1-------1 ->     4'0001 12'000000010001
  transition:     4'0100 9'--------0 ->     4'0000 12'000100000000
  transition:     4'0100 9'000000001 ->     4'0000 12'000100000000
  transition:     4'0100 9'000000011 ->     4'1000 12'000100001000
  transition:     4'0100 9'0000001-1 ->     4'0111 12'000100000111
  transition:     4'0100 9'000001--1 ->     4'0110 12'000100000110
  transition:     4'0100 9'00001---1 ->     4'0101 12'000100000101
  transition:     4'0100 9'0001----1 ->     4'0100 12'000100000100
  transition:     4'0100 9'001-----1 ->     4'0011 12'000100000011
  transition:     4'0100 9'01------1 ->     4'0010 12'000100000010
  transition:     4'0100 9'1-------1 ->     4'0001 12'000100000001
  transition:     4'0010 9'--------0 ->     4'0000 12'010000000000
  transition:     4'0010 9'000000001 ->     4'0000 12'010000000000
  transition:     4'0010 9'000000011 ->     4'1000 12'010000001000
  transition:     4'0010 9'0000001-1 ->     4'0111 12'010000000111
  transition:     4'0010 9'000001--1 ->     4'0110 12'010000000110
  transition:     4'0010 9'00001---1 ->     4'0101 12'010000000101
  transition:     4'0010 9'0001----1 ->     4'0100 12'010000000100
  transition:     4'0010 9'001-----1 ->     4'0011 12'010000000011
  transition:     4'0010 9'01------1 ->     4'0010 12'010000000010
  transition:     4'0010 9'1-------1 ->     4'0001 12'010000000001
  transition:     4'0110 9'--------0 ->     4'0000 12'000001000000
  transition:     4'0110 9'000000001 ->     4'0000 12'000001000000
  transition:     4'0110 9'000000011 ->     4'1000 12'000001001000
  transition:     4'0110 9'0000001-1 ->     4'0111 12'000001000111
  transition:     4'0110 9'000001--1 ->     4'0110 12'000001000110
  transition:     4'0110 9'00001---1 ->     4'0101 12'000001000101
  transition:     4'0110 9'0001----1 ->     4'0100 12'000001000100
  transition:     4'0110 9'001-----1 ->     4'0011 12'000001000011
  transition:     4'0110 9'01------1 ->     4'0010 12'000001000010
  transition:     4'0110 9'1-------1 ->     4'0001 12'000001000001
  transition:     4'0001 9'--------0 ->     4'0000 12'100000000000
  transition:     4'0001 9'000000001 ->     4'0000 12'100000000000
  transition:     4'0001 9'000000011 ->     4'1000 12'100000001000
  transition:     4'0001 9'0000001-1 ->     4'0111 12'100000000111
  transition:     4'0001 9'000001--1 ->     4'0110 12'100000000110
  transition:     4'0001 9'00001---1 ->     4'0101 12'100000000101
  transition:     4'0001 9'0001----1 ->     4'0100 12'100000000100
  transition:     4'0001 9'001-----1 ->     4'0011 12'100000000011
  transition:     4'0001 9'01------1 ->     4'0010 12'100000000010
  transition:     4'0001 9'1-------1 ->     4'0001 12'100000000001
  transition:     4'0101 9'--------0 ->     4'0000 12'000010000000
  transition:     4'0101 9'000000001 ->     4'0000 12'000010000000
  transition:     4'0101 9'000000011 ->     4'1000 12'000010001000
  transition:     4'0101 9'0000001-1 ->     4'0111 12'000010000111
  transition:     4'0101 9'000001--1 ->     4'0110 12'000010000110
  transition:     4'0101 9'00001---1 ->     4'0101 12'000010000101
  transition:     4'0101 9'0001----1 ->     4'0100 12'000010000100
  transition:     4'0101 9'001-----1 ->     4'0011 12'000010000011
  transition:     4'0101 9'01------1 ->     4'0010 12'000010000010
  transition:     4'0101 9'1-------1 ->     4'0001 12'000010000001
  transition:     4'0011 9'--------0 ->     4'0000 12'001000000000
  transition:     4'0011 9'000000001 ->     4'0000 12'001000000000
  transition:     4'0011 9'000000011 ->     4'1000 12'001000001000
  transition:     4'0011 9'0000001-1 ->     4'0111 12'001000000111
  transition:     4'0011 9'000001--1 ->     4'0110 12'001000000110
  transition:     4'0011 9'00001---1 ->     4'0101 12'001000000101
  transition:     4'0011 9'0001----1 ->     4'0100 12'001000000100
  transition:     4'0011 9'001-----1 ->     4'0011 12'001000000011
  transition:     4'0011 9'01------1 ->     4'0010 12'001000000010
  transition:     4'0011 9'1-------1 ->     4'0001 12'001000000001
  transition:     4'0111 9'--------0 ->     4'0000 12'000000100000
  transition:     4'0111 9'000000001 ->     4'0000 12'000000100000
  transition:     4'0111 9'000000011 ->     4'1000 12'000000101000
  transition:     4'0111 9'0000001-1 ->     4'0111 12'000000100111
  transition:     4'0111 9'000001--1 ->     4'0110 12'000000100110
  transition:     4'0111 9'00001---1 ->     4'0101 12'000000100101
  transition:     4'0111 9'0001----1 ->     4'0100 12'000000100100
  transition:     4'0111 9'001-----1 ->     4'0011 12'000000100011
  transition:     4'0111 9'01------1 ->     4'0010 12'000000100010
  transition:     4'0111 9'1-------1 ->     4'0001 12'000000100001
Extracting FSM `\u_app.u_uf16.fetch_status_q' from module `\uf16soc'.
  found $adff cell for state register: $flatten\u_app.\u_uf16.$procdff$22493
  root of input selection tree: $flatten\u_app.\u_uf16.$0\fetch_status_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $flatten\u_app.\u_uf16.$and$../../../uf16/hdl/uf16.v:296$4345_Y
  found ctrl input: $flatten\u_app.\u_uf16.$and$../../../uf16/hdl/uf16.v:304$4352_Y
  found ctrl input: \u_app.u_uf16.fetch
  found ctrl input: $flatten\u_app.\u_uf16.$ne$../../../uf16/hdl/uf16.v:309$4353_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_app.\u_uf16.$ne$../../../uf16/hdl/uf16.v:253$4284_Y
  found ctrl output: $flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:260$4308_Y
  found ctrl output: $flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:275$4334_Y
  found ctrl output: $flatten\u_app.\u_uf16.$ne$../../../uf16/hdl/uf16.v:309$4353_Y
  ctrl inputs: { $flatten\u_app.\u_uf16.$and$../../../uf16/hdl/uf16.v:304$4352_Y $flatten\u_app.\u_uf16.$and$../../../uf16/hdl/uf16.v:296$4345_Y \u_app.u_uf16.fetch }
  ctrl outputs: { $flatten\u_app.\u_uf16.$ne$../../../uf16/hdl/uf16.v:309$4353_Y $flatten\u_app.\u_uf16.$0\fetch_status_q[1:0] $flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:275$4334_Y $flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:260$4308_Y $flatten\u_app.\u_uf16.$ne$../../../uf16/hdl/uf16.v:253$4284_Y }
  transition:       2'00 3'000 ->       2'00 6'100001
  transition:       2'00 3'001 ->       2'01 6'101001
  transition:       2'00 3'10- ->       2'10 6'110001
  transition:       2'00 3'-1- ->       2'00 6'100001
  transition:       2'10 3'000 ->       2'10 6'010101
  transition:       2'10 3'001 ->       2'01 6'001101
  transition:       2'10 3'10- ->       2'10 6'010101
  transition:       2'10 3'-1- ->       2'00 6'000101
  transition:       2'01 3'000 ->       2'00 6'100010
  transition:       2'01 3'001 ->       2'01 6'101010
  transition:       2'01 3'10- ->       2'10 6'110010
  transition:       2'01 3'-1- ->       2'00 6'100010
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\uf16soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22574
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:467$5066_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:495$5074_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:498$5076_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:500$5109_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$22602
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19311_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19507_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19712_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19908_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20112_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20387_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20834_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21176_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$22681
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:627$5174_Y
  found state code: 4'1100
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$22683
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19350_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$22685
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:802$5272_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:790$5267_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$22687
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$22689
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19372_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18871_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:727$5245_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:723$5224_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:707$5218_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20218_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:673$5193_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:675$5197_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18958_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18952_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$22693
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:651$5184_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:653$5185_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:623$5171_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:576$5130_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20859_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20891_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20958_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20993_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21029_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:604$5158_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:600$5153_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:596$5150_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:592$5147_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:584$5137_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:584$5139_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:580$5134_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:611$5167_Y
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:569$5129_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:576$5130_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:858$5293_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:876$5298_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:877$5302_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18871_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18952_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18958_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19051_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19128_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19350_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19372_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20218_CMP
  ctrl inputs: { \u_usb_cdc.clk_gate_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21176_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21029_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20993_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20958_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20891_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20859_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20834_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20387_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20112_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19908_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19712_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19507_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19311_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:802$5272_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:790$5267_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:727$5245_Y $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:723$5224_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:707$5218_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:675$5197_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:673$5193_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:653$5185_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:651$5184_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:627$5174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:623$5171_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:611$5167_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:604$5158_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:600$5153_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:596$5150_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:592$5147_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:584$5139_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:584$5137_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:580$5134_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:569$5129_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:500$5109_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:498$5076_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:495$5074_Y $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:467$5066_Y \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i $auto$opt_reduce.cc:134:opt_pmux$22602 $auto$opt_reduce.cc:134:opt_pmux$22681 $auto$opt_reduce.cc:134:opt_pmux$22683 $auto$opt_reduce.cc:134:opt_pmux$22685 $auto$opt_reduce.cc:134:opt_pmux$22687 $auto$opt_reduce.cc:134:opt_pmux$22689 $auto$opt_reduce.cc:134:opt_pmux$22693 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20218_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19372_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19350_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19128_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19051_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18958_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18952_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18871_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:877$5302_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:876$5298_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:858$5293_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:576$5130_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 49'0------------------------------------------------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1--------------------------------------0--------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000000000001xxxx  <ignored invalid transition!>
  transition:     4'0000 49'1----------------------------------01001-0------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1-0-----0000000--------------------01001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1--000001-------------00-----------0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1-------1-------------1----------0-0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1-------1-------------1----------1-0100101------- ->     4'0001 16'0000000000010001
  transition:     4'0000 49'1--1----1----------------------0---0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1--1----1----------------------1---0100101------- ->     4'0010 16'0000000000010010
  transition:     4'0000 49'1---1---1-----------------------0--0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1---1---1-----------------------1--0100101------- ->     4'0011 16'0000000000010011
  transition:     4'0000 49'1----1--1---------------------0----0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1----1--1---------------------1----0100101------- ->     4'0111 16'0000000000010111
  transition:     4'0000 49'1-------1--------------1-----0-----0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1-------1--------------1-----1-----0100101------- ->     4'1000 16'0000000000011000
  transition:     4'0000 49'1-----1-1-------------------0------0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1-----1-1-------------------1------0100101------- ->     4'1001 16'0000000000011001
  transition:     4'0000 49'1------11------------------0-------0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1------11------------------1-------0100101------- ->     4'1010 16'0000000000011010
  transition:     4'0000 49'1-------1-----------------0--------0100111------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1-------1-----------------1--------0100111------- ->     4'1011 16'0000000000011011
  transition:     4'0000 49'1--------1-------------------------01001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1---------1------------------------01001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1----------1-----------------------01001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1-----------1----------------------01001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1------------1---------------------01001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1-------------1--------------------01001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1----------------------------------0-001--1------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1----------------------------------1-001--------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1------------------------------------101--------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1-------------------------------------11--------- ->     4'0000 16'0000000000010000
  transition:     4'1000 49'0------------------------------------------------ ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1--------------------------------------0--------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'001000000000xxxx  <ignored invalid transition!>
  transition:     4'1000 49'1----------------------------------01001-0------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1-0-----0000000--------------------01001-1------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1-1-------------------------------001001-1------- ->     4'0000 16'0010000000000000
  transition:     4'1000 49'1-1-------------------------------101001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1-------1--------------------------01001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1--------1--------------0----------01001-1------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1--------1--------------1----------01001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1---------1-------------0----------01001-1------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1---------1-------------1----------01001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1----------1-----0-----------------01001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1----------1-----1-----------------01001-1------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1-----------1-----------0----------01001-1------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1------------1-0-------------------01001-1------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1------------1-1-------------------01001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1-------------1---------0----------01001-1------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1-------------1---------1----------01001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1----------------------------------0-001--1------ ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1----------------------------------1-001--------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1------------------------------------101--------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1-------------------------------------11--------- ->     4'1000 16'0010000000001000
  transition:     4'0100 49'0------------------------------------------------ ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1--------------------------------------0--------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000000000100xxxx  <ignored invalid transition!>
  transition:     4'0100 49'1----------------------------------01001-0------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1-0-----0000000--------------------01001-1------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000000001000000
  transition:     4'0100 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'1--------1-------------------------01001-1------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1---------1------------------------01001-1------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1----------1------------0----------01001-1------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1----------1------------1----------01001-1------- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'1-----------1-----------0----------01001-1------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'1------------1---------------------01001-1------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1-------------1--------------------01001-1------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1----------------------------------0-001--1------ ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1----------------------------------1-001--------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1------------------------------------101--------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1-------------------------------------11--------- ->     4'0100 16'0000000001000100
  transition:     4'1100 49'0------------------------------------------------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1--------------------------------------0--------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000000000010xxxx  <ignored invalid transition!>
  transition:     4'1100 49'1----------------------------------01001-0------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1-0-----0000000--------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000000000100000
  transition:     4'1100 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1--------1-------------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1---------1------------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1----------1-----------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1-----------1----------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1------------1---------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1-------------1--------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1----------------------------------0-001--1------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1----------------------------------1-001--------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1------------------------------------101--------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1-------------------------------------11--------- ->     4'1100 16'0000000000101100
  transition:     4'0010 49'0------------------------------------------------ ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1--------------------------------------0--------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000010000000xxxx  <ignored invalid transition!>
  transition:     4'0010 49'1----------------------------------01001-0------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1-0-----0000000--------------------01001-1------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000100000000000
  transition:     4'0010 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1--------1--------------0----------01001-1------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1--------1--------------1----------01001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1---------1-------------0----------01001-1------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1---------1-------------1----------01001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1----------1------------0----------01001-1------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1----------1------------1----------01001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1-----------1-----------0----------01001-1------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1------------1--0------------------01001-1------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1------------1--1------------------01001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1-------------1---------0----------01001-1------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1-------------1---------1----------01001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1----------------------------------0-001--1------ ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1----------------------------------1-001--------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1------------------------------------101--------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1-------------------------------------11--------- ->     4'0010 16'0000100000000010
  transition:     4'1010 49'0------------------------------------------------ ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1--------------------------------------0--------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000001000000xxxx  <ignored invalid transition!>
  transition:     4'1010 49'1----------------------------------01001-0------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1-0-----0000000--------------------01001-1------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000010000000000
  transition:     4'1010 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1--------1------------00-----------01001-1------- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1--------1------------1------------01001-1------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1--------1-------------1-----------01001-1------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1---------1-------------0----------01001-1------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1---------1-------------1----------01001-1------- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1----------1------------0----------01001-1------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1----------1------------1----------01001-1------- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1-----------1-----------0----------01001-1------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1------------1----------0----------01001-1---0--- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1------------1----------1----------01001-1---0--- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1-------------1---------0----------01001-1------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1-------------1---------1----------01001-1------- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1----------------------------------0-001--1------ ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1----------------------------------1-001--------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1------------------------------------101--------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1-------------------------------------11--------- ->     4'1010 16'0000010000001010
  transition:     4'0001 49'0------------------------------------------------ ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1--------------------------------------0--------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000000010000xxxx  <ignored invalid transition!>
  transition:     4'0001 49'1----------------------------------01001-0------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1-0-----0000000--------------------01001-1------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000000100000000
  transition:     4'0001 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1--------1---------------0---------01001-1------- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1--------1---------------1---------01001-1------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1---------1-------------0----------01001-1------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1---------1-------------1----------01001-1------- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1----------1-------0---------------01001-1------- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1----------1-------1---------------01001-1------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1-----------1-----------0----------01001-1------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1------------1----------0----------01001-1---0--- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1------------1----------1----------01001-1---0--- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1-------------1---------0----------01001-1------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1-------------1---------1----------01001-1------- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1----------------------------------0-001--1------ ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1----------------------------------1-001--------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1------------------------------------101--------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1-------------------------------------11--------- ->     4'0001 16'0000000100000001
  transition:     4'1001 49'0------------------------------------------------ ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1--------------------------------------0--------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000000100000xxxx  <ignored invalid transition!>
  transition:     4'1001 49'1----------------------------------01001-0------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1-0-----0000000--------------------01001-1------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000001000000000
  transition:     4'1001 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'10-------1-------------------------01001-1------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'11-------1-------------------------01001-1------- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'1---------1-------------0----------01001-1------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1---------1-------------1----------01001-1------- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'1----------1------------0----------01001-1------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1----------1------------1----------01001-1------- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'1-----------1-----------0----------01001-1------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'1------------1----------0----------01001-1---0--- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1------------1----------1----------01001-1---0--- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'1-------------1---------0----------01001-1------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1-------------1---------1----------01001-1------- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'1----------------------------------0-001--1------ ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1----------------------------------1-001--------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1------------------------------------101--------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1-------------------------------------11--------- ->     4'1001 16'0000001000001001
  transition:     4'0101 49'0------------------------------------------------ ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1--------------------------------------0--------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000000001000xxxx  <ignored invalid transition!>
  transition:     4'0101 49'1----------------------------------01001-0------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1-0-----0000000--------------------01001-1------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000000010000000
  transition:     4'0101 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'1--------1-------------------------01001-1------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1---------1------------------------01001-1------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1----------1------------0----------01001-1------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1----------1------------1----------01001-1------- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'1-----------1-----------0----------01001-1------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'1------------1---------------------01001-1------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1-------------1--------------------01001-1------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1----------------------------------0-001--1------ ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1----------------------------------1-001--------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1------------------------------------101--------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1-------------------------------------11--------- ->     4'0101 16'0000000010000101
  transition:     4'0011 49'0------------------------------------------------ ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1--------------------------------------0--------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'100000000000xxxx  <ignored invalid transition!>
  transition:     4'0011 49'1----------------------------------01001-0------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1-0-----0000000--------------------01001-1------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1-1-------------------------------001001-1------- ->     4'0000 16'1000000000000000
  transition:     4'0011 49'1-1-------------------------------101001-1------- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'1-------1--------------------------01001-1------- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'1--------1--------------0----------01001-1------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1--------1--------------1----------01001-1------- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'1---------1---------00-------------01001-1------- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'1---------1---------10-------------01001-1------- ->     4'0101 16'1000000000000101
  transition:     4'0011 49'1---------1----------1-------------01001-1------- ->     4'0100 16'1000000000000100
  transition:     4'0011 49'1----------1-----------------------01001-1------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1-----------1----------------------01001-1------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1------------1---------------------01001-1------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1-------------1--------------------01001-1------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1----------------------------------0-001--1------ ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1----------------------------------1-001--------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1------------------------------------101--------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1-------------------------------------11--------- ->     4'0011 16'1000000000000011
  transition:     4'1011 49'0------------------------------------------------ ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1--------------------------------------0--------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000000000000xxxx  <ignored invalid transition!>
  transition:     4'1011 49'1----------------------------------01001-0------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1-0-----0000000--------------------01001-1------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000000000000000
  transition:     4'1011 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000000000001100
  transition:     4'1011 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000000000001100
  transition:     4'1011 49'1--------1-------------------------01001-1------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1---------1------------------------01001-1------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1----------1-----------------------01001-1------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1-----------1----------------------01001-1------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1------------1---------------------01001-1------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1-------------1--------------------01001-1------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1----------------------------------0-001--1------ ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1----------------------------------1-001--------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1------------------------------------101--------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1-------------------------------------11--------- ->     4'1011 16'0000000000001011
  transition:     4'0111 49'0------------------------------------------------ ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1--------------------------------------0--------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'010000000000xxxx  <ignored invalid transition!>
  transition:     4'0111 49'1----------------------------------01001-0------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1-0-----0000000--------------------01001-1------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1-1-------------------------------001001-1------- ->     4'0000 16'0100000000000000
  transition:     4'0111 49'1-1-------------------------------101001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1-------1--------------------------01001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1--------1--------------0----------01001-1------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1--------1--------------1----------01001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1---------1-------------0----------01001-1------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1---------1-------------1----------01001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1----------1------0----------------01001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1----------1------1----------------01001-1------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1-----------1-----------0----------01001-1------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1------------1--0------------------01001-1------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1------------1--1------------------01001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1-------------1---------0----------01001-1------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1-------------1---------1----------01001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1----------------------------------0-001--1------ ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1----------------------------------1-001--------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1------------------------------------101--------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1-------------------------------------11--------- ->     4'0111 16'0100000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\uf16soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22566
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:467$5066_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:495$5074_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:498$5076_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:500$5109_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CTRL
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:885$5324_Y
  found state code: 3'110
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:875$5304_Y
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 3'001
  found state code: 3'111
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:857$5292_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:858$5293_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:863$5295_Y
  found state code: 3'100
  found state code: 3'101
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:496$5075_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:496$5075_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0]
  ctrl inputs: { \u_usb_cdc.clk_gate_q \u_usb_cdc.u_sie.in_data_ack_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:885$5324_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:875$5304_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:863$5295_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:858$5293_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:857$5292_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:500$5109_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:498$5076_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:495$5074_Y $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:467$5066_Y \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:496$5075_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y }
  transition:      3'000 15'0-------------- ->      3'000 12'100000010000
  transition:      3'000 15'1----------0--- ->      3'000 12'100000010000
  transition:      3'000 15'1-------0001--- ->      3'000 12'100000010000
  transition:      3'000 15'1-------1001--- ->      3'001 12'100000010010
  transition:      3'000 15'1--------101--- ->      3'010 12'100000010100
  transition:      3'000 15'1---------11--- ->      3'000 12'100000010000
  transition:      3'100 15'0-------------- ->      3'100 12'000001011000
  transition:      3'100 15'1----------0--- ->      3'100 12'000001011000
  transition:      3'100 15'1-------0001-0- ->      3'100 12'000001011000
  transition:      3'100 15'1-------0001-1- ->      3'110 12'000001011100
  transition:      3'100 15'1-------1001--- ->      3'001 12'000001010010
  transition:      3'100 15'1--------101--- ->      3'010 12'000001010100
  transition:      3'100 15'1---------11--- ->      3'000 12'000001010000
  transition:      3'010 15'0-------------- ->      3'010 12'000000110100
  transition:      3'010 15'1----------0--- ->      3'010 12'000000110100
  transition:      3'010 15'1------00001--0 ->      3'001 12'000000110010
  transition:      3'010 15'1----00100010-0 ->      3'100 12'000000111000
  transition:      3'010 15'1----10100010-0 ->      3'101 12'000000111010
  transition:      3'010 15'1-----0100011-0 ->      3'011 12'000000110110
  transition:      3'010 15'1-----110001--0 ->      3'001 12'000000110010
  transition:      3'010 15'1-------0001--1 ->      3'010 12'000000110100
  transition:      3'010 15'1-------1001--- ->      3'001 12'000000110010
  transition:      3'010 15'1--------101--- ->      3'010 12'000000110100
  transition:      3'010 15'1---------11--- ->      3'000 12'000000110000
  transition:      3'110 15'0-------------- ->      3'110 12'000100011100
  transition:      3'110 15'1----------0--- ->      3'110 12'000100011100
  transition:      3'110 15'1-------0001--- ->      3'000 12'000100010000
  transition:      3'110 15'1-------1001--- ->      3'001 12'000100010010
  transition:      3'110 15'1--------101--- ->      3'010 12'000100010100
  transition:      3'110 15'1---------11--- ->      3'000 12'000100010000
  transition:      3'001 15'0-------------- ->      3'001 12'000000000011
  transition:      3'001 15'1----------0--- ->      3'001 12'000000000011
  transition:      3'001 15'1-------0001--- ->      3'001 12'000000000011
  transition:      3'001 15'1-------1001--- ->      3'001 12'000000000011
  transition:      3'001 15'1--------101--- ->      3'010 12'000000000101
  transition:      3'001 15'1---------11--- ->      3'001 12'000000000011
  transition:      3'101 15'0-------------- ->      3'101 12'000010011010
  transition:      3'101 15'1----------0--- ->      3'101 12'000010011010
  transition:      3'101 15'1-------0001--- ->      3'110 12'000010011100
  transition:      3'101 15'1-------1001--- ->      3'001 12'000010010010
  transition:      3'101 15'1--------101--- ->      3'010 12'000010010100
  transition:      3'101 15'1---------11--- ->      3'000 12'000010010000
  transition:      3'011 15'0-------------- ->      3'011 12'010000010110
  transition:      3'011 15'1----------0--- ->      3'011 12'010000010110
  transition:      3'011 15'1---0---0001--- ->      3'011 12'010000010110
  transition:      3'011 15'10--1---0001-0- ->      3'001 12'010000010010
  transition:      3'011 15'10--1---0001-1- ->      3'011 12'010000010110
  transition:      3'011 15'11--1---0001--- ->      3'111 12'010000011110
  transition:      3'011 15'1-------1001--- ->      3'001 12'010000010010
  transition:      3'011 15'1--------101--- ->      3'010 12'010000010100
  transition:      3'011 15'1---------11--- ->      3'000 12'010000010000
  transition:      3'111 15'0-------------- ->      3'111 12'001000011110
  transition:      3'111 15'1----------0--- ->      3'111 12'001000011110
  transition:      3'111 15'1--0----0001--- ->      3'111 12'001000011110
  transition:      3'111 15'1--1----0001--- ->      3'000 12'001000010000
  transition:      3'111 15'1-------1001--- ->      3'001 12'001000010010
  transition:      3'111 15'1--------101--- ->      3'010 12'001000010100
  transition:      3'111 15'1---------11--- ->      3'000 12'001000010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\uf16soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$22417
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate_q
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$or$../../../common/hdl/usb_cdc_lib/sie.v:323$3282_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10071_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10072_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10073_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:325$3287_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10075_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:324$3285_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10077_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:324$3284_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10044_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10064_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../common/hdl/usb_cdc_lib/sie.v:606$3821_Y
  found ctrl input: \u_usb_cdc.u_sie.in_valid_i
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:461$3537_Y
  found ctrl input: \u_usb_cdc.sie2i_stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../common/hdl/usb_cdc_lib/sie.v:577$3787_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../common/hdl/usb_cdc_lib/sie.v:593$3794_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:531$3692_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:448$3527_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:496$3611_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:497$3612_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:502$3613_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:503$3614_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:434$3508_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$9408_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$9409_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../common/hdl/usb_cdc_lib/sie.v:446$3528_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:324$3284_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:324$3285_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:325$3287_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10044_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10064_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10071_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10072_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10073_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10075_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10077_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10564_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10568_CMP
  ctrl inputs: { \u_usb_cdc.clk_gate_q \u_usb_cdc.sie2i_stall \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq $flatten\u_usb_cdc.\u_sie.$procmux$9409_CMP $flatten\u_usb_cdc.\u_sie.$procmux$9408_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../common/hdl/usb_cdc_lib/sie.v:606$3821_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../common/hdl/usb_cdc_lib/sie.v:593$3794_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../common/hdl/usb_cdc_lib/sie.v:577$3787_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:531$3692_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:503$3614_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:502$3613_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:497$3612_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:496$3611_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:461$3537_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../common/hdl/usb_cdc_lib/sie.v:446$3528_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:448$3527_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:434$3508_Y $flatten\u_usb_cdc.\u_sie.$or$../../../common/hdl/usb_cdc_lib/sie.v:323$3282_Y \u_usb_cdc.u_sie.in_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$10568_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10564_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10077_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10075_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10073_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10072_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10071_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10064_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10044_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:325$3287_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:324$3285_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:324$3284_Y }
  transition:     4'0000 20'0------------------- ->     4'0000 16'0000000010000000
  transition:     4'0000 20'1-----------------0- ->     4'0000 16'0000000010000000
  transition:     4'0000 20'1-00--------------1- ->     4'0000 16'0000000010000000
  transition:     4'0000 20'1-10--------------1- ->     4'0001 16'0000000010001000
  transition:     4'0000 20'1--1--------------1- ->     4'0000 16'0000000010000000
  transition:     4'1000 20'0------------------- ->     4'1000 16'0000100001000000
  transition:     4'1000 20'1-----------------0- ->     4'1000 16'0000100001000000
  transition:     4'1000 20'1--0----------0---1- ->     4'0000 16'0000100000000000
  transition:     4'1000 20'10-0---00-----1---1- ->     4'1001 16'0000100001001000
  transition:     4'1000 20'10-0---10-----1---1- ->     4'1010 16'0000100001010000
  transition:     4'1000 20'10-0----1-----1---1- ->     4'0000 16'0000100000000000
  transition:     4'1000 20'11-0----------1---1- ->     4'0000 16'0000100000000000
  transition:     4'1000 20'1--1--------------1- ->     4'0000 16'0000100000000000
  transition:     4'0100 20'0------------------- ->     4'0100 16'0001000000100000
  transition:     4'0100 20'1-----------------0- ->     4'0100 16'0001000000100000
  transition:     4'0100 20'1-00--------------1- ->     4'0000 16'0001000000000000
  transition:     4'0100 20'1-10--------------1- ->     4'0101 16'0001000000101000
  transition:     4'0100 20'1--1--------------1- ->     4'0000 16'0001000000000000
  transition:     4'0010 20'0------------------- ->     4'0010 16'0010000000010000
  transition:     4'0010 20'1-----------------0- ->     4'0010 16'0010000000010000
  transition:     4'0010 20'1-00--------------1- ->     4'0000 16'0010000000000000
  transition:     4'0010 20'1-10--------------1- ->     4'0011 16'0010000000011000
  transition:     4'0010 20'1--1--------------1- ->     4'0000 16'0010000000000000
  transition:     4'1010 20'0------------------- ->     4'1010 16'0000001001010000
  transition:     4'1010 20'1-----------------0- ->     4'1010 16'0000001001010000
  transition:     4'1010 20'1--0--------------1- ->     4'1011 16'0000001001011000
  transition:     4'1010 20'1--1--------------1- ->     4'0000 16'0000001000000000
  transition:     4'0110 20'0------------------- ->     4'0110 16'0000000100110000
  transition:     4'0110 20'1-----------------0- ->     4'0110 16'0000000100110000
  transition:     4'0110 20'1-00--------------1- ->     4'0000 16'0000000100000000
  transition:     4'0110 20'1-10--------------1- ->     4'0110 16'0000000100110000
  transition:     4'0110 20'1--1--------------1- ->     4'0000 16'0000000100000000
  transition:     4'0001 20'0------------------- ->     4'0001 16'0000000000001001
  transition:     4'0001 20'1-----------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 20'1-00-------------01- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-10-------------01- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-0000-----------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-1000-----------11- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-001------------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-101------------11- ->     4'0010 16'0000000000010001
  transition:     4'0001 20'1-00-1-----------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-10-1---------0-11- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-10-1---------1-11- ->     4'0100 16'0000000000100001
  transition:     4'0001 20'1--1--------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 20'0------------------- ->     4'1001 16'0000010001001000
  transition:     4'1001 20'1-----------------0- ->     4'1001 16'0000010001001000
  transition:     4'1001 20'1--0--0-----------10 ->     4'1010 16'0000010001010000
  transition:     4'1001 20'1--0--0-----------11 ->     4'1001 16'0000010001001000
  transition:     4'1001 20'1--0--1-----------1- ->     4'1010 16'0000010001010000
  transition:     4'1001 20'1--1--------------1- ->     4'0000 16'0000010000000000
  transition:     4'0101 20'0------------------- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1-----------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1-00-----0--------1- ->     4'0000 16'0000000000000100
  transition:     4'0101 20'1-00-----1------0-1- ->     4'0000 16'0000000000000100
  transition:     4'0101 20'1-00-----1------1-1- ->     4'0111 16'0000000000111100
  transition:     4'0101 20'1-10--------------1- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1--1--------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 20'0------------------- ->     4'0011 16'0000000000011010
  transition:     4'0011 20'1-----------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 20'1-00---------0----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00-------001----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00------0101----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00------1101----1- ->     4'1000 16'0000000001000010
  transition:     4'0011 20'1-00--------11----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-10--------------1- ->     4'0110 16'0000000000110010
  transition:     4'0011 20'1--1--------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 20'0------------------- ->     4'1011 16'0100000001011000
  transition:     4'1011 20'1-----------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 20'1--0--------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 20'1--1--------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 20'0------------------- ->     4'0111 16'1000000000111000
  transition:     4'0111 20'1-----------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 20'1--0--------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 20'1--1--------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\uf16soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22442
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.sample_clk
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_en_q
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12074_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11289_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11322_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11956_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12068_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:341$2776_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:286$2756_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:141$2730_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:141$2729_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:318$2771_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:289$2759_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:307$2766_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../common/hdl/usb_cdc_lib/phy_rx.v:309$2769_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../common/hdl/usb_cdc_lib/phy_rx.v:286$2758_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../common/hdl/usb_cdc_lib/phy_rx.v:290$2762_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../common/hdl/usb_cdc_lib/phy_rx.v:281$2755_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12074_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12068_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11956_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11322_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11289_CMP
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.sample_clk \u_usb_cdc.u_sie.u_phy_rx.rx_en_q $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:141$2729_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:141$2730_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../common/hdl/usb_cdc_lib/phy_rx.v:281$2755_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:286$2756_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../common/hdl/usb_cdc_lib/phy_rx.v:286$2758_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:289$2759_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../common/hdl/usb_cdc_lib/phy_rx.v:290$2762_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:307$2766_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../common/hdl/usb_cdc_lib/phy_rx.v:309$2769_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:318$2771_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:341$2776_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11289_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11322_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11956_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12068_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12074_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000010
  transition:      3'000 13'10----------- ->      3'000 8'00000010
  transition:      3'000 13'11--0-------- ->      3'000 8'00000010
  transition:      3'000 13'11--1-------- ->      3'001 8'00100010
  transition:      3'100 13'0------------ ->      3'100 8'10000001
  transition:      3'100 13'10----------- ->      3'000 8'00000001
  transition:      3'100 13'11----------- ->      3'000 8'00000001
  transition:      3'010 13'0------------ ->      3'010 8'01001000
  transition:      3'010 13'10----------- ->      3'000 8'00001000
  transition:      3'010 13'1100-0-----0- ->      3'010 8'01001000
  transition:      3'010 13'1100-0-0---1- ->      3'010 8'01001000
  transition:      3'010 13'1100-0-1---1- ->      3'100 8'10001000
  transition:      3'010 13'1110-0------- ->      3'100 8'10001000
  transition:      3'010 13'11-1-0---00-- ->      3'100 8'10001000
  transition:      3'010 13'11-1-0---01-- ->      3'010 8'01001000
  transition:      3'010 13'11-1-0---1--- ->      3'011 8'01101000
  transition:      3'010 13'11---1------- ->      3'100 8'10001000
  transition:      3'001 13'0------------ ->      3'001 8'00100100
  transition:      3'001 13'10----------- ->      3'000 8'00000100
  transition:      3'001 13'11----00----- ->      3'001 8'00100100
  transition:      3'001 13'11----010---- ->      3'000 8'00000100
  transition:      3'001 13'11----011---- ->      3'010 8'01000100
  transition:      3'001 13'11----1------ ->      3'000 8'00000100
  transition:      3'011 13'0------------ ->      3'011 8'01110000
  transition:      3'011 13'10----------- ->      3'000 8'00010000
  transition:      3'011 13'11----------0 ->      3'100 8'10010000
  transition:      3'011 13'11----------1 ->      3'000 8'00010000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.state_q' from module `\uf16soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22446
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate_q
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$22646
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:180$2735_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12207_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12219_CMP
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:209$2744_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:203$2742_Y
  found state code: 3'010
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12229_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12219_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12207_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12163_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:180$2735_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$22646 \u_usb_cdc.clk_gate_q $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:203$2742_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:209$2744_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:180$2735_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12163_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12207_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12219_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12229_CMP }
  transition:      3'000 4'-0-- ->      3'000 8'00000001
  transition:      3'000 4'-1-- ->      3'001 8'00100001
  transition:      3'010 4'-0-- ->      3'010 8'01000100
  transition:      3'010 4'-1-0 ->      3'010 8'01000100
  transition:      3'010 4'-1-1 ->      3'011 8'01100100
  transition:      3'001 4'-0-- ->      3'001 8'00100010
  transition:      3'001 4'-10- ->      3'001 8'00100010
  transition:      3'001 4'-11- ->      3'010 8'01000010
  transition:      3'011 4'-0-- ->      3'011 8'01110000
  transition:      3'011 4'-1-- ->      3'011 8'01110000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\uf16soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$22584
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate_q
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../common/hdl/usb_cdc_lib/phy_tx.v:88$15_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../common/hdl/usb_cdc_lib/phy_tx.v:57$3_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21906_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21991_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../common/hdl/usb_cdc_lib/sie.v:645$3872_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../common/hdl/usb_cdc_lib/phy_tx.v:112$23_Y
  found ctrl input: \u_usb_cdc.u_sie.tx_valid
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../common/hdl/usb_cdc_lib/sie.v:645$3872_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21991_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21906_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../common/hdl/usb_cdc_lib/phy_tx.v:57$3_Y
  ctrl inputs: { \u_usb_cdc.clk_gate_q $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../common/hdl/usb_cdc_lib/phy_tx.v:88$15_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../common/hdl/usb_cdc_lib/phy_tx.v:112$23_Y \u_usb_cdc.u_sie.tx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../common/hdl/usb_cdc_lib/phy_tx.v:57$3_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21906_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21991_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../common/hdl/usb_cdc_lib/sie.v:645$3872_Y }
  transition:       2'00 4'0--- ->       2'00 6'000001
  transition:       2'00 4'10-0 ->       2'00 6'000001
  transition:       2'00 4'10-1 ->       2'01 6'001001
  transition:       2'00 4'11-- ->       2'00 6'000001
  transition:       2'10 4'0--- ->       2'10 6'010100
  transition:       2'10 4'100- ->       2'10 6'010100
  transition:       2'10 4'1010 ->       2'11 6'011100
  transition:       2'10 4'1011 ->       2'10 6'010100
  transition:       2'10 4'11-- ->       2'10 6'010100
  transition:       2'01 4'0--- ->       2'01 6'001010
  transition:       2'01 4'100- ->       2'01 6'001010
  transition:       2'01 4'1010 ->       2'00 6'000010
  transition:       2'01 4'1011 ->       2'10 6'010010
  transition:       2'01 4'11-- ->       2'01 6'001010
  transition:       2'11 4'0--- ->       2'11 6'111000
  transition:       2'11 4'100- ->       2'11 6'111000
  transition:       2'11 4'101- ->       2'00 6'100000
  transition:       2'11 4'11-- ->       2'11 6'111000

21.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$22769' from module `\uf16soc'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$22762' from module `\uf16soc'.
  Merging pattern 4'-0-- and 4'-1-- from group (3 3 8'01110000).
  Merging pattern 4'-1-- and 4'-0-- from group (3 3 8'01110000).
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$22646.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$22755' from module `\uf16soc'.
  Merging pattern 13'10----------- and 13'11----------- from group (1 0 8'00000001).
  Merging pattern 13'11----------- and 13'10----------- from group (1 0 8'00000001).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$22741' from module `\uf16soc'.
  Merging pattern 20'1--0--------------1- and 20'1--1--------------1- from group (10 0 16'0100000000000000).
  Merging pattern 20'1--1--------------1- and 20'1--0--------------1- from group (10 0 16'0100000000000000).
  Merging pattern 20'1--0--------------1- and 20'1--1--------------1- from group (11 0 16'1000000000000000).
  Merging pattern 20'1--1--------------1- and 20'1--0--------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$22730' from module `\uf16soc'.
  Merging pattern 15'1-------0001--- and 15'1-------1001--- from group (4 4 12'000000000011).
  Merging pattern 15'1-------1001--- and 15'1-------0001--- from group (4 4 12'000000000011).
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$22716' from module `\uf16soc'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$22681.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$22683.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$22687.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$22689.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$22693.
Optimizing FSM `$fsm$\u_app.u_uf16.fetch_status_q$22710' from module `\uf16soc'.
Optimizing FSM `$fsm$\u_app.rdsel_q$22700' from module `\uf16soc'.

21.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 198 unused cells and 198 unused wires.
<suppressed ~206 debug messages>

21.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_app.rdsel_q$22700' from module `\uf16soc'.
  Removing unused output signal $flatten\u_app.$0\rdsel_q[3:0] [0].
  Removing unused output signal $flatten\u_app.$0\rdsel_q[3:0] [1].
  Removing unused output signal $flatten\u_app.$0\rdsel_q[3:0] [2].
  Removing unused output signal $flatten\u_app.$0\rdsel_q[3:0] [3].
Optimizing FSM `$fsm$\u_app.u_uf16.fetch_status_q$22710' from module `\uf16soc'.
  Removing unused output signal $flatten\u_app.\u_uf16.$0\fetch_status_q[1:0] [0].
  Removing unused output signal $flatten\u_app.\u_uf16.$0\fetch_status_q[1:0] [1].
  Removing unused output signal $flatten\u_app.\u_uf16.$ne$../../../uf16/hdl/uf16.v:309$4353_Y.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$22716' from module `\uf16soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:576$5130_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19350_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20218_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$22730' from module `\uf16soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:496$5075_Y.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$22741' from module `\uf16soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$10044_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$10064_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$22755' from module `\uf16soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12068_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$22762' from module `\uf16soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12229_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$22769' from module `\uf16soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

21.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_app.rdsel_q$22700' from module `\uf16soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> --------1
  1000 -> -------1-
  0100 -> ------1--
  0010 -> -----1---
  0110 -> ----1----
  0001 -> ---1-----
  0101 -> --1------
  0011 -> -1-------
  0111 -> 1--------
Recoding FSM `$fsm$\u_app.u_uf16.fetch_status_q$22710' from module `\uf16soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$22716' from module `\uf16soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  1100 -> --------1---
  0010 -> -------1----
  1010 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$22730' from module `\uf16soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -------1
  100 -> ------1-
  010 -> -----1--
  110 -> ----1---
  001 -> ---1----
  101 -> --1-----
  011 -> -1------
  111 -> 1-------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$22741' from module `\uf16soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$22755' from module `\uf16soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$22762' from module `\uf16soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$22769' from module `\uf16soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

21.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_app.rdsel_q$22700' from module `uf16soc':
-------------------------------------

  Information on FSM $fsm$\u_app.rdsel_q$22700 (\u_app.rdsel_q):

  Number of input signals:    9
  Number of output signals:   8
  Number of state bits:       9

  Input signals:
    0: \u_app.gen_irqck[0].u_irqck.read_i
    1: $flatten\u_app.$eq$../hdl/uf16soc/app.v:240$5028_Y
    2: $flatten\u_app.$eq$../hdl/uf16soc/app.v:234$5026_Y
    3: $flatten\u_app.$eq$../hdl/uf16soc/app.v:228$5024_Y
    4: $flatten\u_app.$eq$../hdl/uf16soc/app.v:222$5022_Y
    5: $flatten\u_app.$eq$../hdl/uf16soc/app.v:216$5020_Y
    6: $flatten\u_app.$eq$../hdl/uf16soc/app.v:210$5018_Y
    7: $flatten\u_app.$eq$../hdl/uf16soc/app.v:204$5016_Y
    8: $flatten\u_app.$eq$../hdl/uf16soc/app.v:198$5014_Y

  Output signals:
    0: $flatten\u_app.$eq$../hdl/uf16soc/app.v:171$4988_Y
    1: $flatten\u_app.$eq$../hdl/uf16soc/app.v:170$4987_Y
    2: $flatten\u_app.$eq$../hdl/uf16soc/app.v:169$4986_Y
    3: $flatten\u_app.$eq$../hdl/uf16soc/app.v:168$4985_Y
    4: $flatten\u_app.$eq$../hdl/uf16soc/app.v:167$4984_Y
    5: $flatten\u_app.$eq$../hdl/uf16soc/app.v:166$4983_Y
    6: $flatten\u_app.$eq$../hdl/uf16soc/app.v:165$4982_Y
    7: $flatten\u_app.$eq$../hdl/uf16soc/app.v:164$4981_Y

  State encoding:
    0: 9'--------1  <RESET STATE>
    1: 9'-------1-
    2: 9'------1--
    3: 9'-----1---
    4: 9'----1----
    5: 9'---1-----
    6: 9'--1------
    7: 9'-1-------
    8: 9'1--------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'--------0   ->     0 8'00000000
      1:     0 9'000000001   ->     0 8'00000000
      2:     0 9'000000011   ->     1 8'00000000
      3:     0 9'0001----1   ->     2 8'00000000
      4:     0 9'01------1   ->     3 8'00000000
      5:     0 9'000001--1   ->     4 8'00000000
      6:     0 9'1-------1   ->     5 8'00000000
      7:     0 9'00001---1   ->     6 8'00000000
      8:     0 9'001-----1   ->     7 8'00000000
      9:     0 9'0000001-1   ->     8 8'00000000
     10:     1 9'--------0   ->     0 8'00000001
     11:     1 9'000000001   ->     0 8'00000001
     12:     1 9'000000011   ->     1 8'00000001
     13:     1 9'0001----1   ->     2 8'00000001
     14:     1 9'01------1   ->     3 8'00000001
     15:     1 9'000001--1   ->     4 8'00000001
     16:     1 9'1-------1   ->     5 8'00000001
     17:     1 9'00001---1   ->     6 8'00000001
     18:     1 9'001-----1   ->     7 8'00000001
     19:     1 9'0000001-1   ->     8 8'00000001
     20:     2 9'--------0   ->     0 8'00010000
     21:     2 9'000000001   ->     0 8'00010000
     22:     2 9'000000011   ->     1 8'00010000
     23:     2 9'0001----1   ->     2 8'00010000
     24:     2 9'01------1   ->     3 8'00010000
     25:     2 9'000001--1   ->     4 8'00010000
     26:     2 9'1-------1   ->     5 8'00010000
     27:     2 9'00001---1   ->     6 8'00010000
     28:     2 9'001-----1   ->     7 8'00010000
     29:     2 9'0000001-1   ->     8 8'00010000
     30:     3 9'--------0   ->     0 8'01000000
     31:     3 9'000000001   ->     0 8'01000000
     32:     3 9'000000011   ->     1 8'01000000
     33:     3 9'0001----1   ->     2 8'01000000
     34:     3 9'01------1   ->     3 8'01000000
     35:     3 9'000001--1   ->     4 8'01000000
     36:     3 9'1-------1   ->     5 8'01000000
     37:     3 9'00001---1   ->     6 8'01000000
     38:     3 9'001-----1   ->     7 8'01000000
     39:     3 9'0000001-1   ->     8 8'01000000
     40:     4 9'--------0   ->     0 8'00000100
     41:     4 9'000000001   ->     0 8'00000100
     42:     4 9'000000011   ->     1 8'00000100
     43:     4 9'0001----1   ->     2 8'00000100
     44:     4 9'01------1   ->     3 8'00000100
     45:     4 9'000001--1   ->     4 8'00000100
     46:     4 9'1-------1   ->     5 8'00000100
     47:     4 9'00001---1   ->     6 8'00000100
     48:     4 9'001-----1   ->     7 8'00000100
     49:     4 9'0000001-1   ->     8 8'00000100
     50:     5 9'--------0   ->     0 8'10000000
     51:     5 9'000000001   ->     0 8'10000000
     52:     5 9'000000011   ->     1 8'10000000
     53:     5 9'0001----1   ->     2 8'10000000
     54:     5 9'01------1   ->     3 8'10000000
     55:     5 9'000001--1   ->     4 8'10000000
     56:     5 9'1-------1   ->     5 8'10000000
     57:     5 9'00001---1   ->     6 8'10000000
     58:     5 9'001-----1   ->     7 8'10000000
     59:     5 9'0000001-1   ->     8 8'10000000
     60:     6 9'--------0   ->     0 8'00001000
     61:     6 9'000000001   ->     0 8'00001000
     62:     6 9'000000011   ->     1 8'00001000
     63:     6 9'0001----1   ->     2 8'00001000
     64:     6 9'01------1   ->     3 8'00001000
     65:     6 9'000001--1   ->     4 8'00001000
     66:     6 9'1-------1   ->     5 8'00001000
     67:     6 9'00001---1   ->     6 8'00001000
     68:     6 9'001-----1   ->     7 8'00001000
     69:     6 9'0000001-1   ->     8 8'00001000
     70:     7 9'--------0   ->     0 8'00100000
     71:     7 9'000000001   ->     0 8'00100000
     72:     7 9'000000011   ->     1 8'00100000
     73:     7 9'0001----1   ->     2 8'00100000
     74:     7 9'01------1   ->     3 8'00100000
     75:     7 9'000001--1   ->     4 8'00100000
     76:     7 9'1-------1   ->     5 8'00100000
     77:     7 9'00001---1   ->     6 8'00100000
     78:     7 9'001-----1   ->     7 8'00100000
     79:     7 9'0000001-1   ->     8 8'00100000
     80:     8 9'--------0   ->     0 8'00000010
     81:     8 9'000000001   ->     0 8'00000010
     82:     8 9'000000011   ->     1 8'00000010
     83:     8 9'0001----1   ->     2 8'00000010
     84:     8 9'01------1   ->     3 8'00000010
     85:     8 9'000001--1   ->     4 8'00000010
     86:     8 9'1-------1   ->     5 8'00000010
     87:     8 9'00001---1   ->     6 8'00000010
     88:     8 9'001-----1   ->     7 8'00000010
     89:     8 9'0000001-1   ->     8 8'00000010

-------------------------------------

FSM `$fsm$\u_app.u_uf16.fetch_status_q$22710' from module `uf16soc':
-------------------------------------

  Information on FSM $fsm$\u_app.u_uf16.fetch_status_q$22710 (\u_app.u_uf16.fetch_status_q):

  Number of input signals:    3
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \u_app.u_uf16.fetch
    1: $flatten\u_app.\u_uf16.$and$../../../uf16/hdl/uf16.v:296$4345_Y
    2: $flatten\u_app.\u_uf16.$and$../../../uf16/hdl/uf16.v:304$4352_Y

  Output signals:
    0: $flatten\u_app.\u_uf16.$ne$../../../uf16/hdl/uf16.v:253$4284_Y
    1: $flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:260$4308_Y
    2: $flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:275$4334_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'000   ->     0 3'001
      1:     0 3'-1-   ->     0 3'001
      2:     0 3'10-   ->     1 3'001
      3:     0 3'001   ->     2 3'001
      4:     1 3'-1-   ->     0 3'101
      5:     1 3'000   ->     1 3'101
      6:     1 3'10-   ->     1 3'101
      7:     1 3'001   ->     2 3'101
      8:     2 3'000   ->     0 3'010
      9:     2 3'-1-   ->     0 3'010
     10:     2 3'10-   ->     1 3'010
     11:     2 3'001   ->     2 3'010

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$22716' from module `uf16soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$22716 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   44
  Number of output signals:   9
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_pmux$22685
    1: $auto$opt_reduce.cc:134:opt_pmux$22602
    2: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_ctrl_endp.class_q
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:467$5066_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:495$5074_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:498$5076_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:500$5109_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:569$5129_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:580$5134_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:584$5137_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:584$5139_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:592$5147_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:596$5150_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:600$5153_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:604$5158_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:611$5167_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:623$5171_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:627$5174_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:651$5184_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:653$5185_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:673$5193_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:675$5197_Y
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:707$5218_Y
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:723$5224_Y
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:727$5245_Y
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:790$5267_Y
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:802$5272_Y
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19311_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19507_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19712_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19908_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20112_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20387_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20834_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20859_CMP
   37: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20891_CMP
   38: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20958_CMP
   39: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20993_CMP
   40: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21029_CMP
   41: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21176_CMP
   42: \u_usb_cdc.u_sie.data_q [15]
   43: \u_usb_cdc.clk_gate_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:858$5293_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:876$5298_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:877$5302_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18871_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18952_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18958_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19051_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19128_CMP
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19372_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 44'1----------------------------------0-001--1-   ->     0 9'000000000
      1:     0 44'1----------------------------------01001-0--   ->     0 9'000000000
      2:     0 44'1-1-------------------------------001001-1--   ->     0 9'000000000
      3:     0 44'1-0-----0000000--------------------01001-1--   ->     0 9'000000000
      4:     0 44'1-------------1--------------------01001-1--   ->     0 9'000000000
      5:     0 44'1------------1---------------------01001-1--   ->     0 9'000000000
      6:     0 44'1-----------1----------------------01001-1--   ->     0 9'000000000
      7:     0 44'1----------1-----------------------01001-1--   ->     0 9'000000000
      8:     0 44'1---------1------------------------01001-1--   ->     0 9'000000000
      9:     0 44'1--------1-------------------------01001-1--   ->     0 9'000000000
     10:     0 44'1--------------------------------------0----   ->     0 9'000000000
     11:     0 44'1----------------------------------1-001----   ->     0 9'000000000
     12:     0 44'1------------------------------------101----   ->     0 9'000000000
     13:     0 44'1-------------------------------------11----   ->     0 9'000000000
     14:     0 44'0-------------------------------------------   ->     0 9'000000000
     15:     0 44'1-------1--------------1-----1-----0100101--   ->     1 9'000000000
     16:     0 44'1-------1-------------1----------0-0100101--   ->     3 9'000000000
     17:     0 44'1---1---1-----------------------0--0100101--   ->     3 9'000000000
     18:     0 44'1--1----1----------------------0---0100101--   ->     3 9'000000000
     19:     0 44'1----1--1---------------------0----0100101--   ->     3 9'000000000
     20:     0 44'1-------1--------------1-----0-----0100101--   ->     3 9'000000000
     21:     0 44'1-----1-1-------------------0------0100101--   ->     3 9'000000000
     22:     0 44'1------11------------------0-------0100101--   ->     3 9'000000000
     23:     0 44'1--000001-------------00-----------0100101--   ->     3 9'000000000
     24:     0 44'1-------1-----------------0--------0100111--   ->     3 9'000000000
     25:     0 44'1-1-------------------------------101001-1--   ->     3 9'000000000
     26:     0 44'1--1----1----------------------1---0100101--   ->     4 9'000000000
     27:     0 44'1------11------------------1-------0100101--   ->     5 9'000000000
     28:     0 44'1-------1-------------1----------1-0100101--   ->     6 9'000000000
     29:     0 44'1-----1-1-------------------1------0100101--   ->     7 9'000000000
     30:     0 44'1---1---1-----------------------1--0100101--   ->     9 9'000000000
     31:     0 44'1-------1-----------------1--------0100111--   ->    10 9'000000000
     32:     0 44'1----1--1---------------------1----0100101--   ->    11 9'000000000
     33:     1 44'1-1-------------------------------001001-1--   ->     0 9'000000000
     34:     1 44'1----------------------------------0-001--1-   ->     1 9'000000000
     35:     1 44'1----------------------------------01001-0--   ->     1 9'000000000
     36:     1 44'1-------------1---------0----------01001-1--   ->     1 9'000000000
     37:     1 44'1-----------1-----------0----------01001-1--   ->     1 9'000000000
     38:     1 44'1---------1-------------0----------01001-1--   ->     1 9'000000000
     39:     1 44'1--------1--------------0----------01001-1--   ->     1 9'000000000
     40:     1 44'1----------1-----1-----------------01001-1--   ->     1 9'000000000
     41:     1 44'1------------1-0-------------------01001-1--   ->     1 9'000000000
     42:     1 44'1-0-----0000000--------------------01001-1--   ->     1 9'000000000
     43:     1 44'1--------------------------------------0----   ->     1 9'000000000
     44:     1 44'1----------------------------------1-001----   ->     1 9'000000000
     45:     1 44'1------------------------------------101----   ->     1 9'000000000
     46:     1 44'1-------------------------------------11----   ->     1 9'000000000
     47:     1 44'0-------------------------------------------   ->     1 9'000000000
     48:     1 44'1-1-------------------------------101001-1--   ->     3 9'000000000
     49:     1 44'1-------------1---------1----------01001-1--   ->     3 9'000000000
     50:     1 44'1-----------1-----------1----------01001-1--   ->     3 9'000000000
     51:     1 44'1---------1-------------1----------01001-1--   ->     3 9'000000000
     52:     1 44'1--------1--------------1----------01001-1--   ->     3 9'000000000
     53:     1 44'1----------1-----0-----------------01001-1--   ->     3 9'000000000
     54:     1 44'1------------1-1-------------------01001-1--   ->     3 9'000000000
     55:     1 44'1-------1--------------------------01001-1--   ->     3 9'000000000
     56:     2 44'1-1-------------------------------001001-1--   ->     0 9'000000010
     57:     2 44'1----------------------------------0-001--1-   ->     2 9'000000010
     58:     2 44'1----------------------------------01001-0--   ->     2 9'000000010
     59:     2 44'1-----------1-----------0----------01001-1--   ->     2 9'000000010
     60:     2 44'1----------1------------0----------01001-1--   ->     2 9'000000010
     61:     2 44'1-0-----0000000--------------------01001-1--   ->     2 9'000000010
     62:     2 44'1-------------1--------------------01001-1--   ->     2 9'000000010
     63:     2 44'1------------1---------------------01001-1--   ->     2 9'000000010
     64:     2 44'1---------1------------------------01001-1--   ->     2 9'000000010
     65:     2 44'1--------1-------------------------01001-1--   ->     2 9'000000010
     66:     2 44'1--------------------------------------0----   ->     2 9'000000010
     67:     2 44'1----------------------------------1-001----   ->     2 9'000000010
     68:     2 44'1------------------------------------101----   ->     2 9'000000010
     69:     2 44'1-------------------------------------11----   ->     2 9'000000010
     70:     2 44'0-------------------------------------------   ->     2 9'000000010
     71:     2 44'1-1-------------------------------101001-1--   ->     3 9'000000010
     72:     2 44'1-----------1-----------1----------01001-1--   ->     3 9'000000010
     73:     2 44'1----------1------------1----------01001-1--   ->     3 9'000000010
     74:     2 44'1-------1--------------------------01001-1--   ->     3 9'000000010
     75:     3 44'1-1-------------------------------001001-1--   ->     0 9'000000001
     76:     3 44'1----------------------------------0-001--1-   ->     3 9'000000001
     77:     3 44'1----------------------------------01001-0--   ->     3 9'000000001
     78:     3 44'1-1-------------------------------101001-1--   ->     3 9'000000001
     79:     3 44'1-0-----0000000--------------------01001-1--   ->     3 9'000000001
     80:     3 44'1-------------1--------------------01001-1--   ->     3 9'000000001
     81:     3 44'1------------1---------------------01001-1--   ->     3 9'000000001
     82:     3 44'1-----------1----------------------01001-1--   ->     3 9'000000001
     83:     3 44'1----------1-----------------------01001-1--   ->     3 9'000000001
     84:     3 44'1---------1------------------------01001-1--   ->     3 9'000000001
     85:     3 44'1--------1-------------------------01001-1--   ->     3 9'000000001
     86:     3 44'1-------1--------------------------01001-1--   ->     3 9'000000001
     87:     3 44'1--------------------------------------0----   ->     3 9'000000001
     88:     3 44'1----------------------------------1-001----   ->     3 9'000000001
     89:     3 44'1------------------------------------101----   ->     3 9'000000001
     90:     3 44'1-------------------------------------11----   ->     3 9'000000001
     91:     3 44'0-------------------------------------------   ->     3 9'000000001
     92:     4 44'1-1-------------------------------001001-1--   ->     0 9'001000000
     93:     4 44'1-1-------------------------------101001-1--   ->     3 9'001000000
     94:     4 44'1-------------1---------1----------01001-1--   ->     3 9'001000000
     95:     4 44'1-----------1-----------1----------01001-1--   ->     3 9'001000000
     96:     4 44'1----------1------------1----------01001-1--   ->     3 9'001000000
     97:     4 44'1---------1-------------1----------01001-1--   ->     3 9'001000000
     98:     4 44'1--------1--------------1----------01001-1--   ->     3 9'001000000
     99:     4 44'1------------1--1------------------01001-1--   ->     3 9'001000000
    100:     4 44'1-------1--------------------------01001-1--   ->     3 9'001000000
    101:     4 44'1----------------------------------0-001--1-   ->     4 9'001000000
    102:     4 44'1----------------------------------01001-0--   ->     4 9'001000000
    103:     4 44'1-------------1---------0----------01001-1--   ->     4 9'001000000
    104:     4 44'1-----------1-----------0----------01001-1--   ->     4 9'001000000
    105:     4 44'1----------1------------0----------01001-1--   ->     4 9'001000000
    106:     4 44'1---------1-------------0----------01001-1--   ->     4 9'001000000
    107:     4 44'1--------1--------------0----------01001-1--   ->     4 9'001000000
    108:     4 44'1------------1--0------------------01001-1--   ->     4 9'001000000
    109:     4 44'1-0-----0000000--------------------01001-1--   ->     4 9'001000000
    110:     4 44'1--------------------------------------0----   ->     4 9'001000000
    111:     4 44'1----------------------------------1-001----   ->     4 9'001000000
    112:     4 44'1------------------------------------101----   ->     4 9'001000000
    113:     4 44'1-------------------------------------11----   ->     4 9'001000000
    114:     4 44'0-------------------------------------------   ->     4 9'001000000
    115:     5 44'1-1-------------------------------001001-1--   ->     0 9'000100000
    116:     5 44'1------------1----------1----------01001-1-0   ->     3 9'000100000
    117:     5 44'1-1-------------------------------101001-1--   ->     3 9'000100000
    118:     5 44'1-------------1---------1----------01001-1--   ->     3 9'000100000
    119:     5 44'1-----------1-----------1----------01001-1--   ->     3 9'000100000
    120:     5 44'1----------1------------1----------01001-1--   ->     3 9'000100000
    121:     5 44'1---------1-------------1----------01001-1--   ->     3 9'000100000
    122:     5 44'1--------1------------00-----------01001-1--   ->     3 9'000100000
    123:     5 44'1-------1--------------------------01001-1--   ->     3 9'000100000
    124:     5 44'1------------1----------0----------01001-1-0   ->     5 9'000100000
    125:     5 44'1----------------------------------0-001--1-   ->     5 9'000100000
    126:     5 44'1----------------------------------01001-0--   ->     5 9'000100000
    127:     5 44'1-------------1---------0----------01001-1--   ->     5 9'000100000
    128:     5 44'1-----------1-----------0----------01001-1--   ->     5 9'000100000
    129:     5 44'1----------1------------0----------01001-1--   ->     5 9'000100000
    130:     5 44'1---------1-------------0----------01001-1--   ->     5 9'000100000
    131:     5 44'1--------1-------------1-----------01001-1--   ->     5 9'000100000
    132:     5 44'1--------1------------1------------01001-1--   ->     5 9'000100000
    133:     5 44'1-0-----0000000--------------------01001-1--   ->     5 9'000100000
    134:     5 44'1--------------------------------------0----   ->     5 9'000100000
    135:     5 44'1----------------------------------1-001----   ->     5 9'000100000
    136:     5 44'1------------------------------------101----   ->     5 9'000100000
    137:     5 44'1-------------------------------------11----   ->     5 9'000100000
    138:     5 44'0-------------------------------------------   ->     5 9'000100000
    139:     6 44'1-1-------------------------------001001-1--   ->     0 9'000001000
    140:     6 44'1------------1----------1----------01001-1-0   ->     3 9'000001000
    141:     6 44'1-1-------------------------------101001-1--   ->     3 9'000001000
    142:     6 44'1--------1---------------0---------01001-1--   ->     3 9'000001000
    143:     6 44'1-------------1---------1----------01001-1--   ->     3 9'000001000
    144:     6 44'1-----------1-----------1----------01001-1--   ->     3 9'000001000
    145:     6 44'1---------1-------------1----------01001-1--   ->     3 9'000001000
    146:     6 44'1----------1-------0---------------01001-1--   ->     3 9'000001000
    147:     6 44'1-------1--------------------------01001-1--   ->     3 9'000001000
    148:     6 44'1------------1----------0----------01001-1-0   ->     6 9'000001000
    149:     6 44'1----------------------------------0-001--1-   ->     6 9'000001000
    150:     6 44'1----------------------------------01001-0--   ->     6 9'000001000
    151:     6 44'1--------1---------------1---------01001-1--   ->     6 9'000001000
    152:     6 44'1-------------1---------0----------01001-1--   ->     6 9'000001000
    153:     6 44'1-----------1-----------0----------01001-1--   ->     6 9'000001000
    154:     6 44'1---------1-------------0----------01001-1--   ->     6 9'000001000
    155:     6 44'1----------1-------1---------------01001-1--   ->     6 9'000001000
    156:     6 44'1-0-----0000000--------------------01001-1--   ->     6 9'000001000
    157:     6 44'1--------------------------------------0----   ->     6 9'000001000
    158:     6 44'1----------------------------------1-001----   ->     6 9'000001000
    159:     6 44'1------------------------------------101----   ->     6 9'000001000
    160:     6 44'1-------------------------------------11----   ->     6 9'000001000
    161:     6 44'0-------------------------------------------   ->     6 9'000001000
    162:     7 44'1-1-------------------------------001001-1--   ->     0 9'000010000
    163:     7 44'1------------1----------1----------01001-1-0   ->     3 9'000010000
    164:     7 44'1-1-------------------------------101001-1--   ->     3 9'000010000
    165:     7 44'1-------------1---------1----------01001-1--   ->     3 9'000010000
    166:     7 44'1-----------1-----------1----------01001-1--   ->     3 9'000010000
    167:     7 44'1----------1------------1----------01001-1--   ->     3 9'000010000
    168:     7 44'1---------1-------------1----------01001-1--   ->     3 9'000010000
    169:     7 44'11-------1-------------------------01001-1--   ->     3 9'000010000
    170:     7 44'1-------1--------------------------01001-1--   ->     3 9'000010000
    171:     7 44'1------------1----------0----------01001-1-0   ->     7 9'000010000
    172:     7 44'1----------------------------------0-001--1-   ->     7 9'000010000
    173:     7 44'1----------------------------------01001-0--   ->     7 9'000010000
    174:     7 44'1-------------1---------0----------01001-1--   ->     7 9'000010000
    175:     7 44'1-----------1-----------0----------01001-1--   ->     7 9'000010000
    176:     7 44'1----------1------------0----------01001-1--   ->     7 9'000010000
    177:     7 44'1---------1-------------0----------01001-1--   ->     7 9'000010000
    178:     7 44'1-0-----0000000--------------------01001-1--   ->     7 9'000010000
    179:     7 44'10-------1-------------------------01001-1--   ->     7 9'000010000
    180:     7 44'1--------------------------------------0----   ->     7 9'000010000
    181:     7 44'1----------------------------------1-001----   ->     7 9'000010000
    182:     7 44'1------------------------------------101----   ->     7 9'000010000
    183:     7 44'1-------------------------------------11----   ->     7 9'000010000
    184:     7 44'0-------------------------------------------   ->     7 9'000010000
    185:     8 44'1-1-------------------------------001001-1--   ->     0 9'000000100
    186:     8 44'1-1-------------------------------101001-1--   ->     3 9'000000100
    187:     8 44'1-----------1-----------1----------01001-1--   ->     3 9'000000100
    188:     8 44'1----------1------------1----------01001-1--   ->     3 9'000000100
    189:     8 44'1-------1--------------------------01001-1--   ->     3 9'000000100
    190:     8 44'1----------------------------------0-001--1-   ->     8 9'000000100
    191:     8 44'1----------------------------------01001-0--   ->     8 9'000000100
    192:     8 44'1-----------1-----------0----------01001-1--   ->     8 9'000000100
    193:     8 44'1----------1------------0----------01001-1--   ->     8 9'000000100
    194:     8 44'1-0-----0000000--------------------01001-1--   ->     8 9'000000100
    195:     8 44'1-------------1--------------------01001-1--   ->     8 9'000000100
    196:     8 44'1------------1---------------------01001-1--   ->     8 9'000000100
    197:     8 44'1---------1------------------------01001-1--   ->     8 9'000000100
    198:     8 44'1--------1-------------------------01001-1--   ->     8 9'000000100
    199:     8 44'1--------------------------------------0----   ->     8 9'000000100
    200:     8 44'1----------------------------------1-001----   ->     8 9'000000100
    201:     8 44'1------------------------------------101----   ->     8 9'000000100
    202:     8 44'1-------------------------------------11----   ->     8 9'000000100
    203:     8 44'0-------------------------------------------   ->     8 9'000000100
    204:     9 44'1-1-------------------------------001001-1--   ->     0 9'000000000
    205:     9 44'1---------1----------1-------------01001-1--   ->     2 9'000000000
    206:     9 44'1-1-------------------------------101001-1--   ->     3 9'000000000
    207:     9 44'1--------1--------------1----------01001-1--   ->     3 9'000000000
    208:     9 44'1---------1---------00-------------01001-1--   ->     3 9'000000000
    209:     9 44'1-------1--------------------------01001-1--   ->     3 9'000000000
    210:     9 44'1---------1---------10-------------01001-1--   ->     8 9'000000000
    211:     9 44'1----------------------------------0-001--1-   ->     9 9'000000000
    212:     9 44'1----------------------------------01001-0--   ->     9 9'000000000
    213:     9 44'1--------1--------------0----------01001-1--   ->     9 9'000000000
    214:     9 44'1-0-----0000000--------------------01001-1--   ->     9 9'000000000
    215:     9 44'1-------------1--------------------01001-1--   ->     9 9'000000000
    216:     9 44'1------------1---------------------01001-1--   ->     9 9'000000000
    217:     9 44'1-----------1----------------------01001-1--   ->     9 9'000000000
    218:     9 44'1----------1-----------------------01001-1--   ->     9 9'000000000
    219:     9 44'1--------------------------------------0----   ->     9 9'000000000
    220:     9 44'1----------------------------------1-001----   ->     9 9'000000000
    221:     9 44'1------------------------------------101----   ->     9 9'000000000
    222:     9 44'1-------------------------------------11----   ->     9 9'000000000
    223:     9 44'0-------------------------------------------   ->     9 9'000000000
    224:    10 44'1-1-------------------------------001001-1--   ->     0 9'000000000
    225:    10 44'1-1-------------------------------101001-1--   ->     3 9'000000000
    226:    10 44'1-------1--------------------------01001-1--   ->     3 9'000000000
    227:    10 44'1----------------------------------0-001--1-   ->    10 9'000000000
    228:    10 44'1----------------------------------01001-0--   ->    10 9'000000000
    229:    10 44'1-0-----0000000--------------------01001-1--   ->    10 9'000000000
    230:    10 44'1-------------1--------------------01001-1--   ->    10 9'000000000
    231:    10 44'1------------1---------------------01001-1--   ->    10 9'000000000
    232:    10 44'1-----------1----------------------01001-1--   ->    10 9'000000000
    233:    10 44'1----------1-----------------------01001-1--   ->    10 9'000000000
    234:    10 44'1---------1------------------------01001-1--   ->    10 9'000000000
    235:    10 44'1--------1-------------------------01001-1--   ->    10 9'000000000
    236:    10 44'1--------------------------------------0----   ->    10 9'000000000
    237:    10 44'1----------------------------------1-001----   ->    10 9'000000000
    238:    10 44'1------------------------------------101----   ->    10 9'000000000
    239:    10 44'1-------------------------------------11----   ->    10 9'000000000
    240:    10 44'0-------------------------------------------   ->    10 9'000000000
    241:    11 44'1-1-------------------------------001001-1--   ->     0 9'100000000
    242:    11 44'1-1-------------------------------101001-1--   ->     3 9'100000000
    243:    11 44'1-------------1---------1----------01001-1--   ->     3 9'100000000
    244:    11 44'1-----------1-----------1----------01001-1--   ->     3 9'100000000
    245:    11 44'1---------1-------------1----------01001-1--   ->     3 9'100000000
    246:    11 44'1--------1--------------1----------01001-1--   ->     3 9'100000000
    247:    11 44'1----------1------0----------------01001-1--   ->     3 9'100000000
    248:    11 44'1------------1--1------------------01001-1--   ->     3 9'100000000
    249:    11 44'1-------1--------------------------01001-1--   ->     3 9'100000000
    250:    11 44'1----------------------------------0-001--1-   ->    11 9'100000000
    251:    11 44'1----------------------------------01001-0--   ->    11 9'100000000
    252:    11 44'1-------------1---------0----------01001-1--   ->    11 9'100000000
    253:    11 44'1-----------1-----------0----------01001-1--   ->    11 9'100000000
    254:    11 44'1---------1-------------0----------01001-1--   ->    11 9'100000000
    255:    11 44'1--------1--------------0----------01001-1--   ->    11 9'100000000
    256:    11 44'1----------1------1----------------01001-1--   ->    11 9'100000000
    257:    11 44'1------------1--0------------------01001-1--   ->    11 9'100000000
    258:    11 44'1-0-----0000000--------------------01001-1--   ->    11 9'100000000
    259:    11 44'1--------------------------------------0----   ->    11 9'100000000
    260:    11 44'1----------------------------------1-001----   ->    11 9'100000000
    261:    11 44'1------------------------------------101----   ->    11 9'100000000
    262:    11 44'1-------------------------------------11----   ->    11 9'100000000
    263:    11 44'0-------------------------------------------   ->    11 9'100000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$22730' from module `uf16soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$22730 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   14
  Number of output signals:   8
  Number of state bits:       8

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:467$5066_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:495$5074_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:498$5076_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:500$5109_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:857$5292_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:858$5293_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:863$5295_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:875$5304_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:885$5324_Y
   12: \u_usb_cdc.u_sie.in_data_ack_q
   13: \u_usb_cdc.clk_gate_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:447$5062_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:501$5078_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:502$5079_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:503$5083_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:504$5087_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:505$5091_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:507$5099_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21536_CMP [0]

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 14'1---------0---   ->     0 8'10000000
      1:     0 14'1------0001---   ->     0 8'10000000
      2:     0 14'1--------11---   ->     0 8'10000000
      3:     0 14'0-------------   ->     0 8'10000000
      4:     0 14'1-------101---   ->     2 8'10000000
      5:     0 14'1------1001---   ->     4 8'10000000
      6:     1 14'1--------11---   ->     0 8'00000100
      7:     1 14'1------0001-0-   ->     1 8'00000100
      8:     1 14'1---------0---   ->     1 8'00000100
      9:     1 14'0-------------   ->     1 8'00000100
     10:     1 14'1-------101---   ->     2 8'00000100
     11:     1 14'1------0001-1-   ->     3 8'00000100
     12:     1 14'1------1001---   ->     4 8'00000100
     13:     2 14'1--------11---   ->     0 8'00000010
     14:     2 14'1---00100010-0   ->     1 8'00000010
     15:     2 14'1------0001--1   ->     2 8'00000010
     16:     2 14'1---------0---   ->     2 8'00000010
     17:     2 14'1-------101---   ->     2 8'00000010
     18:     2 14'0-------------   ->     2 8'00000010
     19:     2 14'1-----00001--0   ->     4 8'00000010
     20:     2 14'1----110001--0   ->     4 8'00000010
     21:     2 14'1------1001---   ->     4 8'00000010
     22:     2 14'1---10100010-0   ->     5 8'00000010
     23:     2 14'1----0100011-0   ->     6 8'00000010
     24:     3 14'1------0001---   ->     0 8'00010000
     25:     3 14'1--------11---   ->     0 8'00010000
     26:     3 14'1-------101---   ->     2 8'00010000
     27:     3 14'1---------0---   ->     3 8'00010000
     28:     3 14'0-------------   ->     3 8'00010000
     29:     3 14'1------1001---   ->     4 8'00010000
     30:     4 14'1-------101---   ->     2 8'00000001
     31:     4 14'1---------0---   ->     4 8'00000001
     32:     4 14'1-------001---   ->     4 8'00000001
     33:     4 14'1--------11---   ->     4 8'00000001
     34:     4 14'0-------------   ->     4 8'00000001
     35:     5 14'1--------11---   ->     0 8'00001000
     36:     5 14'1-------101---   ->     2 8'00001000
     37:     5 14'1------0001---   ->     3 8'00001000
     38:     5 14'1------1001---   ->     4 8'00001000
     39:     5 14'1---------0---   ->     5 8'00001000
     40:     5 14'0-------------   ->     5 8'00001000
     41:     6 14'1--------11---   ->     0 8'01000000
     42:     6 14'1-------101---   ->     2 8'01000000
     43:     6 14'10-1---0001-0-   ->     4 8'01000000
     44:     6 14'1------1001---   ->     4 8'01000000
     45:     6 14'10-1---0001-1-   ->     6 8'01000000
     46:     6 14'1---------0---   ->     6 8'01000000
     47:     6 14'1--0---0001---   ->     6 8'01000000
     48:     6 14'0-------------   ->     6 8'01000000
     49:     6 14'11-1---0001---   ->     7 8'01000000
     50:     7 14'1-1----0001---   ->     0 8'00100000
     51:     7 14'1--------11---   ->     0 8'00100000
     52:     7 14'1-------101---   ->     2 8'00100000
     53:     7 14'1------1001---   ->     4 8'00100000
     54:     7 14'1---------0---   ->     7 8'00100000
     55:     7 14'1-0----0001---   ->     7 8'00100000
     56:     7 14'0-------------   ->     7 8'00100000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$22741' from module `uf16soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$22741 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   20
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.in_valid_i
    1: $flatten\u_usb_cdc.\u_sie.$or$../../../common/hdl/usb_cdc_lib/sie.v:323$3282_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:434$3508_Y
    3: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:448$3527_Y
    4: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../common/hdl/usb_cdc_lib/sie.v:446$3528_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:461$3537_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:496$3611_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:497$3612_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:502$3613_Y
    9: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:503$3614_Y
   10: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:531$3692_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../common/hdl/usb_cdc_lib/sie.v:577$3787_Y
   12: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../common/hdl/usb_cdc_lib/sie.v:593$3794_Y
   13: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../common/hdl/usb_cdc_lib/sie.v:606$3821_Y
   14: $flatten\u_usb_cdc.\u_sie.$procmux$9408_CMP
   15: $flatten\u_usb_cdc.\u_sie.$procmux$9409_CMP
   16: \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq
   17: \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq
   18: \u_usb_cdc.sie2i_stall
   19: \u_usb_cdc.clk_gate_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:324$3284_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:324$3285_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:325$3287_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$10071_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$10072_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$10073_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$10075_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$10077_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$10564_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$10568_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 20'1-----------------0-   ->     0 10'0000000000
      1:     0 20'1-00--------------1-   ->     0 10'0000000000
      2:     0 20'1--1--------------1-   ->     0 10'0000000000
      3:     0 20'0-------------------   ->     0 10'0000000000
      4:     0 20'1-10--------------1-   ->     6 10'0000000000
      5:     1 20'1--0----------0---1-   ->     0 10'0000100000
      6:     1 20'10-0----1-----1---1-   ->     0 10'0000100000
      7:     1 20'11-0----------1---1-   ->     0 10'0000100000
      8:     1 20'1--1--------------1-   ->     0 10'0000100000
      9:     1 20'1-----------------0-   ->     1 10'0000100000
     10:     1 20'0-------------------   ->     1 10'0000100000
     11:     1 20'10-0---10-----1---1-   ->     4 10'0000100000
     12:     1 20'10-0---00-----1---1-   ->     7 10'0000100000
     13:     2 20'1-00--------------1-   ->     0 10'0001000000
     14:     2 20'1--1--------------1-   ->     0 10'0001000000
     15:     2 20'1-----------------0-   ->     2 10'0001000000
     16:     2 20'0-------------------   ->     2 10'0001000000
     17:     2 20'1-10--------------1-   ->     8 10'0001000000
     18:     3 20'1-00--------------1-   ->     0 10'0010000000
     19:     3 20'1--1--------------1-   ->     0 10'0010000000
     20:     3 20'1-----------------0-   ->     3 10'0010000000
     21:     3 20'0-------------------   ->     3 10'0010000000
     22:     3 20'1-10--------------1-   ->     9 10'0010000000
     23:     4 20'1--1--------------1-   ->     0 10'0000001000
     24:     4 20'1-----------------0-   ->     4 10'0000001000
     25:     4 20'0-------------------   ->     4 10'0000001000
     26:     4 20'1--0--------------1-   ->    10 10'0000001000
     27:     5 20'1-00--------------1-   ->     0 10'0000000000
     28:     5 20'1--1--------------1-   ->     0 10'0000000000
     29:     5 20'1-----------------0-   ->     5 10'0000000000
     30:     5 20'1-10--------------1-   ->     5 10'0000000000
     31:     5 20'0-------------------   ->     5 10'0000000000
     32:     6 20'1-00-------------01-   ->     0 10'0000000001
     33:     6 20'1-0000-----------11-   ->     0 10'0000000001
     34:     6 20'1-00-1-----------11-   ->     0 10'0000000001
     35:     6 20'1-001------------11-   ->     0 10'0000000001
     36:     6 20'1--1--------------1-   ->     0 10'0000000001
     37:     6 20'1-10-1---------1-11-   ->     2 10'0000000001
     38:     6 20'1-101------------11-   ->     3 10'0000000001
     39:     6 20'1-10-------------01-   ->     5 10'0000000001
     40:     6 20'1-10-1---------0-11-   ->     5 10'0000000001
     41:     6 20'1-1000-----------11-   ->     5 10'0000000001
     42:     6 20'1-----------------0-   ->     6 10'0000000001
     43:     6 20'0-------------------   ->     6 10'0000000001
     44:     7 20'1--1--------------1-   ->     0 10'0000010000
     45:     7 20'1--0--0-----------10   ->     4 10'0000010000
     46:     7 20'1--0--1-----------1-   ->     4 10'0000010000
     47:     7 20'1--0--0-----------11   ->     7 10'0000010000
     48:     7 20'1-----------------0-   ->     7 10'0000010000
     49:     7 20'0-------------------   ->     7 10'0000010000
     50:     8 20'1-00-----1------0-1-   ->     0 10'0000000100
     51:     8 20'1-00-----0--------1-   ->     0 10'0000000100
     52:     8 20'1--1--------------1-   ->     0 10'0000000100
     53:     8 20'1-----------------0-   ->     8 10'0000000100
     54:     8 20'1-10--------------1-   ->     8 10'0000000100
     55:     8 20'0-------------------   ->     8 10'0000000100
     56:     8 20'1-00-----1------1-1-   ->    11 10'0000000100
     57:     9 20'1-00---------0----1-   ->     0 10'0000000010
     58:     9 20'1-00-------001----1-   ->     0 10'0000000010
     59:     9 20'1-00------0101----1-   ->     0 10'0000000010
     60:     9 20'1-00--------11----1-   ->     0 10'0000000010
     61:     9 20'1--1--------------1-   ->     0 10'0000000010
     62:     9 20'1-00------1101----1-   ->     1 10'0000000010
     63:     9 20'1-10--------------1-   ->     5 10'0000000010
     64:     9 20'1-----------------0-   ->     9 10'0000000010
     65:     9 20'0-------------------   ->     9 10'0000000010
     66:    10 20'1-----------------1-   ->     0 10'0100000000
     67:    10 20'1-----------------0-   ->    10 10'0100000000
     68:    10 20'0-------------------   ->    10 10'0100000000
     69:    11 20'1-----------------1-   ->     0 10'1000000000
     70:    11 20'1-----------------0-   ->    11 10'1000000000
     71:    11 20'0-------------------   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$22755' from module `uf16soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$22755 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:341$2776_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:318$2771_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../common/hdl/usb_cdc_lib/phy_rx.v:309$2769_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:307$2766_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../common/hdl/usb_cdc_lib/phy_rx.v:290$2762_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:289$2759_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../common/hdl/usb_cdc_lib/phy_rx.v:286$2758_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:286$2756_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../common/hdl/usb_cdc_lib/phy_rx.v:281$2755_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:141$2730_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:141$2729_Y
   11: \u_usb_cdc.u_sie.u_phy_rx.rx_en_q
   12: \u_usb_cdc.u_sie.u_phy_rx.sample_clk

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12074_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11956_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11322_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11289_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'11--0--------   ->     0 4'0000
      1:     0 13'10-----------   ->     0 4'0000
      2:     0 13'0------------   ->     0 4'0000
      3:     0 13'11--1--------   ->     3 4'0000
      4:     1 13'1------------   ->     0 4'0001
      5:     1 13'0------------   ->     1 4'0001
      6:     2 13'10-----------   ->     0 4'0100
      7:     2 13'1100-0-1---1-   ->     1 4'0100
      8:     2 13'11-1-0---00--   ->     1 4'0100
      9:     2 13'1110-0-------   ->     1 4'0100
     10:     2 13'11---1-------   ->     1 4'0100
     11:     2 13'1100-0-----0-   ->     2 4'0100
     12:     2 13'1100-0-0---1-   ->     2 4'0100
     13:     2 13'11-1-0---01--   ->     2 4'0100
     14:     2 13'0------------   ->     2 4'0100
     15:     2 13'11-1-0---1---   ->     4 4'0100
     16:     3 13'11----010----   ->     0 4'0010
     17:     3 13'11----1------   ->     0 4'0010
     18:     3 13'10-----------   ->     0 4'0010
     19:     3 13'11----011----   ->     2 4'0010
     20:     3 13'11----00-----   ->     3 4'0010
     21:     3 13'0------------   ->     3 4'0010
     22:     4 13'11----------1   ->     0 4'1000
     23:     4 13'10-----------   ->     0 4'1000
     24:     4 13'11----------0   ->     1 4'1000
     25:     4 13'0------------   ->     4 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$22762' from module `uf16soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$22762 (\u_usb_cdc.u_sie.u_phy_rx.state_q):

  Number of input signals:    3
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:209$2744_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:203$2742_Y
    2: \u_usb_cdc.clk_gate_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12219_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12207_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12163_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:180$2735_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0--   ->     0 4'0000
      1:     0 3'1--   ->     2 4'0000
      2:     1 3'1-0   ->     1 4'0010
      3:     1 3'0--   ->     1 4'0010
      4:     1 3'1-1   ->     3 4'0010
      5:     2 3'11-   ->     1 4'0001
      6:     2 3'10-   ->     2 4'0001
      7:     2 3'0--   ->     2 4'0001
      8:     3 3'---   ->     3 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$22769' from module `uf16soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$22769 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_usb_cdc.u_sie.tx_valid
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../common/hdl/usb_cdc_lib/phy_tx.v:112$23_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../common/hdl/usb_cdc_lib/phy_tx.v:88$15_Y
    3: \u_usb_cdc.clk_gate_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../common/hdl/usb_cdc_lib/sie.v:645$3872_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21991_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21906_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../common/hdl/usb_cdc_lib/phy_tx.v:57$3_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'10-0   ->     0 4'0001
      1:     0 4'11--   ->     0 4'0001
      2:     0 4'0---   ->     0 4'0001
      3:     0 4'10-1   ->     2 4'0001
      4:     1 4'1011   ->     1 4'0100
      5:     1 4'100-   ->     1 4'0100
      6:     1 4'11--   ->     1 4'0100
      7:     1 4'0---   ->     1 4'0100
      8:     1 4'1010   ->     3 4'0100
      9:     2 4'1010   ->     0 4'0010
     10:     2 4'1011   ->     1 4'0010
     11:     2 4'100-   ->     2 4'0010
     12:     2 4'11--   ->     2 4'0010
     13:     2 4'0---   ->     2 4'0010
     14:     3 4'101-   ->     0 4'1000
     15:     3 4'100-   ->     3 4'1000
     16:     3 4'11--   ->     3 4'1000
     17:     3 4'0---   ->     3 4'1000

-------------------------------------

21.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_app.rdsel_q$22700' from module `\uf16soc'.
Mapping FSM `$fsm$\u_app.u_uf16.fetch_status_q$22710' from module `\uf16soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$22716' from module `\uf16soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$22730' from module `\uf16soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$22741' from module `\uf16soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$22755' from module `\uf16soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$22762' from module `\uf16soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$22769' from module `\uf16soc'.

21.12. Executing OPT pass (performing simple optimizations).

21.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.
<suppressed ~50 debug messages>

21.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~621 debug messages>
Removed a total of 207 cells.

21.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uf16soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19127.
    dead port 1/3 on $pmux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12234.
Removed 2 multiplexer ports.
<suppressed ~455 debug messages>

21.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uf16soc.
    New input vector for $reduce_or cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19395_ANY: { \u_usb_cdc.u_ctrl_endp.req_q [8] \u_usb_cdc.u_ctrl_endp.req_q [2] }
  Optimizing cells in module \uf16soc.
Performed a total of 1 changes.

21.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
Removed a total of 0 cells.

21.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$22588 ($adff) from module uf16soc (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$22587 ($adff) from module uf16soc (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$22586 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$22585 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22451 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12283_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.se0_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22450 ($adff) from module uf16soc (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22449 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12270_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22448 ($adff) from module uf16soc (D = \u_usb_cdc.u_sie.u_phy_rx.bus_reset_d, Q = \u_usb_cdc.u_sie.u_phy_rx.bus_reset_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22447 ($adff) from module uf16soc (D = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_d, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22445 ($adff) from module uf16soc (D = \u_usb_cdc.u_sie.u_phy_rx.cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22444 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$4\rx_data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_rx.rx_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22443 ($adff) from module uf16soc (D = \u_usb_cdc.u_sie.u_phy_rx.shift_register_d, Q = \u_usb_cdc.u_sie.u_phy_rx.shift_register_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22441 ($adff) from module uf16soc (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22440 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11242_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_eop_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22438 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11256_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22436 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11270_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22434 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$and$../../../common/hdl/usb_cdc_lib/sie.v:323$3283_Y, Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22433 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$and$../../../common/hdl/usb_cdc_lib/sie.v:322$3281_Y, Q = \u_usb_cdc.u_sie.in_req_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22432 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$11217_Y, Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22431 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$11229_Y, Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22430 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$11237_Y, Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22426 ($adff) from module uf16soc (D = \u_usb_cdc.u_sie.in_byte_d, Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22425 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$and$../../../common/hdl/usb_cdc_lib/sie.v:376$3309_Y, Q = \u_usb_cdc.u_sie.in_zlp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22424 ($adff) from module uf16soc (D = { $flatten\u_usb_cdc.\u_sie.$and$../../../common/hdl/usb_cdc_lib/sie.v:375$3308_Y [15:2] $flatten\u_usb_cdc.\u_sie.$and$../../../common/hdl/usb_cdc_lib/sie.v:375$3308_Y [0] }, Q = { \u_usb_cdc.u_sie.out_toggle_q [15:2] \u_usb_cdc.u_sie.out_toggle_q [0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22424 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$11127_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22423 ($adff) from module uf16soc (D = { $flatten\u_usb_cdc.\u_sie.$and$../../../common/hdl/usb_cdc_lib/sie.v:374$3307_Y [15:3] $flatten\u_usb_cdc.\u_sie.$and$../../../common/hdl/usb_cdc_lib/sie.v:374$3307_Y [0] }, Q = { \u_usb_cdc.u_sie.in_toggle_q [15:3] \u_usb_cdc.u_sie.in_toggle_q [0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22423 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$11134_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22423 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$11120_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [2]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22422 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22421 ($adff) from module uf16soc (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15:8] }, Q = \u_usb_cdc.u_sie.frame_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22420 ($adff) from module uf16soc (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22419 ($adff) from module uf16soc (D = \u_usb_cdc.u_sie.data_q [14:9], Q = \u_usb_cdc.u_sie.addr_q [6:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22419 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0] [0], Q = \u_usb_cdc.u_sie.addr_q [0]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22418 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22416 ($adff) from module uf16soc (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22579 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21855_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22578 ($adff) from module uf16soc (D = \u_usb_cdc.u_ctrl_endp.in_endp_d, Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22577 ($adff) from module uf16soc (D = \u_usb_cdc.u_ctrl_endp.addr_dd, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22576 ($adff) from module uf16soc (D = \u_usb_cdc.u_ctrl_endp.dev_state_d, Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22575 ($adff) from module uf16soc (D = 8'00000000, Q = \u_usb_cdc.u_ctrl_endp.string_index_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22573 ($adff) from module uf16soc (D = \u_usb_cdc.u_ctrl_endp.rec_d, Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22572 ($adff) from module uf16soc (D = \u_usb_cdc.u_ctrl_endp.class_d, Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22571 ($adff) from module uf16soc (D = \u_usb_cdc.u_ctrl_endp.in_dir_d, Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22570 ($adff) from module uf16soc (D = \u_usb_cdc.u_ctrl_endp.max_length_d, Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22569 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21805_Y, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22568 ($adff) from module uf16soc (D = \u_usb_cdc.u_ctrl_endp.endp_d, Q = \u_usb_cdc.u_ctrl_endp.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22567 ($adff) from module uf16soc (D = \u_usb_cdc.u_ctrl_endp.addr_d, Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$22553 ($adff) from module uf16soc (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$22552 ($adff) from module uf16soc (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$22551 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$22550 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$or$../../../common/hdl/usb_cdc_lib/out_fifo.v:0$5415_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$22547 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18645_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$22545 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18701_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$22544 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$18710_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$22542 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$18608_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$22541 ($adff) from module uf16soc (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$22533 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$reduce_or$../../../common/hdl/usb_cdc_lib/in_fifo.v:193$5503_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$22532 ($adff) from module uf16soc (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_q, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$22530 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$18546_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_first_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$22528 ($adff) from module uf16soc (D = { $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$18533_Y $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$18452_Y }, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_valid_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$22525 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$3$lookahead\in_fifo_q$5482[71:0]$5521, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$22524 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$18589_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$22523 ($adff) from module uf16soc (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$18595_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$22520 ($adff) from module uf16soc (D = \u_app.u_fifo_if.in_buffer_q, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$22520 ($adff) from module uf16soc (D = \u_app.u_fifo_if.in_buffer_q, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [7:0]).
Adding EN signal on $flatten\u_app.\u_vic.$procdff$22389 ($adff) from module uf16soc (D = $flatten\u_app.\u_vic.$0$lookahead\mask_q$4053[3:0]$4058 [3], Q = \u_app.u_vic.mask_q [3]).
Adding EN signal on $flatten\u_app.\u_vic.$procdff$22389 ($adff) from module uf16soc (D = $flatten\u_app.\u_vic.$0$lookahead\mask_q$4053[3:0]$4058 [2], Q = \u_app.u_vic.mask_q [2]).
Adding EN signal on $flatten\u_app.\u_vic.$procdff$22389 ($adff) from module uf16soc (D = $flatten\u_app.\u_vic.$0$lookahead\mask_q$4053[3:0]$4058 [1], Q = \u_app.u_vic.mask_q [1]).
Adding EN signal on $flatten\u_app.\u_vic.$procdff$22389 ($adff) from module uf16soc (D = $flatten\u_app.\u_vic.$0$lookahead\mask_q$4053[3:0]$4058 [0], Q = \u_app.u_vic.mask_q [0]).
Adding EN signal on $flatten\u_app.\u_vic.$procdff$22387 ($adff) from module uf16soc (D = \u_app.u_uf16.addr_o [4:0], Q = \u_app.u_vic.addr_q).
Adding EN signal on $flatten\u_app.\u_vic.$procdff$22382 ($adff) from module uf16soc (D = $flatten\u_app.\u_vic.$procmux$6090_Y, Q = \u_app.u_vic.sw_q).
Adding EN signal on $flatten\u_app.\u_vic.$procdff$22381 ($adff) from module uf16soc (D = \u_app.gen_irqck[0].u_irqck.data_i [3:0], Q = \u_app.u_vic.en_q).
Adding EN signal on $flatten\u_app.\u_vic.$procdff$22380 ($adff) from module uf16soc (D = $flatten\u_app.\u_vic.$or$../../../common/hdl/ip_rtl_lib/vic.v:0$4137_Y, Q = \u_app.u_vic.irqaddr_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22500 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$0\early_call_q[0:0], Q = \u_app.u_uf16.early_call_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22499 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$0\lit_valid_q[0:0], Q = \u_app.u_uf16.lit_valid_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22498 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$0\irbuf_valid_q[0:0], Q = \u_app.u_uf16.irbuf_valid_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22497 ($adff) from module uf16soc (D = \u_app.u_uf16.rddata_i, Q = \u_app.u_uf16.irbuf_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22496 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$0\ir_fetched_q[0:0], Q = \u_app.u_uf16.ir_fetched_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22495 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$0\ir_q[15:0], Q = \u_app.u_uf16.ir_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22494 ($adff) from module uf16soc (D = \u_app.u_uf16.fetch_addr_d, Q = \u_app.u_uf16.fetch_addr_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22492 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$procmux$16139_Y, Q = \u_app.u_uf16.uir_fetched_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22491 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$procmux$16156_Y, Q = \u_app.u_uf16.uir_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22490 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$procmux$16173_Y, Q = \u_app.u_uf16.lit_fetched_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22489 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$0\lit_q[15:0], Q = \u_app.u_uf16.lit_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22488 ($adff) from module uf16soc (D = \u_app.u_uf16.rsmem_empty, Q = \u_app.u_uf16.rsmem_empty_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22487 ($adff) from module uf16soc (D = \u_app.u_uf16.dsmem_empty, Q = \u_app.u_uf16.dsmem_empty_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22486 ($adff) from module uf16soc (D = \u_app.u_uf16.dsbuf_q [31:17], Q = \u_app.u_uf16.rsb_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22485 ($adff) from module uf16soc (D = \u_app.u_uf16.dsbuf_q [31:17], Q = \u_app.u_uf16.dsb_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22484 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$procmux$16282_Y, Q = \u_app.u_uf16.rsp_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22483 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$procmux$16301_Y, Q = \u_app.u_uf16.dsp_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22481 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$procmux$12365_Y, Q = \u_app.u_uf16.carry_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22480 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$procmux$12373_Y, Q = \u_app.u_uf16.irqen_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22479 ($adff) from module uf16soc (D = \u_app.u_uf16.pc_d, Q = \u_app.u_uf16.pc_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22478 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$procmux$12383_Y, Q = \u_app.u_uf16.rsbuf_valid_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22477 ($adff) from module uf16soc (D = $flatten\u_app.\u_uf16.$procmux$12388_Y, Q = \u_app.u_uf16.dsbuf_valid_q).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22476 ($adff) from module uf16soc (D = \u_app.u_uf16.rsbuf_d [15:0], Q = \u_app.u_uf16.rsbuf_q [15:0]).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22476 ($adff) from module uf16soc (D = \u_app.u_uf16.rsbuf_q [15:0], Q = \u_app.u_uf16.rsbuf_q [31:16]).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22475 ($adff) from module uf16soc (D = { \u_app.u_uf16.dsbuf_d [47:16] $flatten\u_app.\u_uf16.$procmux$12360_Y }, Q = \u_app.u_uf16.dsbuf_q [47:0]).
Adding EN signal on $flatten\u_app.\u_uf16.$procdff$22475 ($adff) from module uf16soc (D = \u_app.u_uf16.dsbuf_q [47:32], Q = \u_app.u_uf16.dsbuf_q [63:48]).
Adding EN signal on $flatten\u_app.\u_timer.$procdff$22509 ($adff) from module uf16soc (D = $flatten\u_app.\u_timer.$procmux$18345_Y, Q = \u_app.u_timer.counter_buf_valid_q).
Adding EN signal on $flatten\u_app.\u_timer.$procdff$22508 ($adff) from module uf16soc (D = \u_app.u_timer.counter_q, Q = \u_app.u_timer.counter_buf_q).
Adding EN signal on $flatten\u_app.\u_timer.$procdff$22507 ($adff) from module uf16soc (D = \u_app.u_uf16.addr_o [1:0], Q = \u_app.u_timer.addr_q).
Adding EN signal on $flatten\u_app.\u_timer.$procdff$22505 ($adff) from module uf16soc (D = \u_app.gen_irqck[0].u_irqck.data_i [1], Q = \u_app.u_timer.counter_en_q).
Adding EN signal on $flatten\u_app.\u_timer.$procdff$22504 ($adff) from module uf16soc (D = \u_app.gen_irqck[0].u_irqck.data_i [0], Q = \u_app.u_timer.irq_en_q).
Adding EN signal on $flatten\u_app.\u_timer.$procdff$22502 ($adff) from module uf16soc (D = { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.WDATA [15:8] \u_app.gen_irqck[0].u_irqck.data_i [7:0] }, Q = \u_app.u_timer.max_counter_q [15:0]).
Adding EN signal on $flatten\u_app.\u_timer.$procdff$22502 ($adff) from module uf16soc (D = { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.WDATA [15:8] \u_app.gen_irqck[0].u_irqck.data_i [7:0] }, Q = \u_app.u_timer.max_counter_q [31:16]).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$22396 ($dff) from module uf16soc (D = \u_app.u_uf16.addr_o [11:8], Q = \u_app.u_rom.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$22397 ($dff) from module uf16soc (D = \u_app.u_uf16.addr_o [11:8], Q = \u_app.u_ram.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_gpio.$procdff$22565 ($adff) from module uf16soc (D = \u_app.u_uf16.addr_o [1:0], Q = \u_app.u_gpio.addr_q).
Adding EN signal on $flatten\u_app.\u_gpio.$procdff$22561 ($adff) from module uf16soc (D = \u_app.gen_irqck[0].u_irqck.data_i [1:0], Q = \u_app.u_gpio.gpio_oe_q).
Adding EN signal on $flatten\u_app.\u_gpio.$procdff$22560 ($adff) from module uf16soc (D = \u_app.gen_irqck[0].u_irqck.data_i [1:0], Q = \u_app.u_gpio.gpio_q).
Adding EN signal on $flatten\u_app.\u_gpio.$procdff$22559 ($adff) from module uf16soc (D = \u_app.gen_irqck[0].u_irqck.data_i [1:0], Q = \u_app.u_gpio.irq_en_q).
Adding EN signal on $flatten\u_app.\u_gpio.$procdff$22558 ($adff) from module uf16soc (D = $flatten\u_app.\u_gpio.$0\irq_q[0:0], Q = \u_app.u_gpio.irq_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$22516 ($adff) from module uf16soc (D = \u_app.gen_irqck[0].u_irqck.data_i [7:0], Q = \u_app.u_fifo_if.in_buffer_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$22513 ($adff) from module uf16soc (D = $flatten\u_app.\u_fifo_if.$0\out_ready_q[0:0], Q = \u_app.u_fifo_if.out_ready_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$22512 ($adff) from module uf16soc (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_app.u_fifo_if.out_buffer_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$22511 ($adff) from module uf16soc (D = 1'1, Q = \u_app.u_fifo_if.in_en_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$22510 ($adff) from module uf16soc (D = \u_app.u_uf16.addr_o [1:0], Q = \u_app.u_fifo_if.addr_q).
Adding EN signal on $flatten\u_app.\gen_irqck[1].u_irqck.$procdff$22412 ($adff) from module uf16soc (D = \u_app.gen_irqck[0].u_irqck.data_i [7:0], Q = \u_app.gen_irqck[1].u_irqck.rnd_limit_q).
Adding EN signal on $flatten\u_app.\gen_irqck[1].u_irqck.$procdff$22411 ($adff) from module uf16soc (D = { \u_app.gen_irqck[1].u_irqck.rnd_q [22:0] $flatten\u_app.\gen_irqck[1].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3890_Y $flatten\u_app.\gen_irqck[1].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3892_Y $flatten\u_app.\gen_irqck[1].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3894_Y $flatten\u_app.\gen_irqck[1].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3896_Y $flatten\u_app.\gen_irqck[1].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3898_Y $flatten\u_app.\gen_irqck[1].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3900_Y $flatten\u_app.\gen_irqck[1].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3902_Y $flatten\u_app.\gen_irqck[1].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3904_Y }, Q = \u_app.gen_irqck[1].u_irqck.rnd_q).
Adding EN signal on $flatten\u_app.\gen_irqck[1].u_irqck.$procdff$22410 ($adff) from module uf16soc (D = $flatten\u_app.\gen_irqck[1].u_irqck.$add$../../../common/hdl/ip_rtl_lib/irqck.v:67$3906_Y [15:0], Q = \u_app.gen_irqck[1].u_irqck.irq_counter_q).
Adding EN signal on $flatten\u_app.\gen_irqck[1].u_irqck.$procdff$22409 ($adff) from module uf16soc (D = \u_app.gen_irqck[0].u_irqck.data_i [0], Q = \u_app.gen_irqck[1].u_irqck.irq_en_q).
Adding EN signal on $flatten\u_app.\gen_irqck[1].u_irqck.$procdff$22407 ($adff) from module uf16soc (D = \u_app.u_uf16.addr_o [1:0], Q = \u_app.gen_irqck[1].u_irqck.addr_q).
Adding EN signal on $flatten\u_app.\gen_irqck[0].u_irqck.$procdff$22403 ($adff) from module uf16soc (D = \u_app.gen_irqck[0].u_irqck.data_i [7:0], Q = \u_app.gen_irqck[0].u_irqck.rnd_limit_q).
Adding EN signal on $flatten\u_app.\gen_irqck[0].u_irqck.$procdff$22402 ($adff) from module uf16soc (D = { \u_app.gen_irqck[0].u_irqck.rnd_q [22:0] $flatten\u_app.\gen_irqck[0].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3927_Y $flatten\u_app.\gen_irqck[0].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3929_Y $flatten\u_app.\gen_irqck[0].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3931_Y $flatten\u_app.\gen_irqck[0].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3933_Y $flatten\u_app.\gen_irqck[0].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3935_Y $flatten\u_app.\gen_irqck[0].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3937_Y $flatten\u_app.\gen_irqck[0].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3939_Y $flatten\u_app.\gen_irqck[0].u_irqck.$reduce_xor$../../../common/hdl/ip_rtl_lib/irqck.v:27$3941_Y }, Q = \u_app.gen_irqck[0].u_irqck.rnd_q).
Adding EN signal on $flatten\u_app.\gen_irqck[0].u_irqck.$procdff$22401 ($adff) from module uf16soc (D = $flatten\u_app.\gen_irqck[0].u_irqck.$add$../../../common/hdl/ip_rtl_lib/irqck.v:67$3943_Y [15:0], Q = \u_app.gen_irqck[0].u_irqck.irq_counter_q).
Adding EN signal on $flatten\u_app.\gen_irqck[0].u_irqck.$procdff$22400 ($adff) from module uf16soc (D = \u_app.gen_irqck[0].u_irqck.data_i [0], Q = \u_app.gen_irqck[0].u_irqck.irq_en_q).
Adding EN signal on $flatten\u_app.\gen_irqck[0].u_irqck.$procdff$22398 ($adff) from module uf16soc (D = \u_app.u_uf16.addr_o [1:0], Q = \u_app.gen_irqck[0].u_irqck.addr_q).
Adding EN signal on $flatten\u_app.$procdff$22374 ($adff) from module uf16soc (D = $flatten\u_app.$0\fifo_wakeup_q[0:0], Q = \u_app.fifo_wakeup_q).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$24480 ($adffe) from module uf16soc.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$24480 ($adffe) from module uf16soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$24480 ($adffe) from module uf16soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$24480 ($adffe) from module uf16soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$24480 ($adffe) from module uf16soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$24480 ($adffe) from module uf16soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$24480 ($adffe) from module uf16soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$24480 ($adffe) from module uf16soc.

21.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 308 unused cells and 573 unused wires.
<suppressed ~318 debug messages>

21.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.
<suppressed ~34 debug messages>

21.12.9. Rerunning OPT passes. (Maybe there is more to do..)

21.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uf16soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~374 debug messages>

21.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uf16soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21569: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21577: \u_usb_cdc.u_ctrl_endp.state_q [3]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21585: \u_usb_cdc.u_ctrl_endp.state_q [3]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21593: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21617: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21625: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21633: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21641: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21649: { \u_usb_cdc.u_ctrl_endp.state_q [2] \u_usb_cdc.u_ctrl_endp.state_q [6] $auto$opt_reduce.cc:134:opt_pmux$22620 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21657: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21665: \u_usb_cdc.u_ctrl_endp.state_q [2]
  Optimizing cells in module \uf16soc.
Performed a total of 11 changes.

21.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~309 debug messages>
Removed a total of 103 cells.

21.12.13. Executing OPT_DFF pass (perform DFF optimizations).

21.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 0 unused cells and 107 unused wires.
<suppressed ~1 debug messages>

21.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.12.16. Rerunning OPT passes. (Maybe there is more to do..)

21.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uf16soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~376 debug messages>

21.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uf16soc.
Performed a total of 0 changes.

21.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
Removed a total of 0 cells.

21.12.20. Executing OPT_DFF pass (perform DFF optimizations).

21.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..

21.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.12.23. Finished OPT passes. (There is nothing left to do.)

21.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_prescaler.$add$../../../common/hdl/ip_rtl_lib/prescaler.v:18$1243 ($add).
Removed top 28 bits (of 32) from port Y of cell uf16soc.$flatten\u_prescaler.$add$../../../common/hdl/ip_rtl_lib/prescaler.v:18$1243 ($add).
Removed top 1 bits (of 2) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24412 ($ne).
Removed top 2 bits (of 3) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24414 ($ne).
Removed top 1 bits (of 5) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24426 ($ne).
Removed top 1 bits (of 2) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24435 ($ne).
Removed top 1 bits (of 3) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24437 ($ne).
Removed top 1 bits (of 2) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24450 ($ne).
Removed top 1 bits (of 3) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24469 ($ne).
Removed top 1 bits (of 3) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24493 ($ne).
Removed top 2 bits (of 4) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24540 ($ne).
Removed top 1 bits (of 4) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24542 ($ne).
Removed top 3 bits (of 4) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24555 ($ne).
Removed top 5 bits (of 6) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24557 ($ne).
Removed top 1 bits (of 3) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24601 ($ne).
Removed top 1 bits (of 2) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24615 ($ne).
Removed top 1 bits (of 2) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24628 ($ne).
Removed top 1 bits (of 3) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24662 ($ne).
Removed top 1 bits (of 3) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24669 ($ne).
Removed top 1 bits (of 3) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24676 ($ne).
Removed top 2 bits (of 3) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24700 ($ne).
Removed top 1 bits (of 2) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24721 ($ne).
Removed top 2 bits (of 4) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24734 ($ne).
Removed top 3 bits (of 5) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24757 ($ne).
Removed top 1 bits (of 3) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24910 ($ne).
Removed top 8 bits (of 9) from port B of cell uf16soc.$auto$fsm_map.cc:77:implement_pattern_cache$22782 ($eq).
Removed top 7 bits (of 9) from port B of cell uf16soc.$auto$fsm_map.cc:77:implement_pattern_cache$22785 ($eq).
Removed top 3 bits (of 5) from port B of cell uf16soc.$auto$fsm_map.cc:77:implement_pattern_cache$22787 ($eq).
Removed top 1 bits (of 3) from port B of cell uf16soc.$auto$fsm_map.cc:77:implement_pattern_cache$22789 ($eq).
Removed top 5 bits (of 7) from port B of cell uf16soc.$auto$fsm_map.cc:77:implement_pattern_cache$22791 ($eq).
Removed top 4 bits (of 6) from port B of cell uf16soc.$auto$fsm_map.cc:77:implement_pattern_cache$22795 ($eq).
Removed top 2 bits (of 4) from port B of cell uf16soc.$auto$fsm_map.cc:77:implement_pattern_cache$22797 ($eq).
Removed top 6 bits (of 8) from port B of cell uf16soc.$auto$fsm_map.cc:77:implement_pattern_cache$22799 ($eq).
Removed top 2 bits (of 3) from port B of cell uf16soc.$auto$fsm_map.cc:77:implement_pattern_cache$22821 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\gen_irqck[1].u_irqck.$add$../../../common/hdl/ip_rtl_lib/irqck.v:67$3906 ($add).
Removed top 16 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\gen_irqck[1].u_irqck.$add$../../../common/hdl/ip_rtl_lib/irqck.v:67$3906 ($add).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\gen_irqck[1].u_irqck.$procmux$6254_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\gen_irqck[0].u_irqck.$add$../../../common/hdl/ip_rtl_lib/irqck.v:67$3943 ($add).
Removed top 16 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\gen_irqck[0].u_irqck.$add$../../../common/hdl/ip_rtl_lib/irqck.v:67$3943 ($add).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\gen_irqck[0].u_irqck.$procmux$6205_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\gen_irqck[0].u_irqck.$procmux$6238_CMP0 ($eq).
Removed top 23 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_ram.$shiftx$../../../common/hdl/mem_ice40_lib/soc_ram.v:0$3954 ($shiftx).
Removed top 3 bits (of 4) from port A of cell uf16soc.$flatten\u_app.\u_ram.$eq$../../../common/hdl/mem_ice40_lib/soc_ram.v:130$3959 ($eq).
Removed top 2 bits (of 4) from port A of cell uf16soc.$flatten\u_app.\u_ram.$eq$../../../common/hdl/mem_ice40_lib/soc_ram.v:130$3961 ($eq).
Removed top 2 bits (of 4) from port A of cell uf16soc.$flatten\u_app.\u_ram.$eq$../../../common/hdl/mem_ice40_lib/soc_ram.v:130$3963 ($eq).
Removed top 1 bits (of 4) from port A of cell uf16soc.$flatten\u_app.\u_ram.$eq$../../../common/hdl/mem_ice40_lib/soc_ram.v:130$3965 ($eq).
Removed top 1 bits (of 4) from port A of cell uf16soc.$flatten\u_app.\u_ram.$eq$../../../common/hdl/mem_ice40_lib/soc_ram.v:130$3967 ($eq).
Removed top 1 bits (of 4) from port A of cell uf16soc.$flatten\u_app.\u_ram.$eq$../../../common/hdl/mem_ice40_lib/soc_ram.v:130$3969 ($eq).
Removed top 1 bits (of 4) from port A of cell uf16soc.$flatten\u_app.\u_ram.$eq$../../../common/hdl/mem_ice40_lib/soc_ram.v:130$3971 ($eq).
Removed top 23 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_rom.$shiftx$../../../common/hdl/mem_ice40_lib/soc_rom.v:0$3995 ($shiftx).
Removed top 25 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_vic.$shiftx$../../../common/hdl/ip_rtl_lib/vic.v:0$4045 ($shiftx).
Removed top 4 bits (of 5) from port B of cell uf16soc.$flatten\u_app.\u_vic.$eq$../../../common/hdl/ip_rtl_lib/vic.v:50$4047 ($eq).
Removed top 29 bits (of 32) from port A of cell uf16soc.$flatten\u_app.\u_vic.$neg$../../../common/hdl/ip_rtl_lib/vic.v:0$4069 ($neg).
Converting cell uf16soc.$flatten\u_app.\u_vic.$neg$../../../common/hdl/ip_rtl_lib/vic.v:0$4069 ($neg) from signed to unsigned.
Removed top 1 bits (of 3) from port A of cell uf16soc.$flatten\u_app.\u_vic.$neg$../../../common/hdl/ip_rtl_lib/vic.v:0$4069 ($neg).
Removed top 28 bits (of 32) from port A of cell uf16soc.$flatten\u_app.\u_vic.$lt$../../../common/hdl/ip_rtl_lib/vic.v:150$4093 ($lt).
Removed top 29 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_vic.$lt$../../../common/hdl/ip_rtl_lib/vic.v:150$4093 ($lt).
Removed top 23 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_vic.$shiftx$../../../common/hdl/ip_rtl_lib/vic.v:0$4096 ($shiftx).
Removed top 28 bits (of 32) from port A of cell uf16soc.$flatten\u_app.\u_vic.$lt$../../../common/hdl/ip_rtl_lib/vic.v:174$4121 ($lt).
Removed top 29 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_vic.$lt$../../../common/hdl/ip_rtl_lib/vic.v:174$4121 ($lt).
Removed top 24 bits (of 33) from port A of cell uf16soc.$flatten\u_app.\u_vic.$neg$../../../common/hdl/ip_rtl_lib/vic.v:0$4129 ($neg).
Converting cell uf16soc.$flatten\u_app.\u_vic.$neg$../../../common/hdl/ip_rtl_lib/vic.v:0$4129 ($neg) from signed to unsigned.
Removed top 1 bits (of 9) from port A of cell uf16soc.$flatten\u_app.\u_vic.$neg$../../../common/hdl/ip_rtl_lib/vic.v:0$4129 ($neg).
Removed top 48 bits (of 64) from port Y of cell uf16soc.$flatten\u_app.\u_vic.$and$../../../common/hdl/ip_rtl_lib/vic.v:0$4131 ($and).
Removed top 48 bits (of 64) from port A of cell uf16soc.$flatten\u_app.\u_vic.$shift$../../../common/hdl/ip_rtl_lib/vic.v:0$4134 ($shift).
Removed top 2 bits (of 5) from port B of cell uf16soc.$flatten\u_app.\u_vic.$procmux$6006_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell uf16soc.$flatten\u_app.\u_vic.$procmux$6007_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell uf16soc.$flatten\u_app.\u_vic.$procmux$6008_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell uf16soc.$flatten\u_app.\u_vic.$procmux$6108_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell uf16soc.$flatten\u_app.\u_vic.$procmux$6109_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell uf16soc.$flatten\u_app.\u_vic.$procmux$6165 ($mux).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_gpio.$procmux$18850_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_timer.$add$../../../common/hdl/ip_rtl_lib/timer.v:89$1287 ($add).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_timer.$procmux$18337_CMP0 ($eq).
Removed top 7 bits (of 16) from mux cell uf16soc.$flatten\u_app.\u_fifo_if.$procmux$18357 ($pmux).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_fifo_if.$procmux$18359_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:280$4340 ($add).
Removed top 17 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:280$4340 ($add).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:370$4379 ($sub).
Removed top 25 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:370$4379 ($sub).
Removed top 1 bits (of 4) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:373$4380 ($eq).
Removed top 1 bits (of 4) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:380$4382 ($eq).
Removed top 1 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:386$4385 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:389$4387 ($sub).
Removed top 25 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:389$4387 ($sub).
Removed top 1 bits (of 4) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:392$4388 ($eq).
Removed top 1 bits (of 4) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:399$4390 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:403$4392 ($add).
Removed top 25 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:403$4392 ($add).
Removed top 1 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:407$4393 ($eq).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:408$4395 ($eq).
Removed top 2 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:417$4413 ($eq).
Removed top 1 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:417$4414 ($eq).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:428$4422 ($eq).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:443$4434 ($eq).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:450$4440 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:454$4447 ($add).
Removed top 25 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:454$4447 ($add).
Removed top 2 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$ne$../../../uf16/hdl/uf16.v:470$4456 ($ne).
Removed top 1 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$ne$../../../uf16/hdl/uf16.v:474$4465 ($ne).
Removed top 8 bits (of 16) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:579$4501 ($eq).
Removed top 7 bits (of 18) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:580$4506 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:589$4509 ($add).
Removed top 17 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:589$4509 ($add).
Removed top 30 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:591$4511 ($add).
Removed top 17 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:591$4511 ($add).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$ge$../../../uf16/hdl/uf16.v:619$4512 ($ge).
Removed top 2 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:621$4513 ($eq).
Removed top 30 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$ge$../../../uf16/hdl/uf16.v:636$4519 ($ge).
Removed top 1 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:638$4520 ($eq).
Removed top 1 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$ne$../../../uf16/hdl/uf16.v:638$4523 ($ne).
Removed top 2 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:641$4526 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$ge$../../../uf16/hdl/uf16.v:654$4529 ($ge).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:679$4534 ($sub).
Removed top 16 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:679$4534 ($sub).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:716$4540 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:717$4541 ($add).
Removed top 27 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:717$4541 ($add).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:719$4543 ($sub).
Removed top 27 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:719$4543 ($sub).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:743$4545 ($eq).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$ne$../../../uf16/hdl/uf16.v:789$4555 ($ne).
Removed top 30 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$ge$../../../uf16/hdl/uf16.v:790$4556 ($ge).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:791$4561 ($sub).
Removed top 29 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:791$4561 ($sub).
Removed top 30 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$gt$../../../uf16/hdl/uf16.v:795$4562 ($gt).
Removed top 1 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:804$4564 ($eq).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:812$4568 ($eq).
Removed top 30 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$ge$../../../uf16/hdl/uf16.v:836$4583 ($ge).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:836$4584 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:837$4588 ($sub).
Removed top 30 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:837$4588 ($sub).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$lt$../../../uf16/hdl/uf16.v:859$4598 ($lt).
Removed top 2 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$ne$../../../uf16/hdl/uf16.v:903$4613 ($ne).
Removed top 29 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$lt$../../../uf16/hdl/uf16.v:915$4629 ($lt).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:916$4631 ($add).
Removed top 29 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:916$4631 ($add).
Removed top 30 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$gt$../../../uf16/hdl/uf16.v:920$4632 ($gt).
Removed top 1 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$ne$../../../uf16/hdl/uf16.v:940$4646 ($ne).
Removed top 30 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$lt$../../../uf16/hdl/uf16.v:952$4660 ($lt).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:953$4662 ($add).
Removed top 30 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:953$4662 ($add).
Removed top 1 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:965$4665 ($eq).
Removed top 30 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$lt$../../../uf16/hdl/uf16.v:1015$4682 ($lt).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$eq$../../../uf16/hdl/uf16.v:1057$4692 ($eq).
Removed top 16 bits (of 32) from port A of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1078$4697 ($add).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1078$4697 ($add).
Removed top 15 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1078$4697 ($add).
Removed top 15 bits (of 32) from port A of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1078$4698 ($add).
Removed top 16 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1078$4698 ($add).
Removed top 15 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1078$4698 ($add).
Removed top 1 bits (of 17) from port A of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1080$4699 ($add).
Removed top 1 bits (of 17) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1080$4699 ($add).
Removed top 1 bits (of 17) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1096$4705 ($add).
Removed top 15 bits (of 32) from port A of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1098$4707 ($add).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1098$4707 ($add).
Removed top 14 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1098$4707 ($add).
Removed top 14 bits (of 32) from port A of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1098$4708 ($add).
Removed top 16 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1098$4708 ($add).
Removed top 15 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1098$4708 ($add).
Removed top 1 bits (of 18) from port A of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1098$4708 ($add).
Removed top 30 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$lt$../../../uf16/hdl/uf16.v:1114$4712 ($lt).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$le$../../../uf16/hdl/uf16.v:1119$4714 ($le).
Removed top 15 bits (of 32) from port A of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4715 ($add).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4715 ($add).
Removed top 14 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4715 ($add).
Removed top 14 bits (of 32) from port A of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4717 ($add).
Removed top 15 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4717 ($add).
Removed top 15 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4717 ($add).
Removed top 1 bits (of 18) from port A of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4717 ($add).
Removed top 16 bits (of 32) from port A of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1163$4726 ($add).
Removed top 30 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1163$4726 ($add).
Removed top 15 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1163$4726 ($add).
Removed top 16 bits (of 32) from port A of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1178$4731 ($add).
Removed top 30 bits (of 32) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1178$4731 ($add).
Removed top 15 bits (of 32) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1178$4731 ($add).
Removed top 1 bits (of 4) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$procmux$12545_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$procmux$12546_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$procmux$12547_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$procmux$12548_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$procmux$12591_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$procmux$12592_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$procmux$12596_CMP0 ($eq).
Removed top 16 bits (of 32) from mux cell uf16soc.$flatten\u_app.\u_uf16.$procmux$14668 ($mux).
Removed top 1 bits (of 3) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$procmux$14729_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$procmux$15633_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_app.\u_uf16.$procmux$15863_CMP0 ($eq).
Removed top 6 bits (of 18) from mux cell uf16soc.$flatten\u_app.\u_uf16.$procmux$17733 ($mux).
Removed top 9 bits (of 18) from mux cell uf16soc.$flatten\u_app.\u_uf16.$procmux$17916 ($mux).
Removed top 6 bits (of 18) from mux cell uf16soc.$flatten\u_app.\u_uf16.$procmux$18057 ($mux).
Removed top 16 bits (of 32) from mux cell uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:164$5004 ($mux).
Removed top 16 bits (of 32) from mux cell uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:165$5002 ($mux).
Removed top 16 bits (of 32) from mux cell uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:166$5000 ($mux).
Removed top 16 bits (of 32) from mux cell uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:167$4998 ($mux).
Removed top 16 bits (of 32) from mux cell uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:168$4996 ($mux).
Removed top 16 bits (of 32) from mux cell uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:169$4994 ($mux).
Removed top 16 bits (of 32) from mux cell uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:170$4992 ($mux).
Removed top 16 bits (of 32) from mux cell uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:171$4990 ($mux).
Removed top 30 bits (of 32) from mux cell uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:161$4980 ($mux).
Removed top 2 bits (of 3) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24301 ($ne).
Removed top 64 bits (of 72) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../common/hdl/usb_cdc_lib/in_fifo.v:0$5537 ($and).
Removed top 64 bits (of 72) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../common/hdl/usb_cdc_lib/in_fifo.v:0$5526 ($and).
Removed top 25 bits (of 33) from port A of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../common/hdl/usb_cdc_lib/in_fifo.v:0$5524 ($neg).
Converting cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../common/hdl/usb_cdc_lib/in_fifo.v:0$5524 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../common/hdl/usb_cdc_lib/in_fifo.v:0$5524 ($neg).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../common/hdl/usb_cdc_lib/in_fifo.v:112$5472 ($add).
Removed top 27 bits (of 32) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../common/hdl/usb_cdc_lib/in_fifo.v:112$5472 ($add).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../common/hdl/usb_cdc_lib/in_fifo.v:103$5470 ($add).
Removed top 28 bits (of 32) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../common/hdl/usb_cdc_lib/in_fifo.v:103$5470 ($add).
Removed top 24 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$shiftx$../../../common/hdl/usb_cdc_lib/in_fifo.v:0$5464 ($shiftx).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../common/hdl/usb_cdc_lib/out_fifo.v:236$5449 ($add).
Removed top 28 bits (of 32) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../common/hdl/usb_cdc_lib/out_fifo.v:236$5449 ($add).
Removed top 24 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$shiftx$../../../common/hdl/usb_cdc_lib/out_fifo.v:0$5423 ($shiftx).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../common/hdl/usb_cdc_lib/out_fifo.v:133$5421 ($add).
Removed top 27 bits (of 32) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../common/hdl/usb_cdc_lib/out_fifo.v:133$5421 ($add).
Removed top 64 bits (of 72) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../common/hdl/usb_cdc_lib/out_fifo.v:0$5409 ($and).
Removed top 25 bits (of 33) from port A of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../common/hdl/usb_cdc_lib/out_fifo.v:0$5407 ($neg).
Converting cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../common/hdl/usb_cdc_lib/out_fifo.v:0$5407 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../common/hdl/usb_cdc_lib/out_fifo.v:0$5407 ($neg).
Removed top 27 bits (of 32) from mux cell uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../common/hdl/usb_cdc_lib/out_fifo.v:92$5387 ($mux).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:563$5123 ($add).
Removed top 25 bits (of 32) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:563$5123 ($add).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:580$5133 ($ne).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:592$5144 ($eq).
Removed top 2 bits (of 8) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:612$5160 ($eq).
Removed top 2 bits (of 8) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:613$5161 ($eq).
Removed top 2 bits (of 8) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:614$5163 ($eq).
Removed top 2 bits (of 8) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:615$5165 ($eq).
Removed top 7 bits (of 8) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:653$5185 ($eq).
Removed top 6 bits (of 8) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:675$5194 ($eq).
Removed top 30 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:723$5224 ($lt).
Removed top 7 bits (of 8) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:790$5267 ($ne).
Removed top 6 bits (of 8) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:802$5272 ($ne).
Removed top 3 bits (of 7) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:857$5292 ($eq).
Removed top 2 bits (of 7) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:876$5297 ($eq).
Removed top 23 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5329 ($shiftx).
Removed top 21 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5331 ($shiftx).
Removed top 27 bits (of 32) from port A of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5347 ($neg).
Converting cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5347 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5347 ($neg).
Removed top 15 bits (of 16) from port A of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5353 ($and).
Removed top 7 bits (of 8) from mux cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19068 ($mux).
Removed top 7 bits (of 8) from mux cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19111 ($mux).
Removed top 4 bits (of 7) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19311_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19507_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19712_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19908_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20112_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20387_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20834_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20859_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20891_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20958_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20993_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21029_CMP0 ($eq).
Removed top 14 bits (of 16) from mux cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21529 ($pmux).
Removed top 13 bits (of 16) from mux cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21537 ($pmux).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$add$../../../common/hdl/usb_cdc_lib/sie.v:333$3293 ($add).
Removed top 29 bits (of 32) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$add$../../../common/hdl/usb_cdc_lib/sie.v:333$3293 ($add).
Removed top 13 bits (of 16) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$and$../../../common/hdl/usb_cdc_lib/sie.v:374$3307 ($and).
Removed top 14 bits (of 16) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$and$../../../common/hdl/usb_cdc_lib/sie.v:375$3308 ($and).
Removed top 13 bits (of 16) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$and$../../../common/hdl/usb_cdc_lib/sie.v:376$3309 ($and).
Removed top 3 bits (of 4) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:447$3521 ($eq).
Removed top 27 bits (of 32) from port A of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$neg$../../../common/hdl/usb_cdc_lib/sie.v:0$3543 ($neg).
Converting cell uf16soc.$flatten\u_usb_cdc.\u_sie.$neg$../../../common/hdl/usb_cdc_lib/sie.v:0$3543 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$neg$../../../common/hdl/usb_cdc_lib/sie.v:0$3543 ($neg).
Removed top 15 bits (of 16) from port A of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$not$../../../common/hdl/usb_cdc_lib/sie.v:462$3547 ($not).
Removed top 2 bits (of 5) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../common/hdl/usb_cdc_lib/sie.v:188$3573 ($xor).
Removed top 2 bits (of 5) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../common/hdl/usb_cdc_lib/sie.v:188$3577 ($xor).
Removed top 2 bits (of 5) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../common/hdl/usb_cdc_lib/sie.v:188$3581 ($xor).
Removed top 6 bits (of 11) from FF cell uf16soc.$auto$ff.cc:266:slice$24378 ($adffe).
Removed top 2 bits (of 5) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../common/hdl/usb_cdc_lib/sie.v:188$3585 ($xor).
Removed top 2 bits (of 5) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../common/hdl/usb_cdc_lib/sie.v:188$3589 ($xor).
Removed top 2 bits (of 5) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../common/hdl/usb_cdc_lib/sie.v:188$3593 ($xor).
Removed top 2 bits (of 5) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../common/hdl/usb_cdc_lib/sie.v:188$3597 ($xor).
Removed top 2 bits (of 5) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../common/hdl/usb_cdc_lib/sie.v:188$3601 ($xor).
Removed top 2 bits (of 5) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../common/hdl/usb_cdc_lib/sie.v:188$3605 ($xor).
Removed top 2 bits (of 5) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../common/hdl/usb_cdc_lib/sie.v:188$3609 ($xor).
Removed top 1 bits (of 4) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:497$3612 ($eq).
Removed top 15 bits (of 16) from port A of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$not$../../../common/hdl/usb_cdc_lib/sie.v:534$3715 ($not).
Removed top 1 bits (of 4) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../common/hdl/usb_cdc_lib/sie.v:606$3805 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$add$../../../common/hdl/usb_cdc_lib/sie.v:620$3867 ($add).
Removed top 28 bits (of 32) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$add$../../../common/hdl/usb_cdc_lib/sie.v:620$3867 ($add).
Removed top 2 bits (of 5) from mux cell uf16soc.$flatten\u_usb_cdc.\u_sie.$procmux$9016 ($mux).
Removed top 6 bits (of 7) from mux cell uf16soc.$flatten\u_usb_cdc.\u_sie.$procmux$9130 ($mux).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.$procmux$9409_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell uf16soc.$auto$opt_dff.cc:195:make_patterns_logic$24341 ($ne).
Removed top 1 bits (of 9) from mux cell uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11714 ($mux).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:341$2776 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:292$2763 ($add).
Removed top 29 bits (of 32) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:292$2763 ($add).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:281$2753 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:202$2741 ($add).
Removed top 14 bits (of 32) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:202$2741 ($add).
Removed top 1 bits (of 2) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../common/hdl/usb_cdc_lib/phy_rx.v:130$2725 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:116$2724 ($add).
Removed top 30 bits (of 32) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:116$2724 ($add).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../common/hdl/usb_cdc_lib/phy_tx.v:95$20 ($add).
Removed top 29 bits (of 32) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../common/hdl/usb_cdc_lib/phy_tx.v:95$20 ($add).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../common/hdl/usb_cdc_lib/phy_tx.v:92$17 ($sub).
Removed top 29 bits (of 32) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../common/hdl/usb_cdc_lib/phy_tx.v:92$17 ($sub).
Removed top 3 bits (of 4) from port B of cell uf16soc.$flatten\u_usb_cdc.$eq$../../../common/hdl/usb_cdc_lib/usb_cdc.v:117$4885 ($eq).
Removed top 31 bits (of 32) from port B of cell uf16soc.$flatten\u_usb_cdc.$add$../../../common/hdl/usb_cdc_lib/usb_cdc.v:90$4881 ($add).
Removed top 30 bits (of 32) from port Y of cell uf16soc.$flatten\u_usb_cdc.$add$../../../common/hdl/usb_cdc_lib/usb_cdc.v:90$4881 ($add).
Removed top 1 bits (of 18) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1098$4707 ($add).
Removed top 1 bits (of 18) from port Y of cell uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4715 ($add).
Removed cell uf16soc.$flatten\u_app.\u_uf16.$procmux$14576 ($mux).
Removed top 14 bits (of 16) from mux cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19014 ($pmux).
Removed top 13 bits (of 16) from mux cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19021 ($pmux).
Removed top 6 bits (of 7) from mux cell uf16soc.$flatten\u_usb_cdc.\u_sie.$procmux$8788 ($mux).
Removed top 13 bits (of 16) from mux cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18868 ($mux).
Removed top 14 bits (of 16) from mux cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18938 ($mux).
Removed top 6 bits (of 7) from mux cell uf16soc.$flatten\u_usb_cdc.\u_sie.$procmux$8631 ($mux).
Removed top 13 bits (of 16) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5354 ($or).
Removed top 13 bits (of 16) from port A of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5354 ($or).
Removed top 13 bits (of 16) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5354 ($or).
Removed top 13 bits (of 16) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5353 ($and).
Removed top 13 bits (of 16) from port B of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5353 ($and).
Removed top 13 bits (of 16) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5352 ($not).
Removed top 13 bits (of 16) from port A of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5352 ($not).
Removed top 13 bits (of 16) from port Y of cell uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shift$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5348 ($shift).
Removed top 30 bits (of 32) from wire uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:161$4980_Y.
Removed top 16 bits (of 32) from wire uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:165$5002_Y.
Removed top 16 bits (of 32) from wire uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:166$5000_Y.
Removed top 16 bits (of 32) from wire uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:167$4998_Y.
Removed top 16 bits (of 32) from wire uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:168$4996_Y.
Removed top 16 bits (of 32) from wire uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:169$4994_Y.
Removed top 16 bits (of 32) from wire uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:170$4992_Y.
Removed top 16 bits (of 32) from wire uf16soc.$flatten\u_app.$ternary$../hdl/uf16soc/app.v:171$4990_Y.
Removed top 16 bits (of 32) from wire uf16soc.$flatten\u_app.\gen_irqck[0].u_irqck.$add$../../../common/hdl/ip_rtl_lib/irqck.v:67$3943_Y.
Removed top 16 bits (of 32) from wire uf16soc.$flatten\u_app.\gen_irqck[1].u_irqck.$add$../../../common/hdl/ip_rtl_lib/irqck.v:67$3906_Y.
Removed top 16 bits (of 32) from wire uf16soc.$flatten\u_app.\u_uf16.$16\dsbuf_d[63:32].
Removed top 16 bits (of 32) from wire uf16soc.$flatten\u_app.\u_uf16.$17\dsbuf_d[63:32].
Removed top 6 bits (of 18) from wire uf16soc.$flatten\u_app.\u_uf16.$3\uir_d[17:0].
Removed top 9 bits (of 18) from wire uf16soc.$flatten\u_app.\u_uf16.$5\uir_d[17:0].
Removed top 6 bits (of 18) from wire uf16soc.$flatten\u_app.\u_uf16.$7\uir_d[17:0].
Removed top 15 bits (of 32) from wire uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1078$4697_Y.
Removed top 15 bits (of 32) from wire uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1078$4698_Y.
Removed top 17 bits (of 32) from wire uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:280$4340_Y.
Removed top 25 bits (of 32) from wire uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:403$4392_Y.
Removed top 17 bits (of 32) from wire uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:589$4509_Y.
Removed top 27 bits (of 32) from wire uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:717$4541_Y.
Removed top 29 bits (of 32) from wire uf16soc.$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:916$4631_Y.
Removed top 25 bits (of 32) from wire uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:370$4379_Y.
Removed top 25 bits (of 32) from wire uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:389$4387_Y.
Removed top 16 bits (of 32) from wire uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:679$4534_Y.
Removed top 29 bits (of 32) from wire uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:791$4561_Y.
Removed top 30 bits (of 32) from wire uf16soc.$flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:837$4588_Y.
Removed top 1 bits (of 2) from wire uf16soc.$flatten\u_app.\u_vic.$2\index_d[1:0].
Removed top 48 bits (of 64) from wire uf16soc.$flatten\u_app.\u_vic.$and$../../../common/hdl/ip_rtl_lib/vic.v:0$4131_Y.
Removed top 30 bits (of 32) from wire uf16soc.$flatten\u_usb_cdc.$add$../../../common/hdl/usb_cdc_lib/usb_cdc.v:90$4881_Y.
Removed top 28 bits (of 32) from wire uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../common/hdl/usb_cdc_lib/in_fifo.v:103$5470_Y.
Removed top 27 bits (of 32) from wire uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../common/hdl/usb_cdc_lib/in_fifo.v:112$5472_Y.
Removed top 64 bits (of 72) from wire uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../common/hdl/usb_cdc_lib/in_fifo.v:0$5526_Y.
Removed top 64 bits (of 72) from wire uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../common/hdl/usb_cdc_lib/in_fifo.v:0$5537_Y.
Removed top 2 bits (of 72) from wire uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$shift$../../../common/hdl/usb_cdc_lib/in_fifo.v:0$5529_Y.
Removed top 8 bits (of 16) from wire uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0].
Removed top 27 bits (of 32) from wire uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../common/hdl/usb_cdc_lib/out_fifo.v:133$5421_Y.
Removed top 28 bits (of 32) from wire uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../common/hdl/usb_cdc_lib/out_fifo.v:236$5449_Y.
Removed top 64 bits (of 72) from wire uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../common/hdl/usb_cdc_lib/out_fifo.v:0$5409_Y.
Removed top 27 bits (of 32) from wire uf16soc.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../common/hdl/usb_cdc_lib/out_fifo.v:92$5387_Y.
Removed top 13 bits (of 16) from wire uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$2\in_toggle_reset[15:0].
Removed top 14 bits (of 16) from wire uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$2\out_toggle_reset[15:0].
Removed top 13 bits (of 16) from wire uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$3\in_toggle_reset[15:0].
Removed top 14 bits (of 16) from wire uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$3\out_toggle_reset[15:0].
Removed top 7 bits (of 8) from wire uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$4\in_data[7:0].
Removed top 7 bits (of 8) from wire uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$5\in_data[7:0].
Removed top 25 bits (of 32) from wire uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:563$5123_Y.
Removed top 13 bits (of 16) from wire uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5353_Y.
Removed top 13 bits (of 16) from wire uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5352_Y.
Removed top 13 bits (of 16) from wire uf16soc.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5354_Y.
Removed top 6 bits (of 7) from wire uf16soc.$flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0].
Removed top 6 bits (of 7) from wire uf16soc.$flatten\u_usb_cdc.\u_sie.$4\addr_d[6:0].
Removed top 6 bits (of 7) from wire uf16soc.$flatten\u_usb_cdc.\u_sie.$5\addr_d[6:0].
Removed top 29 bits (of 32) from wire uf16soc.$flatten\u_usb_cdc.\u_sie.$add$../../../common/hdl/usb_cdc_lib/sie.v:333$3293_Y.
Removed top 28 bits (of 32) from wire uf16soc.$flatten\u_usb_cdc.\u_sie.$add$../../../common/hdl/usb_cdc_lib/sie.v:620$3867_Y.
Removed top 15 bits (of 16) from wire uf16soc.$flatten\u_usb_cdc.\u_sie.$and$../../../common/hdl/usb_cdc_lib/sie.v:0$3737_Y.
Removed top 15 bits (of 16) from wire uf16soc.$flatten\u_usb_cdc.\u_sie.$extend$../../../common/hdl/usb_cdc_lib/sie.v:462$3546_Y.
Removed top 2 bits (of 5) from wire uf16soc.$flatten\u_usb_cdc.\u_sie.$procmux$9016_Y.
Removed top 1 bits (of 9) from wire uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$8\shift_register_d[8:0].
Removed top 30 bits (of 32) from wire uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:116$2724_Y.
Removed top 14 bits (of 32) from wire uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:202$2741_Y.
Removed top 29 bits (of 32) from wire uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:292$2763_Y.
Removed top 29 bits (of 32) from wire uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../common/hdl/usb_cdc_lib/phy_tx.v:95$20_Y.
Removed top 29 bits (of 32) from wire uf16soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../common/hdl/usb_cdc_lib/phy_tx.v:92$17_Y.
Removed top 6 bits (of 11) from wire uf16soc.frame.

21.14. Executing PEEPOPT pass (run peephole optimizers).

21.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 2 unused cells and 71 unused wires.
<suppressed ~3 debug messages>

21.16. Executing SHARE pass (SAT-based resource sharing).

21.17. Executing TECHMAP pass (map to technology primitives).

21.17.1. Executing Verilog-2005 frontend: /sw/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/sw/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

21.17.2. Continuing TECHMAP pass.
Using template $paramod$660678594e37ad19d3e37129102c1c7b69ba3182\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$85f182b17da0e22fbd5c95ce41cc877b6ba8d39c\_90_lut_cmp_ for cells of type $ge.
Using template $paramod$c9a92e14d98ab383d8fbb820f90777798d53de2a\_90_lut_cmp_ for cells of type $ge.
Using template $paramod$eae7bad97664e7f2f52c363827077e96a763dc1c\_90_lut_cmp_ for cells of type $ge.
Using template $paramod$c007e08929458199fba5a42550659350d0289be2\_90_lut_cmp_ for cells of type $ge.
Using template $paramod$3bf7e9c591bd901066063887148a62317ca7b4b9\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$afeecd606aa1f88f4128508c15de913b64fbe29c\_90_lut_cmp_ for cells of type $ge.
Using template $paramod$71ef10230114fd19c8ef8513fd6400892cb5bc38\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$141b0f41d8ab4b936f42c52ead39f1f9a7c93200\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$30f2d0776e49ae97a4405504d75c0e8c1a4fe1c1\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$95cc903f66ace9a14a4cfd768767dedcebc73225\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$cfdad2d5c6ed189d9565d7e849f44dc84ae90046\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$70ab994d9d7a6411c02d086fdaeb40976ec13d82\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$7750044b1eb38f82fdc946dcc9ec68881cec110a\_90_lut_cmp_ for cells of type $le.
No more expansions possible.
<suppressed ~483 debug messages>

21.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 0 unused cells and 45 unused wires.
<suppressed ~1 debug messages>

21.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module uf16soc:
  creating $macc model for $flatten\u_app.\gen_irqck[0].u_irqck.$add$../../../common/hdl/ip_rtl_lib/irqck.v:67$3943 ($add).
  creating $macc model for $flatten\u_app.\gen_irqck[1].u_irqck.$add$../../../common/hdl/ip_rtl_lib/irqck.v:67$3906 ($add).
  creating $macc model for $flatten\u_app.\u_timer.$add$../../../common/hdl/ip_rtl_lib/timer.v:89$1287 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1078$4697 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1078$4698 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1080$4699 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1096$4705 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1098$4707 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1098$4708 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4715 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4717 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1163$4726 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1178$4731 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:280$4340 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:403$4392 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:454$4447 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:589$4509 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:591$4511 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:717$4541 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:916$4631 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:953$4662 ($add).
  creating $macc model for $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:370$4379 ($sub).
  creating $macc model for $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:389$4387 ($sub).
  creating $macc model for $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:679$4534 ($sub).
  creating $macc model for $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:719$4543 ($sub).
  creating $macc model for $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:791$4561 ($sub).
  creating $macc model for $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:837$4588 ($sub).
  creating $macc model for $flatten\u_app.\u_vic.$neg$../../../common/hdl/ip_rtl_lib/vic.v:0$4069 ($neg).
  creating $macc model for $flatten\u_app.\u_vic.$neg$../../../common/hdl/ip_rtl_lib/vic.v:0$4129 ($neg).
  creating $macc model for $flatten\u_prescaler.$add$../../../common/hdl/ip_rtl_lib/prescaler.v:18$1243 ($add).
  creating $macc model for $flatten\u_usb_cdc.$add$../../../common/hdl/usb_cdc_lib/usb_cdc.v:90$4881 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../common/hdl/usb_cdc_lib/in_fifo.v:103$5470 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../common/hdl/usb_cdc_lib/in_fifo.v:112$5472 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../common/hdl/usb_cdc_lib/in_fifo.v:0$5524 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../common/hdl/usb_cdc_lib/out_fifo.v:133$5421 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../common/hdl/usb_cdc_lib/out_fifo.v:236$5449 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../common/hdl/usb_cdc_lib/out_fifo.v:0$5407 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:563$5123 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5347 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../common/hdl/usb_cdc_lib/sie.v:333$3293 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../common/hdl/usb_cdc_lib/sie.v:620$3867 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$neg$../../../common/hdl/usb_cdc_lib/sie.v:0$3543 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:116$2724 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:202$2741 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:292$2763 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../common/hdl/usb_cdc_lib/phy_tx.v:95$20 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../common/hdl/usb_cdc_lib/phy_tx.v:92$17 ($sub).
  merging $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4715 into $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4717.
  merging $macc model for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1098$4707 into $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1098$4708.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:292$2763.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:202$2741.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:116$2724.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$neg$../../../common/hdl/usb_cdc_lib/sie.v:0$3543.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../common/hdl/usb_cdc_lib/sie.v:620$3867.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../common/hdl/usb_cdc_lib/sie.v:333$3293.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5347.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:563$5123.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../common/hdl/usb_cdc_lib/out_fifo.v:0$5407.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../common/hdl/usb_cdc_lib/out_fifo.v:236$5449.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../common/hdl/usb_cdc_lib/out_fifo.v:133$5421.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../common/hdl/usb_cdc_lib/in_fifo.v:0$5524.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../common/hdl/usb_cdc_lib/in_fifo.v:112$5472.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../common/hdl/usb_cdc_lib/in_fifo.v:103$5470.
  creating $alu model for $macc $flatten\u_usb_cdc.$add$../../../common/hdl/usb_cdc_lib/usb_cdc.v:90$4881.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../../common/hdl/ip_rtl_lib/prescaler.v:18$1243.
  creating $alu model for $macc $flatten\u_app.\u_vic.$neg$../../../common/hdl/ip_rtl_lib/vic.v:0$4129.
  creating $alu model for $macc $flatten\u_app.\u_vic.$neg$../../../common/hdl/ip_rtl_lib/vic.v:0$4069.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:837$4588.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:791$4561.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:719$4543.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:679$4534.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:389$4387.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:370$4379.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:953$4662.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:916$4631.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:717$4541.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:591$4511.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:589$4509.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:454$4447.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:403$4392.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:280$4340.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1178$4731.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1163$4726.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4717.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../common/hdl/usb_cdc_lib/phy_tx.v:95$20.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1098$4708.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../common/hdl/usb_cdc_lib/phy_tx.v:92$17.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1096$4705.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1080$4699.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1078$4698.
  creating $alu model for $macc $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1078$4697.
  creating $alu model for $macc $flatten\u_app.\u_timer.$add$../../../common/hdl/ip_rtl_lib/timer.v:89$1287.
  creating $alu model for $macc $flatten\u_app.\gen_irqck[1].u_irqck.$add$../../../common/hdl/ip_rtl_lib/irqck.v:67$3906.
  creating $alu model for $macc $flatten\u_app.\gen_irqck[0].u_irqck.$add$../../../common/hdl/ip_rtl_lib/irqck.v:67$3943.
  creating $alu model for $flatten\u_app.\gen_irqck[0].u_irqck.$ge$../../../common/hdl/ip_rtl_lib/irqck.v:65$3942 ($ge): new $alu
  creating $alu model for $flatten\u_app.\gen_irqck[1].u_irqck.$ge$../../../common/hdl/ip_rtl_lib/irqck.v:65$3905 ($ge): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:723$5224 ($lt): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:675$5194 ($eq): merged with $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:723$5224.
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:802$5272 ($ne): merged with $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:723$5224.
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:723$5224, $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:675$5194, $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:802$5272: $auto$alumacc.cc:485:replace_alu$25049
  creating $alu cell for $flatten\u_app.\gen_irqck[1].u_irqck.$ge$../../../common/hdl/ip_rtl_lib/irqck.v:65$3905: $auto$alumacc.cc:485:replace_alu$25062
  creating $alu cell for $flatten\u_app.\gen_irqck[0].u_irqck.$ge$../../../common/hdl/ip_rtl_lib/irqck.v:65$3942: $auto$alumacc.cc:485:replace_alu$25075
  creating $alu cell for $flatten\u_app.\gen_irqck[0].u_irqck.$add$../../../common/hdl/ip_rtl_lib/irqck.v:67$3943: $auto$alumacc.cc:485:replace_alu$25088
  creating $alu cell for $flatten\u_app.\gen_irqck[1].u_irqck.$add$../../../common/hdl/ip_rtl_lib/irqck.v:67$3906: $auto$alumacc.cc:485:replace_alu$25091
  creating $alu cell for $flatten\u_app.\u_timer.$add$../../../common/hdl/ip_rtl_lib/timer.v:89$1287: $auto$alumacc.cc:485:replace_alu$25094
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1078$4697: $auto$alumacc.cc:485:replace_alu$25097
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1078$4698: $auto$alumacc.cc:485:replace_alu$25100
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1080$4699: $auto$alumacc.cc:485:replace_alu$25103
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../common/hdl/usb_cdc_lib/phy_tx.v:92$17: $auto$alumacc.cc:485:replace_alu$25106
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1096$4705: $auto$alumacc.cc:485:replace_alu$25109
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1098$4708: $auto$alumacc.cc:485:replace_alu$25112
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../common/hdl/usb_cdc_lib/phy_tx.v:95$20: $auto$alumacc.cc:485:replace_alu$25115
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4717: $auto$alumacc.cc:485:replace_alu$25118
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1163$4726: $auto$alumacc.cc:485:replace_alu$25121
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1178$4731: $auto$alumacc.cc:485:replace_alu$25124
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:280$4340: $auto$alumacc.cc:485:replace_alu$25127
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:403$4392: $auto$alumacc.cc:485:replace_alu$25130
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:454$4447: $auto$alumacc.cc:485:replace_alu$25133
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:589$4509: $auto$alumacc.cc:485:replace_alu$25136
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:591$4511: $auto$alumacc.cc:485:replace_alu$25139
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:717$4541: $auto$alumacc.cc:485:replace_alu$25142
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:916$4631: $auto$alumacc.cc:485:replace_alu$25145
  creating $alu cell for $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:953$4662: $auto$alumacc.cc:485:replace_alu$25148
  creating $alu cell for $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:370$4379: $auto$alumacc.cc:485:replace_alu$25151
  creating $alu cell for $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:389$4387: $auto$alumacc.cc:485:replace_alu$25154
  creating $alu cell for $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:679$4534: $auto$alumacc.cc:485:replace_alu$25157
  creating $alu cell for $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:719$4543: $auto$alumacc.cc:485:replace_alu$25160
  creating $alu cell for $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:791$4561: $auto$alumacc.cc:485:replace_alu$25163
  creating $alu cell for $flatten\u_app.\u_uf16.$sub$../../../uf16/hdl/uf16.v:837$4588: $auto$alumacc.cc:485:replace_alu$25166
  creating $alu cell for $flatten\u_app.\u_vic.$neg$../../../common/hdl/ip_rtl_lib/vic.v:0$4069: $auto$alumacc.cc:485:replace_alu$25169
  creating $alu cell for $flatten\u_app.\u_vic.$neg$../../../common/hdl/ip_rtl_lib/vic.v:0$4129: $auto$alumacc.cc:485:replace_alu$25172
  creating $alu cell for $flatten\u_prescaler.$add$../../../common/hdl/ip_rtl_lib/prescaler.v:18$1243: $auto$alumacc.cc:485:replace_alu$25175
  creating $alu cell for $flatten\u_usb_cdc.$add$../../../common/hdl/usb_cdc_lib/usb_cdc.v:90$4881: $auto$alumacc.cc:485:replace_alu$25178
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../common/hdl/usb_cdc_lib/in_fifo.v:103$5470: $auto$alumacc.cc:485:replace_alu$25181
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../common/hdl/usb_cdc_lib/in_fifo.v:112$5472: $auto$alumacc.cc:485:replace_alu$25184
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../common/hdl/usb_cdc_lib/in_fifo.v:0$5524: $auto$alumacc.cc:485:replace_alu$25187
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../common/hdl/usb_cdc_lib/out_fifo.v:133$5421: $auto$alumacc.cc:485:replace_alu$25190
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../common/hdl/usb_cdc_lib/out_fifo.v:236$5449: $auto$alumacc.cc:485:replace_alu$25193
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../common/hdl/usb_cdc_lib/out_fifo.v:0$5407: $auto$alumacc.cc:485:replace_alu$25196
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:563$5123: $auto$alumacc.cc:485:replace_alu$25199
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../common/hdl/usb_cdc_lib/ctrl_endp.v:0$5347: $auto$alumacc.cc:485:replace_alu$25202
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../common/hdl/usb_cdc_lib/sie.v:333$3293: $auto$alumacc.cc:485:replace_alu$25205
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../common/hdl/usb_cdc_lib/sie.v:620$3867: $auto$alumacc.cc:485:replace_alu$25208
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$neg$../../../common/hdl/usb_cdc_lib/sie.v:0$3543: $auto$alumacc.cc:485:replace_alu$25211
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:116$2724: $auto$alumacc.cc:485:replace_alu$25214
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:202$2741: $auto$alumacc.cc:485:replace_alu$25217
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../common/hdl/usb_cdc_lib/phy_rx.v:292$2763: $auto$alumacc.cc:485:replace_alu$25220
  created 48 $alu and 0 $macc cells.

21.21. Executing OPT pass (performing simple optimizations).

21.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

21.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uf16soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~376 debug messages>

21.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uf16soc.
Performed a total of 0 changes.

21.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

21.21.6. Executing OPT_DFF pass (perform DFF optimizations).

21.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 2 unused cells and 11 unused wires.
<suppressed ~3 debug messages>

21.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.21.9. Rerunning OPT passes. (Maybe there is more to do..)

21.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uf16soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~375 debug messages>

21.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uf16soc.
Performed a total of 0 changes.

21.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
Removed a total of 0 cells.

21.21.13. Executing OPT_DFF pass (perform DFF optimizations).

21.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..

21.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.21.16. Finished OPT passes. (There is nothing left to do.)

21.22. Executing MEMORY pass.

21.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

21.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

21.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

21.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

21.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

21.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..

21.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

21.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

21.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..

21.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

21.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..

21.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

21.25. Executing TECHMAP pass (map to technology primitives).

21.25.1. Executing Verilog-2005 frontend: /sw/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

21.25.2. Executing Verilog-2005 frontend: /sw/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

21.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

21.26. Executing ICE40_BRAMINIT pass.

21.27. Executing OPT pass (performing simple optimizations).

21.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.
<suppressed ~740 debug messages>

21.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~258 debug messages>
Removed a total of 86 cells.

21.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$24865 ($adffe) from module uf16soc (D = $flatten\u_app.\u_uf16.$procmux$12360_Y [0], Q = \u_app.u_uf16.dsbuf_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$24353 ($adffe) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$11127_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [1]).
Adding EN signal on $auto$ff.cc:266:slice$24366 ($adffe) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$11120_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [2]).
Adding EN signal on $auto$ff.cc:266:slice$24361 ($adffe) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$procmux$11134_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [1]).

21.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 2 unused cells and 552 unused wires.
<suppressed ~4 debug messages>

21.27.5. Rerunning OPT passes. (Removed registers in this run.)

21.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.
<suppressed ~6 debug messages>

21.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

21.27.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$24358 ($adffe) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$2\in_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.in_toggle_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$24350 ($adffe) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$2\out_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.out_toggle_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$24347 ($adffe) from module uf16soc (D = $flatten\u_usb_cdc.\u_sie.$2\in_zlp_d[15:0] [2:0], Q = \u_usb_cdc.u_sie.in_zlp_q [2:0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$25691 ($adffe) from module uf16soc.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$25691 ($adffe) from module uf16soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$25691 ($adffe) from module uf16soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$25691 ($adffe) from module uf16soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$25691 ($adffe) from module uf16soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$25691 ($adffe) from module uf16soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$25691 ($adffe) from module uf16soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$25691 ($adffe) from module uf16soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$25691 ($adffe) from module uf16soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$25691 ($adffe) from module uf16soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$25691 ($adffe) from module uf16soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$25691 ($adffe) from module uf16soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$25691 ($adffe) from module uf16soc.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$25681 ($adffe) from module uf16soc.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$25681 ($adffe) from module uf16soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$25681 ($adffe) from module uf16soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$25681 ($adffe) from module uf16soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$25681 ($adffe) from module uf16soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$25681 ($adffe) from module uf16soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$25681 ($adffe) from module uf16soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$25681 ($adffe) from module uf16soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$25681 ($adffe) from module uf16soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$25681 ($adffe) from module uf16soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$25681 ($adffe) from module uf16soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$25681 ($adffe) from module uf16soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$25681 ($adffe) from module uf16soc.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$25681 ($adffe) from module uf16soc.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$25657 ($adffe) from module uf16soc.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$25657 ($adffe) from module uf16soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$25657 ($adffe) from module uf16soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$25657 ($adffe) from module uf16soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$25657 ($adffe) from module uf16soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$25657 ($adffe) from module uf16soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$25657 ($adffe) from module uf16soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$25657 ($adffe) from module uf16soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$25657 ($adffe) from module uf16soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$25657 ($adffe) from module uf16soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$25657 ($adffe) from module uf16soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$25657 ($adffe) from module uf16soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$25657 ($adffe) from module uf16soc.

21.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 1 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

21.27.10. Rerunning OPT passes. (Removed registers in this run.)

21.27.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.
<suppressed ~61 debug messages>

21.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

21.27.13. Executing OPT_DFF pass (perform DFF optimizations).

21.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

21.27.15. Finished fast OPT passes.

21.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

21.29. Executing OPT pass (performing simple optimizations).

21.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
Removed a total of 0 cells.

21.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uf16soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_app.$ternary$../hdl/uf16soc/app.v:161$4980.
Removed 1 multiplexer ports.
<suppressed ~306 debug messages>

21.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uf16soc.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$25690: { $auto$opt_dff.cc:194:make_patterns_logic$25683 $auto$opt_dff.cc:194:make_patterns_logic$25685 \u_usb_cdc.clk_gate_q $flatten\u_usb_cdc.\u_sie.$or$../../../common/hdl/usb_cdc_lib/sie.v:323$3282_Y $auto$rtlil.cc:2371:Not$24375 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$25656: { $auto$opt_dff.cc:194:make_patterns_logic$25649 $auto$opt_dff.cc:194:make_patterns_logic$25645 $auto$opt_dff.cc:194:make_patterns_logic$25641 $auto$opt_dff.cc:194:make_patterns_logic$25637 \u_usb_cdc.clk_gate_q $flatten\u_usb_cdc.\u_sie.$or$../../../common/hdl/usb_cdc_lib/sie.v:323$3282_Y $auto$opt_dff.cc:194:make_patterns_logic$25631 $auto$opt_dff.cc:194:make_patterns_logic$25643 $auto$opt_dff.cc:194:make_patterns_logic$25651 $auto$opt_dff.cc:194:make_patterns_logic$25647 $auto$opt_dff.cc:194:make_patterns_logic$25639 $auto$opt_dff.cc:194:make_patterns_logic$25633 $auto$opt_dff.cc:194:make_patterns_logic$25635 $auto$rtlil.cc:2371:Not$24375 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$25629: { $auto$opt_dff.cc:194:make_patterns_logic$25618 $auto$opt_dff.cc:194:make_patterns_logic$25620 $auto$opt_dff.cc:194:make_patterns_logic$25616 $auto$opt_dff.cc:194:make_patterns_logic$25624 $auto$opt_dff.cc:194:make_patterns_logic$25622 \u_usb_cdc.clk_gate_q $auto$opt_dff.cc:194:make_patterns_logic$25626 $auto$opt_dff.cc:194:make_patterns_logic$24362 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$25599: { $auto$opt_dff.cc:194:make_patterns_logic$25592 $auto$opt_dff.cc:194:make_patterns_logic$25594 $auto$opt_dff.cc:194:make_patterns_logic$25590 $auto$opt_dff.cc:194:make_patterns_logic$25596 $auto$opt_dff.cc:194:make_patterns_logic$24354 \u_usb_cdc.clk_gate_q }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$25614: { $auto$opt_dff.cc:194:make_patterns_logic$25605 $auto$opt_dff.cc:194:make_patterns_logic$25607 $auto$opt_dff.cc:194:make_patterns_logic$25603 $auto$opt_dff.cc:194:make_patterns_logic$25611 $auto$opt_dff.cc:194:make_patterns_logic$25609 \u_usb_cdc.clk_gate_q $auto$opt_dff.cc:194:make_patterns_logic$25601 $auto$opt_dff.cc:194:make_patterns_logic$24367 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$25680: { $auto$opt_dff.cc:194:make_patterns_logic$25661 $auto$opt_dff.cc:194:make_patterns_logic$25649 $auto$opt_dff.cc:194:make_patterns_logic$25645 $auto$opt_dff.cc:194:make_patterns_logic$25641 $auto$opt_dff.cc:194:make_patterns_logic$25659 \u_usb_cdc.clk_gate_q $flatten\u_usb_cdc.\u_sie.$or$../../../common/hdl/usb_cdc_lib/sie.v:323$3282_Y $auto$opt_dff.cc:194:make_patterns_logic$25643 $auto$opt_dff.cc:194:make_patterns_logic$25651 $auto$opt_dff.cc:194:make_patterns_logic$25647 $auto$opt_dff.cc:194:make_patterns_logic$24415 $auto$rtlil.cc:2371:Not$24375 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_uf16.$procmux$12417:
      Old ports: A={ \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q }, B=13'0000000000000, Y=$flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [15:3]
      New ports: A=\u_app.u_uf16.carry_q, B=1'0, Y=$flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3]
      New connections: $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [15:4] = { $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_uf16.$procmux$12427:
      Old ports: A=3'000, B={ 1'0 \u_app.u_uf16.wakeupid_i [1:0] }, Y=$flatten\u_app.\u_uf16.$47\dsbuf_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_uf16.$47\dsbuf_d[2:0] [1]
      New connections: { $flatten\u_app.\u_uf16.$47\dsbuf_d[2:0] [2] $flatten\u_app.\u_uf16.$47\dsbuf_d[2:0] [0] } = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_uf16.$procmux$12954:
      Old ports: A={ $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4717_Y [14:0] \u_app.u_uf16.dsbuf_q [47] }, B={ \u_app.u_uf16.dsbuf_q [14:0] \u_app.u_uf16.dsbuf_q [47] }, Y=$flatten\u_app.\u_uf16.$42\dsbuf_d[15:0]
      New ports: A=$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1135$4717_Y [14:0], B=\u_app.u_uf16.dsbuf_q [14:0], Y=$flatten\u_app.\u_uf16.$42\dsbuf_d[15:0] [15:1]
      New connections: $flatten\u_app.\u_uf16.$42\dsbuf_d[15:0] [0] = \u_app.u_uf16.dsbuf_q [47]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_uf16.$procmux$13046:
      Old ports: A={ \u_app.u_uf16.dsbuf_q [0] \u_app.u_uf16.dsbuf_q [47:33] }, B={ $flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1080$4699_Y [0] \u_app.u_uf16.dsbuf_q [47:33] }, Y=$flatten\u_app.\u_uf16.$37\dsbuf_d[47:32]
      New ports: A=\u_app.u_uf16.dsbuf_q [0], B=$flatten\u_app.\u_uf16.$add$../../../uf16/hdl/uf16.v:1080$4699_Y [0], Y=$flatten\u_app.\u_uf16.$37\dsbuf_d[47:32] [15]
      New connections: $flatten\u_app.\u_uf16.$37\dsbuf_d[47:32] [14:0] = \u_app.u_uf16.dsbuf_q [47:33]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_uf16.$procmux$17733:
      Old ports: A=12'001110000000, B=12'100000000001, Y=$auto$wreduce.cc:455:run$24965 [11:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:455:run$24965 [7] $auto$wreduce.cc:455:run$24965 [0] }
      New connections: { $auto$wreduce.cc:455:run$24965 [11:8] $auto$wreduce.cc:455:run$24965 [6:1] } = { $auto$wreduce.cc:455:run$24965 [0] 1'0 $auto$wreduce.cc:455:run$24965 [7] $auto$wreduce.cc:455:run$24965 [7] 6'000000 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_uf16.$procmux$17916:
      Old ports: A=9'110010000, B=9'000000001, Y=$auto$wreduce.cc:455:run$24964 [8:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:455:run$24964 [4] $auto$wreduce.cc:455:run$24964 [0] }
      New connections: { $auto$wreduce.cc:455:run$24964 [8:5] $auto$wreduce.cc:455:run$24964 [3:1] } = { $auto$wreduce.cc:455:run$24964 [4] $auto$wreduce.cc:455:run$24964 [4] 5'00000 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_uf16.$procmux$18057:
      Old ports: A=12'000100000000, B=12'100000000001, Y=$auto$wreduce.cc:455:run$24963 [11:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:455:run$24963 [8] $auto$wreduce.cc:455:run$24963 [0] }
      New connections: { $auto$wreduce.cc:455:run$24963 [11:9] $auto$wreduce.cc:455:run$24963 [7:1] } = { $auto$wreduce.cc:455:run$24963 [0] 9'000000000 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../common/hdl/usb_cdc_lib/in_fifo.v:112$5473:
      Old ports: A={ 27'000000000000000000000000000 $auto$wreduce.cc:455:run$24982 [4:0] }, B=0, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../common/hdl/usb_cdc_lib/in_fifo.v:112$5473_Y
      New ports: A=$auto$wreduce.cc:455:run$24982 [4:0], B=5'00000, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../common/hdl/usb_cdc_lib/in_fifo.v:112$5473_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../common/hdl/usb_cdc_lib/in_fifo.v:112$5473_Y [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20433:
      Old ports: A=2'11, B=2'10, Y=\u_usb_cdc.u_ctrl_endp.dev_state_d
      New ports: A=1'1, B=1'0, Y=\u_usb_cdc.u_ctrl_endp.dev_state_d [0]
      New connections: \u_usb_cdc.u_ctrl_endp.dev_state_d [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10648:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3686 [14] $auto$opt_expr.cc:205:group_cell_inputs$25294 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3686 [1] $auto$opt_expr.cc:205:group_cell_inputs$25294 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25294 [14] $auto$opt_expr.cc:205:group_cell_inputs$25294 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$25294 [13] $auto$opt_expr.cc:205:group_cell_inputs$25294 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3647
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3686 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3686 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25294 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3647 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3647 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3647 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3647 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3647 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25294 [12:0]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10669: $auto$opt_reduce.cc:134:opt_pmux$22628
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6412:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3639 [14] $auto$opt_expr.cc:205:group_cell_inputs$25287 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3639 [1] $auto$opt_expr.cc:205:group_cell_inputs$25287 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25287 [14] $auto$opt_expr.cc:205:group_cell_inputs$25287 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$25287 [13] $auto$opt_expr.cc:205:group_cell_inputs$25287 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3686 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$25294 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3686 [1] $auto$opt_expr.cc:205:group_cell_inputs$25294 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3639 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3639 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25287 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3686 [15] $auto$opt_expr.cc:205:group_cell_inputs$25294 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3686 [14] $auto$opt_expr.cc:205:group_cell_inputs$25294 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:531$3249.$result[15:0]$3686 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25287 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6423:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3635 [14] $auto$opt_expr.cc:205:group_cell_inputs$25280 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3635 [1] $auto$opt_expr.cc:205:group_cell_inputs$25280 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25280 [14] $auto$opt_expr.cc:205:group_cell_inputs$25280 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$25280 [13] $auto$opt_expr.cc:205:group_cell_inputs$25280 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3639 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$25287 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3639 [1] $auto$opt_expr.cc:205:group_cell_inputs$25287 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3635 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3635 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25280 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3639 [15] $auto$opt_expr.cc:205:group_cell_inputs$25287 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3639 [14] $auto$opt_expr.cc:205:group_cell_inputs$25287 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3639 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25280 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6434:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3631 [14] $auto$opt_expr.cc:205:group_cell_inputs$25273 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3631 [1] $auto$opt_expr.cc:205:group_cell_inputs$25273 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25273 [14] $auto$opt_expr.cc:205:group_cell_inputs$25273 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$25273 [13] $auto$opt_expr.cc:205:group_cell_inputs$25273 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3635 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$25280 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3635 [1] $auto$opt_expr.cc:205:group_cell_inputs$25280 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3631 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3631 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25273 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3635 [15] $auto$opt_expr.cc:205:group_cell_inputs$25280 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3635 [14] $auto$opt_expr.cc:205:group_cell_inputs$25280 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3635 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25273 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6445:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3627 [14] $auto$opt_expr.cc:205:group_cell_inputs$25266 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3627 [1] $auto$opt_expr.cc:205:group_cell_inputs$25266 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25266 [14] $auto$opt_expr.cc:205:group_cell_inputs$25266 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$25266 [13] $auto$opt_expr.cc:205:group_cell_inputs$25266 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3631 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$25273 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3631 [1] $auto$opt_expr.cc:205:group_cell_inputs$25273 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3627 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3627 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25266 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3631 [15] $auto$opt_expr.cc:205:group_cell_inputs$25273 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3631 [14] $auto$opt_expr.cc:205:group_cell_inputs$25273 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3631 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25266 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6456:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3623 [14] $auto$opt_expr.cc:205:group_cell_inputs$25259 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3623 [1] $auto$opt_expr.cc:205:group_cell_inputs$25259 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25259 [14] $auto$opt_expr.cc:205:group_cell_inputs$25259 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$25259 [13] $auto$opt_expr.cc:205:group_cell_inputs$25259 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3627 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$25266 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3627 [1] $auto$opt_expr.cc:205:group_cell_inputs$25266 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3623 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3623 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25259 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3627 [15] $auto$opt_expr.cc:205:group_cell_inputs$25266 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3627 [14] $auto$opt_expr.cc:205:group_cell_inputs$25266 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3627 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25259 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6467:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3619 [14] $auto$opt_expr.cc:205:group_cell_inputs$25252 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3619 [1] $auto$opt_expr.cc:205:group_cell_inputs$25252 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25252 [14] $auto$opt_expr.cc:205:group_cell_inputs$25252 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$25252 [13] $auto$opt_expr.cc:205:group_cell_inputs$25252 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3623 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$25259 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3623 [1] $auto$opt_expr.cc:205:group_cell_inputs$25259 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3619 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3619 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25252 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3623 [15] $auto$opt_expr.cc:205:group_cell_inputs$25259 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3623 [14] $auto$opt_expr.cc:205:group_cell_inputs$25259 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3623 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25252 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6478:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25245 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$25245 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3619 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$25252 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3619 [1] $auto$opt_expr.cc:205:group_cell_inputs$25252 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25245 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3619 [15] $auto$opt_expr.cc:205:group_cell_inputs$25252 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3619 [14] $auto$opt_expr.cc:205:group_cell_inputs$25252 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../common/hdl/usb_cdc_lib/sie.v:525$3248.$result[15:0]$3619 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6619:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6640:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7117:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8826:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25348 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3604 [1] $auto$opt_expr.cc:205:group_cell_inputs$25348 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25348 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$25348 [3] $auto$opt_expr.cc:205:group_cell_inputs$25348 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3608
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3604 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25348 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3608 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3608 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3608 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3608 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25348 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8845:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25343 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3600 [1] $auto$opt_expr.cc:205:group_cell_inputs$25343 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25343 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$25343 [3] $auto$opt_expr.cc:205:group_cell_inputs$25343 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3604 [4] $auto$opt_expr.cc:205:group_cell_inputs$25348 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3604 [1] $auto$opt_expr.cc:205:group_cell_inputs$25348 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3600 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25343 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$25348 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3604 [4] $auto$opt_expr.cc:205:group_cell_inputs$25348 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3604 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25343 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8864:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25338 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3596 [1] $auto$opt_expr.cc:205:group_cell_inputs$25338 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25338 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$25338 [3] $auto$opt_expr.cc:205:group_cell_inputs$25338 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3600 [4] $auto$opt_expr.cc:205:group_cell_inputs$25343 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3600 [1] $auto$opt_expr.cc:205:group_cell_inputs$25343 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3596 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25338 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$25343 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3600 [4] $auto$opt_expr.cc:205:group_cell_inputs$25343 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3600 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25338 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8883:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25333 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3592 [1] $auto$opt_expr.cc:205:group_cell_inputs$25333 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25333 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$25333 [3] $auto$opt_expr.cc:205:group_cell_inputs$25333 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3596 [4] $auto$opt_expr.cc:205:group_cell_inputs$25338 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3596 [1] $auto$opt_expr.cc:205:group_cell_inputs$25338 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3592 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25333 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$25338 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3596 [4] $auto$opt_expr.cc:205:group_cell_inputs$25338 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3596 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25333 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8902:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25328 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3588 [1] $auto$opt_expr.cc:205:group_cell_inputs$25328 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25328 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$25328 [3] $auto$opt_expr.cc:205:group_cell_inputs$25328 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3592 [4] $auto$opt_expr.cc:205:group_cell_inputs$25333 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3592 [1] $auto$opt_expr.cc:205:group_cell_inputs$25333 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3588 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25328 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$25333 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3592 [4] $auto$opt_expr.cc:205:group_cell_inputs$25333 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3592 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25328 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8921:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25323 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3584 [1] $auto$opt_expr.cc:205:group_cell_inputs$25323 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25323 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$25323 [3] $auto$opt_expr.cc:205:group_cell_inputs$25323 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3588 [4] $auto$opt_expr.cc:205:group_cell_inputs$25328 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3588 [1] $auto$opt_expr.cc:205:group_cell_inputs$25328 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3584 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25323 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$25328 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3588 [4] $auto$opt_expr.cc:205:group_cell_inputs$25328 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3588 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25323 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8940:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25318 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3580 [1] $auto$opt_expr.cc:205:group_cell_inputs$25318 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25318 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$25318 [3] $auto$opt_expr.cc:205:group_cell_inputs$25318 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3584 [4] $auto$opt_expr.cc:205:group_cell_inputs$25323 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3584 [1] $auto$opt_expr.cc:205:group_cell_inputs$25323 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3580 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25318 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$25323 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3584 [4] $auto$opt_expr.cc:205:group_cell_inputs$25323 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3584 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25318 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8959:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25313 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3576 [1] $auto$opt_expr.cc:205:group_cell_inputs$25313 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25313 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$25313 [3] $auto$opt_expr.cc:205:group_cell_inputs$25313 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3580 [4] $auto$opt_expr.cc:205:group_cell_inputs$25318 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3580 [1] $auto$opt_expr.cc:205:group_cell_inputs$25318 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3576 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25313 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$25318 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3580 [4] $auto$opt_expr.cc:205:group_cell_inputs$25318 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3580 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25313 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8978:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25308 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3572 [1] $auto$opt_expr.cc:205:group_cell_inputs$25308 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25308 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$25308 [3] $auto$opt_expr.cc:205:group_cell_inputs$25308 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3576 [4] $auto$opt_expr.cc:205:group_cell_inputs$25313 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3576 [1] $auto$opt_expr.cc:205:group_cell_inputs$25313 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3572 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25308 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$25313 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3576 [4] $auto$opt_expr.cc:205:group_cell_inputs$25313 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3576 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25308 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8997:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$25303 [1] $auto$opt_expr.cc:205:group_cell_inputs$25303 [2] $auto$opt_expr.cc:205:group_cell_inputs$25303 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$25303 [1] $auto$wreduce.cc:455:run$25008 [1] $auto$opt_expr.cc:205:group_cell_inputs$25303 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3572 [4] $auto$opt_expr.cc:205:group_cell_inputs$25308 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3572 [1] $auto$opt_expr.cc:205:group_cell_inputs$25308 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25303 [2] 1'1 }, B={ $auto$wreduce.cc:455:run$25008 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$25308 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3572 [4] $auto$opt_expr.cc:205:group_cell_inputs$25308 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../common/hdl/usb_cdc_lib/sie.v:496$3246.$result[4:0]$3572 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$25303 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9016:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25303 [1] $auto$wreduce.cc:455:run$25008 [1] $auto$opt_expr.cc:205:group_cell_inputs$25303 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$25303 [1:0]
      New connections: $auto$wreduce.cc:455:run$25008 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11714:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:455:run$25009 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$25009 [7]
      New connections: $auto$wreduce.cc:455:run$25009 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11805:
      Old ports: A={ 1'1 $auto$wreduce.cc:455:run$25009 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0]
      New ports: A=$auto$wreduce.cc:455:run$25009 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12296:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$21925:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \uf16soc.
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_uf16.$procmux$12459:
      Old ports: A={ \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q }, B=$flatten\u_app.\u_uf16.$47\dsbuf_d[2:0], Y=$flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [2:0]
      New ports: A={ \u_app.u_uf16.carry_q \u_app.u_uf16.carry_q }, B={ $flatten\u_app.\u_uf16.$47\dsbuf_d[2:0] [1] 1'0 }, Y=$flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [1:0]
      New connections: $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [2] = $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_uf16.$procmux$12504:
      Old ports: A=$flatten\u_app.\u_uf16.$46\dsbuf_d[15:0], B={ \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q }, Y=$flatten\u_app.\u_uf16.$45\dsbuf_d[15:0]
      New ports: A=$flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3:0], B={ \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q }, Y=$flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3:0]
      New connections: $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [15:4] = { $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6760:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6778:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7232:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11805:
      Old ports: A=$auto$wreduce.cc:455:run$25009 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:455:run$25009 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \uf16soc.
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_uf16.$procmux$12504:
      Old ports: A=$flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3:0], B={ \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q }, Y=$flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3:0]
      New ports: A={ $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$46\dsbuf_d[15:0] [1:0] }, B={ \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q \u_app.u_uf16.irqen_q }, Y={ $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [3] $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [1:0] }
      New connections: $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [2] = $flatten\u_app.\u_uf16.$45\dsbuf_d[15:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6898:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6913:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \uf16soc.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6979:
      Old ports: A=8'00000000, B=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A=7'0000000, B={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] = 1'0
  Optimizing cells in module \uf16soc.
Performed a total of 52 changes.

21.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

21.29.6. Executing OPT_DFF pass (perform DFF optimizations).

21.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 3 unused cells and 15 unused wires.
<suppressed ~4 debug messages>

21.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.
<suppressed ~3 debug messages>

21.29.9. Rerunning OPT passes. (Maybe there is more to do..)

21.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uf16soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~307 debug messages>

21.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uf16soc.
Performed a total of 0 changes.

21.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
Removed a total of 0 cells.

21.29.13. Executing OPT_DFF pass (perform DFF optimizations).

21.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

21.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.29.16. Rerunning OPT passes. (Maybe there is more to do..)

21.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uf16soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~307 debug messages>

21.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uf16soc.
Performed a total of 0 changes.

21.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
Removed a total of 0 cells.

21.29.20. Executing OPT_DFF pass (perform DFF optimizations).

21.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..

21.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.29.23. Finished OPT passes. (There is nothing left to do.)

21.30. Executing ICE40_WRAPCARRY pass (wrap carries).

21.31. Executing TECHMAP pass (map to technology primitives).

21.31.1. Executing Verilog-2005 frontend: /sw/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/sw/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

21.31.2. Executing Verilog-2005 frontend: /sw/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

21.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ice40_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:74efb931197bfd37750740f8c44accc24c0e7f7e$paramod$a272e4cde87989595c42a218519708428734ed82\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$constmap:1db19fc90c5c187562552ddcd06077898235dca9$paramod$59548de4fa0d06d34fef05b96271e1cc2cf17c30\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$b8a7a49af93c9972e4faced050a7ddb2a5968b70\_80_ice40_alu for cells of type $alu.
Using template $paramod$5b0ede14b4db92d138787fe354258a10340a14bd\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:b6d5011a111b4ca40e652509ef75e544f6e863e2$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:b6a4ba49006078848984cea8869ac5ee746dadbb$paramod$6aa94b17459ceb6e0270cbca864b74cb3d686bc3\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:9b5ca123f212bb0a40063915a4073e18135b7719$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:01fe59b87c034a9c7f1539d7e7ba2502d529534c$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx'.

21.31.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:01fe59b87c034a9c7f1539d7e7ba2502d529534c$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31456.
    dead port 2/2 on $mux $procmux$31450.
    dead port 2/2 on $mux $procmux$31444.
    dead port 2/2 on $mux $procmux$31438.
    dead port 2/2 on $mux $procmux$31432.
    dead port 2/2 on $mux $procmux$31426.
    dead port 2/2 on $mux $procmux$31420.
Removed 7 multiplexer ports.
<suppressed ~2023 debug messages>

21.31.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:01fe59b87c034a9c7f1539d7e7ba2502d529534c$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx.
<suppressed ~27 debug messages>
Removed 0 unused cells and 12 unused wires.
Using template $paramod$constmap:01fe59b87c034a9c7f1539d7e7ba2502d529534c$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx for cells of type $shift.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$f30f8fc2e30bd83d28cb1ad43b9d9ec083109075\_80_ice40_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$e978c189388a43a00e4e725f292dc6d7f2ae25b3\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_80_ice40_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ice40_alu for cells of type $alu.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_80_ice40_alu for cells of type $alu.
Using template $paramod$713617589782cfade849bb573b5c36106c4b708f\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$d66a711d7e97d14a7c7a9fd9e900c39b1fc36cfa\_80_ice40_alu for cells of type $alu.
Using template $paramod$081ba1a4a7201ecdb44563d3c3bd7013d1ebf4eb\_80_ice40_alu for cells of type $alu.
Using template $paramod$6177de982a145c5b9397c76cce0d57e0a983739a\_80_ice40_alu for cells of type $alu.
Using template $paramod$98d5b101fc40d541c293178ad5465fa81dcb4a40\_80_ice40_alu for cells of type $alu.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$d6bda349df5337d6c5b209ac911db21df19d73bb\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$cc2efb6f5d6cc329c92f486a567d3df1f79be37d\_90_pmux for cells of type $pmux.
Using template $paramod$d5c1c4131927aec19f116e7a36372b1981bfcd7e\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$a950948e19702336540a1f557d0a91306bdb9188\_80_ice40_alu for cells of type $alu.
Using template $paramod$3e2546d640bb80c4407ce51aec1dbdbdc5bff143\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:7e3f5d4b684aa3ac379b62a08c2a9e6d6dc4bb29$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx'.

21.31.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$38168.
    dead port 2/2 on $mux $procmux$38162.
    dead port 2/2 on $mux $procmux$38156.
    dead port 2/2 on $mux $procmux$38150.
    dead port 2/2 on $mux $procmux$38144.
    dead port 2/2 on $mux $procmux$38138.
    dead port 2/2 on $mux $procmux$38132.
    dead port 2/2 on $mux $procmux$38126.
Removed 8 multiplexer ports.
<suppressed ~1855 debug messages>

21.31.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx.
<suppressed ~26 debug messages>
Removed 0 unused cells and 13 unused wires.
Using template $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$5fb3cea3e36078ed44b85aadf768a6588af6651e\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:4e7e45ce6b7eb9978490bdc07e7e383bc38d7e34$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

21.31.132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$39478.
    dead port 2/2 on $mux $procmux$39472.
    dead port 2/2 on $mux $procmux$39466.
    dead port 2/2 on $mux $procmux$39460.
Removed 4 multiplexer ports.
<suppressed ~524 debug messages>

21.31.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:62b3efa7ec4c32398edfb85f361664604af18512$paramod$a8cfcea73804d96225eed696f5f5e82df8bd3cc9\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:7a3c859324006024edac794b5a24ec53756f2462$paramod$cec5ca1bfd128d9a84d9c26c6ed23b524ca7f165\_90_shift_shiftx for cells of type $shift.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:d7801926ab4ecd2bd3570493cb586bab22bf12ac$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

21.31.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$39478.
    dead port 2/2 on $mux $procmux$39472.
    dead port 2/2 on $mux $procmux$39466.
    dead port 2/2 on $mux $procmux$39460.
Removed 4 multiplexer ports.
<suppressed ~1657 debug messages>

21.31.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx'.

21.31.160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$40782.
    dead port 2/2 on $mux $procmux$40776.
    dead port 2/2 on $mux $procmux$40770.
    dead port 2/2 on $mux $procmux$40764.
    dead port 2/2 on $mux $procmux$40758.
Removed 5 multiplexer ports.
<suppressed ~12 debug messages>

21.31.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx.
<suppressed ~28 debug messages>
Removed 0 unused cells and 10 unused wires.
Using template $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

21.31.162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$39478.
    dead port 2/2 on $mux $procmux$39472.
    dead port 2/2 on $mux $procmux$39466.
    dead port 2/2 on $mux $procmux$39460.
Removed 4 multiplexer ports.
<suppressed ~49 debug messages>

21.31.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

21.31.164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$39478.
    dead port 2/2 on $mux $procmux$39472.
    dead port 2/2 on $mux $procmux$39466.
    dead port 2/2 on $mux $procmux$39460.
Removed 4 multiplexer ports.
<suppressed ~10 debug messages>

21.31.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx'.

21.31.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$40782.
    dead port 2/2 on $mux $procmux$40776.
    dead port 2/2 on $mux $procmux$40770.
    dead port 2/2 on $mux $procmux$40764.
    dead port 2/2 on $mux $procmux$40758.
Removed 5 multiplexer ports.
<suppressed ~33 debug messages>

21.31.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx.
<suppressed ~35 debug messages>
Removed 51 unused cells and 69 unused wires.
Using template $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

21.31.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$39478.
    dead port 2/2 on $mux $procmux$39472.
    dead port 2/2 on $mux $procmux$39466.
    dead port 2/2 on $mux $procmux$39460.
Removed 4 multiplexer ports.
<suppressed ~11 debug messages>

21.31.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$2e0cc1d171695aa7e0671b7fbe20133f48dc3787\_90_pmux for cells of type $pmux.
Using template $paramod$3bb72ad0665cdca279bbc49ed6a39f403f16497f\_80_ice40_alu for cells of type $alu.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

21.31.180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$39478.
    dead port 2/2 on $mux $procmux$39472.
    dead port 2/2 on $mux $procmux$39466.
    dead port 2/2 on $mux $procmux$39460.
Removed 4 multiplexer ports.
<suppressed ~460 debug messages>

21.31.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1735 debug messages>

21.32. Executing OPT pass (performing simple optimizations).

21.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.
<suppressed ~35733 debug messages>

21.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~11604 debug messages>
Removed a total of 3868 cells.

21.32.3. Executing OPT_DFF pass (perform DFF optimizations).

21.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 6628 unused cells and 5544 unused wires.
<suppressed ~6632 debug messages>

21.32.5. Finished fast OPT passes.

21.33. Executing ICE40_OPT pass (performing simple optimizations).

21.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25049.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$25049.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25088.slice[0].carry: CO=\u_app.gen_irqck[0].u_irqck.irq_counter_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25091.slice[0].carry: CO=\u_app.gen_irqck[1].u_irqck.irq_counter_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25094.slice[0].carry: CO=\u_app.u_timer.counter_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25097.slice[0].carry: CO=\u_app.u_uf16.dsbuf_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25097.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25103.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25106.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25109.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$25109.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25112.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$25112.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25115.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25121.slice[0].carry: CO=\u_app.u_uf16.dsbuf_q [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25121.slice[15].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25124.slice[0].carry: CO=\u_app.u_uf16.dsbuf_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25124.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25127.slice[0].carry: CO=\u_app.u_uf16.fetch_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25130.slice[0].carry: CO=\u_app.u_uf16.dsp_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25133.slice[0].carry: CO=\u_app.u_uf16.rsp_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25136.slice[0].carry: CO=\u_app.u_uf16.pc_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25139.slice[0].carry: CO=\u_app.u_uf16.pc_q [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25142.slice[0].carry: CO=\u_app.u_uf16.pc_q [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25145.slice[0].carry: CO=\u_app.u_uf16.dsbuf_valid_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25151.slice[0].carry: CO=\u_app.u_uf16.rsp_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25154.slice[0].carry: CO=\u_app.u_uf16.dsp_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25157.slice[0].carry: CO=\u_app.u_uf16.rsbuf_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25160.slice[0].carry: CO=\u_app.u_uf16.pc_q [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25163.slice[0].carry: CO=\u_app.u_uf16.dsbuf_valid_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$25169.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25175.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25181.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25184.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25184.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$25187.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25190.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25190.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25193.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$25196.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25199.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$25202.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25205.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25208.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$25211.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25217.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25220.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]

21.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.
<suppressed ~231 debug messages>

21.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~1125 debug messages>
Removed a total of 375 cells.

21.33.4. Executing OPT_DFF pass (perform DFF optimizations).

21.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 1 unused cells and 180 unused wires.
<suppressed ~2 debug messages>

21.33.6. Rerunning OPT passes. (Removed registers in this run.)

21.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$25172.BB [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$25184.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$25190.X [0]

21.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.
<suppressed ~188 debug messages>

21.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
Removed a total of 0 cells.

21.33.10. Executing OPT_DFF pass (perform DFF optimizations).

21.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 0 unused cells and 163 unused wires.
<suppressed ~1 debug messages>

21.33.12. Rerunning OPT passes. (Removed registers in this run.)

21.33.13. Running ICE40 specific optimizations.

21.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
Removed a total of 0 cells.

21.33.16. Executing OPT_DFF pass (perform DFF optimizations).

21.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..

21.33.18. Finished OPT passes. (There is nothing left to do.)

21.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

21.35. Executing TECHMAP pass (map to technology primitives).

21.35.1. Executing Verilog-2005 frontend: /sw/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

21.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~1109 debug messages>

21.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25088.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25091.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25094.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25097.slice[16].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25103.slice[16].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25106.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25109.slice[16].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25112.slice[16].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25115.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25121.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25121.slice[15].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25124.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25124.slice[16].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25127.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25130.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25133.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25136.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25139.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25142.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25145.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25151.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25154.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25157.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25160.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25163.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25169.slice[10].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[10].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25172.slice[4].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25175.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25181.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25184.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25184.slice[4].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[10].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25187.slice[3].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25190.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25190.slice[4].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25193.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[10].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25196.slice[3].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25199.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25202.slice[10].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25205.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25208.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25211.slice[10].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25217.slice[0].carry ($lut).
Mapping uf16soc.$auto$alumacc.cc:485:replace_alu$25220.slice[0].carry ($lut).

21.38. Executing ICE40_OPT pass (performing simple optimizations).

21.38.1. Running ICE40 specific optimizations.

21.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.
<suppressed ~3056 debug messages>

21.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~5883 debug messages>
Removed a total of 1961 cells.

21.38.4. Executing OPT_DFF pass (perform DFF optimizations).

21.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..
Removed 0 unused cells and 7761 unused wires.
<suppressed ~1 debug messages>

21.38.6. Rerunning OPT passes. (Removed registers in this run.)

21.38.7. Running ICE40 specific optimizations.

21.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.
<suppressed ~147 debug messages>

21.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
<suppressed ~252 debug messages>
Removed a total of 84 cells.

21.38.10. Executing OPT_DFF pass (perform DFF optimizations).

21.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..

21.38.12. Rerunning OPT passes. (Removed registers in this run.)

21.38.13. Running ICE40 specific optimizations.

21.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module uf16soc.

21.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uf16soc'.
Removed a total of 0 cells.

21.38.16. Executing OPT_DFF pass (perform DFF optimizations).

21.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uf16soc..

21.38.18. Finished OPT passes. (There is nothing left to do.)

21.39. Executing TECHMAP pass (map to technology primitives).

21.39.1. Executing Verilog-2005 frontend: /sw/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

21.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

21.40. Executing ABC pass (technology mapping using ABC).

21.40.1. Extracting gate netlist of module `\uf16soc' to `<abc-temp-dir>/input.blif'..
Extracted 11161 gates and 13021 wires to a netlist network with 1858 inputs and 960 outputs.

21.40.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =    2021.
ABC: Participating nodes from both networks       =    4490.
ABC: Participating nodes from the first network   =    2040. (  51.66 % of nodes)
ABC: Participating nodes from the second network  =    2450. (  62.04 % of nodes)
ABC: Node pairs (any polarity)                    =    2037. (  51.58 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1551. (  39.28 % of names can be moved)
ABC: Total runtime =     0.21 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

21.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3948
ABC RESULTS:        internal signals:    10203
ABC RESULTS:           input signals:     1858
ABC RESULTS:          output signals:      960
Removing temp directory.

21.41. Executing ICE40_WRAPCARRY pass (wrap carries).

21.42. Executing TECHMAP pass (map to technology primitives).

21.42.1. Executing Verilog-2005 frontend: /sw/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

21.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 55 unused cells and 5916 unused wires.

21.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     4282
  1-LUT               89
  2-LUT              664
  3-LUT             1433
  4-LUT             2096
  with \SB_CARRY    (#0)  318
  with \SB_CARRY    (#1)  304

Eliminating LUTs.
Number of LUTs:     4282
  1-LUT               89
  2-LUT              664
  3-LUT             1433
  4-LUT             2096
  with \SB_CARRY    (#0)  318
  with \SB_CARRY    (#1)  304

Combining LUTs.
Number of LUTs:     4249
  1-LUT               89
  2-LUT              629
  3-LUT             1409
  4-LUT             2122
  with \SB_CARRY    (#0)  318
  with \SB_CARRY    (#1)  304

Eliminated 0 LUTs.
Combined 33 LUTs.
<suppressed ~28450 debug messages>

21.44. Executing TECHMAP pass (map to technology primitives).

21.44.1. Executing Verilog-2005 frontend: /sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/sw/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

21.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$b890f92f6011b690987325000750e55a12bdcc54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$39a5229efed7befeabfd87b23596034ab3d10baa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$f9d1ff451b86003d2653805231d1f56d39903e00\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$40dfda70860d22fb3fcd17d404be7adcb9ab08d6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$ef8c7195305096e888736fec646147190f69010c\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$22295481aee48631dc0088cef4e5f102b07c1986\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$6a4f970e550c3bb839e2678e421ecc41d4a23f27\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$b22e1de0c50840dcbbf24001663ffaaba9d5d7b8\$lut for cells of type $lut.
Using template $paramod$fa2fce62041fc97c70fbdbb9d981be41f1b3c2f1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$4a433f3233d3530f1cdf441edd4d4bf4cc5f439e\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$02fbd2dfd8b419c0d6fd5205680ad063cd40eac8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$adac5163f2ca606e303e4fcb6e4ac1a8cfe9825d\$lut for cells of type $lut.
Using template $paramod$2f99e7dde0142f5eb4336d05fd90a596d3f2e038\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$cc14edb43bcbbd83b718cef08414cb23048bb6d0\$lut for cells of type $lut.
Using template $paramod$332fa40c56aff3007be704dee14bc36042d05721\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$de5d058ee690ab1000716900700c3e1da7e31b2e\$lut for cells of type $lut.
Using template $paramod$4031bbff09fc2704dec279c73d8ecd7f801c10b3\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000010 for cells of type $lut.
Using template $paramod$e17098348734c992542965d59466a59fa42dc743\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$015fc3095230f89b14bdd5bee7e178c58b9033d2\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$c7643d93c6710d1f52fb7e7cb047a4e560bda904\$lut for cells of type $lut.
Using template $paramod$987ba47d9f22b1c8fde8a2d7a2abff4be5df6ab8\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$0c599cb09b8560f9c38c60c97e098c4f04e09c07\$lut for cells of type $lut.
Using template $paramod$155ccd9ee5b52913ca009e66ae045056565f70c4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$7273cc095094e6935b52f63f704faeefd4e2fcbd\$lut for cells of type $lut.
Using template $paramod$038e0c6bb407d70fb3d4b03becb2402bb36ab4a0\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$78bf2958500d5a8b4571f2f72137a1af9e1bdb51\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100111 for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$e91fd7c0b83fa86f9e17b44e81b053b9681b527b\$lut for cells of type $lut.
Using template $paramod$2148a1805a1c3b3bf66b2f659d4ba0e8506227b2\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$f240e8d6ae1c4b8a7008ce9f14aa76387ffdce87\$lut for cells of type $lut.
Using template $paramod$e1a1a1833f3bbb451e4b91c3d54619f116866ffa\$lut for cells of type $lut.
Using template $paramod$b38f14cbf649de888742c8d9c245315a16ac4233\$lut for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$89add7395f09a7f1d31ba23a20843f5b8e155407\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$324558e3f64dc829e7fbda8b4d2b00176fe7107f\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$2d6fae636640ca92cde9fb82060ffcee093de506\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$5e10e6a328d7446862668936c2205352dd948176\$lut for cells of type $lut.
Using template $paramod$569318b76cec28d6ada378e27835db79ad1e83ba\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$7ad53a9b58976a4fa60dc0c25fbea8aa88991eef\$lut for cells of type $lut.
Using template $paramod$a0110ffcad984c8a190b4246c453a50168ed201c\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$8a688b470fbdc357e4a14f08dc23c872c147c340\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$4fca3b92a07e69b87d718c5500dfd8ffb1121619\$lut for cells of type $lut.
Using template $paramod$97f21fc6caedb01e3e413e66042b2fa0473d00e4\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$4e60b7293c557f221e197efdaedf2d3f6b5803b7\$lut for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$998070d88e7b2d1c62bd5c887cfeb8dad821dc3c\$lut for cells of type $lut.
Using template $paramod$162eacaa56f6f80a5a27551a5f2071c174364807\$lut for cells of type $lut.
Using template $paramod$e7757b2d317771cca578effc1d1433759b825f83\$lut for cells of type $lut.
Using template $paramod$ff58176157b1856e8061312bfdc308564f9054f2\$lut for cells of type $lut.
Using template $paramod$57e5788123bb4ddd10687fa4fbcf21da5232704f\$lut for cells of type $lut.
Using template $paramod$ceaf7ff2d2812d01cb7598a4106c5233b8b3dfac\$lut for cells of type $lut.
Using template $paramod$d2e6d37235ab843778c678747f5760d5e87de899\$lut for cells of type $lut.
Using template $paramod$3393401a1d87e74b4daa296492c2ba94690e397e\$lut for cells of type $lut.
Using template $paramod$b4ae011c0e178ae4a0c81a036da8f1ec6b30312d\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod$0a3771672c6891ba44b2354bdc7d8e7df66ee918\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod$ec6e4203421192e3a5e1bd0247144ad3f2aa5c82\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$64983db93b60e57e89574e91fe67a6652aaee35a\$lut for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod$fd17c66d3d1d04a1a2b75a67c1c1a87574144765\$lut for cells of type $lut.
Using template $paramod$22ee34ebaae3e885b4012d7036d75a6112129095\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$3b4098f667ff8021cf0922e7abb002265fc63690\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$63b1b1532480106a3d1d790a7209fb52d85b250e\$lut for cells of type $lut.
Using template $paramod$2932160a7a19ae17fa751c2e3a31ae6d89bfb098\$lut for cells of type $lut.
Using template $paramod$96288e699aa5aef3f78113f3d61a81ccebbd5b8c\$lut for cells of type $lut.
Using template $paramod$1b24100b2fd4c673c0fb73caa29fa7c0e2a28808\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$6e69653a30177cf8d5bbe4b99de55988f44b26db\$lut for cells of type $lut.
Using template $paramod$6edbfe341e82523a5af1325edaef1b2d41d4f937\$lut for cells of type $lut.
Using template $paramod$9f135fba3de3ba24cef5852dbc0be35267668f2e\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$10813bdf123756ebfcc6ddcc55c12cf73f312938\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$d7f4570f04f68175b1fa25c1bac92938027a2c96\$lut for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$fb0818dbe5a679e474c262875582f056badfeade\$lut for cells of type $lut.
Using template $paramod$6bca8d345d26829068ad91403a25fbe3e0885c1a\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$51effbc0e7779af9c25cdf116ccdeb175dfeab0f\$lut for cells of type $lut.
Using template $paramod$90edf8d4fe439b92725b09f66e94b5afc9f35376\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$956157c0497c969d2ee7549e519f18a7bb88f829\$lut for cells of type $lut.
Using template $paramod$456518d681b099e47e304359458496f2552b5118\$lut for cells of type $lut.
Using template $paramod$fd0c475e3e6f20ad225673464af09a8de603ab71\$lut for cells of type $lut.
Using template $paramod$e94e43611827e2114516df2acb1b4da75c4728d5\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$d81e419182194220fe1d6dd96690c56b1648ff58\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$536f05bb8cf0602254b16436d76e9a3071b4194f\$lut for cells of type $lut.
Using template $paramod$994e00791e39a2079936855a34c5ee3e0e21f1dc\$lut for cells of type $lut.
Using template $paramod$20dcd9314eed520b3e0cea5805287f04a998fa12\$lut for cells of type $lut.
Using template $paramod$e94afd183fcbde4c849d3e6c314d64883b2488d5\$lut for cells of type $lut.
Using template $paramod$50cdfa6e310eccfe24e3c2f727089593f0132d61\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$9916cc51bf12f190168610dd1c58d28ca4d9de1c\$lut for cells of type $lut.
Using template $paramod$25d6aafe0e816a77d47a1092a091c923c76e5f3c\$lut for cells of type $lut.
Using template $paramod$d76ac8e45164ee1c1ee53b21ab3f07920e61c801\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$8c616448f631d70ba8e22b27b8317a13983d4447\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod$3e27c7f584657c61690dac9538f4900ce23f9010\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$4518c6efc338c838baccc1368addc699a6d5aa1d\$lut for cells of type $lut.
Using template $paramod$8c8483b8dba6dbd9a5f43a97c71ce4530d6e6ded\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod$93f88d1396db449b71126dcb19be37c7227722f9\$lut for cells of type $lut.
Using template $paramod$096a408fd37568b92eea484c5cc9a8e86ab67a87\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$099ac8b11a70529a8e249a5b1b20b37a0be6d367\$lut for cells of type $lut.
Using template $paramod$f29ab3f487c3ac7aad5e05e3e8df05ec3af78511\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~8035 debug messages>
Removed 0 unused cells and 9746 unused wires.

21.45. Executing AUTONAME pass.
Renamed 189503 objects in module uf16soc (127 iterations).
<suppressed ~8129 debug messages>

21.46. Executing HIERARCHY pass (managing design hierarchy).

21.46.1. Analyzing design hierarchy..
Top module:  \uf16soc

21.46.2. Analyzing design hierarchy..
Top module:  \uf16soc
Removed 0 unused modules.

21.47. Printing statistics.

=== uf16soc ===

   Number of wires:               3369
   Number of wire bits:          14334
   Number of public wires:        3369
   Number of public wire bits:   14334
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5710
     SB_CARRY                      339
     SB_DFFE                         8
     SB_DFFER                      837
     SB_DFFES                       86
     SB_DFFR                       147
     SB_DFFS                         7
     SB_IO                           4
     SB_LUT4                      4249
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    32

21.48. Executing CHECK pass (checking for obvious problems).
Checking module uf16soc...
Found and reported 0 problems.

22. Executing JSON backend.

Warnings: 1 unique messages, 68 total
End of script. Logfile hash: beabc5d4a4, CPU: user 17.19s system 0.20s, MEM: 274.44 MB peak
Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 23% 66x opt_expr (4 sec), 18% 1x abc (3 sec), ...
