
*** Running vivado
    with args -log fifo_tx_83bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_tx_83bit.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Jan 22 11:36:57 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source fifo_tx_83bit.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 508.125 ; gain = 215.133
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP fifo_tx_83bit, cache-ID = cfd8b6735a77204f.
INFO: [Common 17-206] Exiting Vivado at Thu Jan 22 11:37:08 2026...
