# hello_word
fiirst_project
vhdl
clk:in std_logic
