ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.ITM_SendChar,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	ITM_SendChar:
  25              	.LVL0:
  26              	.LFB69:
  27              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 2


  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 3


  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 4


 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 5


 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 6


 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 7


 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 8


 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 9


 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 10


 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 11


 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 12


 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 13


 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 14


 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 15


 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 16


 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 17


 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 18


 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 19


1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 20


1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 21


1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 22


1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 23


1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 24


1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 25


1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 26


1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 27


1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 28


1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 29


1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 30


1628:Drivers/CMSIS/Include/core_cm3.h **** 
1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1644:Drivers/CMSIS/Include/core_cm3.h ****   }
1645:Drivers/CMSIS/Include/core_cm3.h ****   else
1646:Drivers/CMSIS/Include/core_cm3.h ****   {
1647:Drivers/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1648:Drivers/CMSIS/Include/core_cm3.h ****   }
1649:Drivers/CMSIS/Include/core_cm3.h **** }
1650:Drivers/CMSIS/Include/core_cm3.h **** 
1651:Drivers/CMSIS/Include/core_cm3.h **** 
1652:Drivers/CMSIS/Include/core_cm3.h **** /**
1653:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1654:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1655:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1656:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1657:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1658:Drivers/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1659:Drivers/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1660:Drivers/CMSIS/Include/core_cm3.h ****  */
1661:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1662:Drivers/CMSIS/Include/core_cm3.h **** {
1663:Drivers/CMSIS/Include/core_cm3.h **** 
1664:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1665:Drivers/CMSIS/Include/core_cm3.h ****   {
1666:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1667:Drivers/CMSIS/Include/core_cm3.h ****   }
1668:Drivers/CMSIS/Include/core_cm3.h ****   else
1669:Drivers/CMSIS/Include/core_cm3.h ****   {
1670:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1671:Drivers/CMSIS/Include/core_cm3.h ****   }
1672:Drivers/CMSIS/Include/core_cm3.h **** }
1673:Drivers/CMSIS/Include/core_cm3.h **** 
1674:Drivers/CMSIS/Include/core_cm3.h **** 
1675:Drivers/CMSIS/Include/core_cm3.h **** /**
1676:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1677:Drivers/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1678:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1679:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1680:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1681:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1682:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1683:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1684:Drivers/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 31


1685:Drivers/CMSIS/Include/core_cm3.h ****  */
1686:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1687:Drivers/CMSIS/Include/core_cm3.h **** {
1688:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1689:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1690:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1691:Drivers/CMSIS/Include/core_cm3.h **** 
1692:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1693:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1694:Drivers/CMSIS/Include/core_cm3.h **** 
1695:Drivers/CMSIS/Include/core_cm3.h ****   return (
1696:Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1697:Drivers/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1698:Drivers/CMSIS/Include/core_cm3.h ****          );
1699:Drivers/CMSIS/Include/core_cm3.h **** }
1700:Drivers/CMSIS/Include/core_cm3.h **** 
1701:Drivers/CMSIS/Include/core_cm3.h **** 
1702:Drivers/CMSIS/Include/core_cm3.h **** /**
1703:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1704:Drivers/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1705:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1706:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1707:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1708:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1709:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1710:Drivers/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1711:Drivers/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1712:Drivers/CMSIS/Include/core_cm3.h ****  */
1713:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1714:Drivers/CMSIS/Include/core_cm3.h **** {
1715:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1716:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1717:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1718:Drivers/CMSIS/Include/core_cm3.h **** 
1719:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1720:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1721:Drivers/CMSIS/Include/core_cm3.h **** 
1722:Drivers/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1723:Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1724:Drivers/CMSIS/Include/core_cm3.h **** }
1725:Drivers/CMSIS/Include/core_cm3.h **** 
1726:Drivers/CMSIS/Include/core_cm3.h **** 
1727:Drivers/CMSIS/Include/core_cm3.h **** /**
1728:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Vector
1729:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1730:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1731:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1732:Drivers/CMSIS/Include/core_cm3.h ****            VTOR must been relocated to SRAM before.
1733:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1734:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1735:Drivers/CMSIS/Include/core_cm3.h ****  */
1736:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1737:Drivers/CMSIS/Include/core_cm3.h **** {
1738:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1739:Drivers/CMSIS/Include/core_cm3.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1740:Drivers/CMSIS/Include/core_cm3.h **** }
1741:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 32


1742:Drivers/CMSIS/Include/core_cm3.h **** 
1743:Drivers/CMSIS/Include/core_cm3.h **** /**
1744:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Vector
1745:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1746:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1747:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1748:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1749:Drivers/CMSIS/Include/core_cm3.h ****   \return                 Address of interrupt handler function
1750:Drivers/CMSIS/Include/core_cm3.h ****  */
1751:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1752:Drivers/CMSIS/Include/core_cm3.h **** {
1753:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1754:Drivers/CMSIS/Include/core_cm3.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1755:Drivers/CMSIS/Include/core_cm3.h **** }
1756:Drivers/CMSIS/Include/core_cm3.h **** 
1757:Drivers/CMSIS/Include/core_cm3.h **** 
1758:Drivers/CMSIS/Include/core_cm3.h **** /**
1759:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1760:Drivers/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1761:Drivers/CMSIS/Include/core_cm3.h ****  */
1762:Drivers/CMSIS/Include/core_cm3.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1763:Drivers/CMSIS/Include/core_cm3.h **** {
1764:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1765:Drivers/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1766:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1767:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1768:Drivers/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1769:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1770:Drivers/CMSIS/Include/core_cm3.h **** 
1771:Drivers/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1772:Drivers/CMSIS/Include/core_cm3.h ****   {
1773:Drivers/CMSIS/Include/core_cm3.h ****     __NOP();
1774:Drivers/CMSIS/Include/core_cm3.h ****   }
1775:Drivers/CMSIS/Include/core_cm3.h **** }
1776:Drivers/CMSIS/Include/core_cm3.h **** 
1777:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1778:Drivers/CMSIS/Include/core_cm3.h **** 
1779:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  MPU functions  #################################### */
1780:Drivers/CMSIS/Include/core_cm3.h **** 
1781:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1782:Drivers/CMSIS/Include/core_cm3.h **** 
1783:Drivers/CMSIS/Include/core_cm3.h **** #include "mpu_armv7.h"
1784:Drivers/CMSIS/Include/core_cm3.h **** 
1785:Drivers/CMSIS/Include/core_cm3.h **** #endif
1786:Drivers/CMSIS/Include/core_cm3.h **** 
1787:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1788:Drivers/CMSIS/Include/core_cm3.h **** /**
1789:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1790:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1791:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Function that provides FPU type.
1792:Drivers/CMSIS/Include/core_cm3.h ****   @{
1793:Drivers/CMSIS/Include/core_cm3.h ****  */
1794:Drivers/CMSIS/Include/core_cm3.h **** 
1795:Drivers/CMSIS/Include/core_cm3.h **** /**
1796:Drivers/CMSIS/Include/core_cm3.h ****   \brief   get FPU type
1797:Drivers/CMSIS/Include/core_cm3.h ****   \details returns the FPU type
1798:Drivers/CMSIS/Include/core_cm3.h ****   \returns
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 33


1799:Drivers/CMSIS/Include/core_cm3.h ****    - \b  0: No FPU
1800:Drivers/CMSIS/Include/core_cm3.h ****    - \b  1: Single precision FPU
1801:Drivers/CMSIS/Include/core_cm3.h ****    - \b  2: Double + Single precision FPU
1802:Drivers/CMSIS/Include/core_cm3.h ****  */
1803:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1804:Drivers/CMSIS/Include/core_cm3.h **** {
1805:Drivers/CMSIS/Include/core_cm3.h ****     return 0U;           /* No FPU */
1806:Drivers/CMSIS/Include/core_cm3.h **** }
1807:Drivers/CMSIS/Include/core_cm3.h **** 
1808:Drivers/CMSIS/Include/core_cm3.h **** 
1809:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1810:Drivers/CMSIS/Include/core_cm3.h **** 
1811:Drivers/CMSIS/Include/core_cm3.h **** 
1812:Drivers/CMSIS/Include/core_cm3.h **** 
1813:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################    SysTick function  ########################################
1814:Drivers/CMSIS/Include/core_cm3.h **** /**
1815:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1816:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1817:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that configure the System.
1818:Drivers/CMSIS/Include/core_cm3.h ****   @{
1819:Drivers/CMSIS/Include/core_cm3.h ****  */
1820:Drivers/CMSIS/Include/core_cm3.h **** 
1821:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1822:Drivers/CMSIS/Include/core_cm3.h **** 
1823:Drivers/CMSIS/Include/core_cm3.h **** /**
1824:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Tick Configuration
1825:Drivers/CMSIS/Include/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1826:Drivers/CMSIS/Include/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1827:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1828:Drivers/CMSIS/Include/core_cm3.h ****   \return          0  Function succeeded.
1829:Drivers/CMSIS/Include/core_cm3.h ****   \return          1  Function failed.
1830:Drivers/CMSIS/Include/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1831:Drivers/CMSIS/Include/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1832:Drivers/CMSIS/Include/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1833:Drivers/CMSIS/Include/core_cm3.h ****  */
1834:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1835:Drivers/CMSIS/Include/core_cm3.h **** {
1836:Drivers/CMSIS/Include/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1837:Drivers/CMSIS/Include/core_cm3.h ****   {
1838:Drivers/CMSIS/Include/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1839:Drivers/CMSIS/Include/core_cm3.h ****   }
1840:Drivers/CMSIS/Include/core_cm3.h **** 
1841:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1842:Drivers/CMSIS/Include/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1843:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
1844:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1845:Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1846:Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1847:Drivers/CMSIS/Include/core_cm3.h ****   return (0UL);                                                     /* Function successful */
1848:Drivers/CMSIS/Include/core_cm3.h **** }
1849:Drivers/CMSIS/Include/core_cm3.h **** 
1850:Drivers/CMSIS/Include/core_cm3.h **** #endif
1851:Drivers/CMSIS/Include/core_cm3.h **** 
1852:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_SysTickFunctions */
1853:Drivers/CMSIS/Include/core_cm3.h **** 
1854:Drivers/CMSIS/Include/core_cm3.h **** 
1855:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 34


1856:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################### Debug In/Output function #################################
1857:Drivers/CMSIS/Include/core_cm3.h **** /**
1858:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1859:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_DebugFunctions ITM Functions
1860:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that access the ITM debug interface.
1861:Drivers/CMSIS/Include/core_cm3.h ****   @{
1862:Drivers/CMSIS/Include/core_cm3.h ****  */
1863:Drivers/CMSIS/Include/core_cm3.h **** 
1864:Drivers/CMSIS/Include/core_cm3.h **** extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receiv
1865:Drivers/CMSIS/Include/core_cm3.h **** #define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_
1866:Drivers/CMSIS/Include/core_cm3.h **** 
1867:Drivers/CMSIS/Include/core_cm3.h **** 
1868:Drivers/CMSIS/Include/core_cm3.h **** /**
1869:Drivers/CMSIS/Include/core_cm3.h ****   \brief   ITM Send Character
1870:Drivers/CMSIS/Include/core_cm3.h ****   \details Transmits a character via the ITM channel 0, and
1871:Drivers/CMSIS/Include/core_cm3.h ****            \li Just returns when no debugger is connected that has booked the output.
1872:Drivers/CMSIS/Include/core_cm3.h ****            \li Is blocking when a debugger is connected, but the previous character sent has not be
1873:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     ch  Character to transmit.
1874:Drivers/CMSIS/Include/core_cm3.h ****   \returns            Character to transmit.
1875:Drivers/CMSIS/Include/core_cm3.h ****  */
1876:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
1877:Drivers/CMSIS/Include/core_cm3.h **** {
  28              		.loc 2 1877 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
1878:Drivers/CMSIS/Include/core_cm3.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  33              		.loc 2 1878 3 view .LVU1
  34              		.loc 2 1878 12 is_stmt 0 view .LVU2
  35 0000 4FF06043 		mov	r3, #-536870912
  36 0004 D3F8803E 		ldr	r3, [r3, #3712]
  37              		.loc 2 1878 6 view .LVU3
  38 0008 13F0010F 		tst	r3, #1
  39 000c 11D0     		beq	.L2
1879:Drivers/CMSIS/Include/core_cm3.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
  40              		.loc 2 1879 12 view .LVU4
  41 000e 4FF06043 		mov	r3, #-536870912
  42 0012 D3F8003E 		ldr	r3, [r3, #3584]
1878:Drivers/CMSIS/Include/core_cm3.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  43              		.loc 2 1878 48 discriminator 1 view .LVU5
  44 0016 13F0010F 		tst	r3, #1
  45 001a 01D1     		bne	.L3
  46 001c 7047     		bx	lr
  47              	.L4:
1880:Drivers/CMSIS/Include/core_cm3.h ****   {
1881:Drivers/CMSIS/Include/core_cm3.h ****     while (ITM->PORT[0U].u32 == 0UL)
1882:Drivers/CMSIS/Include/core_cm3.h ****     {
1883:Drivers/CMSIS/Include/core_cm3.h ****       __NOP();
  48              		.loc 2 1883 7 is_stmt 1 view .LVU6
  49              		.syntax unified
  50              	@ 1883 "Drivers/CMSIS/Include/core_cm3.h" 1
  51 001e 00BF     		nop
  52              	@ 0 "" 2
  53              		.thumb
  54              		.syntax unified
  55              	.L3:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 35


1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  56              		.loc 2 1881 30 view .LVU7
1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  57              		.loc 2 1881 25 is_stmt 0 view .LVU8
  58 0020 4FF06043 		mov	r3, #-536870912
  59 0024 1B68     		ldr	r3, [r3]
1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  60              		.loc 2 1881 30 view .LVU9
  61 0026 002B     		cmp	r3, #0
  62 0028 F9D0     		beq	.L4
1884:Drivers/CMSIS/Include/core_cm3.h ****     }
1885:Drivers/CMSIS/Include/core_cm3.h ****     ITM->PORT[0U].u8 = (uint8_t)ch;
  63              		.loc 2 1885 5 is_stmt 1 view .LVU10
  64              		.loc 2 1885 24 is_stmt 0 view .LVU11
  65 002a C3B2     		uxtb	r3, r0
  66              		.loc 2 1885 22 view .LVU12
  67 002c 4FF06042 		mov	r2, #-536870912
  68 0030 1370     		strb	r3, [r2]
  69              	.L2:
1886:Drivers/CMSIS/Include/core_cm3.h ****   }
1887:Drivers/CMSIS/Include/core_cm3.h ****   return (ch);
  70              		.loc 2 1887 3 is_stmt 1 view .LVU13
1888:Drivers/CMSIS/Include/core_cm3.h **** }
  71              		.loc 2 1888 1 is_stmt 0 view .LVU14
  72 0032 7047     		bx	lr
  73              		.cfi_endproc
  74              	.LFE69:
  76              		.section	.text.MX_GPIO_Init,"ax",%progbits
  77              		.align	1
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	MX_GPIO_Init:
  83              	.LFB86:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 36


  24:Core/Src/main.c **** #include <stdio.h>
  25:Core/Src/main.c **** #include <stdbool.h>
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** #define SPI_TIMEOUT 1000
  36:Core/Src/main.c **** #define TIME_GAME 20
  37:Core/Src/main.c **** #define BUFFER_SIZE 10
  38:Core/Src/main.c **** #define PI 3
  39:Core/Src/main.c **** #define DELAY_DEBOUNCE 300
  40:Core/Src/main.c **** #define SEED 1234
  41:Core/Src/main.c **** /* USER CODE END PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/main.c **** ADC_HandleTypeDef hadc;
  50:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  55:Core/Src/main.c **** TIM_HandleTypeDef htim9;
  56:Core/Src/main.c **** TIM_HandleTypeDef htim10;
  57:Core/Src/main.c **** TIM_HandleTypeDef htim11;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** UART_HandleTypeDef huart4;
  60:Core/Src/main.c **** UART_HandleTypeDef huart2;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE BEGIN PV */
  63:Core/Src/main.c **** uint16_t adcData[2];
  64:Core/Src/main.c **** uint32_t buttonElapsed[4] = {0,0,0,0};
  65:Core/Src/main.c **** uint32_t seed;
  66:Core/Src/main.c **** bool seedInitialized = false;uint8_t second;
  67:Core/Src/main.c **** uint16_t time_in_second = 20;
  68:Core/Src/main.c **** /* USER CODE END PV */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  71:Core/Src/main.c **** void SystemClock_Config(void);
  72:Core/Src/main.c **** static void MX_GPIO_Init(void);
  73:Core/Src/main.c **** static void MX_DMA_Init(void);
  74:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  75:Core/Src/main.c **** static void MX_ADC_Init(void);
  76:Core/Src/main.c **** static void MX_SPI1_Init(void);
  77:Core/Src/main.c **** static void MX_TIM10_Init(void);
  78:Core/Src/main.c **** static void MX_UART4_Init(void);
  79:Core/Src/main.c **** static void MX_TIM2_Init(void);
  80:Core/Src/main.c **** static void MX_TIM9_Init(void);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 37


  81:Core/Src/main.c **** static void MX_TIM11_Init(void);
  82:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  83:Core/Src/main.c **** void ledUpdate(uint16_t adcValue, TIM_HandleTypeDef *htim, uint32_t Channel);void BCD_SendCommand(u
  84:Core/Src/main.c **** void BCD_Init(uint16_t time_in_second);
  85:Core/Src/main.c **** void BCD_SetDigit(uint8_t digit, uint8_t value);
  86:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
  87:Core/Src/main.c **** int BCD_updateClock(uint16_t time_in_second);
  88:Core/Src/main.c **** void secondToClockDisplay(uint16_t time_in_second);
  89:Core/Src/main.c **** /* USER CODE END PFP */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  92:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /* USER CODE END 0 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** /**
  97:Core/Src/main.c ****   * @brief  The application entry point.
  98:Core/Src/main.c ****   * @retval int
  99:Core/Src/main.c ****   */
 100:Core/Src/main.c **** int main(void)
 101:Core/Src/main.c **** {
 102:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END 1 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 109:Core/Src/main.c ****   HAL_Init();
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* USER CODE END Init */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Configure the system clock */
 116:Core/Src/main.c ****   SystemClock_Config();
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* USER CODE END SysInit */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* Initialize all configured peripherals */
 123:Core/Src/main.c ****   MX_GPIO_Init();
 124:Core/Src/main.c ****   MX_DMA_Init();
 125:Core/Src/main.c ****   MX_USART2_UART_Init();
 126:Core/Src/main.c ****   MX_ADC_Init();
 127:Core/Src/main.c ****   MX_SPI1_Init();
 128:Core/Src/main.c ****   MX_TIM10_Init();
 129:Core/Src/main.c ****   MX_UART4_Init();
 130:Core/Src/main.c ****   MX_TIM2_Init();
 131:Core/Src/main.c ****   MX_TIM9_Init();
 132:Core/Src/main.c ****   MX_TIM11_Init();
 133:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 134:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 135:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 136:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 137:Core/Src/main.c ****   printf("Starting\r\n");
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 38


 138:Core/Src/main.c **** 
 139:Core/Src/main.c **** 	BCD_Init(time_in_second);
 140:Core/Src/main.c ****   /* USER CODE END 2 */
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* Infinite loop */
 143:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 144:Core/Src/main.c **** 	while (1)
 145:Core/Src/main.c **** 	{
 146:Core/Src/main.c ****     /* USER CODE END WHILE */
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 149:Core/Src/main.c **** 	}
 150:Core/Src/main.c ****   /* USER CODE END 3 */
 151:Core/Src/main.c **** }
 152:Core/Src/main.c **** 
 153:Core/Src/main.c **** /**
 154:Core/Src/main.c ****   * @brief System Clock Configuration
 155:Core/Src/main.c ****   * @retval None
 156:Core/Src/main.c ****   */
 157:Core/Src/main.c **** void SystemClock_Config(void)
 158:Core/Src/main.c **** {
 159:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 160:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 163:Core/Src/main.c ****   */
 164:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 167:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 168:Core/Src/main.c ****   */
 169:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 170:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 176:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 177:Core/Src/main.c ****   {
 178:Core/Src/main.c ****     Error_Handler();
 179:Core/Src/main.c ****   }
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 182:Core/Src/main.c ****   */
 183:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 184:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 185:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 186:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 187:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 191:Core/Src/main.c ****   {
 192:Core/Src/main.c ****     Error_Handler();
 193:Core/Src/main.c ****   }
 194:Core/Src/main.c **** }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 39


 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** /**
 197:Core/Src/main.c ****   * @brief ADC Initialization Function
 198:Core/Src/main.c ****   * @param None
 199:Core/Src/main.c ****   * @retval None
 200:Core/Src/main.c ****   */
 201:Core/Src/main.c **** static void MX_ADC_Init(void)
 202:Core/Src/main.c **** {
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 0 */
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /* USER CODE END ADC_Init 0 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 1 */
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* USER CODE END ADC_Init 1 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 215:Core/Src/main.c ****   */
 216:Core/Src/main.c ****   hadc.Instance = ADC1;
 217:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 218:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 219:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 220:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 221:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 222:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 223:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 224:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 225:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 226:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 227:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 228:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 229:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 230:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 231:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 232:Core/Src/main.c ****   {
 233:Core/Src/main.c ****     Error_Handler();
 234:Core/Src/main.c ****   }
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 237:Core/Src/main.c ****   */
 238:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_0;
 239:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 240:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 241:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 242:Core/Src/main.c ****   {
 243:Core/Src/main.c ****     Error_Handler();
 244:Core/Src/main.c ****   }
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 247:Core/Src/main.c ****   */
 248:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 249:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 250:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 251:Core/Src/main.c ****   {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 40


 252:Core/Src/main.c ****     Error_Handler();
 253:Core/Src/main.c ****   }
 254:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 2 */
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /* USER CODE END ADC_Init 2 */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c **** }
 259:Core/Src/main.c **** 
 260:Core/Src/main.c **** /**
 261:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 262:Core/Src/main.c ****   * @param None
 263:Core/Src/main.c ****   * @retval None
 264:Core/Src/main.c ****   */
 265:Core/Src/main.c **** static void MX_SPI1_Init(void)
 266:Core/Src/main.c **** {
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 275:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 276:Core/Src/main.c ****   hspi1.Instance = SPI1;
 277:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 278:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 279:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 280:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 281:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 282:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 283:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 284:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 285:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 286:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 287:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 288:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 289:Core/Src/main.c ****   {
 290:Core/Src/main.c ****     Error_Handler();
 291:Core/Src/main.c ****   }
 292:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 295:Core/Src/main.c **** 
 296:Core/Src/main.c **** }
 297:Core/Src/main.c **** 
 298:Core/Src/main.c **** /**
 299:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 300:Core/Src/main.c ****   * @param None
 301:Core/Src/main.c ****   * @retval None
 302:Core/Src/main.c ****   */
 303:Core/Src/main.c **** static void MX_TIM2_Init(void)
 304:Core/Src/main.c **** {
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 41


 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 311:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 316:Core/Src/main.c ****   htim2.Instance = TIM2;
 317:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 318:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 319:Core/Src/main.c ****   htim2.Init.Period = 49;
 320:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 321:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 322:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 323:Core/Src/main.c ****   {
 324:Core/Src/main.c ****     Error_Handler();
 325:Core/Src/main.c ****   }
 326:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 327:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 328:Core/Src/main.c ****   {
 329:Core/Src/main.c ****     Error_Handler();
 330:Core/Src/main.c ****   }
 331:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 332:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 333:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 334:Core/Src/main.c ****   {
 335:Core/Src/main.c ****     Error_Handler();
 336:Core/Src/main.c ****   }
 337:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c **** }
 342:Core/Src/main.c **** 
 343:Core/Src/main.c **** /**
 344:Core/Src/main.c ****   * @brief TIM9 Initialization Function
 345:Core/Src/main.c ****   * @param None
 346:Core/Src/main.c ****   * @retval None
 347:Core/Src/main.c ****   */
 348:Core/Src/main.c **** static void MX_TIM9_Init(void)
 349:Core/Src/main.c **** {
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 0 */
 352:Core/Src/main.c **** 
 353:Core/Src/main.c ****   /* USER CODE END TIM9_Init 0 */
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 356:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 1 */
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /* USER CODE END TIM9_Init 1 */
 361:Core/Src/main.c ****   htim9.Instance = TIM9;
 362:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 363:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 364:Core/Src/main.c ****   htim9.Init.Period = 65535;
 365:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 42


 366:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 367:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 368:Core/Src/main.c ****   {
 369:Core/Src/main.c ****     Error_Handler();
 370:Core/Src/main.c ****   }
 371:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 372:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 373:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 374:Core/Src/main.c ****   {
 375:Core/Src/main.c ****     Error_Handler();
 376:Core/Src/main.c ****   }
 377:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 378:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 379:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 380:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 381:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 382:Core/Src/main.c ****   {
 383:Core/Src/main.c ****     Error_Handler();
 384:Core/Src/main.c ****   }
 385:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 2 */
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /* USER CODE END TIM9_Init 2 */
 388:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim9);
 389:Core/Src/main.c **** 
 390:Core/Src/main.c **** }
 391:Core/Src/main.c **** 
 392:Core/Src/main.c **** /**
 393:Core/Src/main.c ****   * @brief TIM10 Initialization Function
 394:Core/Src/main.c ****   * @param None
 395:Core/Src/main.c ****   * @retval None
 396:Core/Src/main.c ****   */
 397:Core/Src/main.c **** static void MX_TIM10_Init(void)
 398:Core/Src/main.c **** {
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /* USER CODE END TIM10_Init 0 */
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 405:Core/Src/main.c **** 
 406:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /* USER CODE END TIM10_Init 1 */
 409:Core/Src/main.c ****   htim10.Instance = TIM10;
 410:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 411:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 412:Core/Src/main.c ****   htim10.Init.Period = 31999;
 413:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 414:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 415:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 416:Core/Src/main.c ****   {
 417:Core/Src/main.c ****     Error_Handler();
 418:Core/Src/main.c ****   }
 419:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 420:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 421:Core/Src/main.c ****   {
 422:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 43


 423:Core/Src/main.c ****   }
 424:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE END TIM10_Init 2 */
 427:Core/Src/main.c **** 
 428:Core/Src/main.c **** }
 429:Core/Src/main.c **** 
 430:Core/Src/main.c **** /**
 431:Core/Src/main.c ****   * @brief TIM11 Initialization Function
 432:Core/Src/main.c ****   * @param None
 433:Core/Src/main.c ****   * @retval None
 434:Core/Src/main.c ****   */
 435:Core/Src/main.c **** static void MX_TIM11_Init(void)
 436:Core/Src/main.c **** {
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 0 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /* USER CODE END TIM11_Init 0 */
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 443:Core/Src/main.c **** 
 444:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 1 */
 445:Core/Src/main.c **** 
 446:Core/Src/main.c ****   /* USER CODE END TIM11_Init 1 */
 447:Core/Src/main.c ****   htim11.Instance = TIM11;
 448:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 449:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 450:Core/Src/main.c ****   htim11.Init.Period = 65535;
 451:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 452:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 453:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 454:Core/Src/main.c ****   {
 455:Core/Src/main.c ****     Error_Handler();
 456:Core/Src/main.c ****   }
 457:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 458:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 459:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 460:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 461:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 462:Core/Src/main.c ****   {
 463:Core/Src/main.c ****     Error_Handler();
 464:Core/Src/main.c ****   }
 465:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 2 */
 466:Core/Src/main.c **** 
 467:Core/Src/main.c ****   /* USER CODE END TIM11_Init 2 */
 468:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim11);
 469:Core/Src/main.c **** 
 470:Core/Src/main.c **** }
 471:Core/Src/main.c **** 
 472:Core/Src/main.c **** /**
 473:Core/Src/main.c ****   * @brief UART4 Initialization Function
 474:Core/Src/main.c ****   * @param None
 475:Core/Src/main.c ****   * @retval None
 476:Core/Src/main.c ****   */
 477:Core/Src/main.c **** static void MX_UART4_Init(void)
 478:Core/Src/main.c **** {
 479:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 44


 480:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 483:Core/Src/main.c **** 
 484:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 485:Core/Src/main.c **** 
 486:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 487:Core/Src/main.c ****   huart4.Instance = UART4;
 488:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 489:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 490:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 491:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 492:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 493:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 494:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 495:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 496:Core/Src/main.c ****   {
 497:Core/Src/main.c ****     Error_Handler();
 498:Core/Src/main.c ****   }
 499:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 500:Core/Src/main.c **** 
 501:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 502:Core/Src/main.c **** 
 503:Core/Src/main.c **** }
 504:Core/Src/main.c **** 
 505:Core/Src/main.c **** /**
 506:Core/Src/main.c ****   * @brief USART2 Initialization Function
 507:Core/Src/main.c ****   * @param None
 508:Core/Src/main.c ****   * @retval None
 509:Core/Src/main.c ****   */
 510:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 511:Core/Src/main.c **** {
 512:Core/Src/main.c **** 
 513:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 514:Core/Src/main.c **** 
 515:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 520:Core/Src/main.c ****   huart2.Instance = USART2;
 521:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 522:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 523:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 524:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 525:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 526:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 527:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 528:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 529:Core/Src/main.c ****   {
 530:Core/Src/main.c ****     Error_Handler();
 531:Core/Src/main.c ****   }
 532:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 533:Core/Src/main.c **** 
 534:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 535:Core/Src/main.c **** 
 536:Core/Src/main.c **** }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 45


 537:Core/Src/main.c **** 
 538:Core/Src/main.c **** /**
 539:Core/Src/main.c ****   * Enable DMA controller clock
 540:Core/Src/main.c ****   */
 541:Core/Src/main.c **** static void MX_DMA_Init(void)
 542:Core/Src/main.c **** {
 543:Core/Src/main.c **** 
 544:Core/Src/main.c ****   /* DMA controller clock enable */
 545:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 546:Core/Src/main.c **** 
 547:Core/Src/main.c ****   /* DMA interrupt init */
 548:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 549:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 550:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 551:Core/Src/main.c **** 
 552:Core/Src/main.c **** }
 553:Core/Src/main.c **** 
 554:Core/Src/main.c **** /**
 555:Core/Src/main.c ****   * @brief GPIO Initialization Function
 556:Core/Src/main.c ****   * @param None
 557:Core/Src/main.c ****   * @retval None
 558:Core/Src/main.c ****   */
 559:Core/Src/main.c **** static void MX_GPIO_Init(void)
 560:Core/Src/main.c **** {
  84              		.loc 1 560 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 40
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88 0000 70B5     		push	{r4, r5, r6, lr}
  89              	.LCFI0:
  90              		.cfi_def_cfa_offset 16
  91              		.cfi_offset 4, -16
  92              		.cfi_offset 5, -12
  93              		.cfi_offset 6, -8
  94              		.cfi_offset 14, -4
  95 0002 8AB0     		sub	sp, sp, #40
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 56
 561:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  98              		.loc 1 561 3 view .LVU16
  99              		.loc 1 561 20 is_stmt 0 view .LVU17
 100 0004 0024     		movs	r4, #0
 101 0006 0594     		str	r4, [sp, #20]
 102 0008 0694     		str	r4, [sp, #24]
 103 000a 0794     		str	r4, [sp, #28]
 104 000c 0894     		str	r4, [sp, #32]
 105 000e 0994     		str	r4, [sp, #36]
 562:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 563:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 566:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 106              		.loc 1 566 3 is_stmt 1 view .LVU18
 107              	.LBB4:
 108              		.loc 1 566 3 view .LVU19
 109              		.loc 1 566 3 view .LVU20
 110 0010 2E4B     		ldr	r3, .L7
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 46


 111 0012 DA69     		ldr	r2, [r3, #28]
 112 0014 42F00402 		orr	r2, r2, #4
 113 0018 DA61     		str	r2, [r3, #28]
 114              		.loc 1 566 3 view .LVU21
 115 001a DA69     		ldr	r2, [r3, #28]
 116 001c 02F00402 		and	r2, r2, #4
 117 0020 0192     		str	r2, [sp, #4]
 118              		.loc 1 566 3 view .LVU22
 119 0022 019A     		ldr	r2, [sp, #4]
 120              	.LBE4:
 121              		.loc 1 566 3 view .LVU23
 567:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 122              		.loc 1 567 3 view .LVU24
 123              	.LBB5:
 124              		.loc 1 567 3 view .LVU25
 125              		.loc 1 567 3 view .LVU26
 126 0024 DA69     		ldr	r2, [r3, #28]
 127 0026 42F02002 		orr	r2, r2, #32
 128 002a DA61     		str	r2, [r3, #28]
 129              		.loc 1 567 3 view .LVU27
 130 002c DA69     		ldr	r2, [r3, #28]
 131 002e 02F02002 		and	r2, r2, #32
 132 0032 0292     		str	r2, [sp, #8]
 133              		.loc 1 567 3 view .LVU28
 134 0034 029A     		ldr	r2, [sp, #8]
 135              	.LBE5:
 136              		.loc 1 567 3 view .LVU29
 568:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 137              		.loc 1 568 3 view .LVU30
 138              	.LBB6:
 139              		.loc 1 568 3 view .LVU31
 140              		.loc 1 568 3 view .LVU32
 141 0036 DA69     		ldr	r2, [r3, #28]
 142 0038 42F00102 		orr	r2, r2, #1
 143 003c DA61     		str	r2, [r3, #28]
 144              		.loc 1 568 3 view .LVU33
 145 003e DA69     		ldr	r2, [r3, #28]
 146 0040 02F00102 		and	r2, r2, #1
 147 0044 0392     		str	r2, [sp, #12]
 148              		.loc 1 568 3 view .LVU34
 149 0046 039A     		ldr	r2, [sp, #12]
 150              	.LBE6:
 151              		.loc 1 568 3 view .LVU35
 569:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 152              		.loc 1 569 3 view .LVU36
 153              	.LBB7:
 154              		.loc 1 569 3 view .LVU37
 155              		.loc 1 569 3 view .LVU38
 156 0048 DA69     		ldr	r2, [r3, #28]
 157 004a 42F00202 		orr	r2, r2, #2
 158 004e DA61     		str	r2, [r3, #28]
 159              		.loc 1 569 3 view .LVU39
 160 0050 DB69     		ldr	r3, [r3, #28]
 161 0052 03F00203 		and	r3, r3, #2
 162 0056 0493     		str	r3, [sp, #16]
 163              		.loc 1 569 3 view .LVU40
 164 0058 049B     		ldr	r3, [sp, #16]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 47


 165              	.LBE7:
 166              		.loc 1 569 3 view .LVU41
 570:Core/Src/main.c **** 
 571:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 572:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 167              		.loc 1 572 3 view .LVU42
 168 005a 1D4D     		ldr	r5, .L7+4
 169 005c 2246     		mov	r2, r4
 170 005e 4FF48071 		mov	r1, #256
 171 0062 2846     		mov	r0, r5
 172 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 173              	.LVL1:
 573:Core/Src/main.c **** 
 574:Core/Src/main.c ****   /*Configure GPIO pins : B1_Pin BTN_4_Pin BTN_3_Pin */
 575:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin|BTN_4_Pin|BTN_3_Pin;
 174              		.loc 1 575 3 view .LVU43
 175              		.loc 1 575 23 is_stmt 0 view .LVU44
 176 0068 42F26003 		movw	r3, #8288
 177 006c 0593     		str	r3, [sp, #20]
 576:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 178              		.loc 1 576 3 is_stmt 1 view .LVU45
 179              		.loc 1 576 24 is_stmt 0 view .LVU46
 180 006e 4FF48816 		mov	r6, #1114112
 181 0072 0696     		str	r6, [sp, #24]
 577:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 577 3 is_stmt 1 view .LVU47
 183              		.loc 1 577 24 is_stmt 0 view .LVU48
 184 0074 0794     		str	r4, [sp, #28]
 578:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 185              		.loc 1 578 3 is_stmt 1 view .LVU49
 186 0076 05A9     		add	r1, sp, #20
 187 0078 1648     		ldr	r0, .L7+8
 188 007a FFF7FEFF 		bl	HAL_GPIO_Init
 189              	.LVL2:
 579:Core/Src/main.c **** 
 580:Core/Src/main.c ****   /*Configure GPIO pin : SPI1_NSS_Pin */
 581:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 190              		.loc 1 581 3 view .LVU50
 191              		.loc 1 581 23 is_stmt 0 view .LVU51
 192 007e 4FF48073 		mov	r3, #256
 193 0082 0593     		str	r3, [sp, #20]
 582:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 194              		.loc 1 582 3 is_stmt 1 view .LVU52
 195              		.loc 1 582 24 is_stmt 0 view .LVU53
 196 0084 0123     		movs	r3, #1
 197 0086 0693     		str	r3, [sp, #24]
 583:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 198              		.loc 1 583 3 is_stmt 1 view .LVU54
 199              		.loc 1 583 24 is_stmt 0 view .LVU55
 200 0088 0794     		str	r4, [sp, #28]
 584:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 201              		.loc 1 584 3 is_stmt 1 view .LVU56
 202              		.loc 1 584 25 is_stmt 0 view .LVU57
 203 008a 0894     		str	r4, [sp, #32]
 585:Core/Src/main.c ****   HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 204              		.loc 1 585 3 is_stmt 1 view .LVU58
 205 008c 05A9     		add	r1, sp, #20
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 48


 206 008e 2846     		mov	r0, r5
 207 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 208              	.LVL3:
 586:Core/Src/main.c **** 
 587:Core/Src/main.c ****   /*Configure GPIO pins : BTN_1_Pin BTN_2_Pin */
 588:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTN_1_Pin|BTN_2_Pin;
 209              		.loc 1 588 3 view .LVU59
 210              		.loc 1 588 23 is_stmt 0 view .LVU60
 211 0094 4FF4C053 		mov	r3, #6144
 212 0098 0593     		str	r3, [sp, #20]
 589:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 213              		.loc 1 589 3 is_stmt 1 view .LVU61
 214              		.loc 1 589 24 is_stmt 0 view .LVU62
 215 009a 0696     		str	r6, [sp, #24]
 590:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 590 3 is_stmt 1 view .LVU63
 217              		.loc 1 590 24 is_stmt 0 view .LVU64
 218 009c 0794     		str	r4, [sp, #28]
 591:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 219              		.loc 1 591 3 is_stmt 1 view .LVU65
 220 009e 05A9     		add	r1, sp, #20
 221 00a0 2846     		mov	r0, r5
 222 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 223              	.LVL4:
 592:Core/Src/main.c **** 
 593:Core/Src/main.c ****   /* EXTI interrupt init*/
 594:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 224              		.loc 1 594 3 view .LVU66
 225 00a6 2246     		mov	r2, r4
 226 00a8 2146     		mov	r1, r4
 227 00aa 1720     		movs	r0, #23
 228 00ac FFF7FEFF 		bl	HAL_NVIC_SetPriority
 229              	.LVL5:
 595:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 230              		.loc 1 595 3 view .LVU67
 231 00b0 1720     		movs	r0, #23
 232 00b2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 233              	.LVL6:
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 234              		.loc 1 597 3 view .LVU68
 235 00b6 2246     		mov	r2, r4
 236 00b8 2146     		mov	r1, r4
 237 00ba 2820     		movs	r0, #40
 238 00bc FFF7FEFF 		bl	HAL_NVIC_SetPriority
 239              	.LVL7:
 598:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 240              		.loc 1 598 3 view .LVU69
 241 00c0 2820     		movs	r0, #40
 242 00c2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 243              	.LVL8:
 599:Core/Src/main.c **** 
 600:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 601:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 602:Core/Src/main.c **** }
 244              		.loc 1 602 1 is_stmt 0 view .LVU70
 245 00c6 0AB0     		add	sp, sp, #40
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 49


 246              	.LCFI2:
 247              		.cfi_def_cfa_offset 16
 248              		@ sp needed
 249 00c8 70BD     		pop	{r4, r5, r6, pc}
 250              	.L8:
 251 00ca 00BF     		.align	2
 252              	.L7:
 253 00cc 00380240 		.word	1073887232
 254 00d0 00000240 		.word	1073872896
 255 00d4 00080240 		.word	1073874944
 256              		.cfi_endproc
 257              	.LFE86:
 259              		.section	.text.MX_DMA_Init,"ax",%progbits
 260              		.align	1
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 265              	MX_DMA_Init:
 266              	.LFB85:
 542:Core/Src/main.c **** 
 267              		.loc 1 542 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 8
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271 0000 00B5     		push	{lr}
 272              	.LCFI3:
 273              		.cfi_def_cfa_offset 4
 274              		.cfi_offset 14, -4
 275 0002 83B0     		sub	sp, sp, #12
 276              	.LCFI4:
 277              		.cfi_def_cfa_offset 16
 545:Core/Src/main.c **** 
 278              		.loc 1 545 3 view .LVU72
 279              	.LBB8:
 545:Core/Src/main.c **** 
 280              		.loc 1 545 3 view .LVU73
 545:Core/Src/main.c **** 
 281              		.loc 1 545 3 view .LVU74
 282 0004 0A4B     		ldr	r3, .L11
 283 0006 DA69     		ldr	r2, [r3, #28]
 284 0008 42F08072 		orr	r2, r2, #16777216
 285 000c DA61     		str	r2, [r3, #28]
 545:Core/Src/main.c **** 
 286              		.loc 1 545 3 view .LVU75
 287 000e DB69     		ldr	r3, [r3, #28]
 288 0010 03F08073 		and	r3, r3, #16777216
 289 0014 0193     		str	r3, [sp, #4]
 545:Core/Src/main.c **** 
 290              		.loc 1 545 3 view .LVU76
 291 0016 019B     		ldr	r3, [sp, #4]
 292              	.LBE8:
 545:Core/Src/main.c **** 
 293              		.loc 1 545 3 view .LVU77
 549:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 294              		.loc 1 549 3 view .LVU78
 295 0018 0022     		movs	r2, #0
 296 001a 1146     		mov	r1, r2
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 50


 297 001c 0B20     		movs	r0, #11
 298 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 299              	.LVL9:
 550:Core/Src/main.c **** 
 300              		.loc 1 550 3 view .LVU79
 301 0022 0B20     		movs	r0, #11
 302 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 303              	.LVL10:
 552:Core/Src/main.c **** 
 304              		.loc 1 552 1 is_stmt 0 view .LVU80
 305 0028 03B0     		add	sp, sp, #12
 306              	.LCFI5:
 307              		.cfi_def_cfa_offset 4
 308              		@ sp needed
 309 002a 5DF804FB 		ldr	pc, [sp], #4
 310              	.L12:
 311 002e 00BF     		.align	2
 312              	.L11:
 313 0030 00380240 		.word	1073887232
 314              		.cfi_endproc
 315              	.LFE85:
 317              		.section	.text.__io_putchar,"ax",%progbits
 318              		.align	1
 319              		.global	__io_putchar
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 324              	__io_putchar:
 325              	.LVL11:
 326              	.LFB87:
 603:Core/Src/main.c **** 
 604:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 605:Core/Src/main.c **** int __io_putchar(int ch) {
 327              		.loc 1 605 26 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331              		.loc 1 605 26 is_stmt 0 view .LVU82
 332 0000 10B5     		push	{r4, lr}
 333              	.LCFI6:
 334              		.cfi_def_cfa_offset 8
 335              		.cfi_offset 4, -8
 336              		.cfi_offset 14, -4
 337 0002 0446     		mov	r4, r0
 606:Core/Src/main.c ****     ITM_SendChar(ch);
 338              		.loc 1 606 5 is_stmt 1 view .LVU83
 339 0004 FFF7FEFF 		bl	ITM_SendChar
 340              	.LVL12:
 607:Core/Src/main.c ****     return ch;
 341              		.loc 1 607 5 view .LVU84
 608:Core/Src/main.c **** }
 342              		.loc 1 608 1 is_stmt 0 view .LVU85
 343 0008 2046     		mov	r0, r4
 344 000a 10BD     		pop	{r4, pc}
 345              		.loc 1 608 1 view .LVU86
 346              		.cfi_endproc
 347              	.LFE87:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 51


 349              		.section	.text.randomGLC,"ax",%progbits
 350              		.align	1
 351              		.global	randomGLC
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 356              	randomGLC:
 357              	.LFB88:
 609:Core/Src/main.c **** // Fonction random
 610:Core/Src/main.c **** // region[rgba(49, 120, 80, 0.2)]
 611:Core/Src/main.c **** void randomGLC() {
 358              		.loc 1 611 18 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		@ link register save eliminated.
 612:Core/Src/main.c ****     const uint32_t a = 1664525;
 363              		.loc 1 612 5 view .LVU88
 364              	.LVL13:
 613:Core/Src/main.c ****     const uint32_t c = 1013904223;
 365              		.loc 1 613 5 view .LVU89
 614:Core/Src/main.c ****     const uint32_t m = 2^32; // 2^32
 366              		.loc 1 614 5 view .LVU90
 615:Core/Src/main.c **** 
 616:Core/Src/main.c ****     seed = (a * (seed) + c) % m;
 367              		.loc 1 616 5 view .LVU91
 368              		.loc 1 616 15 is_stmt 0 view .LVU92
 369 0000 0749     		ldr	r1, .L16
 370 0002 0B68     		ldr	r3, [r1]
 371              		.loc 1 616 24 view .LVU93
 372 0004 0748     		ldr	r0, .L16+4
 373 0006 084A     		ldr	r2, .L16+8
 374 0008 00FB0322 		mla	r2, r0, r3, r2
 375              		.loc 1 616 29 view .LVU94
 376 000c 074B     		ldr	r3, .L16+12
 377 000e A3FB0203 		umull	r0, r3, r3, r2
 378 0012 5B09     		lsrs	r3, r3, #5
 379 0014 03EB0313 		add	r3, r3, r3, lsl #4
 380 0018 5800     		lsls	r0, r3, #1
 381 001a 131A     		subs	r3, r2, r0
 382              		.loc 1 616 10 view .LVU95
 383 001c 0B60     		str	r3, [r1]
 617:Core/Src/main.c **** }
 384              		.loc 1 617 1 view .LVU96
 385 001e 7047     		bx	lr
 386              	.L17:
 387              		.align	2
 388              	.L16:
 389 0020 00000000 		.word	seed
 390 0024 0D661900 		.word	1664525
 391 0028 5FF36E3C 		.word	1013904223
 392 002c F1F0F0F0 		.word	-252645135
 393              		.cfi_endproc
 394              	.LFE88:
 396              		.section	.text.ledUpdate,"ax",%progbits
 397              		.align	1
 398              		.global	ledUpdate
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 52


 399              		.syntax unified
 400              		.thumb
 401              		.thumb_func
 403              	ledUpdate:
 404              	.LVL14:
 405              	.LFB90:
 618:Core/Src/main.c **** 
 619:Core/Src/main.c **** // endregion
 620:Core/Src/main.c **** 
 621:Core/Src/main.c **** 
 622:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 623:Core/Src/main.c **** 	if (htim->Instance == TIM2){
 624:Core/Src/main.c **** 		HAL_ADC_Start_DMA(&hadc, (uint32_t*)adcData, 2);
 625:Core/Src/main.c **** 		//printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 626:Core/Src/main.c **** 
 627:Core/Src/main.c **** 		ledUpdate(adcData[0], &htim9,  TIM_CHANNEL_2);
 628:Core/Src/main.c **** 		ledUpdate(adcData[1], &htim11, TIM_CHANNEL_1);
 629:Core/Src/main.c **** 
 630:Core/Src/main.c **** 		randomGLC();
 631:Core/Src/main.c **** 
 632:Core/Src/main.c ****     time_in_second = BCD_updateClock(time_in_second);
 633:Core/Src/main.c **** 	}
 634:Core/Src/main.c **** }
 635:Core/Src/main.c **** 
 636:Core/Src/main.c **** void ledUpdate(uint16_t Data,TIM_HandleTypeDef *Timer, uint32_t Channel){
 406              		.loc 1 636 73 is_stmt 1 view -0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 0
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 410              		@ link register save eliminated.
 637:Core/Src/main.c **** 	uint16_t pwmValue = Data * 0xFFFF / 0xFFF;
 411              		.loc 1 637 2 view .LVU98
 412              		.loc 1 637 27 is_stmt 0 view .LVU99
 413 0000 C0EB0040 		rsb	r0, r0, r0, lsl #16
 414              	.LVL15:
 415              		.loc 1 637 36 view .LVU100
 416 0004 0D4B     		ldr	r3, .L25
 417 0006 83FB00C3 		smull	ip, r3, r3, r0
 418 000a 0344     		add	r3, r3, r0
 419 000c C017     		asrs	r0, r0, #31
 420 000e C0EBE320 		rsb	r0, r0, r3, asr #11
 421              	.LVL16:
 638:Core/Src/main.c **** 	__HAL_TIM_SET_COMPARE(Timer,Channel,pwmValue);
 422              		.loc 1 638 2 is_stmt 1 view .LVU101
 423 0012 1AB9     		cbnz	r2, .L19
 424              		.loc 1 638 2 is_stmt 0 discriminator 1 view .LVU102
 425 0014 0B68     		ldr	r3, [r1]
 426 0016 80B2     		uxth	r0, r0
 427              		.loc 1 638 2 discriminator 1 view .LVU103
 428 0018 5863     		str	r0, [r3, #52]
 429 001a 7047     		bx	lr
 430              	.L19:
 431              		.loc 1 638 2 discriminator 2 view .LVU104
 432 001c 042A     		cmp	r2, #4
 433 001e 05D0     		beq	.L23
 434              		.loc 1 638 2 discriminator 4 view .LVU105
 435 0020 082A     		cmp	r2, #8
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 53


 436 0022 07D0     		beq	.L24
 437              		.loc 1 638 2 discriminator 7 view .LVU106
 438 0024 0B68     		ldr	r3, [r1]
 439 0026 80B2     		uxth	r0, r0
 440              		.loc 1 638 2 discriminator 7 view .LVU107
 441 0028 1864     		str	r0, [r3, #64]
 639:Core/Src/main.c **** }
 442              		.loc 1 639 1 view .LVU108
 443 002a 7047     		bx	lr
 444              	.L23:
 638:Core/Src/main.c **** 	__HAL_TIM_SET_COMPARE(Timer,Channel,pwmValue);
 445              		.loc 1 638 2 discriminator 3 view .LVU109
 446 002c 0B68     		ldr	r3, [r1]
 447 002e 80B2     		uxth	r0, r0
 638:Core/Src/main.c **** 	__HAL_TIM_SET_COMPARE(Timer,Channel,pwmValue);
 448              		.loc 1 638 2 discriminator 3 view .LVU110
 449 0030 9863     		str	r0, [r3, #56]
 450 0032 7047     		bx	lr
 451              	.L24:
 638:Core/Src/main.c **** 	__HAL_TIM_SET_COMPARE(Timer,Channel,pwmValue);
 452              		.loc 1 638 2 discriminator 6 view .LVU111
 453 0034 0B68     		ldr	r3, [r1]
 454 0036 80B2     		uxth	r0, r0
 638:Core/Src/main.c **** 	__HAL_TIM_SET_COMPARE(Timer,Channel,pwmValue);
 455              		.loc 1 638 2 discriminator 6 view .LVU112
 456 0038 D863     		str	r0, [r3, #60]
 457 003a 7047     		bx	lr
 458              	.L26:
 459              		.align	2
 460              	.L25:
 461 003c 81000880 		.word	-2146959231
 462              		.cfi_endproc
 463              	.LFE90:
 465              		.section	.rodata.HAL_GPIO_EXTI_Callback.str1.4,"aMS",%progbits,1
 466              		.align	2
 467              	.LC0:
 468 0000 62746E20 		.ascii	"btn 1\015\000"
 468      310D00
 469 0007 00       		.align	2
 470              	.LC1:
 471 0008 62746E20 		.ascii	"btn 2\015\000"
 471      320D00
 472 000f 00       		.align	2
 473              	.LC2:
 474 0010 62746E20 		.ascii	"btn 3\015\000"
 474      330D00
 475 0017 00       		.align	2
 476              	.LC3:
 477 0018 62746E20 		.ascii	"btn 4\015\000"
 477      340D00
 478              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 479              		.align	1
 480              		.global	HAL_GPIO_EXTI_Callback
 481              		.syntax unified
 482              		.thumb
 483              		.thumb_func
 485              	HAL_GPIO_EXTI_Callback:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 54


 486              	.LVL17:
 487              	.LFB91:
 640:Core/Src/main.c **** 
 641:Core/Src/main.c **** // Gestion des boutons
 642:Core/Src/main.c **** // region[rgba(0, 0, 255, 0.1)]
 643:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 488              		.loc 1 643 47 is_stmt 1 view -0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 0
 491              		@ frame_needed = 0, uses_anonymous_args = 0
 492              		.loc 1 643 47 is_stmt 0 view .LVU114
 493 0000 08B5     		push	{r3, lr}
 494              	.LCFI7:
 495              		.cfi_def_cfa_offset 8
 496              		.cfi_offset 3, -8
 497              		.cfi_offset 14, -4
 644:Core/Src/main.c **** 	switch (GPIO_Pin){
 498              		.loc 1 644 2 is_stmt 1 view .LVU115
 499 0002 B0F5006F 		cmp	r0, #2048
 500 0006 27D0     		beq	.L28
 501 0008 13D8     		bhi	.L29
 502 000a 2028     		cmp	r0, #32
 503 000c 35D0     		beq	.L30
 504 000e 4028     		cmp	r0, #64
 505 0010 2AD1     		bne	.L27
 645:Core/Src/main.c **** 	case BTN_1_Pin:
 646:Core/Src/main.c **** 			if (HAL_GetTick() > (buttonElapsed[0] + DELAY_DEBOUNCE)){
 647:Core/Src/main.c **** 				printf("btn 1\r\n");
 648:Core/Src/main.c **** 				buttonElapsed[0] = HAL_GetTick();
 649:Core/Src/main.c **** 			}
 650:Core/Src/main.c **** 			break;
 651:Core/Src/main.c **** 	case BTN_2_Pin:
 652:Core/Src/main.c **** 			if (HAL_GetTick() > (buttonElapsed[1] + DELAY_DEBOUNCE)){
 653:Core/Src/main.c **** 				printf("btn 2\r\n");
 654:Core/Src/main.c **** 				buttonElapsed[1] = HAL_GetTick();
 655:Core/Src/main.c **** 			}
 656:Core/Src/main.c **** 			break;
 657:Core/Src/main.c **** 	case BTN_3_Pin:
 658:Core/Src/main.c **** 			if (HAL_GetTick() > (buttonElapsed[2] + DELAY_DEBOUNCE)){
 506              		.loc 1 658 4 view .LVU116
 507              		.loc 1 658 8 is_stmt 0 view .LVU117
 508 0012 FFF7FEFF 		bl	HAL_GetTick
 509              	.LVL18:
 510              		.loc 1 658 38 discriminator 1 view .LVU118
 511 0016 214B     		ldr	r3, .L36
 512 0018 9B68     		ldr	r3, [r3, #8]
 513              		.loc 1 658 42 discriminator 1 view .LVU119
 514 001a 03F59673 		add	r3, r3, #300
 515              		.loc 1 658 7 discriminator 1 view .LVU120
 516 001e 9842     		cmp	r0, r3
 517 0020 22D9     		bls	.L27
 659:Core/Src/main.c **** 				printf("btn 3\r\n");
 518              		.loc 1 659 5 is_stmt 1 view .LVU121
 519 0022 1F48     		ldr	r0, .L36+4
 520 0024 FFF7FEFF 		bl	puts
 521              	.LVL19:
 660:Core/Src/main.c **** 				buttonElapsed[2] = HAL_GetTick();
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 55


 522              		.loc 1 660 5 view .LVU122
 523              		.loc 1 660 24 is_stmt 0 view .LVU123
 524 0028 FFF7FEFF 		bl	HAL_GetTick
 525              	.LVL20:
 526              		.loc 1 660 22 discriminator 1 view .LVU124
 527 002c 1B4B     		ldr	r3, .L36
 528 002e 9860     		str	r0, [r3, #8]
 529 0030 1AE0     		b	.L27
 530              	.LVL21:
 531              	.L29:
 644:Core/Src/main.c **** 	case BTN_1_Pin:
 532              		.loc 1 644 2 view .LVU125
 533 0032 B0F5805F 		cmp	r0, #4096
 534 0036 17D1     		bne	.L27
 652:Core/Src/main.c **** 				printf("btn 2\r\n");
 535              		.loc 1 652 4 is_stmt 1 view .LVU126
 652:Core/Src/main.c **** 				printf("btn 2\r\n");
 536              		.loc 1 652 8 is_stmt 0 view .LVU127
 537 0038 FFF7FEFF 		bl	HAL_GetTick
 538              	.LVL22:
 652:Core/Src/main.c **** 				printf("btn 2\r\n");
 539              		.loc 1 652 38 discriminator 1 view .LVU128
 540 003c 174B     		ldr	r3, .L36
 541 003e 5B68     		ldr	r3, [r3, #4]
 652:Core/Src/main.c **** 				printf("btn 2\r\n");
 542              		.loc 1 652 42 discriminator 1 view .LVU129
 543 0040 03F59673 		add	r3, r3, #300
 652:Core/Src/main.c **** 				printf("btn 2\r\n");
 544              		.loc 1 652 7 discriminator 1 view .LVU130
 545 0044 9842     		cmp	r0, r3
 546 0046 0FD9     		bls	.L27
 653:Core/Src/main.c **** 				buttonElapsed[1] = HAL_GetTick();
 547              		.loc 1 653 5 is_stmt 1 view .LVU131
 548 0048 1648     		ldr	r0, .L36+8
 549 004a FFF7FEFF 		bl	puts
 550              	.LVL23:
 654:Core/Src/main.c **** 			}
 551              		.loc 1 654 5 view .LVU132
 654:Core/Src/main.c **** 			}
 552              		.loc 1 654 24 is_stmt 0 view .LVU133
 553 004e FFF7FEFF 		bl	HAL_GetTick
 554              	.LVL24:
 654:Core/Src/main.c **** 			}
 555              		.loc 1 654 22 discriminator 1 view .LVU134
 556 0052 124B     		ldr	r3, .L36
 557 0054 5860     		str	r0, [r3, #4]
 558 0056 07E0     		b	.L27
 559              	.LVL25:
 560              	.L28:
 646:Core/Src/main.c **** 				printf("btn 1\r\n");
 561              		.loc 1 646 4 is_stmt 1 view .LVU135
 646:Core/Src/main.c **** 				printf("btn 1\r\n");
 562              		.loc 1 646 8 is_stmt 0 view .LVU136
 563 0058 FFF7FEFF 		bl	HAL_GetTick
 564              	.LVL26:
 646:Core/Src/main.c **** 				printf("btn 1\r\n");
 565              		.loc 1 646 38 discriminator 1 view .LVU137
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 56


 566 005c 0F4B     		ldr	r3, .L36
 567 005e 1B68     		ldr	r3, [r3]
 646:Core/Src/main.c **** 				printf("btn 1\r\n");
 568              		.loc 1 646 42 discriminator 1 view .LVU138
 569 0060 03F59673 		add	r3, r3, #300
 646:Core/Src/main.c **** 				printf("btn 1\r\n");
 570              		.loc 1 646 7 discriminator 1 view .LVU139
 571 0064 9842     		cmp	r0, r3
 572 0066 00D8     		bhi	.L35
 573              	.L27:
 661:Core/Src/main.c **** 			}
 662:Core/Src/main.c **** 			break;
 663:Core/Src/main.c **** 	case BTN_4_Pin:
 664:Core/Src/main.c **** 			if (HAL_GetTick() > (buttonElapsed[3] + DELAY_DEBOUNCE)){
 665:Core/Src/main.c **** 				printf("btn 4\r\n");
 666:Core/Src/main.c **** 				buttonElapsed[3] = HAL_GetTick();
 667:Core/Src/main.c **** 			}
 668:Core/Src/main.c **** 			break;
 669:Core/Src/main.c **** 	default:
 670:Core/Src/main.c **** 		break;
 671:Core/Src/main.c **** 	}
 672:Core/Src/main.c **** }
 574              		.loc 1 672 1 view .LVU140
 575 0068 08BD     		pop	{r3, pc}
 576              	.L35:
 647:Core/Src/main.c **** 				buttonElapsed[0] = HAL_GetTick();
 577              		.loc 1 647 5 is_stmt 1 view .LVU141
 578 006a 0F48     		ldr	r0, .L36+12
 579 006c FFF7FEFF 		bl	puts
 580              	.LVL27:
 648:Core/Src/main.c **** 			}
 581              		.loc 1 648 5 view .LVU142
 648:Core/Src/main.c **** 			}
 582              		.loc 1 648 24 is_stmt 0 view .LVU143
 583 0070 FFF7FEFF 		bl	HAL_GetTick
 584              	.LVL28:
 648:Core/Src/main.c **** 			}
 585              		.loc 1 648 22 discriminator 1 view .LVU144
 586 0074 094B     		ldr	r3, .L36
 587 0076 1860     		str	r0, [r3]
 588 0078 F6E7     		b	.L27
 589              	.LVL29:
 590              	.L30:
 664:Core/Src/main.c **** 				printf("btn 4\r\n");
 591              		.loc 1 664 4 is_stmt 1 view .LVU145
 664:Core/Src/main.c **** 				printf("btn 4\r\n");
 592              		.loc 1 664 8 is_stmt 0 view .LVU146
 593 007a FFF7FEFF 		bl	HAL_GetTick
 594              	.LVL30:
 664:Core/Src/main.c **** 				printf("btn 4\r\n");
 595              		.loc 1 664 38 discriminator 1 view .LVU147
 596 007e 074B     		ldr	r3, .L36
 597 0080 DB68     		ldr	r3, [r3, #12]
 664:Core/Src/main.c **** 				printf("btn 4\r\n");
 598              		.loc 1 664 42 discriminator 1 view .LVU148
 599 0082 03F59673 		add	r3, r3, #300
 664:Core/Src/main.c **** 				printf("btn 4\r\n");
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 57


 600              		.loc 1 664 7 discriminator 1 view .LVU149
 601 0086 9842     		cmp	r0, r3
 602 0088 EED9     		bls	.L27
 665:Core/Src/main.c **** 				buttonElapsed[3] = HAL_GetTick();
 603              		.loc 1 665 5 is_stmt 1 view .LVU150
 604 008a 0848     		ldr	r0, .L36+16
 605 008c FFF7FEFF 		bl	puts
 606              	.LVL31:
 666:Core/Src/main.c **** 			}
 607              		.loc 1 666 5 view .LVU151
 666:Core/Src/main.c **** 			}
 608              		.loc 1 666 24 is_stmt 0 view .LVU152
 609 0090 FFF7FEFF 		bl	HAL_GetTick
 610              	.LVL32:
 666:Core/Src/main.c **** 			}
 611              		.loc 1 666 22 discriminator 1 view .LVU153
 612 0094 014B     		ldr	r3, .L36
 613 0096 D860     		str	r0, [r3, #12]
 614              		.loc 1 672 1 view .LVU154
 615 0098 E6E7     		b	.L27
 616              	.L37:
 617 009a 00BF     		.align	2
 618              	.L36:
 619 009c 00000000 		.word	buttonElapsed
 620 00a0 10000000 		.word	.LC2
 621 00a4 08000000 		.word	.LC1
 622 00a8 00000000 		.word	.LC0
 623 00ac 18000000 		.word	.LC3
 624              		.cfi_endproc
 625              	.LFE91:
 627              		.section	.text.BCD_SendCommand,"ax",%progbits
 628              		.align	1
 629              		.global	BCD_SendCommand
 630              		.syntax unified
 631              		.thumb
 632              		.thumb_func
 634              	BCD_SendCommand:
 635              	.LVL33:
 636              	.LFB92:
 673:Core/Src/main.c **** // endregion
 674:Core/Src/main.c **** 
 675:Core/Src/main.c **** // Fonction BCD
 676:Core/Src/main.c **** // region[rgba(255, 0, 0, 0.1)]
 677:Core/Src/main.c **** void BCD_SendCommand(uint8_t addr, uint8_t data){
 637              		.loc 1 677 49 is_stmt 1 view -0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 8
 640              		@ frame_needed = 0, uses_anonymous_args = 0
 641              		.loc 1 677 49 is_stmt 0 view .LVU156
 642 0000 10B5     		push	{r4, lr}
 643              	.LCFI8:
 644              		.cfi_def_cfa_offset 8
 645              		.cfi_offset 4, -8
 646              		.cfi_offset 14, -4
 647 0002 82B0     		sub	sp, sp, #8
 648              	.LCFI9:
 649              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 58


 678:Core/Src/main.c **** 	uint8_t mot[2];
 650              		.loc 1 678 2 is_stmt 1 view .LVU157
 679:Core/Src/main.c **** 	mot[0] = addr;
 651              		.loc 1 679 2 view .LVU158
 652              		.loc 1 679 9 is_stmt 0 view .LVU159
 653 0004 8DF80400 		strb	r0, [sp, #4]
 680:Core/Src/main.c **** 	mot[1] = data;
 654              		.loc 1 680 2 is_stmt 1 view .LVU160
 655              		.loc 1 680 9 is_stmt 0 view .LVU161
 656 0008 8DF80510 		strb	r1, [sp, #5]
 681:Core/Src/main.c **** 	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 657              		.loc 1 681 2 is_stmt 1 view .LVU162
 658 000c 0A4C     		ldr	r4, .L40
 659 000e 0022     		movs	r2, #0
 660 0010 4FF48071 		mov	r1, #256
 661              	.LVL34:
 662              		.loc 1 681 2 is_stmt 0 view .LVU163
 663 0014 2046     		mov	r0, r4
 664              	.LVL35:
 665              		.loc 1 681 2 view .LVU164
 666 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 667              	.LVL36:
 682:Core/Src/main.c **** 	HAL_SPI_Transmit(&hspi1, mot, 2, SPI_TIMEOUT);
 668              		.loc 1 682 2 is_stmt 1 view .LVU165
 669 001a 4FF47A73 		mov	r3, #1000
 670 001e 0222     		movs	r2, #2
 671 0020 01A9     		add	r1, sp, #4
 672 0022 0648     		ldr	r0, .L40+4
 673 0024 FFF7FEFF 		bl	HAL_SPI_Transmit
 674              	.LVL37:
 683:Core/Src/main.c **** 	HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 675              		.loc 1 683 2 view .LVU166
 676 0028 0122     		movs	r2, #1
 677 002a 4FF48071 		mov	r1, #256
 678 002e 2046     		mov	r0, r4
 679 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 680              	.LVL38:
 684:Core/Src/main.c **** }
 681              		.loc 1 684 1 is_stmt 0 view .LVU167
 682 0034 02B0     		add	sp, sp, #8
 683              	.LCFI10:
 684              		.cfi_def_cfa_offset 8
 685              		@ sp needed
 686 0036 10BD     		pop	{r4, pc}
 687              	.L41:
 688              		.align	2
 689              	.L40:
 690 0038 00000240 		.word	1073872896
 691 003c 00000000 		.word	hspi1
 692              		.cfi_endproc
 693              	.LFE92:
 695              		.section	.text.BCD_Init,"ax",%progbits
 696              		.align	1
 697              		.global	BCD_Init
 698              		.syntax unified
 699              		.thumb
 700              		.thumb_func
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 59


 702              	BCD_Init:
 703              	.LVL39:
 704              	.LFB93:
 685:Core/Src/main.c **** 
 686:Core/Src/main.c **** void BCD_Init(uint16_t time_in_second){
 705              		.loc 1 686 39 is_stmt 1 view -0
 706              		.cfi_startproc
 707              		@ args = 0, pretend = 0, frame = 0
 708              		@ frame_needed = 0, uses_anonymous_args = 0
 709              		.loc 1 686 39 is_stmt 0 view .LVU169
 710 0000 70B5     		push	{r4, r5, r6, lr}
 711              	.LCFI11:
 712              		.cfi_def_cfa_offset 16
 713              		.cfi_offset 4, -16
 714              		.cfi_offset 5, -12
 715              		.cfi_offset 6, -8
 716              		.cfi_offset 14, -4
 717 0002 0546     		mov	r5, r0
 687:Core/Src/main.c **** 
 688:Core/Src/main.c **** 	BCD_SendCommand(0x0C,0x01); //shutdown pour reset/economie energie
 718              		.loc 1 688 2 is_stmt 1 view .LVU170
 719 0004 0121     		movs	r1, #1
 720 0006 0C20     		movs	r0, #12
 721              	.LVL40:
 722              		.loc 1 688 2 is_stmt 0 view .LVU171
 723 0008 FFF7FEFF 		bl	BCD_SendCommand
 724              	.LVL41:
 689:Core/Src/main.c **** 	BCD_SendCommand(0x09,0x0F); //decode permet utiliser tab predefinie au lieu seg/seg
 725              		.loc 1 689 2 is_stmt 1 view .LVU172
 726 000c 0F21     		movs	r1, #15
 727 000e 0920     		movs	r0, #9
 728 0010 FFF7FEFF 		bl	BCD_SendCommand
 729              	.LVL42:
 690:Core/Src/main.c **** 	BCD_SendCommand(0x0B,0x03); //scanlimit
 730              		.loc 1 690 2 view .LVU173
 731 0014 0321     		movs	r1, #3
 732 0016 0B20     		movs	r0, #11
 733 0018 FFF7FEFF 		bl	BCD_SendCommand
 734              	.LVL43:
 691:Core/Src/main.c **** 	BCD_SendCommand(0x0A,0x01); //intensity regle intensite
 735              		.loc 1 691 2 view .LVU174
 736 001c 0121     		movs	r1, #1
 737 001e 0A20     		movs	r0, #10
 738 0020 FFF7FEFF 		bl	BCD_SendCommand
 739              	.LVL44:
 692:Core/Src/main.c **** 
 693:Core/Src/main.c **** 	for(int i=0; i<3; i++){
 740              		.loc 1 693 2 view .LVU175
 741              	.LBB9:
 742              		.loc 1 693 6 view .LVU176
 743              		.loc 1 693 10 is_stmt 0 view .LVU177
 744 0024 0024     		movs	r4, #0
 745              		.loc 1 693 2 view .LVU178
 746 0026 0EE0     		b	.L43
 747              	.LVL45:
 748              	.L44:
 694:Core/Src/main.c **** 		BCD_SendCommand(0xFF,0xFF);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 60


 749              		.loc 1 694 3 is_stmt 1 view .LVU179
 750 0028 FF21     		movs	r1, #255
 751 002a 0846     		mov	r0, r1
 752 002c FFF7FEFF 		bl	BCD_SendCommand
 753              	.LVL46:
 695:Core/Src/main.c **** 		HAL_Delay(50);
 754              		.loc 1 695 3 view .LVU180
 755 0030 3220     		movs	r0, #50
 756 0032 FFF7FEFF 		bl	HAL_Delay
 757              	.LVL47:
 696:Core/Src/main.c **** 		BCD_SendCommand(0xFF,0x00);
 758              		.loc 1 696 3 view .LVU181
 759 0036 0021     		movs	r1, #0
 760 0038 FF20     		movs	r0, #255
 761 003a FFF7FEFF 		bl	BCD_SendCommand
 762              	.LVL48:
 697:Core/Src/main.c **** 		HAL_Delay(50);
 763              		.loc 1 697 3 view .LVU182
 764 003e 3220     		movs	r0, #50
 765 0040 FFF7FEFF 		bl	HAL_Delay
 766              	.LVL49:
 693:Core/Src/main.c **** 		BCD_SendCommand(0xFF,0xFF);
 767              		.loc 1 693 21 discriminator 3 view .LVU183
 768 0044 0134     		adds	r4, r4, #1
 769              	.LVL50:
 770              	.L43:
 693:Core/Src/main.c **** 		BCD_SendCommand(0xFF,0xFF);
 771              		.loc 1 693 16 discriminator 1 view .LVU184
 772 0046 022C     		cmp	r4, #2
 773 0048 EEDD     		ble	.L44
 774              	.LBE9:
 698:Core/Src/main.c **** 	}
 699:Core/Src/main.c **** 
 700:Core/Src/main.c **** 	//Modif
 701:Core/Src/main.c **** 
 702:Core/Src/main.c **** 	uint8_t seconds = 0;
 775              		.loc 1 702 2 view .LVU185
 776              	.LVL51:
 703:Core/Src/main.c **** 	uint8_t diz_seconds = 0;
 777              		.loc 1 703 2 view .LVU186
 704:Core/Src/main.c **** 	uint8_t minutes = 0;
 778              		.loc 1 704 2 view .LVU187
 705:Core/Src/main.c **** 	uint8_t diz_minutes = 0;
 779              		.loc 1 705 2 view .LVU188
 706:Core/Src/main.c **** 
 707:Core/Src/main.c **** 	minutes = time_in_second/60;
 780              		.loc 1 707 2 view .LVU189
 781              		.loc 1 707 10 is_stmt 0 view .LVU190
 782 004a 1B4E     		ldr	r6, .L50
 783 004c A6FB0536 		umull	r3, r6, r6, r5
 784 0050 7309     		lsrs	r3, r6, #5
 785 0052 C6F34716 		ubfx	r6, r6, #5, #8
 786              	.LVL52:
 708:Core/Src/main.c **** 	seconds = time_in_second%60;
 787              		.loc 1 708 2 is_stmt 1 view .LVU191
 788              		.loc 1 708 10 is_stmt 0 view .LVU192
 789 0056 C3EB0313 		rsb	r3, r3, r3, lsl #4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 61


 790 005a A5EB8304 		sub	r4, r5, r3, lsl #2
 791              	.LVL53:
 792              		.loc 1 708 10 view .LVU193
 793 005e E4B2     		uxtb	r4, r4
 794              	.LVL54:
 709:Core/Src/main.c **** 
 710:Core/Src/main.c **** 	if(minutes >= 10){
 795              		.loc 1 710 2 is_stmt 1 view .LVU194
 796              		.loc 1 710 4 is_stmt 0 view .LVU195
 797 0060 092E     		cmp	r6, #9
 798 0062 25D9     		bls	.L47
 711:Core/Src/main.c **** 		diz_minutes = minutes/10;
 799              		.loc 1 711 3 is_stmt 1 view .LVU196
 800              		.loc 1 711 15 is_stmt 0 view .LVU197
 801 0064 1549     		ldr	r1, .L50+4
 802 0066 A1FB0631 		umull	r3, r1, r1, r6
 803 006a CB08     		lsrs	r3, r1, #3
 804 006c 1946     		mov	r1, r3
 805              	.LVL55:
 712:Core/Src/main.c **** 		minutes = minutes%10;
 806              		.loc 1 712 3 is_stmt 1 view .LVU198
 807              		.loc 1 712 11 is_stmt 0 view .LVU199
 808 006e 03EB8303 		add	r3, r3, r3, lsl #2
 809              	.LVL56:
 810              		.loc 1 712 11 view .LVU200
 811 0072 A6EB4303 		sub	r3, r6, r3, lsl #1
 812 0076 DEB2     		uxtb	r6, r3
 813              	.LVL57:
 814              	.L45:
 713:Core/Src/main.c **** 	}
 714:Core/Src/main.c **** 	if(seconds >= 10){
 815              		.loc 1 714 2 is_stmt 1 view .LVU201
 816              		.loc 1 714 4 is_stmt 0 view .LVU202
 817 0078 092C     		cmp	r4, #9
 818 007a 1BD9     		bls	.L48
 715:Core/Src/main.c **** 		diz_seconds = seconds/10;
 819              		.loc 1 715 3 is_stmt 1 view .LVU203
 820              		.loc 1 715 15 is_stmt 0 view .LVU204
 821 007c 0F4D     		ldr	r5, .L50+4
 822              	.LVL58:
 823              		.loc 1 715 15 view .LVU205
 824 007e A5FB0435 		umull	r3, r5, r5, r4
 825 0082 EB08     		lsrs	r3, r5, #3
 826 0084 1D46     		mov	r5, r3
 827              	.LVL59:
 716:Core/Src/main.c **** 		seconds = seconds%10;
 828              		.loc 1 716 3 is_stmt 1 view .LVU206
 829              		.loc 1 716 11 is_stmt 0 view .LVU207
 830 0086 03EB8303 		add	r3, r3, r3, lsl #2
 831              	.LVL60:
 832              		.loc 1 716 11 view .LVU208
 833 008a A4EB4303 		sub	r3, r4, r3, lsl #1
 834 008e DCB2     		uxtb	r4, r3
 835              	.LVL61:
 836              	.L46:
 717:Core/Src/main.c **** 	}
 718:Core/Src/main.c ****   
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 62


 719:Core/Src/main.c **** 	BCD_SendCommand(0x01,diz_minutes);
 837              		.loc 1 719 2 is_stmt 1 view .LVU209
 838 0090 0120     		movs	r0, #1
 839 0092 FFF7FEFF 		bl	BCD_SendCommand
 840              	.LVL62:
 720:Core/Src/main.c **** 	BCD_SendCommand(0x02,minutes);
 841              		.loc 1 720 2 view .LVU210
 842 0096 3146     		mov	r1, r6
 843 0098 0220     		movs	r0, #2
 844 009a FFF7FEFF 		bl	BCD_SendCommand
 845              	.LVL63:
 721:Core/Src/main.c **** 	BCD_SendCommand(0x03,diz_seconds);
 846              		.loc 1 721 2 view .LVU211
 847 009e 2946     		mov	r1, r5
 848 00a0 0320     		movs	r0, #3
 849 00a2 FFF7FEFF 		bl	BCD_SendCommand
 850              	.LVL64:
 722:Core/Src/main.c **** 	BCD_SendCommand(0x04,seconds);
 851              		.loc 1 722 2 view .LVU212
 852 00a6 2146     		mov	r1, r4
 853 00a8 0420     		movs	r0, #4
 854 00aa FFF7FEFF 		bl	BCD_SendCommand
 855              	.LVL65:
 723:Core/Src/main.c **** 
 724:Core/Src/main.c **** }
 856              		.loc 1 724 1 is_stmt 0 view .LVU213
 857 00ae 70BD     		pop	{r4, r5, r6, pc}
 858              	.LVL66:
 859              	.L47:
 705:Core/Src/main.c **** 
 860              		.loc 1 705 10 view .LVU214
 861 00b0 0021     		movs	r1, #0
 862 00b2 E1E7     		b	.L45
 863              	.LVL67:
 864              	.L48:
 703:Core/Src/main.c **** 	uint8_t minutes = 0;
 865              		.loc 1 703 10 view .LVU215
 866 00b4 0025     		movs	r5, #0
 867 00b6 EBE7     		b	.L46
 868              	.L51:
 869              		.align	2
 870              	.L50:
 871 00b8 89888888 		.word	-2004318071
 872 00bc CDCCCCCC 		.word	-858993459
 873              		.cfi_endproc
 874              	.LFE93:
 876              		.section	.text.BCD_updateClock,"ax",%progbits
 877              		.align	1
 878              		.global	BCD_updateClock
 879              		.syntax unified
 880              		.thumb
 881              		.thumb_func
 883              	BCD_updateClock:
 884              	.LVL68:
 885              	.LFB94:
 725:Core/Src/main.c **** 
 726:Core/Src/main.c **** int BCD_updateClock(uint16_t time_in_second){
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 63


 886              		.loc 1 726 45 is_stmt 1 view -0
 887              		.cfi_startproc
 888              		@ args = 0, pretend = 0, frame = 0
 889              		@ frame_needed = 0, uses_anonymous_args = 0
 727:Core/Src/main.c **** 
 728:Core/Src/main.c **** 	if(time_in_second == 0){
 890              		.loc 1 728 2 view .LVU217
 891              		.loc 1 728 4 is_stmt 0 view .LVU218
 892 0000 0028     		cmp	r0, #0
 893 0002 3AD0     		beq	.L56
 726:Core/Src/main.c **** 
 894              		.loc 1 726 45 view .LVU219
 895 0004 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 896              	.LCFI12:
 897              		.cfi_def_cfa_offset 24
 898              		.cfi_offset 3, -24
 899              		.cfi_offset 4, -20
 900              		.cfi_offset 5, -16
 901              		.cfi_offset 6, -12
 902              		.cfi_offset 7, -8
 903              		.cfi_offset 14, -4
 729:Core/Src/main.c **** 		return 0;
 730:Core/Src/main.c **** 	}
 731:Core/Src/main.c **** 
 732:Core/Src/main.c **** 	time_in_second--;
 904              		.loc 1 732 2 is_stmt 1 view .LVU220
 905              		.loc 1 732 16 is_stmt 0 view .LVU221
 906 0006 441E     		subs	r4, r0, #1
 907 0008 A4B2     		uxth	r4, r4
 908              	.LVL69:
 733:Core/Src/main.c **** 
 734:Core/Src/main.c **** 	uint8_t seconds = 0;
 909              		.loc 1 734 2 is_stmt 1 view .LVU222
 735:Core/Src/main.c **** 	uint8_t diz_seconds = 0;
 910              		.loc 1 735 2 view .LVU223
 736:Core/Src/main.c **** 	uint8_t minutes = 0;
 911              		.loc 1 736 2 view .LVU224
 737:Core/Src/main.c **** 	uint8_t diz_minutes = 0;
 912              		.loc 1 737 2 view .LVU225
 738:Core/Src/main.c **** 
 739:Core/Src/main.c **** 	minutes = time_in_second/60;
 913              		.loc 1 739 2 view .LVU226
 914              		.loc 1 739 10 is_stmt 0 view .LVU227
 915 000a 1D4E     		ldr	r6, .L63
 916 000c A6FB0436 		umull	r3, r6, r6, r4
 917 0010 7509     		lsrs	r5, r6, #5
 918 0012 C6F34716 		ubfx	r6, r6, #5, #8
 919              	.LVL70:
 740:Core/Src/main.c **** 	seconds = time_in_second%60;
 920              		.loc 1 740 2 is_stmt 1 view .LVU228
 921              		.loc 1 740 10 is_stmt 0 view .LVU229
 922 0016 C5EB0515 		rsb	r5, r5, r5, lsl #4
 923 001a A4EB8505 		sub	r5, r4, r5, lsl #2
 924 001e EDB2     		uxtb	r5, r5
 925              	.LVL71:
 741:Core/Src/main.c **** 
 742:Core/Src/main.c **** 	if(seconds >= 10){
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 64


 926              		.loc 1 742 2 is_stmt 1 view .LVU230
 927              		.loc 1 742 4 is_stmt 0 view .LVU231
 928 0020 092D     		cmp	r5, #9
 929 0022 0AD9     		bls	.L57
 743:Core/Src/main.c **** 		diz_seconds = seconds/10;
 930              		.loc 1 743 3 is_stmt 1 view .LVU232
 931              		.loc 1 743 15 is_stmt 0 view .LVU233
 932 0024 174F     		ldr	r7, .L63+4
 933 0026 A7FB0537 		umull	r3, r7, r7, r5
 934 002a FB08     		lsrs	r3, r7, #3
 935 002c 1F46     		mov	r7, r3
 936              	.LVL72:
 744:Core/Src/main.c **** 		seconds = seconds%10;
 937              		.loc 1 744 3 is_stmt 1 view .LVU234
 938              		.loc 1 744 11 is_stmt 0 view .LVU235
 939 002e 03EB8303 		add	r3, r3, r3, lsl #2
 940              	.LVL73:
 941              		.loc 1 744 11 view .LVU236
 942 0032 A5EB4303 		sub	r3, r5, r3, lsl #1
 943 0036 DDB2     		uxtb	r5, r3
 944              	.LVL74:
 945              		.loc 1 744 11 view .LVU237
 946 0038 00E0     		b	.L54
 947              	.LVL75:
 948              	.L57:
 735:Core/Src/main.c **** 	uint8_t minutes = 0;
 949              		.loc 1 735 10 view .LVU238
 950 003a 0027     		movs	r7, #0
 951              	.LVL76:
 952              	.L54:
 745:Core/Src/main.c **** 	}if(minutes >= 10){
 953              		.loc 1 745 3 is_stmt 1 view .LVU239
 954              		.loc 1 745 5 is_stmt 0 view .LVU240
 955 003c 092E     		cmp	r6, #9
 956 003e 0AD9     		bls	.L58
 746:Core/Src/main.c **** 		diz_minutes = minutes/10;
 957              		.loc 1 746 3 is_stmt 1 view .LVU241
 958              		.loc 1 746 15 is_stmt 0 view .LVU242
 959 0040 1049     		ldr	r1, .L63+4
 960 0042 A1FB0631 		umull	r3, r1, r1, r6
 961 0046 CB08     		lsrs	r3, r1, #3
 962 0048 1946     		mov	r1, r3
 963              	.LVL77:
 747:Core/Src/main.c **** 		minutes = minutes%10;
 964              		.loc 1 747 3 is_stmt 1 view .LVU243
 965              		.loc 1 747 11 is_stmt 0 view .LVU244
 966 004a 03EB8303 		add	r3, r3, r3, lsl #2
 967              	.LVL78:
 968              		.loc 1 747 11 view .LVU245
 969 004e A6EB4303 		sub	r3, r6, r3, lsl #1
 970 0052 DEB2     		uxtb	r6, r3
 971              	.LVL79:
 972              		.loc 1 747 11 view .LVU246
 973 0054 00E0     		b	.L55
 974              	.LVL80:
 975              	.L58:
 737:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 65


 976              		.loc 1 737 10 view .LVU247
 977 0056 0021     		movs	r1, #0
 978              	.LVL81:
 979              	.L55:
 748:Core/Src/main.c **** 	}
 749:Core/Src/main.c **** 
 750:Core/Src/main.c **** 	BCD_SendCommand(0x01,diz_minutes);
 980              		.loc 1 750 2 is_stmt 1 view .LVU248
 981 0058 0120     		movs	r0, #1
 982 005a FFF7FEFF 		bl	BCD_SendCommand
 983              	.LVL82:
 751:Core/Src/main.c **** 	BCD_SendCommand(0x02,minutes);
 984              		.loc 1 751 2 view .LVU249
 985 005e 3146     		mov	r1, r6
 986 0060 0220     		movs	r0, #2
 987 0062 FFF7FEFF 		bl	BCD_SendCommand
 988              	.LVL83:
 752:Core/Src/main.c **** 	BCD_SendCommand(0x03,diz_seconds);
 989              		.loc 1 752 2 view .LVU250
 990 0066 3946     		mov	r1, r7
 991 0068 0320     		movs	r0, #3
 992 006a FFF7FEFF 		bl	BCD_SendCommand
 993              	.LVL84:
 753:Core/Src/main.c **** 	BCD_SendCommand(0x04,seconds);
 994              		.loc 1 753 2 view .LVU251
 995 006e 2946     		mov	r1, r5
 996 0070 0420     		movs	r0, #4
 997 0072 FFF7FEFF 		bl	BCD_SendCommand
 998              	.LVL85:
 754:Core/Src/main.c **** 
 755:Core/Src/main.c **** 	return time_in_second;
 999              		.loc 1 755 2 view .LVU252
 1000              		.loc 1 755 9 is_stmt 0 view .LVU253
 1001 0076 2046     		mov	r0, r4
 756:Core/Src/main.c **** 
 757:Core/Src/main.c **** }
 1002              		.loc 1 757 1 view .LVU254
 1003 0078 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1004              	.LVL86:
 1005              	.L56:
 1006              	.LCFI13:
 1007              		.cfi_def_cfa_offset 0
 1008              		.cfi_restore 3
 1009              		.cfi_restore 4
 1010              		.cfi_restore 5
 1011              		.cfi_restore 6
 1012              		.cfi_restore 7
 1013              		.cfi_restore 14
 729:Core/Src/main.c **** 	}
 1014              		.loc 1 729 10 view .LVU255
 1015 007a 0020     		movs	r0, #0
 1016              	.LVL87:
 1017              		.loc 1 757 1 view .LVU256
 1018 007c 7047     		bx	lr
 1019              	.L64:
 1020 007e 00BF     		.align	2
 1021              	.L63:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 66


 1022 0080 89888888 		.word	-2004318071
 1023 0084 CDCCCCCC 		.word	-858993459
 1024              		.cfi_endproc
 1025              	.LFE94:
 1027              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1028              		.align	1
 1029              		.global	HAL_TIM_PeriodElapsedCallback
 1030              		.syntax unified
 1031              		.thumb
 1032              		.thumb_func
 1034              	HAL_TIM_PeriodElapsedCallback:
 1035              	.LVL88:
 1036              	.LFB89:
 622:Core/Src/main.c **** 	if (htim->Instance == TIM2){
 1037              		.loc 1 622 60 is_stmt 1 view -0
 1038              		.cfi_startproc
 1039              		@ args = 0, pretend = 0, frame = 0
 1040              		@ frame_needed = 0, uses_anonymous_args = 0
 623:Core/Src/main.c **** 		HAL_ADC_Start_DMA(&hadc, (uint32_t*)adcData, 2);
 1041              		.loc 1 623 2 view .LVU258
 623:Core/Src/main.c **** 		HAL_ADC_Start_DMA(&hadc, (uint32_t*)adcData, 2);
 1042              		.loc 1 623 10 is_stmt 0 view .LVU259
 1043 0000 0368     		ldr	r3, [r0]
 623:Core/Src/main.c **** 		HAL_ADC_Start_DMA(&hadc, (uint32_t*)adcData, 2);
 1044              		.loc 1 623 5 view .LVU260
 1045 0002 B3F1804F 		cmp	r3, #1073741824
 1046 0006 00D0     		beq	.L71
 1047 0008 7047     		bx	lr
 1048              	.L71:
 622:Core/Src/main.c **** 	if (htim->Instance == TIM2){
 1049              		.loc 1 622 60 view .LVU261
 1050 000a 10B5     		push	{r4, lr}
 1051              	.LCFI14:
 1052              		.cfi_def_cfa_offset 8
 1053              		.cfi_offset 4, -8
 1054              		.cfi_offset 14, -4
 624:Core/Src/main.c **** 		//printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 1055              		.loc 1 624 3 is_stmt 1 view .LVU262
 1056 000c 0B4C     		ldr	r4, .L72
 1057 000e 0222     		movs	r2, #2
 1058 0010 2146     		mov	r1, r4
 1059 0012 0B48     		ldr	r0, .L72+4
 1060              	.LVL89:
 624:Core/Src/main.c **** 		//printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 1061              		.loc 1 624 3 is_stmt 0 view .LVU263
 1062 0014 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1063              	.LVL90:
 627:Core/Src/main.c **** 		ledUpdate(adcData[1], &htim11, TIM_CHANNEL_1);
 1064              		.loc 1 627 3 is_stmt 1 view .LVU264
 1065 0018 0422     		movs	r2, #4
 1066 001a 0A49     		ldr	r1, .L72+8
 1067 001c 2088     		ldrh	r0, [r4]
 1068 001e FFF7FEFF 		bl	ledUpdate
 1069              	.LVL91:
 628:Core/Src/main.c **** 
 1070              		.loc 1 628 3 view .LVU265
 1071 0022 0022     		movs	r2, #0
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 67


 1072 0024 0849     		ldr	r1, .L72+12
 1073 0026 6088     		ldrh	r0, [r4, #2]
 1074 0028 FFF7FEFF 		bl	ledUpdate
 1075              	.LVL92:
 630:Core/Src/main.c **** 
 1076              		.loc 1 630 3 view .LVU266
 1077 002c FFF7FEFF 		bl	randomGLC
 1078              	.LVL93:
 632:Core/Src/main.c **** 	}
 1079              		.loc 1 632 5 view .LVU267
 632:Core/Src/main.c **** 	}
 1080              		.loc 1 632 22 is_stmt 0 view .LVU268
 1081 0030 064C     		ldr	r4, .L72+16
 1082 0032 2088     		ldrh	r0, [r4]
 1083 0034 FFF7FEFF 		bl	BCD_updateClock
 1084              	.LVL94:
 632:Core/Src/main.c **** 	}
 1085              		.loc 1 632 20 discriminator 1 view .LVU269
 1086 0038 2080     		strh	r0, [r4]	@ movhi
 634:Core/Src/main.c **** 
 1087              		.loc 1 634 1 view .LVU270
 1088 003a 10BD     		pop	{r4, pc}
 1089              	.L73:
 1090              		.align	2
 1091              	.L72:
 1092 003c 00000000 		.word	adcData
 1093 0040 00000000 		.word	hadc
 1094 0044 00000000 		.word	htim9
 1095 0048 00000000 		.word	htim11
 1096 004c 00000000 		.word	time_in_second
 1097              		.cfi_endproc
 1098              	.LFE89:
 1100              		.section	.text.BCD_SetDigit,"ax",%progbits
 1101              		.align	1
 1102              		.global	BCD_SetDigit
 1103              		.syntax unified
 1104              		.thumb
 1105              		.thumb_func
 1107              	BCD_SetDigit:
 1108              	.LVL95:
 1109              	.LFB95:
 758:Core/Src/main.c **** 
 759:Core/Src/main.c **** void BCD_SetDigit(uint8_t digit, uint8_t value){
 1110              		.loc 1 759 48 is_stmt 1 view -0
 1111              		.cfi_startproc
 1112              		@ args = 0, pretend = 0, frame = 0
 1113              		@ frame_needed = 0, uses_anonymous_args = 0
 760:Core/Src/main.c **** 	if ((digit >= 1)&&(digit>=4)){
 1114              		.loc 1 760 2 view .LVU272
 1115              		.loc 1 760 5 is_stmt 0 view .LVU273
 1116 0000 0328     		cmp	r0, #3
 1117 0002 00D8     		bhi	.L80
 1118 0004 7047     		bx	lr
 1119              	.L80:
 759:Core/Src/main.c **** 	if ((digit >= 1)&&(digit>=4)){
 1120              		.loc 1 759 48 view .LVU274
 1121 0006 08B5     		push	{r3, lr}
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 68


 1122              	.LCFI15:
 1123              		.cfi_def_cfa_offset 8
 1124              		.cfi_offset 3, -8
 1125              		.cfi_offset 14, -4
 761:Core/Src/main.c **** 		BCD_SendCommand(digit,value);
 1126              		.loc 1 761 3 is_stmt 1 view .LVU275
 1127 0008 FFF7FEFF 		bl	BCD_SendCommand
 1128              	.LVL96:
 762:Core/Src/main.c **** 	}
 763:Core/Src/main.c **** }
 1129              		.loc 1 763 1 is_stmt 0 view .LVU276
 1130 000c 08BD     		pop	{r3, pc}
 1131              		.cfi_endproc
 1132              	.LFE95:
 1134              		.section	.text.secondToClockDisplay,"ax",%progbits
 1135              		.align	1
 1136              		.global	secondToClockDisplay
 1137              		.syntax unified
 1138              		.thumb
 1139              		.thumb_func
 1141              	secondToClockDisplay:
 1142              	.LVL97:
 1143              	.LFB96:
 764:Core/Src/main.c **** // endregion
 765:Core/Src/main.c **** 
 766:Core/Src/main.c **** //Gestion du temps
 767:Core/Src/main.c **** // region[rgba(180, 100, 0, 0.1)]
 768:Core/Src/main.c **** void secondToClockDisplay(uint16_t time_in_second){
 1144              		.loc 1 768 51 is_stmt 1 view -0
 1145              		.cfi_startproc
 1146              		@ args = 0, pretend = 0, frame = 0
 1147              		@ frame_needed = 0, uses_anonymous_args = 0
 1148              		@ link register save eliminated.
 769:Core/Src/main.c **** 
 770:Core/Src/main.c **** }
 1149              		.loc 1 770 1 view .LVU278
 1150 0000 7047     		bx	lr
 1151              		.cfi_endproc
 1152              	.LFE96:
 1154              		.section	.text.Error_Handler,"ax",%progbits
 1155              		.align	1
 1156              		.global	Error_Handler
 1157              		.syntax unified
 1158              		.thumb
 1159              		.thumb_func
 1161              	Error_Handler:
 1162              	.LFB97:
 771:Core/Src/main.c **** // endregion
 772:Core/Src/main.c **** /* USER CODE END 4 */
 773:Core/Src/main.c **** 
 774:Core/Src/main.c **** /**
 775:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 776:Core/Src/main.c ****   * @retval None
 777:Core/Src/main.c ****   */
 778:Core/Src/main.c **** void Error_Handler(void)
 779:Core/Src/main.c **** {
 1163              		.loc 1 779 1 view -0
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 69


 1164              		.cfi_startproc
 1165              		@ Volatile: function does not return.
 1166              		@ args = 0, pretend = 0, frame = 0
 1167              		@ frame_needed = 0, uses_anonymous_args = 0
 1168              		@ link register save eliminated.
 780:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 781:Core/Src/main.c **** 	/* User can add his own implementation to report the HAL error return state */
 782:Core/Src/main.c **** 	__disable_irq();
 1169              		.loc 1 782 2 view .LVU280
 1170              	.LBB10:
 1171              	.LBI10:
 1172              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 70


  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 71


 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1173              		.loc 3 140 27 view .LVU281
 1174              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1175              		.loc 3 142 3 view .LVU282
 1176              		.syntax unified
 1177              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1178 0000 72B6     		cpsid i
 1179              	@ 0 "" 2
 1180              		.thumb
 1181              		.syntax unified
 1182              	.L83:
 1183              	.LBE11:
 1184              	.LBE10:
 783:Core/Src/main.c **** 	while (1)
 1185              		.loc 1 783 2 view .LVU283
 784:Core/Src/main.c **** 	{
 785:Core/Src/main.c **** 	}
 1186              		.loc 1 785 2 view .LVU284
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 72


 783:Core/Src/main.c **** 	while (1)
 1187              		.loc 1 783 8 view .LVU285
 1188 0002 FEE7     		b	.L83
 1189              		.cfi_endproc
 1190              	.LFE97:
 1192              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1193              		.align	1
 1194              		.syntax unified
 1195              		.thumb
 1196              		.thumb_func
 1198              	MX_USART2_UART_Init:
 1199              	.LFB84:
 511:Core/Src/main.c **** 
 1200              		.loc 1 511 1 view -0
 1201              		.cfi_startproc
 1202              		@ args = 0, pretend = 0, frame = 0
 1203              		@ frame_needed = 0, uses_anonymous_args = 0
 1204 0000 08B5     		push	{r3, lr}
 1205              	.LCFI16:
 1206              		.cfi_def_cfa_offset 8
 1207              		.cfi_offset 3, -8
 1208              		.cfi_offset 14, -4
 520:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1209              		.loc 1 520 3 view .LVU287
 520:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1210              		.loc 1 520 19 is_stmt 0 view .LVU288
 1211 0002 0A48     		ldr	r0, .L88
 1212 0004 0A4B     		ldr	r3, .L88+4
 1213 0006 0360     		str	r3, [r0]
 521:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1214              		.loc 1 521 3 is_stmt 1 view .LVU289
 521:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1215              		.loc 1 521 24 is_stmt 0 view .LVU290
 1216 0008 4FF4E133 		mov	r3, #115200
 1217 000c 4360     		str	r3, [r0, #4]
 522:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1218              		.loc 1 522 3 is_stmt 1 view .LVU291
 522:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1219              		.loc 1 522 26 is_stmt 0 view .LVU292
 1220 000e 0023     		movs	r3, #0
 1221 0010 8360     		str	r3, [r0, #8]
 523:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1222              		.loc 1 523 3 is_stmt 1 view .LVU293
 523:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1223              		.loc 1 523 24 is_stmt 0 view .LVU294
 1224 0012 C360     		str	r3, [r0, #12]
 524:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1225              		.loc 1 524 3 is_stmt 1 view .LVU295
 524:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1226              		.loc 1 524 22 is_stmt 0 view .LVU296
 1227 0014 0361     		str	r3, [r0, #16]
 525:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1228              		.loc 1 525 3 is_stmt 1 view .LVU297
 525:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1229              		.loc 1 525 20 is_stmt 0 view .LVU298
 1230 0016 0C22     		movs	r2, #12
 1231 0018 4261     		str	r2, [r0, #20]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 73


 526:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1232              		.loc 1 526 3 is_stmt 1 view .LVU299
 526:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1233              		.loc 1 526 25 is_stmt 0 view .LVU300
 1234 001a 8361     		str	r3, [r0, #24]
 527:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1235              		.loc 1 527 3 is_stmt 1 view .LVU301
 527:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1236              		.loc 1 527 28 is_stmt 0 view .LVU302
 1237 001c C361     		str	r3, [r0, #28]
 528:Core/Src/main.c ****   {
 1238              		.loc 1 528 3 is_stmt 1 view .LVU303
 528:Core/Src/main.c ****   {
 1239              		.loc 1 528 7 is_stmt 0 view .LVU304
 1240 001e FFF7FEFF 		bl	HAL_UART_Init
 1241              	.LVL98:
 528:Core/Src/main.c ****   {
 1242              		.loc 1 528 6 discriminator 1 view .LVU305
 1243 0022 00B9     		cbnz	r0, .L87
 536:Core/Src/main.c **** 
 1244              		.loc 1 536 1 view .LVU306
 1245 0024 08BD     		pop	{r3, pc}
 1246              	.L87:
 530:Core/Src/main.c ****   }
 1247              		.loc 1 530 5 is_stmt 1 view .LVU307
 1248 0026 FFF7FEFF 		bl	Error_Handler
 1249              	.LVL99:
 1250              	.L89:
 1251 002a 00BF     		.align	2
 1252              	.L88:
 1253 002c 00000000 		.word	huart2
 1254 0030 00440040 		.word	1073759232
 1255              		.cfi_endproc
 1256              	.LFE84:
 1258              		.section	.text.MX_ADC_Init,"ax",%progbits
 1259              		.align	1
 1260              		.syntax unified
 1261              		.thumb
 1262              		.thumb_func
 1264              	MX_ADC_Init:
 1265              	.LFB77:
 202:Core/Src/main.c **** 
 1266              		.loc 1 202 1 view -0
 1267              		.cfi_startproc
 1268              		@ args = 0, pretend = 0, frame = 16
 1269              		@ frame_needed = 0, uses_anonymous_args = 0
 1270 0000 00B5     		push	{lr}
 1271              	.LCFI17:
 1272              		.cfi_def_cfa_offset 4
 1273              		.cfi_offset 14, -4
 1274 0002 85B0     		sub	sp, sp, #20
 1275              	.LCFI18:
 1276              		.cfi_def_cfa_offset 24
 208:Core/Src/main.c **** 
 1277              		.loc 1 208 3 view .LVU309
 208:Core/Src/main.c **** 
 1278              		.loc 1 208 26 is_stmt 0 view .LVU310
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 74


 1279 0004 0023     		movs	r3, #0
 1280 0006 0193     		str	r3, [sp, #4]
 1281 0008 0293     		str	r3, [sp, #8]
 1282 000a 0393     		str	r3, [sp, #12]
 216:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1283              		.loc 1 216 3 is_stmt 1 view .LVU311
 216:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1284              		.loc 1 216 17 is_stmt 0 view .LVU312
 1285 000c 1B48     		ldr	r0, .L98
 1286 000e 1C4A     		ldr	r2, .L98+4
 1287 0010 0260     		str	r2, [r0]
 217:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 1288              		.loc 1 217 3 is_stmt 1 view .LVU313
 217:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 1289              		.loc 1 217 28 is_stmt 0 view .LVU314
 1290 0012 4360     		str	r3, [r0, #4]
 218:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1291              		.loc 1 218 3 is_stmt 1 view .LVU315
 218:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1292              		.loc 1 218 24 is_stmt 0 view .LVU316
 1293 0014 8360     		str	r3, [r0, #8]
 219:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1294              		.loc 1 219 3 is_stmt 1 view .LVU317
 219:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1295              		.loc 1 219 23 is_stmt 0 view .LVU318
 1296 0016 C360     		str	r3, [r0, #12]
 220:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1297              		.loc 1 220 3 is_stmt 1 view .LVU319
 220:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1298              		.loc 1 220 26 is_stmt 0 view .LVU320
 1299 0018 4FF48072 		mov	r2, #256
 1300 001c 0261     		str	r2, [r0, #16]
 221:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 1301              		.loc 1 221 3 is_stmt 1 view .LVU321
 221:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 1302              		.loc 1 221 26 is_stmt 0 view .LVU322
 1303 001e 4361     		str	r3, [r0, #20]
 222:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 1304              		.loc 1 222 3 is_stmt 1 view .LVU323
 222:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 1305              		.loc 1 222 30 is_stmt 0 view .LVU324
 1306 0020 8361     		str	r3, [r0, #24]
 223:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 1307              		.loc 1 223 3 is_stmt 1 view .LVU325
 223:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 1308              		.loc 1 223 34 is_stmt 0 view .LVU326
 1309 0022 C361     		str	r3, [r0, #28]
 224:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 1310              		.loc 1 224 3 is_stmt 1 view .LVU327
 224:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 1311              		.loc 1 224 26 is_stmt 0 view .LVU328
 1312 0024 0362     		str	r3, [r0, #32]
 225:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 1313              		.loc 1 225 3 is_stmt 1 view .LVU329
 225:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 1314              		.loc 1 225 32 is_stmt 0 view .LVU330
 1315 0026 80F82430 		strb	r3, [r0, #36]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 75


 226:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 1316              		.loc 1 226 3 is_stmt 1 view .LVU331
 226:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 1317              		.loc 1 226 29 is_stmt 0 view .LVU332
 1318 002a 0222     		movs	r2, #2
 1319 002c 8262     		str	r2, [r0, #40]
 227:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1320              		.loc 1 227 3 is_stmt 1 view .LVU333
 227:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1321              		.loc 1 227 35 is_stmt 0 view .LVU334
 1322 002e 80F82C30 		strb	r3, [r0, #44]
 228:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1323              		.loc 1 228 3 is_stmt 1 view .LVU335
 228:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1324              		.loc 1 228 30 is_stmt 0 view .LVU336
 1325 0032 1022     		movs	r2, #16
 1326 0034 4263     		str	r2, [r0, #52]
 229:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 1327              		.loc 1 229 3 is_stmt 1 view .LVU337
 229:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 1328              		.loc 1 229 34 is_stmt 0 view .LVU338
 1329 0036 8363     		str	r3, [r0, #56]
 230:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 1330              		.loc 1 230 3 is_stmt 1 view .LVU339
 230:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 1331              		.loc 1 230 35 is_stmt 0 view .LVU340
 1332 0038 0123     		movs	r3, #1
 1333 003a 80F83C30 		strb	r3, [r0, #60]
 231:Core/Src/main.c ****   {
 1334              		.loc 1 231 3 is_stmt 1 view .LVU341
 231:Core/Src/main.c ****   {
 1335              		.loc 1 231 7 is_stmt 0 view .LVU342
 1336 003e FFF7FEFF 		bl	HAL_ADC_Init
 1337              	.LVL100:
 231:Core/Src/main.c ****   {
 1338              		.loc 1 231 6 discriminator 1 view .LVU343
 1339 0042 A8B9     		cbnz	r0, .L95
 238:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1340              		.loc 1 238 3 is_stmt 1 view .LVU344
 238:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1341              		.loc 1 238 19 is_stmt 0 view .LVU345
 1342 0044 0023     		movs	r3, #0
 1343 0046 0193     		str	r3, [sp, #4]
 239:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 1344              		.loc 1 239 3 is_stmt 1 view .LVU346
 239:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 1345              		.loc 1 239 16 is_stmt 0 view .LVU347
 1346 0048 0122     		movs	r2, #1
 1347 004a 0292     		str	r2, [sp, #8]
 240:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1348              		.loc 1 240 3 is_stmt 1 view .LVU348
 240:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1349              		.loc 1 240 24 is_stmt 0 view .LVU349
 1350 004c 0393     		str	r3, [sp, #12]
 241:Core/Src/main.c ****   {
 1351              		.loc 1 241 3 is_stmt 1 view .LVU350
 241:Core/Src/main.c ****   {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 76


 1352              		.loc 1 241 7 is_stmt 0 view .LVU351
 1353 004e 01A9     		add	r1, sp, #4
 1354 0050 0A48     		ldr	r0, .L98
 1355 0052 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1356              	.LVL101:
 241:Core/Src/main.c ****   {
 1357              		.loc 1 241 6 discriminator 1 view .LVU352
 1358 0056 68B9     		cbnz	r0, .L96
 248:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1359              		.loc 1 248 3 is_stmt 1 view .LVU353
 248:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1360              		.loc 1 248 19 is_stmt 0 view .LVU354
 1361 0058 0123     		movs	r3, #1
 1362 005a 0193     		str	r3, [sp, #4]
 249:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1363              		.loc 1 249 3 is_stmt 1 view .LVU355
 249:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1364              		.loc 1 249 16 is_stmt 0 view .LVU356
 1365 005c 0223     		movs	r3, #2
 1366 005e 0293     		str	r3, [sp, #8]
 250:Core/Src/main.c ****   {
 1367              		.loc 1 250 3 is_stmt 1 view .LVU357
 250:Core/Src/main.c ****   {
 1368              		.loc 1 250 7 is_stmt 0 view .LVU358
 1369 0060 01A9     		add	r1, sp, #4
 1370 0062 0648     		ldr	r0, .L98
 1371 0064 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1372              	.LVL102:
 250:Core/Src/main.c ****   {
 1373              		.loc 1 250 6 discriminator 1 view .LVU359
 1374 0068 30B9     		cbnz	r0, .L97
 258:Core/Src/main.c **** 
 1375              		.loc 1 258 1 view .LVU360
 1376 006a 05B0     		add	sp, sp, #20
 1377              	.LCFI19:
 1378              		.cfi_remember_state
 1379              		.cfi_def_cfa_offset 4
 1380              		@ sp needed
 1381 006c 5DF804FB 		ldr	pc, [sp], #4
 1382              	.L95:
 1383              	.LCFI20:
 1384              		.cfi_restore_state
 233:Core/Src/main.c ****   }
 1385              		.loc 1 233 5 is_stmt 1 view .LVU361
 1386 0070 FFF7FEFF 		bl	Error_Handler
 1387              	.LVL103:
 1388              	.L96:
 243:Core/Src/main.c ****   }
 1389              		.loc 1 243 5 view .LVU362
 1390 0074 FFF7FEFF 		bl	Error_Handler
 1391              	.LVL104:
 1392              	.L97:
 252:Core/Src/main.c ****   }
 1393              		.loc 1 252 5 view .LVU363
 1394 0078 FFF7FEFF 		bl	Error_Handler
 1395              	.LVL105:
 1396              	.L99:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 77


 1397              		.align	2
 1398              	.L98:
 1399 007c 00000000 		.word	hadc
 1400 0080 00240140 		.word	1073816576
 1401              		.cfi_endproc
 1402              	.LFE77:
 1404              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1405              		.align	1
 1406              		.syntax unified
 1407              		.thumb
 1408              		.thumb_func
 1410              	MX_SPI1_Init:
 1411              	.LFB78:
 266:Core/Src/main.c **** 
 1412              		.loc 1 266 1 view -0
 1413              		.cfi_startproc
 1414              		@ args = 0, pretend = 0, frame = 0
 1415              		@ frame_needed = 0, uses_anonymous_args = 0
 1416 0000 08B5     		push	{r3, lr}
 1417              	.LCFI21:
 1418              		.cfi_def_cfa_offset 8
 1419              		.cfi_offset 3, -8
 1420              		.cfi_offset 14, -4
 276:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1421              		.loc 1 276 3 view .LVU365
 276:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1422              		.loc 1 276 18 is_stmt 0 view .LVU366
 1423 0002 0E48     		ldr	r0, .L104
 1424 0004 0E4B     		ldr	r3, .L104+4
 1425 0006 0360     		str	r3, [r0]
 277:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1426              		.loc 1 277 3 is_stmt 1 view .LVU367
 277:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1427              		.loc 1 277 19 is_stmt 0 view .LVU368
 1428 0008 4FF48273 		mov	r3, #260
 1429 000c 4360     		str	r3, [r0, #4]
 278:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1430              		.loc 1 278 3 is_stmt 1 view .LVU369
 278:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1431              		.loc 1 278 24 is_stmt 0 view .LVU370
 1432 000e 4FF40043 		mov	r3, #32768
 1433 0012 8360     		str	r3, [r0, #8]
 279:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1434              		.loc 1 279 3 is_stmt 1 view .LVU371
 279:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1435              		.loc 1 279 23 is_stmt 0 view .LVU372
 1436 0014 0023     		movs	r3, #0
 1437 0016 C360     		str	r3, [r0, #12]
 280:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1438              		.loc 1 280 3 is_stmt 1 view .LVU373
 280:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1439              		.loc 1 280 26 is_stmt 0 view .LVU374
 1440 0018 0361     		str	r3, [r0, #16]
 281:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1441              		.loc 1 281 3 is_stmt 1 view .LVU375
 281:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1442              		.loc 1 281 23 is_stmt 0 view .LVU376
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 78


 1443 001a 4361     		str	r3, [r0, #20]
 282:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1444              		.loc 1 282 3 is_stmt 1 view .LVU377
 282:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1445              		.loc 1 282 18 is_stmt 0 view .LVU378
 1446 001c 4FF40072 		mov	r2, #512
 1447 0020 8261     		str	r2, [r0, #24]
 283:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1448              		.loc 1 283 3 is_stmt 1 view .LVU379
 283:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1449              		.loc 1 283 32 is_stmt 0 view .LVU380
 1450 0022 C361     		str	r3, [r0, #28]
 284:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1451              		.loc 1 284 3 is_stmt 1 view .LVU381
 284:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1452              		.loc 1 284 23 is_stmt 0 view .LVU382
 1453 0024 0362     		str	r3, [r0, #32]
 285:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1454              		.loc 1 285 3 is_stmt 1 view .LVU383
 285:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1455              		.loc 1 285 21 is_stmt 0 view .LVU384
 1456 0026 4362     		str	r3, [r0, #36]
 286:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1457              		.loc 1 286 3 is_stmt 1 view .LVU385
 286:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1458              		.loc 1 286 29 is_stmt 0 view .LVU386
 1459 0028 8362     		str	r3, [r0, #40]
 287:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1460              		.loc 1 287 3 is_stmt 1 view .LVU387
 287:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1461              		.loc 1 287 28 is_stmt 0 view .LVU388
 1462 002a 0A23     		movs	r3, #10
 1463 002c C362     		str	r3, [r0, #44]
 288:Core/Src/main.c ****   {
 1464              		.loc 1 288 3 is_stmt 1 view .LVU389
 288:Core/Src/main.c ****   {
 1465              		.loc 1 288 7 is_stmt 0 view .LVU390
 1466 002e FFF7FEFF 		bl	HAL_SPI_Init
 1467              	.LVL106:
 288:Core/Src/main.c ****   {
 1468              		.loc 1 288 6 discriminator 1 view .LVU391
 1469 0032 00B9     		cbnz	r0, .L103
 296:Core/Src/main.c **** 
 1470              		.loc 1 296 1 view .LVU392
 1471 0034 08BD     		pop	{r3, pc}
 1472              	.L103:
 290:Core/Src/main.c ****   }
 1473              		.loc 1 290 5 is_stmt 1 view .LVU393
 1474 0036 FFF7FEFF 		bl	Error_Handler
 1475              	.LVL107:
 1476              	.L105:
 1477 003a 00BF     		.align	2
 1478              	.L104:
 1479 003c 00000000 		.word	hspi1
 1480 0040 00300140 		.word	1073819648
 1481              		.cfi_endproc
 1482              	.LFE78:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 79


 1484              		.section	.text.MX_TIM10_Init,"ax",%progbits
 1485              		.align	1
 1486              		.syntax unified
 1487              		.thumb
 1488              		.thumb_func
 1490              	MX_TIM10_Init:
 1491              	.LFB81:
 398:Core/Src/main.c **** 
 1492              		.loc 1 398 1 view -0
 1493              		.cfi_startproc
 1494              		@ args = 0, pretend = 0, frame = 16
 1495              		@ frame_needed = 0, uses_anonymous_args = 0
 1496 0000 00B5     		push	{lr}
 1497              	.LCFI22:
 1498              		.cfi_def_cfa_offset 4
 1499              		.cfi_offset 14, -4
 1500 0002 85B0     		sub	sp, sp, #20
 1501              	.LCFI23:
 1502              		.cfi_def_cfa_offset 24
 404:Core/Src/main.c **** 
 1503              		.loc 1 404 3 view .LVU395
 404:Core/Src/main.c **** 
 1504              		.loc 1 404 26 is_stmt 0 view .LVU396
 1505 0004 0023     		movs	r3, #0
 1506 0006 0093     		str	r3, [sp]
 1507 0008 0193     		str	r3, [sp, #4]
 1508 000a 0293     		str	r3, [sp, #8]
 1509 000c 0393     		str	r3, [sp, #12]
 409:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 1510              		.loc 1 409 3 is_stmt 1 view .LVU397
 409:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 1511              		.loc 1 409 19 is_stmt 0 view .LVU398
 1512 000e 0F48     		ldr	r0, .L112
 1513 0010 0F4A     		ldr	r2, .L112+4
 1514 0012 0260     		str	r2, [r0]
 410:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1515              		.loc 1 410 3 is_stmt 1 view .LVU399
 410:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1516              		.loc 1 410 25 is_stmt 0 view .LVU400
 1517 0014 40F2E732 		movw	r2, #999
 1518 0018 4260     		str	r2, [r0, #4]
 411:Core/Src/main.c ****   htim10.Init.Period = 31999;
 1519              		.loc 1 411 3 is_stmt 1 view .LVU401
 411:Core/Src/main.c ****   htim10.Init.Period = 31999;
 1520              		.loc 1 411 27 is_stmt 0 view .LVU402
 1521 001a 8360     		str	r3, [r0, #8]
 412:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1522              		.loc 1 412 3 is_stmt 1 view .LVU403
 412:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1523              		.loc 1 412 22 is_stmt 0 view .LVU404
 1524 001c 47F6FF42 		movw	r2, #31999
 1525 0020 C260     		str	r2, [r0, #12]
 413:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1526              		.loc 1 413 3 is_stmt 1 view .LVU405
 413:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1527              		.loc 1 413 29 is_stmt 0 view .LVU406
 1528 0022 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 80


 414:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1529              		.loc 1 414 3 is_stmt 1 view .LVU407
 414:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1530              		.loc 1 414 33 is_stmt 0 view .LVU408
 1531 0024 4361     		str	r3, [r0, #20]
 415:Core/Src/main.c ****   {
 1532              		.loc 1 415 3 is_stmt 1 view .LVU409
 415:Core/Src/main.c ****   {
 1533              		.loc 1 415 7 is_stmt 0 view .LVU410
 1534 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1535              	.LVL108:
 415:Core/Src/main.c ****   {
 1536              		.loc 1 415 6 discriminator 1 view .LVU411
 1537 002a 50B9     		cbnz	r0, .L110
 419:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 1538              		.loc 1 419 3 is_stmt 1 view .LVU412
 419:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 1539              		.loc 1 419 34 is_stmt 0 view .LVU413
 1540 002c 4FF48053 		mov	r3, #4096
 1541 0030 0093     		str	r3, [sp]
 420:Core/Src/main.c ****   {
 1542              		.loc 1 420 3 is_stmt 1 view .LVU414
 420:Core/Src/main.c ****   {
 1543              		.loc 1 420 7 is_stmt 0 view .LVU415
 1544 0032 6946     		mov	r1, sp
 1545 0034 0548     		ldr	r0, .L112
 1546 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1547              	.LVL109:
 420:Core/Src/main.c ****   {
 1548              		.loc 1 420 6 discriminator 1 view .LVU416
 1549 003a 20B9     		cbnz	r0, .L111
 428:Core/Src/main.c **** 
 1550              		.loc 1 428 1 view .LVU417
 1551 003c 05B0     		add	sp, sp, #20
 1552              	.LCFI24:
 1553              		.cfi_remember_state
 1554              		.cfi_def_cfa_offset 4
 1555              		@ sp needed
 1556 003e 5DF804FB 		ldr	pc, [sp], #4
 1557              	.L110:
 1558              	.LCFI25:
 1559              		.cfi_restore_state
 417:Core/Src/main.c ****   }
 1560              		.loc 1 417 5 is_stmt 1 view .LVU418
 1561 0042 FFF7FEFF 		bl	Error_Handler
 1562              	.LVL110:
 1563              	.L111:
 422:Core/Src/main.c ****   }
 1564              		.loc 1 422 5 view .LVU419
 1565 0046 FFF7FEFF 		bl	Error_Handler
 1566              	.LVL111:
 1567              	.L113:
 1568 004a 00BF     		.align	2
 1569              	.L112:
 1570 004c 00000000 		.word	htim10
 1571 0050 000C0140 		.word	1073810432
 1572              		.cfi_endproc
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 81


 1573              	.LFE81:
 1575              		.section	.text.MX_UART4_Init,"ax",%progbits
 1576              		.align	1
 1577              		.syntax unified
 1578              		.thumb
 1579              		.thumb_func
 1581              	MX_UART4_Init:
 1582              	.LFB83:
 478:Core/Src/main.c **** 
 1583              		.loc 1 478 1 view -0
 1584              		.cfi_startproc
 1585              		@ args = 0, pretend = 0, frame = 0
 1586              		@ frame_needed = 0, uses_anonymous_args = 0
 1587 0000 08B5     		push	{r3, lr}
 1588              	.LCFI26:
 1589              		.cfi_def_cfa_offset 8
 1590              		.cfi_offset 3, -8
 1591              		.cfi_offset 14, -4
 487:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 1592              		.loc 1 487 3 view .LVU421
 487:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 1593              		.loc 1 487 19 is_stmt 0 view .LVU422
 1594 0002 0A48     		ldr	r0, .L118
 1595 0004 0A4B     		ldr	r3, .L118+4
 1596 0006 0360     		str	r3, [r0]
 488:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1597              		.loc 1 488 3 is_stmt 1 view .LVU423
 488:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1598              		.loc 1 488 24 is_stmt 0 view .LVU424
 1599 0008 4FF41653 		mov	r3, #9600
 1600 000c 4360     		str	r3, [r0, #4]
 489:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1601              		.loc 1 489 3 is_stmt 1 view .LVU425
 489:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1602              		.loc 1 489 26 is_stmt 0 view .LVU426
 1603 000e 0023     		movs	r3, #0
 1604 0010 8360     		str	r3, [r0, #8]
 490:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1605              		.loc 1 490 3 is_stmt 1 view .LVU427
 490:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1606              		.loc 1 490 24 is_stmt 0 view .LVU428
 1607 0012 C360     		str	r3, [r0, #12]
 491:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1608              		.loc 1 491 3 is_stmt 1 view .LVU429
 491:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1609              		.loc 1 491 22 is_stmt 0 view .LVU430
 1610 0014 0361     		str	r3, [r0, #16]
 492:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1611              		.loc 1 492 3 is_stmt 1 view .LVU431
 492:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1612              		.loc 1 492 20 is_stmt 0 view .LVU432
 1613 0016 0C22     		movs	r2, #12
 1614 0018 4261     		str	r2, [r0, #20]
 493:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1615              		.loc 1 493 3 is_stmt 1 view .LVU433
 493:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1616              		.loc 1 493 25 is_stmt 0 view .LVU434
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 82


 1617 001a 8361     		str	r3, [r0, #24]
 494:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1618              		.loc 1 494 3 is_stmt 1 view .LVU435
 494:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1619              		.loc 1 494 28 is_stmt 0 view .LVU436
 1620 001c C361     		str	r3, [r0, #28]
 495:Core/Src/main.c ****   {
 1621              		.loc 1 495 3 is_stmt 1 view .LVU437
 495:Core/Src/main.c ****   {
 1622              		.loc 1 495 7 is_stmt 0 view .LVU438
 1623 001e FFF7FEFF 		bl	HAL_UART_Init
 1624              	.LVL112:
 495:Core/Src/main.c ****   {
 1625              		.loc 1 495 6 discriminator 1 view .LVU439
 1626 0022 00B9     		cbnz	r0, .L117
 503:Core/Src/main.c **** 
 1627              		.loc 1 503 1 view .LVU440
 1628 0024 08BD     		pop	{r3, pc}
 1629              	.L117:
 497:Core/Src/main.c ****   }
 1630              		.loc 1 497 5 is_stmt 1 view .LVU441
 1631 0026 FFF7FEFF 		bl	Error_Handler
 1632              	.LVL113:
 1633              	.L119:
 1634 002a 00BF     		.align	2
 1635              	.L118:
 1636 002c 00000000 		.word	huart4
 1637 0030 004C0040 		.word	1073761280
 1638              		.cfi_endproc
 1639              	.LFE83:
 1641              		.section	.text.MX_TIM2_Init,"ax",%progbits
 1642              		.align	1
 1643              		.syntax unified
 1644              		.thumb
 1645              		.thumb_func
 1647              	MX_TIM2_Init:
 1648              	.LFB79:
 304:Core/Src/main.c **** 
 1649              		.loc 1 304 1 view -0
 1650              		.cfi_startproc
 1651              		@ args = 0, pretend = 0, frame = 24
 1652              		@ frame_needed = 0, uses_anonymous_args = 0
 1653 0000 00B5     		push	{lr}
 1654              	.LCFI27:
 1655              		.cfi_def_cfa_offset 4
 1656              		.cfi_offset 14, -4
 1657 0002 87B0     		sub	sp, sp, #28
 1658              	.LCFI28:
 1659              		.cfi_def_cfa_offset 32
 310:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1660              		.loc 1 310 3 view .LVU443
 310:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1661              		.loc 1 310 26 is_stmt 0 view .LVU444
 1662 0004 0023     		movs	r3, #0
 1663 0006 0293     		str	r3, [sp, #8]
 1664 0008 0393     		str	r3, [sp, #12]
 1665 000a 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 83


 1666 000c 0593     		str	r3, [sp, #20]
 311:Core/Src/main.c **** 
 1667              		.loc 1 311 3 is_stmt 1 view .LVU445
 311:Core/Src/main.c **** 
 1668              		.loc 1 311 27 is_stmt 0 view .LVU446
 1669 000e 0093     		str	r3, [sp]
 1670 0010 0193     		str	r3, [sp, #4]
 316:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 1671              		.loc 1 316 3 is_stmt 1 view .LVU447
 316:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 1672              		.loc 1 316 18 is_stmt 0 view .LVU448
 1673 0012 1448     		ldr	r0, .L128
 1674 0014 4FF08042 		mov	r2, #1073741824
 1675 0018 0260     		str	r2, [r0]
 317:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1676              		.loc 1 317 3 is_stmt 1 view .LVU449
 317:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1677              		.loc 1 317 24 is_stmt 0 view .LVU450
 1678 001a 40F67F42 		movw	r2, #3199
 1679 001e 4260     		str	r2, [r0, #4]
 318:Core/Src/main.c ****   htim2.Init.Period = 49;
 1680              		.loc 1 318 3 is_stmt 1 view .LVU451
 318:Core/Src/main.c ****   htim2.Init.Period = 49;
 1681              		.loc 1 318 26 is_stmt 0 view .LVU452
 1682 0020 8360     		str	r3, [r0, #8]
 319:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1683              		.loc 1 319 3 is_stmt 1 view .LVU453
 319:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1684              		.loc 1 319 21 is_stmt 0 view .LVU454
 1685 0022 3122     		movs	r2, #49
 1686 0024 C260     		str	r2, [r0, #12]
 320:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1687              		.loc 1 320 3 is_stmt 1 view .LVU455
 320:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1688              		.loc 1 320 28 is_stmt 0 view .LVU456
 1689 0026 0361     		str	r3, [r0, #16]
 321:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1690              		.loc 1 321 3 is_stmt 1 view .LVU457
 321:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1691              		.loc 1 321 32 is_stmt 0 view .LVU458
 1692 0028 4361     		str	r3, [r0, #20]
 322:Core/Src/main.c ****   {
 1693              		.loc 1 322 3 is_stmt 1 view .LVU459
 322:Core/Src/main.c ****   {
 1694              		.loc 1 322 7 is_stmt 0 view .LVU460
 1695 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1696              	.LVL114:
 322:Core/Src/main.c ****   {
 1697              		.loc 1 322 6 discriminator 1 view .LVU461
 1698 002e 90B9     		cbnz	r0, .L125
 326:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1699              		.loc 1 326 3 is_stmt 1 view .LVU462
 326:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1700              		.loc 1 326 34 is_stmt 0 view .LVU463
 1701 0030 4FF48053 		mov	r3, #4096
 1702 0034 0293     		str	r3, [sp, #8]
 327:Core/Src/main.c ****   {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 84


 1703              		.loc 1 327 3 is_stmt 1 view .LVU464
 327:Core/Src/main.c ****   {
 1704              		.loc 1 327 7 is_stmt 0 view .LVU465
 1705 0036 02A9     		add	r1, sp, #8
 1706 0038 0A48     		ldr	r0, .L128
 1707 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1708              	.LVL115:
 327:Core/Src/main.c ****   {
 1709              		.loc 1 327 6 discriminator 1 view .LVU466
 1710 003e 60B9     		cbnz	r0, .L126
 331:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1711              		.loc 1 331 3 is_stmt 1 view .LVU467
 331:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1712              		.loc 1 331 37 is_stmt 0 view .LVU468
 1713 0040 0023     		movs	r3, #0
 1714 0042 0093     		str	r3, [sp]
 332:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1715              		.loc 1 332 3 is_stmt 1 view .LVU469
 332:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1716              		.loc 1 332 33 is_stmt 0 view .LVU470
 1717 0044 0193     		str	r3, [sp, #4]
 333:Core/Src/main.c ****   {
 1718              		.loc 1 333 3 is_stmt 1 view .LVU471
 333:Core/Src/main.c ****   {
 1719              		.loc 1 333 7 is_stmt 0 view .LVU472
 1720 0046 6946     		mov	r1, sp
 1721 0048 0648     		ldr	r0, .L128
 1722 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1723              	.LVL116:
 333:Core/Src/main.c ****   {
 1724              		.loc 1 333 6 discriminator 1 view .LVU473
 1725 004e 30B9     		cbnz	r0, .L127
 341:Core/Src/main.c **** 
 1726              		.loc 1 341 1 view .LVU474
 1727 0050 07B0     		add	sp, sp, #28
 1728              	.LCFI29:
 1729              		.cfi_remember_state
 1730              		.cfi_def_cfa_offset 4
 1731              		@ sp needed
 1732 0052 5DF804FB 		ldr	pc, [sp], #4
 1733              	.L125:
 1734              	.LCFI30:
 1735              		.cfi_restore_state
 324:Core/Src/main.c ****   }
 1736              		.loc 1 324 5 is_stmt 1 view .LVU475
 1737 0056 FFF7FEFF 		bl	Error_Handler
 1738              	.LVL117:
 1739              	.L126:
 329:Core/Src/main.c ****   }
 1740              		.loc 1 329 5 view .LVU476
 1741 005a FFF7FEFF 		bl	Error_Handler
 1742              	.LVL118:
 1743              	.L127:
 335:Core/Src/main.c ****   }
 1744              		.loc 1 335 5 view .LVU477
 1745 005e FFF7FEFF 		bl	Error_Handler
 1746              	.LVL119:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 85


 1747              	.L129:
 1748 0062 00BF     		.align	2
 1749              	.L128:
 1750 0064 00000000 		.word	htim2
 1751              		.cfi_endproc
 1752              	.LFE79:
 1754              		.section	.text.MX_TIM9_Init,"ax",%progbits
 1755              		.align	1
 1756              		.syntax unified
 1757              		.thumb
 1758              		.thumb_func
 1760              	MX_TIM9_Init:
 1761              	.LFB80:
 349:Core/Src/main.c **** 
 1762              		.loc 1 349 1 view -0
 1763              		.cfi_startproc
 1764              		@ args = 0, pretend = 0, frame = 24
 1765              		@ frame_needed = 0, uses_anonymous_args = 0
 1766 0000 00B5     		push	{lr}
 1767              	.LCFI31:
 1768              		.cfi_def_cfa_offset 4
 1769              		.cfi_offset 14, -4
 1770 0002 87B0     		sub	sp, sp, #28
 1771              	.LCFI32:
 1772              		.cfi_def_cfa_offset 32
 355:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1773              		.loc 1 355 3 view .LVU479
 355:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1774              		.loc 1 355 27 is_stmt 0 view .LVU480
 1775 0004 0023     		movs	r3, #0
 1776 0006 0493     		str	r3, [sp, #16]
 1777 0008 0593     		str	r3, [sp, #20]
 356:Core/Src/main.c **** 
 1778              		.loc 1 356 3 is_stmt 1 view .LVU481
 356:Core/Src/main.c **** 
 1779              		.loc 1 356 22 is_stmt 0 view .LVU482
 1780 000a 0093     		str	r3, [sp]
 1781 000c 0193     		str	r3, [sp, #4]
 1782 000e 0293     		str	r3, [sp, #8]
 1783 0010 0393     		str	r3, [sp, #12]
 361:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 1784              		.loc 1 361 3 is_stmt 1 view .LVU483
 361:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 1785              		.loc 1 361 18 is_stmt 0 view .LVU484
 1786 0012 1648     		ldr	r0, .L138
 1787 0014 164A     		ldr	r2, .L138+4
 1788 0016 0260     		str	r2, [r0]
 362:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1789              		.loc 1 362 3 is_stmt 1 view .LVU485
 362:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1790              		.loc 1 362 24 is_stmt 0 view .LVU486
 1791 0018 4360     		str	r3, [r0, #4]
 363:Core/Src/main.c ****   htim9.Init.Period = 65535;
 1792              		.loc 1 363 3 is_stmt 1 view .LVU487
 363:Core/Src/main.c ****   htim9.Init.Period = 65535;
 1793              		.loc 1 363 26 is_stmt 0 view .LVU488
 1794 001a 8360     		str	r3, [r0, #8]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 86


 364:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1795              		.loc 1 364 3 is_stmt 1 view .LVU489
 364:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1796              		.loc 1 364 21 is_stmt 0 view .LVU490
 1797 001c 4FF6FF72 		movw	r2, #65535
 1798 0020 C260     		str	r2, [r0, #12]
 365:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1799              		.loc 1 365 3 is_stmt 1 view .LVU491
 365:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1800              		.loc 1 365 28 is_stmt 0 view .LVU492
 1801 0022 0361     		str	r3, [r0, #16]
 366:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 1802              		.loc 1 366 3 is_stmt 1 view .LVU493
 366:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 1803              		.loc 1 366 32 is_stmt 0 view .LVU494
 1804 0024 4361     		str	r3, [r0, #20]
 367:Core/Src/main.c ****   {
 1805              		.loc 1 367 3 is_stmt 1 view .LVU495
 367:Core/Src/main.c ****   {
 1806              		.loc 1 367 7 is_stmt 0 view .LVU496
 1807 0026 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1808              	.LVL120:
 367:Core/Src/main.c ****   {
 1809              		.loc 1 367 6 discriminator 1 view .LVU497
 1810 002a C8B9     		cbnz	r0, .L135
 371:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1811              		.loc 1 371 3 is_stmt 1 view .LVU498
 371:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1812              		.loc 1 371 37 is_stmt 0 view .LVU499
 1813 002c 0023     		movs	r3, #0
 1814 002e 0493     		str	r3, [sp, #16]
 372:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 1815              		.loc 1 372 3 is_stmt 1 view .LVU500
 372:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 1816              		.loc 1 372 33 is_stmt 0 view .LVU501
 1817 0030 0593     		str	r3, [sp, #20]
 373:Core/Src/main.c ****   {
 1818              		.loc 1 373 3 is_stmt 1 view .LVU502
 373:Core/Src/main.c ****   {
 1819              		.loc 1 373 7 is_stmt 0 view .LVU503
 1820 0032 04A9     		add	r1, sp, #16
 1821 0034 0D48     		ldr	r0, .L138
 1822 0036 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1823              	.LVL121:
 373:Core/Src/main.c ****   {
 1824              		.loc 1 373 6 discriminator 1 view .LVU504
 1825 003a 98B9     		cbnz	r0, .L136
 377:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1826              		.loc 1 377 3 is_stmt 1 view .LVU505
 377:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1827              		.loc 1 377 20 is_stmt 0 view .LVU506
 1828 003c 6023     		movs	r3, #96
 1829 003e 0093     		str	r3, [sp]
 378:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1830              		.loc 1 378 3 is_stmt 1 view .LVU507
 378:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1831              		.loc 1 378 19 is_stmt 0 view .LVU508
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 87


 1832 0040 0023     		movs	r3, #0
 1833 0042 0193     		str	r3, [sp, #4]
 379:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1834              		.loc 1 379 3 is_stmt 1 view .LVU509
 379:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1835              		.loc 1 379 24 is_stmt 0 view .LVU510
 1836 0044 0293     		str	r3, [sp, #8]
 380:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1837              		.loc 1 380 3 is_stmt 1 view .LVU511
 380:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1838              		.loc 1 380 24 is_stmt 0 view .LVU512
 1839 0046 0393     		str	r3, [sp, #12]
 381:Core/Src/main.c ****   {
 1840              		.loc 1 381 3 is_stmt 1 view .LVU513
 381:Core/Src/main.c ****   {
 1841              		.loc 1 381 7 is_stmt 0 view .LVU514
 1842 0048 0422     		movs	r2, #4
 1843 004a 6946     		mov	r1, sp
 1844 004c 0748     		ldr	r0, .L138
 1845 004e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1846              	.LVL122:
 381:Core/Src/main.c ****   {
 1847              		.loc 1 381 6 discriminator 1 view .LVU515
 1848 0052 48B9     		cbnz	r0, .L137
 388:Core/Src/main.c **** 
 1849              		.loc 1 388 3 is_stmt 1 view .LVU516
 1850 0054 0548     		ldr	r0, .L138
 1851 0056 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1852              	.LVL123:
 390:Core/Src/main.c **** 
 1853              		.loc 1 390 1 is_stmt 0 view .LVU517
 1854 005a 07B0     		add	sp, sp, #28
 1855              	.LCFI33:
 1856              		.cfi_remember_state
 1857              		.cfi_def_cfa_offset 4
 1858              		@ sp needed
 1859 005c 5DF804FB 		ldr	pc, [sp], #4
 1860              	.L135:
 1861              	.LCFI34:
 1862              		.cfi_restore_state
 369:Core/Src/main.c ****   }
 1863              		.loc 1 369 5 is_stmt 1 view .LVU518
 1864 0060 FFF7FEFF 		bl	Error_Handler
 1865              	.LVL124:
 1866              	.L136:
 375:Core/Src/main.c ****   }
 1867              		.loc 1 375 5 view .LVU519
 1868 0064 FFF7FEFF 		bl	Error_Handler
 1869              	.LVL125:
 1870              	.L137:
 383:Core/Src/main.c ****   }
 1871              		.loc 1 383 5 view .LVU520
 1872 0068 FFF7FEFF 		bl	Error_Handler
 1873              	.LVL126:
 1874              	.L139:
 1875              		.align	2
 1876              	.L138:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 88


 1877 006c 00000000 		.word	htim9
 1878 0070 00080140 		.word	1073809408
 1879              		.cfi_endproc
 1880              	.LFE80:
 1882              		.section	.text.MX_TIM11_Init,"ax",%progbits
 1883              		.align	1
 1884              		.syntax unified
 1885              		.thumb
 1886              		.thumb_func
 1888              	MX_TIM11_Init:
 1889              	.LFB82:
 436:Core/Src/main.c **** 
 1890              		.loc 1 436 1 view -0
 1891              		.cfi_startproc
 1892              		@ args = 0, pretend = 0, frame = 16
 1893              		@ frame_needed = 0, uses_anonymous_args = 0
 1894 0000 00B5     		push	{lr}
 1895              	.LCFI35:
 1896              		.cfi_def_cfa_offset 4
 1897              		.cfi_offset 14, -4
 1898 0002 85B0     		sub	sp, sp, #20
 1899              	.LCFI36:
 1900              		.cfi_def_cfa_offset 24
 442:Core/Src/main.c **** 
 1901              		.loc 1 442 3 view .LVU522
 442:Core/Src/main.c **** 
 1902              		.loc 1 442 22 is_stmt 0 view .LVU523
 1903 0004 0023     		movs	r3, #0
 1904 0006 0093     		str	r3, [sp]
 1905 0008 0193     		str	r3, [sp, #4]
 1906 000a 0293     		str	r3, [sp, #8]
 1907 000c 0393     		str	r3, [sp, #12]
 447:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 1908              		.loc 1 447 3 is_stmt 1 view .LVU524
 447:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 1909              		.loc 1 447 19 is_stmt 0 view .LVU525
 1910 000e 1148     		ldr	r0, .L146
 1911 0010 114A     		ldr	r2, .L146+4
 1912 0012 0260     		str	r2, [r0]
 448:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 1913              		.loc 1 448 3 is_stmt 1 view .LVU526
 448:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 1914              		.loc 1 448 25 is_stmt 0 view .LVU527
 1915 0014 4360     		str	r3, [r0, #4]
 449:Core/Src/main.c ****   htim11.Init.Period = 65535;
 1916              		.loc 1 449 3 is_stmt 1 view .LVU528
 449:Core/Src/main.c ****   htim11.Init.Period = 65535;
 1917              		.loc 1 449 27 is_stmt 0 view .LVU529
 1918 0016 8360     		str	r3, [r0, #8]
 450:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1919              		.loc 1 450 3 is_stmt 1 view .LVU530
 450:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1920              		.loc 1 450 22 is_stmt 0 view .LVU531
 1921 0018 4FF6FF72 		movw	r2, #65535
 1922 001c C260     		str	r2, [r0, #12]
 451:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1923              		.loc 1 451 3 is_stmt 1 view .LVU532
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 89


 451:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1924              		.loc 1 451 29 is_stmt 0 view .LVU533
 1925 001e 0361     		str	r3, [r0, #16]
 452:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 1926              		.loc 1 452 3 is_stmt 1 view .LVU534
 452:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 1927              		.loc 1 452 33 is_stmt 0 view .LVU535
 1928 0020 4361     		str	r3, [r0, #20]
 453:Core/Src/main.c ****   {
 1929              		.loc 1 453 3 is_stmt 1 view .LVU536
 453:Core/Src/main.c ****   {
 1930              		.loc 1 453 7 is_stmt 0 view .LVU537
 1931 0022 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1932              	.LVL127:
 453:Core/Src/main.c ****   {
 1933              		.loc 1 453 6 discriminator 1 view .LVU538
 1934 0026 80B9     		cbnz	r0, .L144
 457:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1935              		.loc 1 457 3 is_stmt 1 view .LVU539
 457:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1936              		.loc 1 457 20 is_stmt 0 view .LVU540
 1937 0028 6023     		movs	r3, #96
 1938 002a 0093     		str	r3, [sp]
 458:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1939              		.loc 1 458 3 is_stmt 1 view .LVU541
 458:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1940              		.loc 1 458 19 is_stmt 0 view .LVU542
 1941 002c 0022     		movs	r2, #0
 1942 002e 0192     		str	r2, [sp, #4]
 459:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1943              		.loc 1 459 3 is_stmt 1 view .LVU543
 459:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1944              		.loc 1 459 24 is_stmt 0 view .LVU544
 1945 0030 0292     		str	r2, [sp, #8]
 460:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1946              		.loc 1 460 3 is_stmt 1 view .LVU545
 460:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1947              		.loc 1 460 24 is_stmt 0 view .LVU546
 1948 0032 0392     		str	r2, [sp, #12]
 461:Core/Src/main.c ****   {
 1949              		.loc 1 461 3 is_stmt 1 view .LVU547
 461:Core/Src/main.c ****   {
 1950              		.loc 1 461 7 is_stmt 0 view .LVU548
 1951 0034 6946     		mov	r1, sp
 1952 0036 0748     		ldr	r0, .L146
 1953 0038 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1954              	.LVL128:
 461:Core/Src/main.c ****   {
 1955              		.loc 1 461 6 discriminator 1 view .LVU549
 1956 003c 38B9     		cbnz	r0, .L145
 468:Core/Src/main.c **** 
 1957              		.loc 1 468 3 is_stmt 1 view .LVU550
 1958 003e 0548     		ldr	r0, .L146
 1959 0040 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1960              	.LVL129:
 470:Core/Src/main.c **** 
 1961              		.loc 1 470 1 is_stmt 0 view .LVU551
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 90


 1962 0044 05B0     		add	sp, sp, #20
 1963              	.LCFI37:
 1964              		.cfi_remember_state
 1965              		.cfi_def_cfa_offset 4
 1966              		@ sp needed
 1967 0046 5DF804FB 		ldr	pc, [sp], #4
 1968              	.L144:
 1969              	.LCFI38:
 1970              		.cfi_restore_state
 455:Core/Src/main.c ****   }
 1971              		.loc 1 455 5 is_stmt 1 view .LVU552
 1972 004a FFF7FEFF 		bl	Error_Handler
 1973              	.LVL130:
 1974              	.L145:
 463:Core/Src/main.c ****   }
 1975              		.loc 1 463 5 view .LVU553
 1976 004e FFF7FEFF 		bl	Error_Handler
 1977              	.LVL131:
 1978              	.L147:
 1979 0052 00BF     		.align	2
 1980              	.L146:
 1981 0054 00000000 		.word	htim11
 1982 0058 00100140 		.word	1073811456
 1983              		.cfi_endproc
 1984              	.LFE82:
 1986              		.section	.text.SystemClock_Config,"ax",%progbits
 1987              		.align	1
 1988              		.global	SystemClock_Config
 1989              		.syntax unified
 1990              		.thumb
 1991              		.thumb_func
 1993              	SystemClock_Config:
 1994              	.LFB76:
 158:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1995              		.loc 1 158 1 view -0
 1996              		.cfi_startproc
 1997              		@ args = 0, pretend = 0, frame = 72
 1998              		@ frame_needed = 0, uses_anonymous_args = 0
 1999 0000 00B5     		push	{lr}
 2000              	.LCFI39:
 2001              		.cfi_def_cfa_offset 4
 2002              		.cfi_offset 14, -4
 2003 0002 93B0     		sub	sp, sp, #76
 2004              	.LCFI40:
 2005              		.cfi_def_cfa_offset 80
 159:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2006              		.loc 1 159 3 view .LVU555
 159:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2007              		.loc 1 159 22 is_stmt 0 view .LVU556
 2008 0004 3422     		movs	r2, #52
 2009 0006 0021     		movs	r1, #0
 2010 0008 05A8     		add	r0, sp, #20
 2011 000a FFF7FEFF 		bl	memset
 2012              	.LVL132:
 160:Core/Src/main.c **** 
 2013              		.loc 1 160 3 is_stmt 1 view .LVU557
 160:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 91


 2014              		.loc 1 160 22 is_stmt 0 view .LVU558
 2015 000e 0023     		movs	r3, #0
 2016 0010 0093     		str	r3, [sp]
 2017 0012 0193     		str	r3, [sp, #4]
 2018 0014 0293     		str	r3, [sp, #8]
 2019 0016 0393     		str	r3, [sp, #12]
 2020 0018 0493     		str	r3, [sp, #16]
 164:Core/Src/main.c **** 
 2021              		.loc 1 164 3 is_stmt 1 view .LVU559
 2022 001a 1649     		ldr	r1, .L154
 2023 001c 0A68     		ldr	r2, [r1]
 2024 001e 22F4C052 		bic	r2, r2, #6144
 2025 0022 42F40062 		orr	r2, r2, #2048
 2026 0026 0A60     		str	r2, [r1]
 169:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2027              		.loc 1 169 3 view .LVU560
 169:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2028              		.loc 1 169 36 is_stmt 0 view .LVU561
 2029 0028 0222     		movs	r2, #2
 2030 002a 0592     		str	r2, [sp, #20]
 170:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2031              		.loc 1 170 3 is_stmt 1 view .LVU562
 170:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2032              		.loc 1 170 30 is_stmt 0 view .LVU563
 2033 002c 0121     		movs	r1, #1
 2034 002e 0891     		str	r1, [sp, #32]
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2035              		.loc 1 171 3 is_stmt 1 view .LVU564
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2036              		.loc 1 171 41 is_stmt 0 view .LVU565
 2037 0030 1021     		movs	r1, #16
 2038 0032 0991     		str	r1, [sp, #36]
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2039              		.loc 1 172 3 is_stmt 1 view .LVU566
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2040              		.loc 1 172 34 is_stmt 0 view .LVU567
 2041 0034 0E92     		str	r2, [sp, #56]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2042              		.loc 1 173 3 is_stmt 1 view .LVU568
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2043              		.loc 1 173 35 is_stmt 0 view .LVU569
 2044 0036 0F93     		str	r3, [sp, #60]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 2045              		.loc 1 174 3 is_stmt 1 view .LVU570
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 2046              		.loc 1 174 32 is_stmt 0 view .LVU571
 2047 0038 4FF40023 		mov	r3, #524288
 2048 003c 1093     		str	r3, [sp, #64]
 175:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2049              		.loc 1 175 3 is_stmt 1 view .LVU572
 175:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2050              		.loc 1 175 32 is_stmt 0 view .LVU573
 2051 003e 4FF40003 		mov	r3, #8388608
 2052 0042 1193     		str	r3, [sp, #68]
 176:Core/Src/main.c ****   {
 2053              		.loc 1 176 3 is_stmt 1 view .LVU574
 176:Core/Src/main.c ****   {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 92


 2054              		.loc 1 176 7 is_stmt 0 view .LVU575
 2055 0044 05A8     		add	r0, sp, #20
 2056 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2057              	.LVL133:
 176:Core/Src/main.c ****   {
 2058              		.loc 1 176 6 discriminator 1 view .LVU576
 2059 004a 78B9     		cbnz	r0, .L152
 183:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2060              		.loc 1 183 3 is_stmt 1 view .LVU577
 183:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2061              		.loc 1 183 31 is_stmt 0 view .LVU578
 2062 004c 0F23     		movs	r3, #15
 2063 004e 0093     		str	r3, [sp]
 185:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2064              		.loc 1 185 3 is_stmt 1 view .LVU579
 185:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2065              		.loc 1 185 34 is_stmt 0 view .LVU580
 2066 0050 0323     		movs	r3, #3
 2067 0052 0193     		str	r3, [sp, #4]
 186:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2068              		.loc 1 186 3 is_stmt 1 view .LVU581
 186:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2069              		.loc 1 186 35 is_stmt 0 view .LVU582
 2070 0054 0023     		movs	r3, #0
 2071 0056 0293     		str	r3, [sp, #8]
 187:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2072              		.loc 1 187 3 is_stmt 1 view .LVU583
 187:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2073              		.loc 1 187 36 is_stmt 0 view .LVU584
 2074 0058 0393     		str	r3, [sp, #12]
 188:Core/Src/main.c **** 
 2075              		.loc 1 188 3 is_stmt 1 view .LVU585
 188:Core/Src/main.c **** 
 2076              		.loc 1 188 36 is_stmt 0 view .LVU586
 2077 005a 0493     		str	r3, [sp, #16]
 190:Core/Src/main.c ****   {
 2078              		.loc 1 190 3 is_stmt 1 view .LVU587
 190:Core/Src/main.c ****   {
 2079              		.loc 1 190 7 is_stmt 0 view .LVU588
 2080 005c 0121     		movs	r1, #1
 2081 005e 6846     		mov	r0, sp
 2082 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2083              	.LVL134:
 190:Core/Src/main.c ****   {
 2084              		.loc 1 190 6 discriminator 1 view .LVU589
 2085 0064 20B9     		cbnz	r0, .L153
 194:Core/Src/main.c **** 
 2086              		.loc 1 194 1 view .LVU590
 2087 0066 13B0     		add	sp, sp, #76
 2088              	.LCFI41:
 2089              		.cfi_remember_state
 2090              		.cfi_def_cfa_offset 4
 2091              		@ sp needed
 2092 0068 5DF804FB 		ldr	pc, [sp], #4
 2093              	.L152:
 2094              	.LCFI42:
 2095              		.cfi_restore_state
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 93


 178:Core/Src/main.c ****   }
 2096              		.loc 1 178 5 is_stmt 1 view .LVU591
 2097 006c FFF7FEFF 		bl	Error_Handler
 2098              	.LVL135:
 2099              	.L153:
 192:Core/Src/main.c ****   }
 2100              		.loc 1 192 5 view .LVU592
 2101 0070 FFF7FEFF 		bl	Error_Handler
 2102              	.LVL136:
 2103              	.L155:
 2104              		.align	2
 2105              	.L154:
 2106 0074 00700040 		.word	1073770496
 2107              		.cfi_endproc
 2108              	.LFE76:
 2110              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 2111              		.align	2
 2112              	.LC4:
 2113 0000 53746172 		.ascii	"Starting\015\000"
 2113      74696E67 
 2113      0D00
 2114              		.section	.text.main,"ax",%progbits
 2115              		.align	1
 2116              		.global	main
 2117              		.syntax unified
 2118              		.thumb
 2119              		.thumb_func
 2121              	main:
 2122              	.LFB75:
 101:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 2123              		.loc 1 101 1 view -0
 2124              		.cfi_startproc
 2125              		@ Volatile: function does not return.
 2126              		@ args = 0, pretend = 0, frame = 0
 2127              		@ frame_needed = 0, uses_anonymous_args = 0
 2128 0000 08B5     		push	{r3, lr}
 2129              	.LCFI43:
 2130              		.cfi_def_cfa_offset 8
 2131              		.cfi_offset 3, -8
 2132              		.cfi_offset 14, -4
 109:Core/Src/main.c **** 
 2133              		.loc 1 109 3 view .LVU594
 2134 0002 FFF7FEFF 		bl	HAL_Init
 2135              	.LVL137:
 116:Core/Src/main.c **** 
 2136              		.loc 1 116 3 view .LVU595
 2137 0006 FFF7FEFF 		bl	SystemClock_Config
 2138              	.LVL138:
 123:Core/Src/main.c ****   MX_DMA_Init();
 2139              		.loc 1 123 3 view .LVU596
 2140 000a FFF7FEFF 		bl	MX_GPIO_Init
 2141              	.LVL139:
 124:Core/Src/main.c ****   MX_USART2_UART_Init();
 2142              		.loc 1 124 3 view .LVU597
 2143 000e FFF7FEFF 		bl	MX_DMA_Init
 2144              	.LVL140:
 125:Core/Src/main.c ****   MX_ADC_Init();
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 94


 2145              		.loc 1 125 3 view .LVU598
 2146 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 2147              	.LVL141:
 126:Core/Src/main.c ****   MX_SPI1_Init();
 2148              		.loc 1 126 3 view .LVU599
 2149 0016 FFF7FEFF 		bl	MX_ADC_Init
 2150              	.LVL142:
 127:Core/Src/main.c ****   MX_TIM10_Init();
 2151              		.loc 1 127 3 view .LVU600
 2152 001a FFF7FEFF 		bl	MX_SPI1_Init
 2153              	.LVL143:
 128:Core/Src/main.c ****   MX_UART4_Init();
 2154              		.loc 1 128 3 view .LVU601
 2155 001e FFF7FEFF 		bl	MX_TIM10_Init
 2156              	.LVL144:
 129:Core/Src/main.c ****   MX_TIM2_Init();
 2157              		.loc 1 129 3 view .LVU602
 2158 0022 FFF7FEFF 		bl	MX_UART4_Init
 2159              	.LVL145:
 130:Core/Src/main.c ****   MX_TIM9_Init();
 2160              		.loc 1 130 3 view .LVU603
 2161 0026 FFF7FEFF 		bl	MX_TIM2_Init
 2162              	.LVL146:
 131:Core/Src/main.c ****   MX_TIM11_Init();
 2163              		.loc 1 131 3 view .LVU604
 2164 002a FFF7FEFF 		bl	MX_TIM9_Init
 2165              	.LVL147:
 132:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2166              		.loc 1 132 3 view .LVU605
 2167 002e FFF7FEFF 		bl	MX_TIM11_Init
 2168              	.LVL148:
 134:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 2169              		.loc 1 134 3 view .LVU606
 2170 0032 0948     		ldr	r0, .L159
 2171 0034 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2172              	.LVL149:
 135:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 2173              		.loc 1 135 3 view .LVU607
 2174 0038 0021     		movs	r1, #0
 2175 003a 0848     		ldr	r0, .L159+4
 2176 003c FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2177              	.LVL150:
 136:Core/Src/main.c ****   printf("Starting\r\n");
 2178              		.loc 1 136 3 view .LVU608
 2179 0040 0421     		movs	r1, #4
 2180 0042 0748     		ldr	r0, .L159+8
 2181 0044 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2182              	.LVL151:
 137:Core/Src/main.c **** 
 2183              		.loc 1 137 3 view .LVU609
 2184 0048 0648     		ldr	r0, .L159+12
 2185 004a FFF7FEFF 		bl	puts
 2186              	.LVL152:
 139:Core/Src/main.c ****   /* USER CODE END 2 */
 2187              		.loc 1 139 2 view .LVU610
 2188 004e 064B     		ldr	r3, .L159+16
 2189 0050 1888     		ldrh	r0, [r3]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 95


 2190 0052 FFF7FEFF 		bl	BCD_Init
 2191              	.LVL153:
 2192              	.L157:
 144:Core/Src/main.c **** 	{
 2193              		.loc 1 144 2 view .LVU611
 149:Core/Src/main.c ****   /* USER CODE END 3 */
 2194              		.loc 1 149 2 view .LVU612
 144:Core/Src/main.c **** 	{
 2195              		.loc 1 144 8 view .LVU613
 2196 0056 FEE7     		b	.L157
 2197              	.L160:
 2198              		.align	2
 2199              	.L159:
 2200 0058 00000000 		.word	htim2
 2201 005c 00000000 		.word	htim11
 2202 0060 00000000 		.word	htim9
 2203 0064 00000000 		.word	.LC4
 2204 0068 00000000 		.word	time_in_second
 2205              		.cfi_endproc
 2206              	.LFE75:
 2208              		.global	time_in_second
 2209              		.section	.data.time_in_second,"aw"
 2210              		.align	1
 2213              	time_in_second:
 2214 0000 1400     		.short	20
 2215              		.global	second
 2216              		.section	.bss.second,"aw",%nobits
 2219              	second:
 2220 0000 00       		.space	1
 2221              		.global	seedInitialized
 2222              		.section	.bss.seedInitialized,"aw",%nobits
 2225              	seedInitialized:
 2226 0000 00       		.space	1
 2227              		.global	seed
 2228              		.section	.bss.seed,"aw",%nobits
 2229              		.align	2
 2232              	seed:
 2233 0000 00000000 		.space	4
 2234              		.global	buttonElapsed
 2235              		.section	.bss.buttonElapsed,"aw",%nobits
 2236              		.align	2
 2239              	buttonElapsed:
 2240 0000 00000000 		.space	16
 2240      00000000 
 2240      00000000 
 2240      00000000 
 2241              		.global	adcData
 2242              		.section	.bss.adcData,"aw",%nobits
 2243              		.align	2
 2246              	adcData:
 2247 0000 00000000 		.space	4
 2248              		.global	huart2
 2249              		.section	.bss.huart2,"aw",%nobits
 2250              		.align	2
 2253              	huart2:
 2254 0000 00000000 		.space	72
 2254      00000000 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 96


 2254      00000000 
 2254      00000000 
 2254      00000000 
 2255              		.global	huart4
 2256              		.section	.bss.huart4,"aw",%nobits
 2257              		.align	2
 2260              	huart4:
 2261 0000 00000000 		.space	72
 2261      00000000 
 2261      00000000 
 2261      00000000 
 2261      00000000 
 2262              		.global	htim11
 2263              		.section	.bss.htim11,"aw",%nobits
 2264              		.align	2
 2267              	htim11:
 2268 0000 00000000 		.space	64
 2268      00000000 
 2268      00000000 
 2268      00000000 
 2268      00000000 
 2269              		.global	htim10
 2270              		.section	.bss.htim10,"aw",%nobits
 2271              		.align	2
 2274              	htim10:
 2275 0000 00000000 		.space	64
 2275      00000000 
 2275      00000000 
 2275      00000000 
 2275      00000000 
 2276              		.global	htim9
 2277              		.section	.bss.htim9,"aw",%nobits
 2278              		.align	2
 2281              	htim9:
 2282 0000 00000000 		.space	64
 2282      00000000 
 2282      00000000 
 2282      00000000 
 2282      00000000 
 2283              		.global	htim2
 2284              		.section	.bss.htim2,"aw",%nobits
 2285              		.align	2
 2288              	htim2:
 2289 0000 00000000 		.space	64
 2289      00000000 
 2289      00000000 
 2289      00000000 
 2289      00000000 
 2290              		.global	hspi1
 2291              		.section	.bss.hspi1,"aw",%nobits
 2292              		.align	2
 2295              	hspi1:
 2296 0000 00000000 		.space	88
 2296      00000000 
 2296      00000000 
 2296      00000000 
 2296      00000000 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 97


 2297              		.global	hdma_adc
 2298              		.section	.bss.hdma_adc,"aw",%nobits
 2299              		.align	2
 2302              	hdma_adc:
 2303 0000 00000000 		.space	68
 2303      00000000 
 2303      00000000 
 2303      00000000 
 2303      00000000 
 2304              		.global	hadc
 2305              		.section	.bss.hadc,"aw",%nobits
 2306              		.align	2
 2309              	hadc:
 2310 0000 00000000 		.space	84
 2310      00000000 
 2310      00000000 
 2310      00000000 
 2310      00000000 
 2311              		.text
 2312              	.Letext0:
 2313              		.file 4 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h"
 2314              		.file 5 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 2315              		.file 6 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 2316              		.file 7 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h"
 2317              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 2318              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h"
 2319              		.file 10 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h"
 2320              		.file 11 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h"
 2321              		.file 12 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc.h"
 2322              		.file 13 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_spi.h"
 2323              		.file 14 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim.h"
 2324              		.file 15 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_uart.h"
 2325              		.file 16 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
 2326              		.file 17 "Core/Inc/main.h"
 2327              		.file 18 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim_ex.h"
 2328              		.file 19 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h"
 2329              		.file 20 "<built-in>"
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 98


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:19     .text.ITM_SendChar:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:24     .text.ITM_SendChar:00000000 ITM_SendChar
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:77     .text.MX_GPIO_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:82     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:253    .text.MX_GPIO_Init:000000cc $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:260    .text.MX_DMA_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:265    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:313    .text.MX_DMA_Init:00000030 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:318    .text.__io_putchar:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:324    .text.__io_putchar:00000000 __io_putchar
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:350    .text.randomGLC:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:356    .text.randomGLC:00000000 randomGLC
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:389    .text.randomGLC:00000020 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2232   .bss.seed:00000000 seed
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:397    .text.ledUpdate:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:403    .text.ledUpdate:00000000 ledUpdate
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:461    .text.ledUpdate:0000003c $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:466    .rodata.HAL_GPIO_EXTI_Callback.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:479    .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:485    .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:619    .text.HAL_GPIO_EXTI_Callback:0000009c $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2239   .bss.buttonElapsed:00000000 buttonElapsed
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:628    .text.BCD_SendCommand:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:634    .text.BCD_SendCommand:00000000 BCD_SendCommand
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:690    .text.BCD_SendCommand:00000038 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2295   .bss.hspi1:00000000 hspi1
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:696    .text.BCD_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:702    .text.BCD_Init:00000000 BCD_Init
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:871    .text.BCD_Init:000000b8 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:877    .text.BCD_updateClock:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:883    .text.BCD_updateClock:00000000 BCD_updateClock
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1022   .text.BCD_updateClock:00000080 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1028   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1034   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1092   .text.HAL_TIM_PeriodElapsedCallback:0000003c $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2246   .bss.adcData:00000000 adcData
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2309   .bss.hadc:00000000 hadc
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2281   .bss.htim9:00000000 htim9
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2267   .bss.htim11:00000000 htim11
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2213   .data.time_in_second:00000000 time_in_second
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1101   .text.BCD_SetDigit:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1107   .text.BCD_SetDigit:00000000 BCD_SetDigit
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1135   .text.secondToClockDisplay:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1141   .text.secondToClockDisplay:00000000 secondToClockDisplay
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1155   .text.Error_Handler:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1161   .text.Error_Handler:00000000 Error_Handler
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1193   .text.MX_USART2_UART_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1198   .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1253   .text.MX_USART2_UART_Init:0000002c $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2253   .bss.huart2:00000000 huart2
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1259   .text.MX_ADC_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1264   .text.MX_ADC_Init:00000000 MX_ADC_Init
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1399   .text.MX_ADC_Init:0000007c $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1405   .text.MX_SPI1_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1410   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 99


C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1479   .text.MX_SPI1_Init:0000003c $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1485   .text.MX_TIM10_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1490   .text.MX_TIM10_Init:00000000 MX_TIM10_Init
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1570   .text.MX_TIM10_Init:0000004c $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2274   .bss.htim10:00000000 htim10
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1576   .text.MX_UART4_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1581   .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1636   .text.MX_UART4_Init:0000002c $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2260   .bss.huart4:00000000 huart4
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1642   .text.MX_TIM2_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1647   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1750   .text.MX_TIM2_Init:00000064 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2288   .bss.htim2:00000000 htim2
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1755   .text.MX_TIM9_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1760   .text.MX_TIM9_Init:00000000 MX_TIM9_Init
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1877   .text.MX_TIM9_Init:0000006c $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1883   .text.MX_TIM11_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1888   .text.MX_TIM11_Init:00000000 MX_TIM11_Init
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1981   .text.MX_TIM11_Init:00000054 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1987   .text.SystemClock_Config:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:1993   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2106   .text.SystemClock_Config:00000074 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2111   .rodata.main.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2115   .text.main:00000000 $t
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2121   .text.main:00000000 main
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2200   .text.main:00000058 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2210   .data.time_in_second:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2219   .bss.second:00000000 second
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2220   .bss.second:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2225   .bss.seedInitialized:00000000 seedInitialized
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2226   .bss.seedInitialized:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2229   .bss.seed:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2236   .bss.buttonElapsed:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2243   .bss.adcData:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2250   .bss.huart2:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2257   .bss.huart4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2264   .bss.htim11:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2271   .bss.htim10:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2278   .bss.htim9:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2285   .bss.htim2:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2292   .bss.hspi1:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2302   .bss.hdma_adc:00000000 hdma_adc
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2299   .bss.hdma_adc:00000000 $d
C:\Users\cedri\AppData\Local\Temp\cc0stkls.s:2306   .bss.hadc:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GetTick
puts
HAL_SPI_Transmit
HAL_Delay
HAL_ADC_Start_DMA
HAL_UART_Init
HAL_ADC_Init
ARM GAS  C:\Users\cedri\AppData\Local\Temp\cc0stkls.s 			page 100


HAL_ADC_ConfigChannel
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
HAL_TIM_PWM_Start
