design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/simproc_system,simproc_system,RUN_2025.11.09_18.29.08,flow completed,0h22m19s0ms,0h17m59s0ms,96176.34546859049,0.6593721116249999,24044.08636714762,37.85,-1,2239.27,15141,0,0,0,0,0,0,0,306,213,0,-1,-1,1690240,157856,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,1089264224.0,0.0,53.98,60.04,51.22,52.62,37.95,11454,13582,357,2458,0,0,0,13402,46,25,104,76,1321,65,19,6263,2253,2241,18,37670,8967,1835,15710,15854,80036,631690.8416,-1,-1,-1,0.0178,0.00799,1.41e-07,-1,-1,-1,8.73,10.0,100.0,10,1,25,153.18,153.6,0.3,1,10,0.55,0,sky130_fd_sc_hd,AREA 0
