# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Project file /home/isa18_2021_2022/Desktop/lab1/iir_9bit/hdl/sim/iir_filter_7bit.mpf was not found.
# Unable to open project.
cd /home/isa18_2021_2022/github/isa/lab1/tmp/hdl/sim
# Loading project iir_filter_7bit
# Compile of ff.vhd was successful.
# Compile of iir_filter.vhd failed with 1 errors.
# Compile of reg.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# 7 compiles, 1 failed with 1 error. 
# Compile of ff.vhd was successful.
# Compile of iir_filter.vhd failed with 1 errors.
# Compile of reg.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# 7 compiles, 1 failed with 1 error. 
# Compile of ff.vhd was successful.
# Compile of iir_filter.vhd failed with 1 errors.
# Compile of reg.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# 7 compiles, 1 failed with 1 error. 
# Compile of ff.vhd was successful.
# Compile of iir_filter.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# 7 compiles, 0 failed with no errors. 
# Compile of ff.vhd was successful.
# Compile of iir_filter.vhd failed with 1 errors.
# Compile of reg.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# 7 compiles, 1 failed with 1 error. 
# Compile of ff.vhd was successful.
# Compile of iir_filter.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# 7 compiles, 0 failed with no errors. 
vsim work.tb_iir
# vsim work.tb_iir 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_iir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.iir_filter(arch)#1
# Loading work.reg(str)#1
# Loading work.reg(str)#2
# Loading work.ff(str)
# Loading work.data_sink(beh)
add wave sim:/tb_iir/UUT/*
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /home/isa18_2021_2022/github/isa/lab1/tmp/hdl/sim/wave.do
do run.do
# Compile of ff.vhd was successful.
# Compile of iir_filter.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# 7 compiles, 0 failed with no errors. 
# vsim -t ns work.tb_iir 
# Loading work.tb_iir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.iir_filter(arch)#1
# Loading work.reg(str)#1
# Loading work.reg(str)#2
# Loading work.ff(str)
# Loading work.data_sink(beh)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 7 (6 downto 0).
#    Time: 0 ns  Iteration: 0  Process: /tb_iir/UUT/line__57 File: /home/isa18_2021_2022/github/isa/lab1/tmp/hdl/src/iir_filter.vhd
# Fatal error in Architecture arch at /home/isa18_2021_2022/github/isa/lab1/tmp/hdl/src/iir_filter.vhd line 57
# 
do run.do
# Compile of ff.vhd was successful.
# Compile of iir_filter.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# 7 compiles, 0 failed with no errors. 
# vsim -t ns work.tb_iir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_iir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.iir_filter(arch)#1
# Loading work.reg(str)#1
# Loading work.reg(str)#2
# Loading work.ff(str)
# Loading work.data_sink(beh)
