// Seed: 959732344
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    input  wire id_2,
    input  tri  id_3,
    input  tri0 id_4
);
  tri id_6, id_7;
  parameter id_8 = 1;
  assign module_1.type_22 = 0;
  assign id_6 = -1;
  wire id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    output tri0 id_2,
    output tri0 id_3,
    input wor id_4,
    output wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wire id_8,
    input tri id_9,
    output wor id_10,
    output tri1 id_11,
    input supply0 id_12,
    input tri0 id_13,
    input tri0 id_14
);
  always if (id_0) if (~&id_13) id_2 = -1 - id_9;
  wand id_16 = (-1);
  wire id_17;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_13,
      id_12,
      id_4
  );
  wire id_18;
endmodule
