{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1506969024837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1506969024839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 14:30:24 2017 " "Processing started: Mon Oct  2 14:30:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1506969024839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1506969024839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_3_1 -c lab_3_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_3_1 -c lab_3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1506969024840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1506969025288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ASU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASU-Behavior " "Found design unit 1: ASU-Behavior" {  } { { "ASU.vhd" "" { Text "/home/student1/vshreeka/lab3/ASU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506969026044 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASU " "Found entity 1: ASU" {  } { { "ASU.vhd" "" { Text "/home/student1/vshreeka/lab3/ASU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506969026044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506969026044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SSEG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SSEG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSEG-Behavior " "Found design unit 1: SSEG-Behavior" {  } { { "SSEG.vhd" "" { Text "/home/student1/vshreeka/lab3/SSEG.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506969026068 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSEG " "Found entity 1: SSEG" {  } { { "SSEG.vhd" "" { Text "/home/student1/vshreeka/lab3/SSEG.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506969026068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506969026068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CombinedASU1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CombinedASU1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASU1 " "Found entity 1: CombinedASU1" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/vshreeka/lab3/CombinedASU1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1506969026115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1506969026115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CombinedASU1 " "Elaborating entity \"CombinedASU1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1506969026284 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[1..7\] leds " "Bus \"leds2\[1..7\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/vshreeka/lab3/CombinedASU1.bdf" { { 232 688 864 312 "inst1" "" } { 232 688 864 312 "inst1" "" } { 232 688 864 312 "inst1" "" } { 232 688 864 312 "inst1" "" } { 232 688 864 312 "inst1" "" } { 232 688 864 312 "inst1" "" } { 232 688 864 312 "inst1" "" } { 232 688 864 312 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1506969026286 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[1..7\] leds1..7 " "Converted element name(s) from \"leds\[1..7\]\" to \"leds1..7\"" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/vshreeka/lab3/CombinedASU1.bdf" { { 232 688 864 312 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506969026286 ""}  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/vshreeka/lab3/CombinedASU1.bdf" { { 232 688 864 312 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1506969026286 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[1..7\] leds21..7 " "Converted element name(s) from \"leds2\[1..7\]\" to \"leds21..7\"" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/vshreeka/lab3/CombinedASU1.bdf" { { 232 688 864 312 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506969026286 ""}  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/vshreeka/lab3/CombinedASU1.bdf" { { 232 688 864 312 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1506969026286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASU ASU:inst " "Elaborating entity \"ASU\" for hierarchy \"ASU:inst\"" {  } { { "CombinedASU1.bdf" "inst" { Schematic "/home/student1/vshreeka/lab3/CombinedASU1.bdf" { { 232 352 520 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506969026289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSEG SSEG:inst1 " "Elaborating entity \"SSEG\" for hierarchy \"SSEG:inst1\"" {  } { { "CombinedASU1.bdf" "inst1" { Schematic "/home/student1/vshreeka/lab3/CombinedASU1.bdf" { { 232 688 864 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1506969026292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign SSEG.vhd(34) " "VHDL Process Statement warning at SSEG.vhd(34): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SSEG.vhd" "" { Text "/home/student1/vshreeka/lab3/SSEG.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506969026293 "|CombinedASU1|SSEG:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign SSEG.vhd(36) " "VHDL Process Statement warning at SSEG.vhd(36): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SSEG.vhd" "" { Text "/home/student1/vshreeka/lab3/SSEG.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1506969026293 "|CombinedASU1|SSEG:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leds2 SSEG.vhd(10) " "VHDL Process Statement warning at SSEG.vhd(10): inferring latch(es) for signal or variable \"leds2\", which holds its previous value in one or more paths through the process" {  } { { "SSEG.vhd" "" { Text "/home/student1/vshreeka/lab3/SSEG.vhd" 10 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1506969026293 "|CombinedASU1|SSEG:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[7\] SSEG.vhd(10) " "Inferred latch for \"leds2\[7\]\" at SSEG.vhd(10)" {  } { { "SSEG.vhd" "" { Text "/home/student1/vshreeka/lab3/SSEG.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1506969026293 "|CombinedASU1|SSEG:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[6\] SSEG.vhd(10) " "Inferred latch for \"leds2\[6\]\" at SSEG.vhd(10)" {  } { { "SSEG.vhd" "" { Text "/home/student1/vshreeka/lab3/SSEG.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1506969026293 "|CombinedASU1|SSEG:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[5\] SSEG.vhd(10) " "Inferred latch for \"leds2\[5\]\" at SSEG.vhd(10)" {  } { { "SSEG.vhd" "" { Text "/home/student1/vshreeka/lab3/SSEG.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1506969026293 "|CombinedASU1|SSEG:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[4\] SSEG.vhd(10) " "Inferred latch for \"leds2\[4\]\" at SSEG.vhd(10)" {  } { { "SSEG.vhd" "" { Text "/home/student1/vshreeka/lab3/SSEG.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1506969026293 "|CombinedASU1|SSEG:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[3\] SSEG.vhd(10) " "Inferred latch for \"leds2\[3\]\" at SSEG.vhd(10)" {  } { { "SSEG.vhd" "" { Text "/home/student1/vshreeka/lab3/SSEG.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1506969026293 "|CombinedASU1|SSEG:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[2\] SSEG.vhd(10) " "Inferred latch for \"leds2\[2\]\" at SSEG.vhd(10)" {  } { { "SSEG.vhd" "" { Text "/home/student1/vshreeka/lab3/SSEG.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1506969026293 "|CombinedASU1|SSEG:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[1\] SSEG.vhd(10) " "Inferred latch for \"leds2\[1\]\" at SSEG.vhd(10)" {  } { { "SSEG.vhd" "" { Text "/home/student1/vshreeka/lab3/SSEG.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1506969026294 "|CombinedASU1|SSEG:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[1\] VCC " "Pin \"neg_display\[1\]\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/vshreeka/lab3/CombinedASU1.bdf" { { 312 1080 1259 328 "neg_display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1506969027387 "|CombinedASU1|neg_display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[2\] VCC " "Pin \"neg_display\[2\]\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/vshreeka/lab3/CombinedASU1.bdf" { { 312 1080 1259 328 "neg_display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1506969027387 "|CombinedASU1|neg_display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[3\] VCC " "Pin \"neg_display\[3\]\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/vshreeka/lab3/CombinedASU1.bdf" { { 312 1080 1259 328 "neg_display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1506969027387 "|CombinedASU1|neg_display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[4\] VCC " "Pin \"neg_display\[4\]\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/vshreeka/lab3/CombinedASU1.bdf" { { 312 1080 1259 328 "neg_display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1506969027387 "|CombinedASU1|neg_display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[5\] VCC " "Pin \"neg_display\[5\]\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/vshreeka/lab3/CombinedASU1.bdf" { { 312 1080 1259 328 "neg_display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1506969027387 "|CombinedASU1|neg_display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[6\] VCC " "Pin \"neg_display\[6\]\" is stuck at VCC" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/vshreeka/lab3/CombinedASU1.bdf" { { 312 1080 1259 328 "neg_display\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1506969027387 "|CombinedASU1|neg_display[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1506969027387 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1506969027951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1506969027951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1506969028347 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1506969028347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1506969028347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1506969028347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1506969028537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 14:30:28 2017 " "Processing ended: Mon Oct  2 14:30:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1506969028537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1506969028537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1506969028537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1506969028537 ""}
