
ADC_singleRead_multiChannel_F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003a0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004ac  080004b4  000104b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004ac  080004ac  000104b4  2**0
                  CONTENTS
  4 .ARM          00000000  080004ac  080004ac  000104b4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004ac  080004b4  000104b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004ac  080004ac  000104ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080004b0  080004b0  000104b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000104b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080004b4  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080004b4  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000104b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000004dd  00000000  00000000  000104dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000159  00000000  00000000  000109ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000070  00000000  00000000  00010b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000058  00000000  00000000  00010b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000fe44  00000000  00000000  00010be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000618  00000000  00000000  00020a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00053d39  00000000  00000000  0002103c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00074d75  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000104  00000000  00000000  00074dc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000000 	.word	0x20000000
 8000128:	00000000 	.word	0x00000000
 800012c:	08000494 	.word	0x08000494

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000004 	.word	0x20000004
 8000148:	08000494 	.word	0x08000494

0800014c <setupRCCTo72MHz>:

void delay(){
	for(uint32_t i=0; i < 500000; i++){}
}

void setupRCCTo72MHz(){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	RCC->CR |= RCC_CR_HSEON; // turn on ext. clock
 8000150:	4b19      	ldr	r3, [pc, #100]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a18      	ldr	r2, [pc, #96]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 8000156:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800015a:	6013      	str	r3, [r2, #0]
	//Enable PLL
	RCC->CR |= RCC_CR_PLLON;
 800015c:	4b16      	ldr	r3, [pc, #88]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 800015e:	681b      	ldr	r3, [r3, #0]
 8000160:	4a15      	ldr	r2, [pc, #84]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 8000162:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000166:	6013      	str	r3, [r2, #0]
	// PLL Source = HSE
	RCC->CFGR |= RCC_CFGR_PLLSRC;
 8000168:	4b13      	ldr	r3, [pc, #76]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 800016a:	685b      	ldr	r3, [r3, #4]
 800016c:	4a12      	ldr	r2, [pc, #72]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 800016e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000172:	6053      	str	r3, [r2, #4]
	// HSE clock isn't divided
	RCC->CFGR &= ~(RCC_CFGR_PLLXTPRE);
 8000174:	4b10      	ldr	r3, [pc, #64]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 8000176:	685b      	ldr	r3, [r3, #4]
 8000178:	4a0f      	ldr	r2, [pc, #60]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 800017a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800017e:	6053      	str	r3, [r2, #4]
	//set PLLMUL to 9
	RCC->CFGR |= (RCC_CFGR_PLLMULL9);
 8000180:	4b0d      	ldr	r3, [pc, #52]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 8000182:	685b      	ldr	r3, [r3, #4]
 8000184:	4a0c      	ldr	r2, [pc, #48]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 8000186:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 800018a:	6053      	str	r3, [r2, #4]
	//set PLL as system clock
	RCC->CFGR |= (RCC_CFGR_SW_1);
 800018c:	4b0a      	ldr	r3, [pc, #40]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 800018e:	685b      	ldr	r3, [r3, #4]
 8000190:	4a09      	ldr	r2, [pc, #36]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 8000192:	f043 0302 	orr.w	r3, r3, #2
 8000196:	6053      	str	r3, [r2, #4]
	//set APB1 prescaller to 2
	RCC->CFGR |= (RCC_CFGR_PPRE1_2);
 8000198:	4b07      	ldr	r3, [pc, #28]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 800019a:	685b      	ldr	r3, [r3, #4]
 800019c:	4a06      	ldr	r2, [pc, #24]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 800019e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80001a2:	6053      	str	r3, [r2, #4]
	// setup adc prescaller to 8
	RCC->CFGR |= RCC_CFGR_ADCPRE_DIV8;
 80001a4:	4b04      	ldr	r3, [pc, #16]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 80001a6:	685b      	ldr	r3, [r3, #4]
 80001a8:	4a03      	ldr	r2, [pc, #12]	; (80001b8 <setupRCCTo72MHz+0x6c>)
 80001aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80001ae:	6053      	str	r3, [r2, #4]

}
 80001b0:	bf00      	nop
 80001b2:	46bd      	mov	sp, r7
 80001b4:	bc80      	pop	{r7}
 80001b6:	4770      	bx	lr
 80001b8:	40021000 	.word	0x40021000

080001bc <ADC_Channel0_Read>:
uint32_t ADC_Channel0_Read(){
 80001bc:	b480      	push	{r7}
 80001be:	af00      	add	r7, sp, #0
	ADC1->CR2 &= ~(ADC_CR2_ADON); // turn of adc
 80001c0:	4b13      	ldr	r3, [pc, #76]	; (8000210 <ADC_Channel0_Read+0x54>)
 80001c2:	689b      	ldr	r3, [r3, #8]
 80001c4:	4a12      	ldr	r2, [pc, #72]	; (8000210 <ADC_Channel0_Read+0x54>)
 80001c6:	f023 0301 	bic.w	r3, r3, #1
 80001ca:	6093      	str	r3, [r2, #8]
	// select 0 channel
	ADC1->SQR1 =0; // 1 regular channel
 80001cc:	4b10      	ldr	r3, [pc, #64]	; (8000210 <ADC_Channel0_Read+0x54>)
 80001ce:	2200      	movs	r2, #0
 80001d0:	62da      	str	r2, [r3, #44]	; 0x2c
	ADC1->SQR2 = 0x00000000;
 80001d2:	4b0f      	ldr	r3, [pc, #60]	; (8000210 <ADC_Channel0_Read+0x54>)
 80001d4:	2200      	movs	r2, #0
 80001d6:	631a      	str	r2, [r3, #48]	; 0x30
	ADC1->SQR3 =0x00000000; // 1 convert - channel 0
 80001d8:	4b0d      	ldr	r3, [pc, #52]	; (8000210 <ADC_Channel0_Read+0x54>)
 80001da:	2200      	movs	r2, #0
 80001dc:	635a      	str	r2, [r3, #52]	; 0x34
	ADC1->CR2 |= (ADC_CR2_ADON); // turn on adc
 80001de:	4b0c      	ldr	r3, [pc, #48]	; (8000210 <ADC_Channel0_Read+0x54>)
 80001e0:	689b      	ldr	r3, [r3, #8]
 80001e2:	4a0b      	ldr	r2, [pc, #44]	; (8000210 <ADC_Channel0_Read+0x54>)
 80001e4:	f043 0301 	orr.w	r3, r3, #1
 80001e8:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_SWSTART; // start adc convert
 80001ea:	4b09      	ldr	r3, [pc, #36]	; (8000210 <ADC_Channel0_Read+0x54>)
 80001ec:	689b      	ldr	r3, [r3, #8]
 80001ee:	4a08      	ldr	r2, [pc, #32]	; (8000210 <ADC_Channel0_Read+0x54>)
 80001f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80001f4:	6093      	str	r3, [r2, #8]
    while(!(ADC1->SR & ADC_SR_EOC)){}; //wait for end of convert
 80001f6:	bf00      	nop
 80001f8:	4b05      	ldr	r3, [pc, #20]	; (8000210 <ADC_Channel0_Read+0x54>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	f003 0302 	and.w	r3, r3, #2
 8000200:	2b00      	cmp	r3, #0
 8000202:	d0f9      	beq.n	80001f8 <ADC_Channel0_Read+0x3c>

	return ADC1->DR; // read adc data
 8000204:	4b02      	ldr	r3, [pc, #8]	; (8000210 <ADC_Channel0_Read+0x54>)
 8000206:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000208:	4618      	mov	r0, r3
 800020a:	46bd      	mov	sp, r7
 800020c:	bc80      	pop	{r7}
 800020e:	4770      	bx	lr
 8000210:	40012400 	.word	0x40012400

08000214 <ADC_Channel1_Read>:

uint32_t ADC_Channel1_Read(){
 8000214:	b480      	push	{r7}
 8000216:	af00      	add	r7, sp, #0
	ADC1->CR2 &= ~(ADC_CR2_ADON); // turn of adc
 8000218:	4b13      	ldr	r3, [pc, #76]	; (8000268 <ADC_Channel1_Read+0x54>)
 800021a:	689b      	ldr	r3, [r3, #8]
 800021c:	4a12      	ldr	r2, [pc, #72]	; (8000268 <ADC_Channel1_Read+0x54>)
 800021e:	f023 0301 	bic.w	r3, r3, #1
 8000222:	6093      	str	r3, [r2, #8]
	// select 1 channel
	ADC1->SQR1 =0; // 1 regular channel
 8000224:	4b10      	ldr	r3, [pc, #64]	; (8000268 <ADC_Channel1_Read+0x54>)
 8000226:	2200      	movs	r2, #0
 8000228:	62da      	str	r2, [r3, #44]	; 0x2c
	ADC1->SQR2 = 0x00000000;
 800022a:	4b0f      	ldr	r3, [pc, #60]	; (8000268 <ADC_Channel1_Read+0x54>)
 800022c:	2200      	movs	r2, #0
 800022e:	631a      	str	r2, [r3, #48]	; 0x30
	ADC1->SQR3 =0x00000001; // 1 convert - channel 1
 8000230:	4b0d      	ldr	r3, [pc, #52]	; (8000268 <ADC_Channel1_Read+0x54>)
 8000232:	2201      	movs	r2, #1
 8000234:	635a      	str	r2, [r3, #52]	; 0x34
	ADC1->CR2 |= (ADC_CR2_ADON); // turn on adc
 8000236:	4b0c      	ldr	r3, [pc, #48]	; (8000268 <ADC_Channel1_Read+0x54>)
 8000238:	689b      	ldr	r3, [r3, #8]
 800023a:	4a0b      	ldr	r2, [pc, #44]	; (8000268 <ADC_Channel1_Read+0x54>)
 800023c:	f043 0301 	orr.w	r3, r3, #1
 8000240:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_SWSTART; // start adc convert
 8000242:	4b09      	ldr	r3, [pc, #36]	; (8000268 <ADC_Channel1_Read+0x54>)
 8000244:	689b      	ldr	r3, [r3, #8]
 8000246:	4a08      	ldr	r2, [pc, #32]	; (8000268 <ADC_Channel1_Read+0x54>)
 8000248:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800024c:	6093      	str	r3, [r2, #8]
    while(!(ADC1->SR & ADC_SR_EOC)){}; //wait for end of convert
 800024e:	bf00      	nop
 8000250:	4b05      	ldr	r3, [pc, #20]	; (8000268 <ADC_Channel1_Read+0x54>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	f003 0302 	and.w	r3, r3, #2
 8000258:	2b00      	cmp	r3, #0
 800025a:	d0f9      	beq.n	8000250 <ADC_Channel1_Read+0x3c>

	return ADC1->DR; // read adc data
 800025c:	4b02      	ldr	r3, [pc, #8]	; (8000268 <ADC_Channel1_Read+0x54>)
 800025e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000260:	4618      	mov	r0, r3
 8000262:	46bd      	mov	sp, r7
 8000264:	bc80      	pop	{r7}
 8000266:	4770      	bx	lr
 8000268:	40012400 	.word	0x40012400

0800026c <ADC_setup>:

void ADC_setup(){
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0
	ADC1->CR2 |= (ADC_CR2_ADON); // turn on adc
 8000270:	4b10      	ldr	r3, [pc, #64]	; (80002b4 <ADC_setup+0x48>)
 8000272:	689b      	ldr	r3, [r3, #8]
 8000274:	4a0f      	ldr	r2, [pc, #60]	; (80002b4 <ADC_setup+0x48>)
 8000276:	f043 0301 	orr.w	r3, r3, #1
 800027a:	6093      	str	r3, [r2, #8]
//	ADC1->CR2 |= (ADC_CR2_CAL); // start calib
//	while(!(ADC1->SR & ADC_CR2_CAL)); //wait for end of calib
//	//enable adc interrupt
//	ADC1->CR1 |= ADC_CR1_EOCIE;
//	NVIC_EnableIRQ(ADC1_2_IRQn);
	ADC1->CR2 |= (ADC_CR2_EXTSEL); // adc started on SWSTART bit
 800027c:	4b0d      	ldr	r3, [pc, #52]	; (80002b4 <ADC_setup+0x48>)
 800027e:	689b      	ldr	r3, [r3, #8]
 8000280:	4a0c      	ldr	r2, [pc, #48]	; (80002b4 <ADC_setup+0x48>)
 8000282:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
 8000286:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= (ADC_CR2_EXTTRIG); // enable external adc turn on for single convert
 8000288:	4b0a      	ldr	r3, [pc, #40]	; (80002b4 <ADC_setup+0x48>)
 800028a:	689b      	ldr	r3, [r3, #8]
 800028c:	4a09      	ldr	r2, [pc, #36]	; (80002b4 <ADC_setup+0x48>)
 800028e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000292:	6093      	str	r3, [r2, #8]
	ADC1->CR2 &= ~(ADC_CR2_CONT); // continious mode
 8000294:	4b07      	ldr	r3, [pc, #28]	; (80002b4 <ADC_setup+0x48>)
 8000296:	689b      	ldr	r3, [r3, #8]
 8000298:	4a06      	ldr	r2, [pc, #24]	; (80002b4 <ADC_setup+0x48>)
 800029a:	f023 0302 	bic.w	r3, r3, #2
 800029e:	6093      	str	r3, [r2, #8]
	ADC1->CR2 &= ~(ADC_CR2_ADON); // turn of adc
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <ADC_setup+0x48>)
 80002a2:	689b      	ldr	r3, [r3, #8]
 80002a4:	4a03      	ldr	r2, [pc, #12]	; (80002b4 <ADC_setup+0x48>)
 80002a6:	f023 0301 	bic.w	r3, r3, #1
 80002aa:	6093      	str	r3, [r2, #8]
}
 80002ac:	bf00      	nop
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bc80      	pop	{r7}
 80002b2:	4770      	bx	lr
 80002b4:	40012400 	.word	0x40012400

080002b8 <main>:

int main(void){
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b082      	sub	sp, #8
 80002bc:	af00      	add	r7, sp, #0
	setupRCCTo72MHz();
 80002be:	f7ff ff45 	bl	800014c <setupRCCTo72MHz>
	RCC->APB2ENR |= (RCC_APB2ENR_IOPAEN | RCC_APB2ENR_ADC1EN);  // turn on clock on port A and ADC1
 80002c2:	4b4d      	ldr	r3, [pc, #308]	; (80003f8 <main+0x140>)
 80002c4:	699b      	ldr	r3, [r3, #24]
 80002c6:	4a4c      	ldr	r2, [pc, #304]	; (80003f8 <main+0x140>)
 80002c8:	f443 7301 	orr.w	r3, r3, #516	; 0x204
 80002cc:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_AFIOEN; // turn on clock on alternative funcs (interrupts)
 80002ce:	4b4a      	ldr	r3, [pc, #296]	; (80003f8 <main+0x140>)
 80002d0:	699b      	ldr	r3, [r3, #24]
 80002d2:	4a49      	ldr	r2, [pc, #292]	; (80003f8 <main+0x140>)
 80002d4:	f043 0301 	orr.w	r3, r3, #1
 80002d8:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN; // turn on clock of timer 1
 80002da:	4b47      	ldr	r3, [pc, #284]	; (80003f8 <main+0x140>)
 80002dc:	699b      	ldr	r3, [r3, #24]
 80002de:	4a46      	ldr	r2, [pc, #280]	; (80003f8 <main+0x140>)
 80002e0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80002e4:	6193      	str	r3, [r2, #24]
	//setup PA0 to analog mode
	GPIOA->CRL &= ~(GPIO_CRL_MODE0 | GPIO_CRL_CNF0); //reset PA0 to analog
 80002e6:	4b45      	ldr	r3, [pc, #276]	; (80003fc <main+0x144>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	4a44      	ldr	r2, [pc, #272]	; (80003fc <main+0x144>)
 80002ec:	f023 030f 	bic.w	r3, r3, #15
 80002f0:	6013      	str	r3, [r2, #0]
	//setup PA1 to analog mode
	GPIOA->CRL &= ~(GPIO_CRL_MODE1 | GPIO_CRL_CNF1); //reset PA1 to analog
 80002f2:	4b42      	ldr	r3, [pc, #264]	; (80003fc <main+0x144>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	4a41      	ldr	r2, [pc, #260]	; (80003fc <main+0x144>)
 80002f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80002fc:	6013      	str	r3, [r2, #0]
	//setup PA8 to alternative push-pull output with max speed 50 MHz (need for PWM)
		GPIOA->CRH &= ~(GPIO_CRH_MODE8 | GPIO_CRH_CNF8); //reset PA8
 80002fe:	4b3f      	ldr	r3, [pc, #252]	; (80003fc <main+0x144>)
 8000300:	685b      	ldr	r3, [r3, #4]
 8000302:	4a3e      	ldr	r2, [pc, #248]	; (80003fc <main+0x144>)
 8000304:	f023 030f 	bic.w	r3, r3, #15
 8000308:	6053      	str	r3, [r2, #4]
		GPIOA->CRH |= (GPIO_CRH_MODE8_0 | GPIO_CRH_MODE8_1 | GPIO_CRH_CNF8_1 ); //alternative push-pull output with max speed 50 MHz
 800030a:	4b3c      	ldr	r3, [pc, #240]	; (80003fc <main+0x144>)
 800030c:	685b      	ldr	r3, [r3, #4]
 800030e:	4a3b      	ldr	r2, [pc, #236]	; (80003fc <main+0x144>)
 8000310:	f043 030b 	orr.w	r3, r3, #11
 8000314:	6053      	str	r3, [r2, #4]
		//setup PA9 to alternative push-pull output with max speed 50 MHz (need for PWM)
			GPIOA->CRH &= ~(GPIO_CRH_MODE9 | GPIO_CRH_CNF9); //reset PA9
 8000316:	4b39      	ldr	r3, [pc, #228]	; (80003fc <main+0x144>)
 8000318:	685b      	ldr	r3, [r3, #4]
 800031a:	4a38      	ldr	r2, [pc, #224]	; (80003fc <main+0x144>)
 800031c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000320:	6053      	str	r3, [r2, #4]
			GPIOA->CRH |= (GPIO_CRH_MODE9_0 | GPIO_CRH_MODE9_1 | GPIO_CRH_CNF9_1 ); //alternative push-pull output with max speed 50 MHz
 8000322:	4b36      	ldr	r3, [pc, #216]	; (80003fc <main+0x144>)
 8000324:	685b      	ldr	r3, [r3, #4]
 8000326:	4a35      	ldr	r2, [pc, #212]	; (80003fc <main+0x144>)
 8000328:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800032c:	6053      	str	r3, [r2, #4]
		//general setup of tim1

		TIM1->CR1 &= ~(TIM_CR1_UDIS | TIM_CR1_URS); // not gererate general event or interrupt
 800032e:	4b34      	ldr	r3, [pc, #208]	; (8000400 <main+0x148>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	4a33      	ldr	r2, [pc, #204]	; (8000400 <main+0x148>)
 8000334:	f023 0306 	bic.w	r3, r3, #6
 8000338:	6013      	str	r3, [r2, #0]
		TIM1->CR1 &= ~(TIM_CR1_OPM); //one pulse mode off (Counter will not stop on every update)
 800033a:	4b31      	ldr	r3, [pc, #196]	; (8000400 <main+0x148>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	4a30      	ldr	r2, [pc, #192]	; (8000400 <main+0x148>)
 8000340:	f023 0308 	bic.w	r3, r3, #8
 8000344:	6013      	str	r3, [r2, #0]
		TIM1->CR1 &= ~(TIM_CR1_DIR); //counter used as upcounter
 8000346:	4b2e      	ldr	r3, [pc, #184]	; (8000400 <main+0x148>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	4a2d      	ldr	r2, [pc, #180]	; (8000400 <main+0x148>)
 800034c:	f023 0310 	bic.w	r3, r3, #16
 8000350:	6013      	str	r3, [r2, #0]
		TIM1->CR1 &= ~(TIM_CR1_CMS); // edge-aligned mode
 8000352:	4b2b      	ldr	r3, [pc, #172]	; (8000400 <main+0x148>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4a2a      	ldr	r2, [pc, #168]	; (8000400 <main+0x148>)
 8000358:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800035c:	6013      	str	r3, [r2, #0]
		// setup timer freq
		TIM1->PSC = 1 - 1; // 72Mhz / 1 = 72MHz -> first prescaler
 800035e:	4b28      	ldr	r3, [pc, #160]	; (8000400 <main+0x148>)
 8000360:	2200      	movs	r2, #0
 8000362:	629a      	str	r2, [r3, #40]	; 0x28
		TIM1->ARR = 4096 - 1; // 72MHz / 4096 = 17.57kHz -> second prescaler
 8000364:	4b26      	ldr	r3, [pc, #152]	; (8000400 <main+0x148>)
 8000366:	f640 72ff 	movw	r2, #4095	; 0xfff
 800036a:	62da      	str	r2, [r3, #44]	; 0x2c
		// (max tick count in one PWM Pulse) --> finish freq = 17.57kHz,
		//setup PWM
		////setup chanels
		TIM1->CCMR1 &= ~(TIM_CCMR1_CC1S); // chanel 1 to output
 800036c:	4b24      	ldr	r3, [pc, #144]	; (8000400 <main+0x148>)
 800036e:	699b      	ldr	r3, [r3, #24]
 8000370:	4a23      	ldr	r2, [pc, #140]	; (8000400 <main+0x148>)
 8000372:	f023 0303 	bic.w	r3, r3, #3
 8000376:	6193      	str	r3, [r2, #24]
		TIM1->CCMR1 &= ~(TIM_CCMR1_CC2S); // chanel 2 to output
 8000378:	4b21      	ldr	r3, [pc, #132]	; (8000400 <main+0x148>)
 800037a:	699b      	ldr	r3, [r3, #24]
 800037c:	4a20      	ldr	r2, [pc, #128]	; (8000400 <main+0x148>)
 800037e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000382:	6193      	str	r3, [r2, #24]
		TIM1->BDTR |= TIM_BDTR_MOE; // assing timer output to pins
 8000384:	4b1e      	ldr	r3, [pc, #120]	; (8000400 <main+0x148>)
 8000386:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000388:	4a1d      	ldr	r2, [pc, #116]	; (8000400 <main+0x148>)
 800038a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800038e:	6453      	str	r3, [r2, #68]	; 0x44
		//// setup PWM mode 1
		TIM1->CCMR1 |= (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1); // chanel 1 to PWM mode 1
 8000390:	4b1b      	ldr	r3, [pc, #108]	; (8000400 <main+0x148>)
 8000392:	699b      	ldr	r3, [r3, #24]
 8000394:	4a1a      	ldr	r2, [pc, #104]	; (8000400 <main+0x148>)
 8000396:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800039a:	6193      	str	r3, [r2, #24]
		TIM1->CCMR1 |= (TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1); // chanel 2 to PWM mode 1
 800039c:	4b18      	ldr	r3, [pc, #96]	; (8000400 <main+0x148>)
 800039e:	699b      	ldr	r3, [r3, #24]
 80003a0:	4a17      	ldr	r2, [pc, #92]	; (8000400 <main+0x148>)
 80003a2:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 80003a6:	6193      	str	r3, [r2, #24]
		//turn on PWM (active -> high)
		TIM1->CCER |= (TIM_CCER_CC1E | TIM_CCER_CC1P);
 80003a8:	4b15      	ldr	r3, [pc, #84]	; (8000400 <main+0x148>)
 80003aa:	6a1b      	ldr	r3, [r3, #32]
 80003ac:	4a14      	ldr	r2, [pc, #80]	; (8000400 <main+0x148>)
 80003ae:	f043 0303 	orr.w	r3, r3, #3
 80003b2:	6213      	str	r3, [r2, #32]
		TIM1->CCER |= (TIM_CCER_CC2E | TIM_CCER_CC2P);
 80003b4:	4b12      	ldr	r3, [pc, #72]	; (8000400 <main+0x148>)
 80003b6:	6a1b      	ldr	r3, [r3, #32]
 80003b8:	4a11      	ldr	r2, [pc, #68]	; (8000400 <main+0x148>)
 80003ba:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80003be:	6213      	str	r3, [r2, #32]
		//set duty to chanels
		TIM1->CCR1 = 0;
 80003c0:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <main+0x148>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 80003c6:	4b0e      	ldr	r3, [pc, #56]	; (8000400 <main+0x148>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	639a      	str	r2, [r3, #56]	; 0x38

		TIM1->CR1 |= TIM_CR1_CEN; // start timer
 80003cc:	4b0c      	ldr	r3, [pc, #48]	; (8000400 <main+0x148>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4a0b      	ldr	r2, [pc, #44]	; (8000400 <main+0x148>)
 80003d2:	f043 0301 	orr.w	r3, r3, #1
 80003d6:	6013      	str	r3, [r2, #0]
	// setup adc
	ADC_setup();
 80003d8:	f7ff ff48 	bl	800026c <ADC_setup>

	while(1){
		uint32_t res1 = ADC_Channel0_Read();
 80003dc:	f7ff feee 	bl	80001bc <ADC_Channel0_Read>
 80003e0:	6078      	str	r0, [r7, #4]
		TIM1->CCR1 = res1;
 80003e2:	4a07      	ldr	r2, [pc, #28]	; (8000400 <main+0x148>)
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	6353      	str	r3, [r2, #52]	; 0x34
		uint32_t res2 = ADC_Channel1_Read();
 80003e8:	f7ff ff14 	bl	8000214 <ADC_Channel1_Read>
 80003ec:	6038      	str	r0, [r7, #0]
		TIM1->CCR2 = res2;
 80003ee:	4a04      	ldr	r2, [pc, #16]	; (8000400 <main+0x148>)
 80003f0:	683b      	ldr	r3, [r7, #0]
 80003f2:	6393      	str	r3, [r2, #56]	; 0x38
	while(1){
 80003f4:	e7f2      	b.n	80003dc <main+0x124>
 80003f6:	bf00      	nop
 80003f8:	40021000 	.word	0x40021000
 80003fc:	40010800 	.word	0x40010800
 8000400:	40012c00 	.word	0x40012c00

08000404 <Reset_Handler>:

/* Call the clock system initialization function.*/
   // bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000404:	480b      	ldr	r0, [pc, #44]	; (8000434 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000406:	490c      	ldr	r1, [pc, #48]	; (8000438 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000408:	4a0c      	ldr	r2, [pc, #48]	; (800043c <LoopFillZerobss+0x16>)
  movs r3, #0
 800040a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800040c:	e002      	b.n	8000414 <LoopCopyDataInit>

0800040e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800040e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000410:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000412:	3304      	adds	r3, #4

08000414 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000414:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000416:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000418:	d3f9      	bcc.n	800040e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800041a:	4a09      	ldr	r2, [pc, #36]	; (8000440 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800041c:	4c09      	ldr	r4, [pc, #36]	; (8000444 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800041e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000420:	e001      	b.n	8000426 <LoopFillZerobss>

08000422 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000422:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000424:	3204      	adds	r2, #4

08000426 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000426:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000428:	d3fb      	bcc.n	8000422 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800042a:	f000 f80f 	bl	800044c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800042e:	f7ff ff43 	bl	80002b8 <main>
  bx lr
 8000432:	4770      	bx	lr
  ldr r0, =_sdata
 8000434:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000438:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800043c:	080004b4 	.word	0x080004b4
  ldr r2, =_sbss
 8000440:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000444:	2000001c 	.word	0x2000001c

08000448 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000448:	e7fe      	b.n	8000448 <ADC1_2_IRQHandler>
	...

0800044c <__libc_init_array>:
 800044c:	b570      	push	{r4, r5, r6, lr}
 800044e:	2600      	movs	r6, #0
 8000450:	4d0c      	ldr	r5, [pc, #48]	; (8000484 <__libc_init_array+0x38>)
 8000452:	4c0d      	ldr	r4, [pc, #52]	; (8000488 <__libc_init_array+0x3c>)
 8000454:	1b64      	subs	r4, r4, r5
 8000456:	10a4      	asrs	r4, r4, #2
 8000458:	42a6      	cmp	r6, r4
 800045a:	d109      	bne.n	8000470 <__libc_init_array+0x24>
 800045c:	f000 f81a 	bl	8000494 <_init>
 8000460:	2600      	movs	r6, #0
 8000462:	4d0a      	ldr	r5, [pc, #40]	; (800048c <__libc_init_array+0x40>)
 8000464:	4c0a      	ldr	r4, [pc, #40]	; (8000490 <__libc_init_array+0x44>)
 8000466:	1b64      	subs	r4, r4, r5
 8000468:	10a4      	asrs	r4, r4, #2
 800046a:	42a6      	cmp	r6, r4
 800046c:	d105      	bne.n	800047a <__libc_init_array+0x2e>
 800046e:	bd70      	pop	{r4, r5, r6, pc}
 8000470:	f855 3b04 	ldr.w	r3, [r5], #4
 8000474:	4798      	blx	r3
 8000476:	3601      	adds	r6, #1
 8000478:	e7ee      	b.n	8000458 <__libc_init_array+0xc>
 800047a:	f855 3b04 	ldr.w	r3, [r5], #4
 800047e:	4798      	blx	r3
 8000480:	3601      	adds	r6, #1
 8000482:	e7f2      	b.n	800046a <__libc_init_array+0x1e>
 8000484:	080004ac 	.word	0x080004ac
 8000488:	080004ac 	.word	0x080004ac
 800048c:	080004ac 	.word	0x080004ac
 8000490:	080004b0 	.word	0x080004b0

08000494 <_init>:
 8000494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000496:	bf00      	nop
 8000498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800049a:	bc08      	pop	{r3}
 800049c:	469e      	mov	lr, r3
 800049e:	4770      	bx	lr

080004a0 <_fini>:
 80004a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004a2:	bf00      	nop
 80004a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004a6:	bc08      	pop	{r3}
 80004a8:	469e      	mov	lr, r3
 80004aa:	4770      	bx	lr
