// Seed: 2153303751
module module_0;
  uwire id_1 = 1'b0;
  assign module_2.id_2 = 0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    output logic id_2,
    input supply0 id_3,
    input tri1 id_4
);
  assign id_2 = -1 > id_4;
  module_0 modCall_1 ();
  reg id_6, id_7;
  assign id_1.id_3 = -1;
  bit id_8, id_9;
  initial begin : LABEL_0
    begin : LABEL_0
      id_8 <= 1;
    end
    id_8 <= 1;
    id_2 <= id_6;
  end
endmodule
module module_2 (
    input wor id_0,
    output tri0 id_1,
    input wand id_2,
    input supply0 id_3,
    inout supply0 id_4,
    input supply1 id_5,
    input uwire id_6
);
  parameter id_8 = id_8 && id_6;
  wire id_9;
  module_0 modCall_1 ();
  wire id_10;
endmodule
