Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Sun Nov 15 18:23:24 2020
| Host              : LiuYang-Laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file run_led_timing_summary_routed.rpt -pb run_led_timing_summary_routed.pb -rpx run_led_timing_summary_routed.rpx -warn_on_violation
| Design            : run_led
| Device            : xczu7eg-ffvc1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.403        0.000                      0                   56        0.066        0.000                      0                   56        4.725        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              8.403        0.000                      0                   56        0.066        0.000                      0                   56        4.725        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 tcnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.411ns (29.025%)  route 1.005ns (70.975%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 1.605ns, distribution 0.824ns)
  Clock Net Delay (Destination): 2.163ns (routing 1.461ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.429     3.369    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y348         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.447 r  tcnt_reg[14]/Q
                         net (fo=3, routed)           0.352     3.799    tcnt_reg[14]
    SLICE_X2Y348         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.947 r  LED_o[1]_i_7/O
                         net (fo=1, routed)           0.177     4.124    LED_o[1]_i_7_n_0
    SLICE_X2Y347         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     4.273 f  LED_o[1]_i_5/O
                         net (fo=1, routed)           0.133     4.406    LED_o[1]_i_5_n_0
    SLICE_X2Y348         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.442 r  LED_o[1]_i_2/O
                         net (fo=2, routed)           0.343     4.785    led_en
    SLICE_X0Y346         FDSE                                         r  LED_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.163    12.962    CLK_i_BUFG
    SLICE_X0Y346         FDSE                                         r  LED_o_reg[0]/C
                         clock pessimism              0.321    13.282    
                         clock uncertainty           -0.035    13.247    
    SLICE_X0Y346         FDSE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    13.188    LED_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.188    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.439ns  (required time - arrival time)
  Source:                 tcnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.411ns (29.761%)  route 0.970ns (70.239%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 12.964 - 10.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 1.605ns, distribution 0.824ns)
  Clock Net Delay (Destination): 2.165ns (routing 1.461ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.429     3.369    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y348         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.447 r  tcnt_reg[14]/Q
                         net (fo=3, routed)           0.352     3.799    tcnt_reg[14]
    SLICE_X2Y348         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.947 r  LED_o[1]_i_7/O
                         net (fo=1, routed)           0.177     4.124    LED_o[1]_i_7_n_0
    SLICE_X2Y347         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     4.273 f  LED_o[1]_i_5/O
                         net (fo=1, routed)           0.133     4.406    LED_o[1]_i_5_n_0
    SLICE_X2Y348         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.442 r  LED_o[1]_i_2/O
                         net (fo=2, routed)           0.308     4.750    led_en
    SLICE_X0Y346         FDRE                                         r  LED_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.165    12.964    CLK_i_BUFG
    SLICE_X0Y346         FDRE                                         r  LED_o_reg[1]/C
                         clock pessimism              0.321    13.284    
                         clock uncertainty           -0.035    13.249    
    SLICE_X0Y346         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    13.189    LED_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.189    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  8.439    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 tcnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.357ns (29.455%)  route 0.855ns (70.545%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 12.961 - 10.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 1.605ns, distribution 0.824ns)
  Clock Net Delay (Destination): 2.162ns (routing 1.461ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.429     3.369    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y348         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.447 r  tcnt_reg[14]/Q
                         net (fo=3, routed)           0.287     3.734    tcnt_reg[14]
    SLICE_X2Y348         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     3.832 r  tcnt[0]_i_8/O
                         net (fo=1, routed)           0.189     4.021    tcnt[0]_i_8_n_0
    SLICE_X2Y348         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.167 f  tcnt[0]_i_4/O
                         net (fo=1, routed)           0.040     4.207    tcnt[0]_i_4_n_0
    SLICE_X2Y348         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.242 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.339     4.581    tcnt[0]_i_1_n_0
    SLICE_X1Y350         FDRE                                         r  tcnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.162    12.961    CLK_i_BUFG
    SLICE_X1Y350         FDRE                                         r  tcnt_reg[24]/C
                         clock pessimism              0.370    13.331    
                         clock uncertainty           -0.035    13.295    
    SLICE_X1Y350         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    13.221    tcnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.221    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 tcnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.357ns (29.455%)  route 0.855ns (70.545%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 12.961 - 10.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 1.605ns, distribution 0.824ns)
  Clock Net Delay (Destination): 2.162ns (routing 1.461ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.429     3.369    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y348         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.447 r  tcnt_reg[14]/Q
                         net (fo=3, routed)           0.287     3.734    tcnt_reg[14]
    SLICE_X2Y348         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     3.832 r  tcnt[0]_i_8/O
                         net (fo=1, routed)           0.189     4.021    tcnt[0]_i_8_n_0
    SLICE_X2Y348         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.167 f  tcnt[0]_i_4/O
                         net (fo=1, routed)           0.040     4.207    tcnt[0]_i_4_n_0
    SLICE_X2Y348         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.242 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.339     4.581    tcnt[0]_i_1_n_0
    SLICE_X1Y350         FDRE                                         r  tcnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.162    12.961    CLK_i_BUFG
    SLICE_X1Y350         FDRE                                         r  tcnt_reg[25]/C
                         clock pessimism              0.370    13.331    
                         clock uncertainty           -0.035    13.295    
    SLICE_X1Y350         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    13.221    tcnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.221    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 tcnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.357ns (30.025%)  route 0.832ns (69.975%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 12.966 - 10.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 1.605ns, distribution 0.824ns)
  Clock Net Delay (Destination): 2.167ns (routing 1.461ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.429     3.369    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y348         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.447 r  tcnt_reg[14]/Q
                         net (fo=3, routed)           0.287     3.734    tcnt_reg[14]
    SLICE_X2Y348         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     3.832 r  tcnt[0]_i_8/O
                         net (fo=1, routed)           0.189     4.021    tcnt[0]_i_8_n_0
    SLICE_X2Y348         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.167 f  tcnt[0]_i_4/O
                         net (fo=1, routed)           0.040     4.207    tcnt[0]_i_4_n_0
    SLICE_X2Y348         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.242 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.316     4.558    tcnt[0]_i_1_n_0
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.167    12.966    CLK_i_BUFG
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[16]/C
                         clock pessimism              0.370    13.336    
                         clock uncertainty           -0.035    13.300    
    SLICE_X1Y349         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    13.226    tcnt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                  8.668    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 tcnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.357ns (30.025%)  route 0.832ns (69.975%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 12.966 - 10.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 1.605ns, distribution 0.824ns)
  Clock Net Delay (Destination): 2.167ns (routing 1.461ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.429     3.369    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y348         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.447 r  tcnt_reg[14]/Q
                         net (fo=3, routed)           0.287     3.734    tcnt_reg[14]
    SLICE_X2Y348         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     3.832 r  tcnt[0]_i_8/O
                         net (fo=1, routed)           0.189     4.021    tcnt[0]_i_8_n_0
    SLICE_X2Y348         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.167 f  tcnt[0]_i_4/O
                         net (fo=1, routed)           0.040     4.207    tcnt[0]_i_4_n_0
    SLICE_X2Y348         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.242 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.316     4.558    tcnt[0]_i_1_n_0
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.167    12.966    CLK_i_BUFG
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[17]/C
                         clock pessimism              0.370    13.336    
                         clock uncertainty           -0.035    13.300    
    SLICE_X1Y349         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    13.226    tcnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                  8.668    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 tcnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.357ns (30.025%)  route 0.832ns (69.975%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 12.966 - 10.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 1.605ns, distribution 0.824ns)
  Clock Net Delay (Destination): 2.167ns (routing 1.461ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.429     3.369    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y348         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.447 r  tcnt_reg[14]/Q
                         net (fo=3, routed)           0.287     3.734    tcnt_reg[14]
    SLICE_X2Y348         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     3.832 r  tcnt[0]_i_8/O
                         net (fo=1, routed)           0.189     4.021    tcnt[0]_i_8_n_0
    SLICE_X2Y348         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.167 f  tcnt[0]_i_4/O
                         net (fo=1, routed)           0.040     4.207    tcnt[0]_i_4_n_0
    SLICE_X2Y348         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.242 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.316     4.558    tcnt[0]_i_1_n_0
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.167    12.966    CLK_i_BUFG
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[18]/C
                         clock pessimism              0.370    13.336    
                         clock uncertainty           -0.035    13.300    
    SLICE_X1Y349         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    13.226    tcnt_reg[18]
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                  8.668    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 tcnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.357ns (30.025%)  route 0.832ns (69.975%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 12.966 - 10.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 1.605ns, distribution 0.824ns)
  Clock Net Delay (Destination): 2.167ns (routing 1.461ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.429     3.369    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y348         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.447 r  tcnt_reg[14]/Q
                         net (fo=3, routed)           0.287     3.734    tcnt_reg[14]
    SLICE_X2Y348         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     3.832 r  tcnt[0]_i_8/O
                         net (fo=1, routed)           0.189     4.021    tcnt[0]_i_8_n_0
    SLICE_X2Y348         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.167 f  tcnt[0]_i_4/O
                         net (fo=1, routed)           0.040     4.207    tcnt[0]_i_4_n_0
    SLICE_X2Y348         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.242 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.316     4.558    tcnt[0]_i_1_n_0
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.167    12.966    CLK_i_BUFG
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[19]/C
                         clock pessimism              0.370    13.336    
                         clock uncertainty           -0.035    13.300    
    SLICE_X1Y349         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    13.226    tcnt_reg[19]
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                  8.668    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 tcnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.357ns (30.101%)  route 0.829ns (69.899%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 12.965 - 10.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 1.605ns, distribution 0.824ns)
  Clock Net Delay (Destination): 2.166ns (routing 1.461ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.429     3.369    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y348         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.447 r  tcnt_reg[14]/Q
                         net (fo=3, routed)           0.287     3.734    tcnt_reg[14]
    SLICE_X2Y348         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     3.832 r  tcnt[0]_i_8/O
                         net (fo=1, routed)           0.189     4.021    tcnt[0]_i_8_n_0
    SLICE_X2Y348         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.167 f  tcnt[0]_i_4/O
                         net (fo=1, routed)           0.040     4.207    tcnt[0]_i_4_n_0
    SLICE_X2Y348         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.242 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.313     4.555    tcnt[0]_i_1_n_0
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.166    12.965    CLK_i_BUFG
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[20]/C
                         clock pessimism              0.370    13.335    
                         clock uncertainty           -0.035    13.299    
    SLICE_X1Y349         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    13.225    tcnt_reg[20]
  -------------------------------------------------------------------
                         required time                         13.225    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 tcnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.357ns (30.101%)  route 0.829ns (69.899%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 12.965 - 10.000 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 1.605ns, distribution 0.824ns)
  Clock Net Delay (Destination): 2.166ns (routing 1.461ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.429     3.369    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y348         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.447 r  tcnt_reg[14]/Q
                         net (fo=3, routed)           0.287     3.734    tcnt_reg[14]
    SLICE_X2Y348         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     3.832 r  tcnt[0]_i_8/O
                         net (fo=1, routed)           0.189     4.021    tcnt[0]_i_8_n_0
    SLICE_X2Y348         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.167 f  tcnt[0]_i_4/O
                         net (fo=1, routed)           0.040     4.207    tcnt[0]_i_4_n_0
    SLICE_X2Y348         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.242 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.313     4.555    tcnt[0]_i_1_n_0
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.166    12.965    CLK_i_BUFG
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[21]/C
                         clock pessimism              0.370    13.335    
                         clock uncertainty           -0.035    13.299    
    SLICE_X1Y349         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074    13.225    tcnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.225    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  8.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 tcnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.334ns (routing 0.874ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.970ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.334     1.874    CLK_i_BUFG
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y349         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.912 r  tcnt_reg[17]/Q
                         net (fo=3, routed)           0.055     1.967    tcnt_reg[17]
    SLICE_X1Y349         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.985 r  tcnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.992    tcnt_reg[16]_i_1_n_14
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.499     2.190    CLK_i_BUFG
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[17]/C
                         clock pessimism             -0.310     1.880    
    SLICE_X1Y349         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.926    tcnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 tcnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.330ns (routing 0.874ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.970ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.330     1.870    CLK_i_BUFG
    SLICE_X1Y350         FDRE                                         r  tcnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y350         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.908 r  tcnt_reg[25]/Q
                         net (fo=3, routed)           0.055     1.963    tcnt_reg[25]
    SLICE_X1Y350         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.981 r  tcnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.988    tcnt_reg[24]_i_1_n_14
    SLICE_X1Y350         FDRE                                         r  tcnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.495     2.186    CLK_i_BUFG
    SLICE_X1Y350         FDRE                                         r  tcnt_reg[25]/C
                         clock pessimism             -0.310     1.876    
    SLICE_X1Y350         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.922    tcnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 tcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.333ns (routing 0.874ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.970ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.333     1.873    CLK_i_BUFG
    SLICE_X1Y347         FDRE                                         r  tcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y347         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.911 r  tcnt_reg[1]/Q
                         net (fo=3, routed)           0.055     1.966    tcnt_reg[1]
    SLICE_X1Y347         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.984 r  tcnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.007     1.991    tcnt_reg[0]_i_2_n_14
    SLICE_X1Y347         FDRE                                         r  tcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.498     2.189    CLK_i_BUFG
    SLICE_X1Y347         FDRE                                         r  tcnt_reg[1]/C
                         clock pessimism             -0.310     1.879    
    SLICE_X1Y347         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.925    tcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 tcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.333ns (routing 0.874ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.970ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.333     1.873    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y348         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.911 r  tcnt_reg[9]/Q
                         net (fo=3, routed)           0.055     1.966    tcnt_reg[9]
    SLICE_X1Y348         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.984 r  tcnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.991    tcnt_reg[8]_i_1_n_14
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.498     2.189    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[9]/C
                         clock pessimism             -0.310     1.879    
    SLICE_X1Y348         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.925    tcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 tcnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.334ns (routing 0.874ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.970ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.334     1.874    CLK_i_BUFG
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y349         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.912 r  tcnt_reg[18]/Q
                         net (fo=3, routed)           0.058     1.970    tcnt_reg[18]
    SLICE_X1Y349         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.989 r  tcnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.996    tcnt_reg[16]_i_1_n_13
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.499     2.190    CLK_i_BUFG
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[18]/C
                         clock pessimism             -0.310     1.880    
    SLICE_X1Y349         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.926    tcnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 tcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.333ns (routing 0.874ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.970ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.333     1.873    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y348         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.911 r  tcnt_reg[10]/Q
                         net (fo=3, routed)           0.058     1.969    tcnt_reg[10]
    SLICE_X1Y348         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.988 r  tcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.995    tcnt_reg[8]_i_1_n_13
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.498     2.189    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[10]/C
                         clock pessimism             -0.310     1.879    
    SLICE_X1Y348         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.925    tcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.333ns (routing 0.874ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.970ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.333     1.873    CLK_i_BUFG
    SLICE_X1Y347         FDRE                                         r  tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y347         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.911 r  tcnt_reg[2]/Q
                         net (fo=3, routed)           0.058     1.969    tcnt_reg[2]
    SLICE_X1Y347         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.988 r  tcnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.007     1.995    tcnt_reg[0]_i_2_n_13
    SLICE_X1Y347         FDRE                                         r  tcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.498     2.189    CLK_i_BUFG
    SLICE_X1Y347         FDRE                                         r  tcnt_reg[2]/C
                         clock pessimism             -0.310     1.879    
    SLICE_X1Y347         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.925    tcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 tcnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.342%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.332ns (routing 0.874ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.970ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.332     1.872    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y348         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.911 r  tcnt_reg[15]/Q
                         net (fo=3, routed)           0.059     1.970    tcnt_reg[15]
    SLICE_X1Y348         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.988 r  tcnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.995    tcnt_reg[8]_i_1_n_8
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.496     2.187    CLK_i_BUFG
    SLICE_X1Y348         FDRE                                         r  tcnt_reg[15]/C
                         clock pessimism             -0.309     1.878    
    SLICE_X1Y348         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.924    tcnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 tcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.342%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.332ns (routing 0.874ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.970ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.332     1.872    CLK_i_BUFG
    SLICE_X1Y347         FDRE                                         r  tcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y347         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.911 r  tcnt_reg[7]/Q
                         net (fo=3, routed)           0.059     1.970    tcnt_reg[7]
    SLICE_X1Y347         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.988 r  tcnt_reg[0]_i_2/O[7]
                         net (fo=1, routed)           0.007     1.995    tcnt_reg[0]_i_2_n_8
    SLICE_X1Y347         FDRE                                         r  tcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.496     2.187    CLK_i_BUFG
    SLICE_X1Y347         FDRE                                         r  tcnt_reg[7]/C
                         clock pessimism             -0.309     1.878    
    SLICE_X1Y347         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.924    tcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 tcnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.342%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.333ns (routing 0.874ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.970ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.333     1.873    CLK_i_BUFG
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y349         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.912 r  tcnt_reg[23]/Q
                         net (fo=3, routed)           0.059     1.971    tcnt_reg[23]
    SLICE_X1Y349         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.989 r  tcnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.996    tcnt_reg[16]_i_1_n_8
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    CLK_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  CLK_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.497     2.188    CLK_i_BUFG
    SLICE_X1Y349         FDRE                                         r  tcnt_reg[23]/C
                         clock pessimism             -0.309     1.879    
    SLICE_X1Y349         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.925    tcnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { diff_clock_clk_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_X1Y50  CLK_i_BUFG_inst/I
Min Period        n/a     FDSE/C    n/a            0.550         10.000      9.450      SLICE_X0Y346  LED_o_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X0Y346  LED_o_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X1Y347  tcnt_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X1Y348  tcnt_reg[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X1Y348  tcnt_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X1Y348  tcnt_reg[12]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X1Y348  tcnt_reg[13]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X1Y348  tcnt_reg[14]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X1Y348  tcnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y347  tcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y348  tcnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y348  tcnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y349  tcnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y349  tcnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y349  tcnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y349  tcnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y347  tcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y349  tcnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y349  tcnt_reg[21]/C
High Pulse Width  Slow    FDSE/C    n/a            0.275         5.000       4.725      SLICE_X0Y346  LED_o_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y346  LED_o_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y346  LED_o_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y347  tcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y347  tcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y348  tcnt_reg[10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y348  tcnt_reg[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y348  tcnt_reg[11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y348  tcnt_reg[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X1Y348  tcnt_reg[12]/C



