# Reading D:/intelFPGA/18.1A/modelsim_ase/tcl/vsim/pref.tcl
# do seg_led_dynamic_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/18.1A/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:57 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:31:57 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/time_count.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:57 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/time_count.v 
# -- Compiling module time_count
# 
# Top level modules:
# 	time_count
# End time: 10:31:57 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:57 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v 
# -- Compiling module seg_led_dynamic
# 
# Top level modules:
# 	seg_led_dynamic
# End time: 10:31:57 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/prj/../tb {E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:57 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/prj/../tb" E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 10:31:57 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 10:31:57 on Sep 07,2023
# Loading work.top_tb
# Loading work.top
# Loading work.seg_led_dynamic
# Loading work.time_count
# ** Warning: (vsim-3015) E:/code/FPGACode/seg_led_dynamic/rtl/top.v(12): [PCDPC] - Port size (8) does not match connection size (6) for port 'dig'. The port definition is at: E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/inst_top/u_seg_led_dynamic File: E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v
# ** Warning: (vsim-3015) E:/code/FPGACode/seg_led_dynamic/rtl/top.v(12): [PCDPC] - Port size (6) does not match connection size (8) for port 'sel'. The port definition is at: E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/inst_top/u_seg_led_dynamic File: E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v(28)
#    Time: 45060 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v line 28
do seg_led_dynamic_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "E:/code/FPGACode/seg_led_dynamic/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "E:/code/FPGACode/seg_led_dynamic/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:35 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:32:35 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/time_count.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:35 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/time_count.v 
# -- Compiling module time_count
# 
# Top level modules:
# 	time_count
# End time: 10:32:35 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:35 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v 
# -- Compiling module seg_led_dynamic
# 
# Top level modules:
# 	seg_led_dynamic
# End time: 10:32:35 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/prj/../tb {E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:35 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/prj/../tb" E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 10:32:35 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# End time: 10:32:39 on Sep 07,2023, Elapsed time: 0:00:42
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 10:32:39 on Sep 07,2023
# Loading work.top_tb
# Loading work.top
# Loading work.seg_led_dynamic
# Loading work.time_count
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v(28)
#    Time: 45060 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v line 28
add wave -position insertpoint sim:/top_tb/inst_top/u_seg_led_dynamic/*
add wave -position insertpoint sim:/top_tb/inst_top/u_time_count/*
restart
run -all
# ** Note: $stop    : E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v(28)
#    Time: 45060 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v line 28
do seg_led_dynamic_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "E:/code/FPGACode/seg_led_dynamic/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "E:/code/FPGACode/seg_led_dynamic/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/code/FPGACode/seg_led_dynamic/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/code/FPGACode/seg_led_dynamic/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:25 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:36:25 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/time_count.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:25 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/time_count.v 
# -- Compiling module time_count
# 
# Top level modules:
# 	time_count
# End time: 10:36:25 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:25 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v 
# -- Compiling module seg_led_dynamic
# 
# Top level modules:
# 	seg_led_dynamic
# End time: 10:36:25 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/prj/../tb {E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:25 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/prj/../tb" E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 10:36:26 on Sep 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# End time: 10:36:27 on Sep 07,2023, Elapsed time: 0:03:48
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 10:36:27 on Sep 07,2023
# Loading work.top_tb
# Loading work.top
# Loading work.seg_led_dynamic
# Loading work.time_count
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v(28)
#    Time: 45060 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v line 28
add wave -position insertpoint sim:/top_tb/inst_top/u_seg_led_dynamic/*
add wave -position insertpoint sim:/top_tb/inst_top/u_time_count/*
restart
run -all
# ** Note: $stop    : E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v(28)
#    Time: 45060 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v line 28
do seg_led_dynamic_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "E:/code/FPGACode/seg_led_dynamic/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "E:/code/FPGACode/seg_led_dynamic/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:00 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:40:00 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/time_count.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:00 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/time_count.v 
# -- Compiling module time_count
# 
# Top level modules:
# 	time_count
# End time: 10:40:00 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:01 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v 
# -- Compiling module seg_led_dynamic
# 
# Top level modules:
# 	seg_led_dynamic
# End time: 10:40:01 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/prj/../tb {E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:01 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/prj/../tb" E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 10:40:01 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# End time: 10:40:03 on Sep 07,2023, Elapsed time: 0:03:36
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 10:40:03 on Sep 07,2023
# Loading work.top_tb
# Loading work.top
# Loading work.seg_led_dynamic
# Loading work.time_count
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v(28)
#    Time: 450060 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v line 28
add wave -position insertpoint sim:/top_tb/inst_top/u_seg_led_dynamic/*
add wave -position insertpoint sim:/top_tb/inst_top/u_time_count/*
restart
run -all
# ** Note: $stop    : E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v(28)
#    Time: 450060 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v line 28
do seg_led_dynamic_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "E:/code/FPGACode/seg_led_dynamic/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "E:/code/FPGACode/seg_led_dynamic/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/code/FPGACode/seg_led_dynamic/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/code/FPGACode/seg_led_dynamic/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:58 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:41:58 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/time_count.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:59 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/time_count.v 
# -- Compiling module time_count
# 
# Top level modules:
# 	time_count
# End time: 10:41:59 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/rtl {E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:59 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/rtl" E:/code/FPGACode/seg_led_dynamic/rtl/seg_led_dynamic.v 
# -- Compiling module seg_led_dynamic
# 
# Top level modules:
# 	seg_led_dynamic
# End time: 10:41:59 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/code/FPGACode/seg_led_dynamic/prj/../tb {E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:59 on Sep 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/code/FPGACode/seg_led_dynamic/prj/../tb" E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 10:41:59 on Sep 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# End time: 10:42:02 on Sep 07,2023, Elapsed time: 0:01:59
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 10:42:02 on Sep 07,2023
# Loading work.top_tb
# Loading work.top
# Loading work.seg_led_dynamic
# Loading work.time_count
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v(28)
#    Time: 900060 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v line 28
add wave -position insertpoint sim:/top_tb/inst_top/u_seg_led_dynamic/*
add wave -position insertpoint sim:/top_tb/inst_top/u_time_count/*
restart
run -all
# ** Note: $stop    : E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v(28)
#    Time: 900060 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at E:/code/FPGACode/seg_led_dynamic/prj/../tb/top_tb.v line 28
# End time: 10:49:22 on Sep 07,2023, Elapsed time: 0:07:20
# Errors: 0, Warnings: 0
