.include "macros.inc"

.section .text, "ax" # 801D77C4


.global func_801D77C4
func_801D77C4:
/* 801D77C4 001D4704  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801D77C8 001D4708  7C 08 02 A6 */	mflr r0
/* 801D77CC 001D470C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801D77D0 001D4710  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801D77D4 001D4714  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801D77D8 001D4718  7C 9E 23 78 */	mr r30, r4
/* 801D77DC 001D471C  AB E4 00 16 */	lha r31, 0x16(r4)
/* 801D77E0 001D4720  7F E0 07 35 */	extsh. r0, r31
/* 801D77E4 001D4724  41 81 00 18 */	bgt lbl_801D77FC
/* 801D77E8 001D4728  7F C3 F3 78 */	mr r3, r30
/* 801D77EC 001D472C  48 07 E0 3D */	bl func_80255828
/* 801D77F0 001D4730  C0 02 A7 D0 */	lfs f0, lbl_804541D0-_SDA2_BASE_(r2)
/* 801D77F4 001D4734  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 801D77F8 001D4738  41 82 00 48 */	beq lbl_801D7840
.global lbl_801D77FC
lbl_801D77FC:
/* 801D77FC 001D473C  38 9F FF FF */	addi r4, r31, -1
/* 801D7800 001D4740  7C 80 07 35 */	extsh. r0, r4
/* 801D7804 001D4744  40 80 00 08 */	bge lbl_801D780C
/* 801D7808 001D4748  38 80 00 00 */	li r4, 0
.global lbl_801D780C
lbl_801D780C:
/* 801D780C 001D474C  B0 9E 00 16 */	sth r4, 0x16(r30)
/* 801D7810 001D4750  7F C3 F3 78 */	mr r3, r30
/* 801D7814 001D4754  7C 80 07 34 */	extsh r0, r4
/* 801D7818 001D4758  C8 22 A8 08 */	lfd f1, lbl_80454208-_SDA2_BASE_(r2)
/* 801D781C 001D475C  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 801D7820 001D4760  90 01 00 0C */	stw r0, 0xc(r1)
/* 801D7824 001D4764  3C 00 43 30 */	lis r0, 0x4330
/* 801D7828 001D4768  90 01 00 08 */	stw r0, 8(r1)
/* 801D782C 001D476C  C8 01 00 08 */	lfd f0, 8(r1)
/* 801D7830 001D4770  EC 20 08 28 */	fsubs f1, f0, f1
/* 801D7834 001D4774  C0 02 A8 2C */	lfs f0, lbl_8045422C-_SDA2_BASE_(r2)
/* 801D7838 001D4778  EC 21 00 24 */	fdivs f1, f1, f0
/* 801D783C 001D477C  48 07 DF 95 */	bl func_802557D0
.global lbl_801D7840
lbl_801D7840:
/* 801D7840 001D4780  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801D7844 001D4784  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801D7848 001D4788  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801D784C 001D478C  7C 08 03 A6 */	mtlr r0
/* 801D7850 001D4790  38 21 00 20 */	addi r1, r1, 0x20
/* 801D7854 001D4794  4E 80 00 20 */	blr 
