/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  reg [4:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  reg [28:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [20:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [16:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = celloutsig_0_31z ? celloutsig_0_32z : celloutsig_0_6z[1];
  assign celloutsig_1_8z = in_data[124] ? 1'h0 : celloutsig_1_5z;
  assign celloutsig_0_5z = in_data[69] ? celloutsig_0_4z[21] : in_data[25];
  assign celloutsig_0_10z = celloutsig_0_7z ? celloutsig_0_7z : celloutsig_0_4z[21];
  assign celloutsig_0_13z = celloutsig_0_0z[3] ? celloutsig_0_12z : celloutsig_0_2z[0];
  assign celloutsig_1_1z = ~(1'h0 & in_data[161]);
  assign celloutsig_1_5z = ~(1'h0 & in_data[103]);
  assign celloutsig_1_12z = ~(celloutsig_1_4z & celloutsig_1_11z);
  assign celloutsig_1_18z = ~(celloutsig_1_12z & in_data[178]);
  assign celloutsig_0_7z = ~(in_data[57] & celloutsig_0_6z[0]);
  assign celloutsig_0_19z = ~(celloutsig_0_16z & celloutsig_0_4z[2]);
  assign celloutsig_0_22z = ~(celloutsig_0_19z & celloutsig_0_9z[2]);
  assign celloutsig_1_19z = ~(celloutsig_1_8z | celloutsig_1_9z);
  assign celloutsig_0_23z = ~(in_data[13] | celloutsig_0_6z[1]);
  assign celloutsig_1_3z = in_data[99] | ~(1'h0);
  assign celloutsig_1_4z = celloutsig_1_1z | ~(1'h0);
  assign celloutsig_0_12z = in_data[12] | ~(celloutsig_0_0z[7]);
  assign celloutsig_0_20z = celloutsig_0_9z[1] | ~(celloutsig_0_1z);
  assign celloutsig_0_27z = celloutsig_0_17z | ~(celloutsig_0_20z);
  assign celloutsig_0_42z = { celloutsig_0_41z[2:0], celloutsig_0_38z } + { in_data[89:88], celloutsig_0_23z, celloutsig_0_29z };
  assign celloutsig_0_9z = celloutsig_0_4z[6:3] + celloutsig_0_8z[11:8];
  assign celloutsig_0_6z = celloutsig_0_0z[6:4] & celloutsig_0_3z[4:2];
  assign celloutsig_0_32z = { celloutsig_0_8z[20], celloutsig_0_0z[12:11], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_12z } && { celloutsig_0_0z[11], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_27z };
  assign celloutsig_1_9z = in_data[101:96] && celloutsig_1_7z[9:5];
  assign celloutsig_0_29z = { in_data[89:79], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_22z } && { celloutsig_0_26z[6:1], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_0z[12:11], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_13z };
  assign celloutsig_0_31z = celloutsig_0_27z & ~(celloutsig_0_12z);
  assign celloutsig_0_1z = in_data[37] & ~(celloutsig_0_0z[3]);
  assign celloutsig_0_16z = celloutsig_0_12z & ~(celloutsig_0_7z);
  assign celloutsig_0_3z = celloutsig_0_0z[13:7] % { 1'h1, in_data[46:41] };
  assign celloutsig_1_7z = { celloutsig_1_6z[7:2], 1'h0, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z } % { 1'h1, celloutsig_1_6z[1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, 1'h0, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_41z = { celloutsig_0_4z[13:12], celloutsig_0_1z, celloutsig_0_5z } % { 3'h4, celloutsig_0_13z };
  assign celloutsig_0_8z = { celloutsig_0_0z[11:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, in_data[54:42], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_18z = celloutsig_0_8z[14:5] % { 1'h1, celloutsig_0_4z[24:22], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_2z[1], celloutsig_0_19z, celloutsig_0_20z } % { 1'h1, celloutsig_0_18z[7:6] };
  assign celloutsig_0_26z = { celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_6z } % { 1'h1, celloutsig_0_8z[13:8] };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z } != { celloutsig_1_10z[8:2], 1'h0, celloutsig_1_3z, celloutsig_1_4z, 1'h0, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_17z = | { celloutsig_0_2z[3], celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[16:1] ^ in_data[76:61];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 29'h00000000;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_0z[12:0], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_2z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[87:83];
  assign { celloutsig_1_6z[1], celloutsig_1_6z[8:2] } = { celloutsig_1_5z, in_data[119:113] } & { in_data[116], in_data[123:117] };
  assign { celloutsig_1_10z[11:2], celloutsig_1_10z[15:13] } = { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z } & { in_data[125:117], celloutsig_1_3z, in_data[129:127] };
  assign { celloutsig_1_10z[16], celloutsig_1_10z[12], celloutsig_1_10z[1:0] } = 4'h0;
  assign celloutsig_1_6z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
