library IEEE;

use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

use work.all;

entity Test_MPY8 is
end Test_MPY8;

architecture testbench of Test_MPY8 is 
signal clk, mpy : std_logic;
signal a, b : std_logic_vector (7 downto 0);
signal prod : std_logic_vector (15 downto 0);
signal  rdy : std_logic;
begin

MPY8_Entity : MPY8
	port map( clk => clk, a => a, b => b, prod => prod, rdy => rdy);
	
	process is
		begin
		a <= "00000100"; b <= "00000111"; mpy <= '1'; --a = 4, b = 7 
		wait for 160 ns;
		mpy <= '0';
		wait for 160 ns;
		b <= "11111001"; mpy <= '1'; -- a = 4, b = -7
		wait for 160 ns;
		mpy <= '0';
		wait;
	end process;
	
	process is
	begin
		clk <= '0', '1' after 20 ns;
		wait for 160 ns;
	end process;
end testbench; 
		
		
			