<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VM.TLB.Cache.Memory.Simulator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CacheTest2way_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CacheTest2way_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CacheTest2way_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CacheTestDirect_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DirectCacheTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DirectCacheTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DirectCacheTest_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FinalTest_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="HardDiskTest_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MainMemoryTest_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ProcessorTest_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TLBTest4way_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TLBTest4way_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TLB_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TlbTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mainMemory_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1657356301" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1657356301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1657367874" xil_pn:in_ck="-6318090445618468084" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1657367874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AllInOne.vhd"/>
      <outfile xil_pn:name="Cach.vhd"/>
      <outfile xil_pn:name="CacheTest2way.vhd"/>
      <outfile xil_pn:name="CacheTestDirect.vhd"/>
      <outfile xil_pn:name="FinalTest.vhd"/>
      <outfile xil_pn:name="HardDisk.vhd"/>
      <outfile xil_pn:name="HardDiskTest.vhd"/>
      <outfile xil_pn:name="MainMemoryTest.vhd"/>
      <outfile xil_pn:name="Processor.vhd"/>
      <outfile xil_pn:name="ProcessorTest.vhd"/>
      <outfile xil_pn:name="TLB.vhd"/>
      <outfile xil_pn:name="TLBTest4way.vhd"/>
      <outfile xil_pn:name="TlbTest.vhd"/>
      <outfile xil_pn:name="mainMemory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1657368121" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7162218620159424141" xil_pn:start_ts="1657368121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1657368121" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5718720327748657339" xil_pn:start_ts="1657368121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1657351810" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2669809401504289912" xil_pn:start_ts="1657351810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1657367874" xil_pn:in_ck="-6318090445618468084" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1657367874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AllInOne.vhd"/>
      <outfile xil_pn:name="Cach.vhd"/>
      <outfile xil_pn:name="CacheTest2way.vhd"/>
      <outfile xil_pn:name="CacheTestDirect.vhd"/>
      <outfile xil_pn:name="FinalTest.vhd"/>
      <outfile xil_pn:name="HardDisk.vhd"/>
      <outfile xil_pn:name="HardDiskTest.vhd"/>
      <outfile xil_pn:name="MainMemoryTest.vhd"/>
      <outfile xil_pn:name="Processor.vhd"/>
      <outfile xil_pn:name="ProcessorTest.vhd"/>
      <outfile xil_pn:name="TLB.vhd"/>
      <outfile xil_pn:name="TLBTest4way.vhd"/>
      <outfile xil_pn:name="TlbTest.vhd"/>
      <outfile xil_pn:name="mainMemory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1657368125" xil_pn:in_ck="-6318090445618468084" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-54692454955435785" xil_pn:start_ts="1657368121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CacheTest2way_beh.prj"/>
      <outfile xil_pn:name="CacheTest2way_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1657368125" xil_pn:in_ck="-7958849781701531595" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1847404390445301348" xil_pn:start_ts="1657368125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CacheTest2way_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
