--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Counter_BinDec.twx Counter_BinDec.ncd -o
Counter_BinDec.twr Counter_BinDec.pcf -ucf Counter_BinDec.ucf

Design file:              Counter_BinDec.ncd
Physical constraint file: Counter_BinDec.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Clr         |    5.303(R)|      SLOW  |   -1.443(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Q<0>        |         8.696(R)|      SLOW  |         4.200(R)|      FAST  |Clk_BUFGP         |   0.000|
Q<1>        |         8.965(R)|      SLOW  |         4.144(R)|      FAST  |Clk_BUFGP         |   0.000|
Q<2>        |         8.983(R)|      SLOW  |         4.136(R)|      FAST  |Clk_BUFGP         |   0.000|
Q<3>        |         8.567(R)|      SLOW  |         4.122(R)|      FAST  |Clk_BUFGP         |   0.000|
Q<4>        |         8.376(R)|      SLOW  |         4.132(R)|      FAST  |Clk_BUFGP         |   0.000|
Q<5>        |         8.880(R)|      SLOW  |         4.199(R)|      FAST  |Clk_BUFGP         |   0.000|
Q<6>        |         9.278(R)|      SLOW  |         4.206(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.501|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BinDec         |Q<0>           |    8.027|
BinDec         |Q<1>           |    7.350|
BinDec         |Q<2>           |    7.687|
BinDec         |Q<3>           |    7.633|
BinDec         |Q<4>           |    8.018|
BinDec         |Q<5>           |    7.920|
BinDec         |Q<6>           |    8.197|
---------------+---------------+---------+


Analysis completed Sun Oct 13 12:24:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



