Version 4
SHEET 1 1240 680
WIRE 48 32 -176 32
WIRE 448 32 48 32
WIRE 960 32 448 32
WIRE -176 64 -176 32
WIRE 48 96 48 32
WIRE 448 96 448 32
WIRE 0 144 -96 144
WIRE 128 144 112 144
WIRE 400 144 320 144
WIRE 128 160 128 144
WIRE 320 160 320 144
WIRE 320 160 128 160
WIRE 512 160 512 144
WIRE 672 160 512 160
WIRE 0 208 -32 208
WIRE 208 208 112 208
WIRE 400 208 368 208
WIRE 608 208 512 208
WIRE -32 224 -32 208
WIRE -32 224 -96 224
WIRE 368 224 368 208
WIRE 368 224 304 224
WIRE 960 288 960 32
WIRE 960 288 704 288
WIRE 48 320 48 256
WIRE 448 320 448 256
WIRE 704 352 704 288
WIRE 960 352 960 288
WIRE 608 384 608 208
WIRE 672 384 608 384
WIRE 896 400 752 400
WIRE 1120 400 1040 400
WIRE 208 416 208 208
WIRE 672 416 208 416
WIRE 704 496 704 448
WIRE 960 496 960 448
FLAG -96 144 A
IOPIN -96 144 In
FLAG -96 224 B
IOPIN -96 224 In
FLAG 304 224 Cin
IOPIN 304 224 In
FLAG 672 160 Sum
IOPIN 672 160 Out
FLAG -176 64 Vdd
IOPIN -176 64 In
FLAG 48 320 GND
IOPIN 48 320 In
FLAG 704 496 GND
IOPIN 704 496 In
FLAG 960 496 GND
IOPIN 960 496 In
FLAG 1120 400 Cout
IOPIN 1120 400 Out
FLAG 448 320 GND
IOPIN 448 320 In
SYMBOL HALF_ADDER 256 176 R0
SYMATTR InstName X5
SYMBOL HALF_ADDER 656 176 R0
SYMATTR InstName X6
SYMBOL NOR_Gate 832 416 R0
SYMATTR InstName X7
SYMBOL INVERTER_Gate 1104 400 R0
SYMATTR InstName X8
