<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow 1200mV 0C Model Removal: &apos;clock_50_1&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >4.678</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][7]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.516</TD>
<TD >5.365</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.678</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][0]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.516</TD>
<TD >5.365</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.678</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][2]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.516</TD>
<TD >5.365</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.678</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.537</TD>
<TD >5.386</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.678</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_cmd_width_adapter|count[0]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.537</TD>
<TD >5.386</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.678</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_cmd_width_adapter|use_reg</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.537</TD>
<TD >5.386</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.678</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.537</TD>
<TD >5.386</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.678</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.537</TD>
<TD >5.386</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.681</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][79]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.521</TD>
<TD >5.373</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.681</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[0][78]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.521</TD>
<TD >5.373</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.681</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[0]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.523</TD>
<TD >5.375</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.681</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem_used[1]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.523</TD>
<TD >5.375</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.681</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.523</TD>
<TD >5.375</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.681</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.523</TD>
<TD >5.375</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.684</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.529</TD>
<TD >5.384</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.684</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.529</TD>
<TD >5.384</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.712</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[8]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.496</TD>
<TD >5.379</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.712</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[14]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.496</TD>
<TD >5.379</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.712</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[17]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.496</TD>
<TD >5.379</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.712</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[20]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.496</TD>
<TD >5.379</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.712</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[23]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.496</TD>
<TD >5.379</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.712</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[29]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.496</TD>
<TD >5.379</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.003</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.501</TD>
<TD >5.675</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.003</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.501</TD>
<TD >5.675</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.047</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.142</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.047</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.142</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.047</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.142</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.047</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.142</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.048</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.134</TD>
<TD >5.353</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.048</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.134</TD>
<TD >5.353</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.048</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.134</TD>
<TD >5.353</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.048</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[112]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.134</TD>
<TD >5.353</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.061</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.104</TD>
<TD >5.336</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.061</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.104</TD>
<TD >5.336</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.061</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.104</TD>
<TD >5.336</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.061</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.104</TD>
<TD >5.336</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.061</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.081</TD>
<TD >5.313</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.061</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[0]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.081</TD>
<TD >5.313</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.062</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[20]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.103</TD>
<TD >5.336</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.062</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[22]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.103</TD>
<TD >5.336</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.062</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[23]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.103</TD>
<TD >5.336</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.062</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[29]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.103</TD>
<TD >5.336</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.066</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[18]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.065</TD>
<TD >5.302</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.069</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[0]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.125</TD>
<TD >5.365</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.069</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[2]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.125</TD>
<TD >5.365</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.069</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[3]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.125</TD>
<TD >5.365</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.069</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[7]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.125</TD>
<TD >5.365</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.069</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[13]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.125</TD>
<TD >5.365</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.069</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[19]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.125</TD>
<TD >5.365</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.069</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[27]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.125</TD>
<TD >5.365</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.069</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[28]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.125</TD>
<TD >5.365</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.069</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter|data_reg[30]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.125</TD>
<TD >5.365</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][20]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][20]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][21]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][21]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[21]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][22]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][22]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][23]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][23]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][24]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][24]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[24]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][25]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][25]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[25]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.122</TD>
<TD >5.363</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][0]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.120</TD>
<TD >5.361</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.120</TD>
<TD >5.361</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.120</TD>
<TD >5.361</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][79]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.120</TD>
<TD >5.361</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem[1][78]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.120</TD>
<TD >5.361</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.120</TD>
<TD >5.361</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.120</TD>
<TD >5.361</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.070</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.120</TD>
<TD >5.361</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][4]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.141</TD>
<TD >5.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][4]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.141</TD>
<TD >5.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][5]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.141</TD>
<TD >5.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][5]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.141</TD>
<TD >5.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[5]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.141</TD>
<TD >5.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][6]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.141</TD>
<TD >5.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][6]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.141</TD>
<TD >5.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][7]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.118</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][8]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.141</TD>
<TD >5.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][8]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.141</TD>
<TD >5.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[8]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.141</TD>
<TD >5.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][9]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.118</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][9]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.118</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[9]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.118</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][10]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.118</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][10]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.118</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[10]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.118</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][11]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.141</TD>
<TD >5.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][11]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.141</TD>
<TD >5.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[11]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.141</TD>
<TD >5.383</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][12]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.118</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][12]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.118</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|av_readdata_pre[12]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.118</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[0][13]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.118</TD>
<TD >5.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.071</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rdata_fifo|mem[1][13]</TD>
<TD >clock_50_1</TD>
<TD >clock_50_1</TD>
<TD >0.000</TD>
<TD >0.118</TD>
<TD >5.360</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
