/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [29:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  reg [11:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  reg [13:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [3:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire celloutsig_0_67z;
  wire [2:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_72z;
  wire [7:0] celloutsig_0_77z;
  wire celloutsig_0_79z;
  wire [13:0] celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire celloutsig_0_97z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  reg [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [21:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_5z[8] | celloutsig_0_23z;
  assign celloutsig_0_37z = celloutsig_0_33z[1] | celloutsig_0_30z[14];
  assign celloutsig_0_41z = celloutsig_0_38z[8] | celloutsig_0_11z;
  assign celloutsig_0_44z = celloutsig_0_35z | celloutsig_0_5z[0];
  assign celloutsig_0_47z = celloutsig_0_17z | celloutsig_0_13z;
  assign celloutsig_0_49z = celloutsig_0_41z | celloutsig_0_43z[3];
  assign celloutsig_0_50z = celloutsig_0_2z | celloutsig_0_15z[8];
  assign celloutsig_0_58z = celloutsig_0_10z | celloutsig_0_1z[4];
  assign celloutsig_0_61z = celloutsig_0_52z | celloutsig_0_53z[1];
  assign celloutsig_0_63z = celloutsig_0_44z | celloutsig_0_29z;
  assign celloutsig_0_67z = celloutsig_0_63z | celloutsig_0_61z;
  assign celloutsig_0_12z = celloutsig_0_1z[4] | celloutsig_0_3z;
  assign celloutsig_0_9z = celloutsig_0_7z[1] | celloutsig_0_1z[22];
  assign celloutsig_0_97z = celloutsig_0_30z[14] | celloutsig_0_57z[1];
  assign celloutsig_1_1z = celloutsig_1_0z[0] | celloutsig_1_0z[2];
  assign celloutsig_0_10z = celloutsig_0_4z | celloutsig_0_5z[4];
  assign celloutsig_1_5z = celloutsig_1_4z[4] | celloutsig_1_0z[3];
  assign celloutsig_1_8z = celloutsig_1_2z[3] | celloutsig_1_4z[1];
  assign celloutsig_1_9z = celloutsig_1_7z | celloutsig_1_1z;
  assign celloutsig_1_10z = celloutsig_1_7z | celloutsig_1_8z;
  assign celloutsig_0_19z = celloutsig_0_17z | celloutsig_0_1z[8];
  assign celloutsig_0_22z = celloutsig_0_7z[9] | celloutsig_0_3z;
  assign celloutsig_0_2z = in_data[50] | celloutsig_0_0z;
  assign celloutsig_0_23z = celloutsig_0_0z | celloutsig_0_22z;
  assign celloutsig_0_24z = celloutsig_0_15z[13] | celloutsig_0_12z;
  assign celloutsig_0_17z = celloutsig_0_12z | celloutsig_0_7z[5];
  assign celloutsig_0_27z = celloutsig_0_5z[6] | celloutsig_0_17z;
  assign celloutsig_0_29z = celloutsig_0_26z[0] | celloutsig_0_12z;
  assign celloutsig_0_0z = ~(in_data[19] ^ in_data[16]);
  assign celloutsig_0_3z = ~(celloutsig_0_1z[8] ^ celloutsig_0_2z);
  assign celloutsig_0_40z = ~(celloutsig_0_17z ^ celloutsig_0_22z);
  assign celloutsig_0_42z = ~(celloutsig_0_41z ^ in_data[14]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z ^ in_data[32]);
  assign celloutsig_0_48z = ~(celloutsig_0_28z ^ celloutsig_0_44z);
  assign celloutsig_0_52z = ~(celloutsig_0_0z ^ celloutsig_0_23z);
  assign celloutsig_0_54z = ~(celloutsig_0_45z[12] ^ celloutsig_0_11z);
  assign celloutsig_0_79z = ~(celloutsig_0_54z ^ celloutsig_0_14z[1]);
  assign celloutsig_0_87z = ~(celloutsig_0_53z[2] ^ celloutsig_0_26z[3]);
  assign celloutsig_1_7z = ~(celloutsig_1_5z ^ celloutsig_1_1z);
  assign celloutsig_1_12z = ~(celloutsig_1_9z ^ celloutsig_1_7z);
  assign celloutsig_0_11z = ~(in_data[88] ^ celloutsig_0_12z);
  assign celloutsig_1_18z = ~(celloutsig_1_0z[3] ^ celloutsig_1_13z[6]);
  assign celloutsig_1_19z = ~(celloutsig_1_16z[0] ^ celloutsig_1_7z);
  assign celloutsig_0_13z = ~(celloutsig_0_4z ^ celloutsig_0_1z[4]);
  assign celloutsig_0_16z = ~(celloutsig_0_13z ^ celloutsig_0_3z);
  assign celloutsig_0_28z = ~(celloutsig_0_13z ^ celloutsig_0_5z[4]);
  assign celloutsig_0_33z = { celloutsig_0_15z[3:1], celloutsig_0_29z } & celloutsig_0_7z[5:2];
  assign celloutsig_0_43z = { celloutsig_0_15z[15:11], celloutsig_0_37z } & { celloutsig_0_1z[25:23], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[33:25], celloutsig_0_0z } & { celloutsig_0_1z[10:3], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_53z = { celloutsig_0_38z[9:7], celloutsig_0_27z } & { celloutsig_0_45z[6:4], celloutsig_0_42z };
  assign celloutsig_0_57z = { celloutsig_0_4z, celloutsig_0_48z, celloutsig_0_44z, celloutsig_0_17z } & { celloutsig_0_38z[8:6], celloutsig_0_12z };
  assign celloutsig_0_6z = { in_data[27:26], celloutsig_0_3z } & celloutsig_0_1z[23:21];
  assign celloutsig_0_7z = in_data[22:9] & { celloutsig_0_1z[6:3], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_72z = { celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_61z, celloutsig_0_21z } & { celloutsig_0_53z[3], celloutsig_0_47z, celloutsig_0_0z, celloutsig_0_41z, celloutsig_0_57z, celloutsig_0_12z, celloutsig_0_50z, celloutsig_0_35z };
  assign celloutsig_0_77z = { celloutsig_0_15z[8:4], celloutsig_0_19z, celloutsig_0_47z, celloutsig_0_37z } & { celloutsig_0_18z[9:6], celloutsig_0_67z, celloutsig_0_58z, celloutsig_0_49z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[136:133] & in_data[118:115];
  assign celloutsig_1_2z = { in_data[135:119], celloutsig_1_0z, celloutsig_1_1z } & in_data[117:96];
  assign celloutsig_1_3z = { celloutsig_1_2z[11:3], celloutsig_1_1z } & celloutsig_1_2z[16:7];
  assign celloutsig_1_4z = { celloutsig_1_2z[14:10], celloutsig_1_1z, celloutsig_1_1z } & { celloutsig_1_3z[4:2], celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_3z[9:4], celloutsig_1_9z } & { celloutsig_1_2z[11:7], celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_1z = { in_data[82:54], celloutsig_0_0z } & { in_data[49:26], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = { in_data[42:40], celloutsig_0_2z, celloutsig_0_3z } & { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_13z } & { celloutsig_0_14z[2:0], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_1z[26:22], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z } & { celloutsig_0_15z[16:15], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_20z = { celloutsig_0_18z[11:8], celloutsig_0_11z } & in_data[55:51];
  assign celloutsig_0_21z = { celloutsig_0_20z[2], celloutsig_0_14z, celloutsig_0_2z } & { in_data[67:63], celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_0_26z = { celloutsig_0_1z[7], celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_20z } & celloutsig_0_18z[9:2];
  assign celloutsig_0_30z = { celloutsig_0_18z[7:1], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_23z } & { celloutsig_0_21z[4], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_9z };
  always_latch
    if (clkin_data[64]) celloutsig_0_38z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_38z = celloutsig_0_15z[13:2];
  always_latch
    if (clkin_data[64]) celloutsig_0_45z = 14'h0000;
    else if (celloutsig_1_18z) celloutsig_0_45z = { celloutsig_0_41z, celloutsig_0_40z, celloutsig_0_18z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_16z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_16z = { celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_9z };
  assign { out_data[32], out_data[36], out_data[40:37], out_data[34], out_data[35] } = { celloutsig_0_87z, celloutsig_0_79z, celloutsig_0_77z[3:0], celloutsig_0_49z, celloutsig_0_17z } & { celloutsig_0_0z, celloutsig_0_72z[2], celloutsig_0_72z[6:3], celloutsig_0_28z, celloutsig_0_72z[1] };
  assign { out_data[128], out_data[96], out_data[33], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_97z };
endmodule
