// Seed: 3903182083
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4#(.id_5(1))
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout tri1 id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd26
) (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    input wire _id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri0 id_6
);
  initial @(posedge 1) if (1);
  wire [id_3 : id_3] id_8, id_9;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
