//
// File created by:  irun
// Do not modify this file
//
-64bit
-nocopyright
+name+mkAdderTest
+nclibdirname+INCA_libs_hdlsim
-log
hdlsim.log
"+define+BSV_ASSIGNMENT_DELAY=#1"
+define+BSV_NO_INITIAL_BLOCKS
+libext+.v
+access+rw
-timescale
1ps/1ps
/u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog/ClockGen.v
-top
worklib.mkAdderTest
"vlog/*.v"
-y
/u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog
-input
/homes/mrhamid/6888_prj/6888_Project/bsv-standard/bin/dump.tcl
