#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Sep  2 13:34:27 2020
# Process ID: 26597
# Current directory: /home/vladimir/FACTOR2_bins/project_led.runs/impl_2
# Command line: vivado -log factor.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source factor.tcl -notrace
# Log file: /home/vladimir/FACTOR2_bins/project_led.runs/impl_2/factor.vdi
# Journal file: /home/vladimir/FACTOR2_bins/project_led.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source factor.tcl -notrace
Command: link_design -top factor -part xc7a100tfgg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tfgg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.dcp' for cell 'mac_inst/fifo_26010'
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_apo/fifo_apo.dcp' for cell 'mac_inst/fifo_apo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_arp/fifo_arp.dcp' for cell 'mac_inst/fifo_arp_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1739.070 ; gain = 0.000 ; free physical = 2493 ; free virtual = 22995
INFO: [Netlist 29-17] Analyzing 819 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/pll/pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.449 ; gain = 518.805 ; free physical = 1984 ; free virtual = 22505
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'mac_inst/fifo_26010/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'mac_inst/fifo_26010/U0'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'mac_inst/fifo_26100/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'mac_inst/fifo_26100/U0'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_bins_inst/fifo_rx/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_bins_inst/fifo_rx/U0'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_bins_inst/fifo_tx/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_bins_inst/fifo_tx/U0'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_dfs_inst/fifo_rx/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_dfs_inst/fifo_rx/U0'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_dfs_inst/fifo_tx/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_dfs_inst/fifo_tx/U0'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_arp/fifo_arp.xdc] for cell 'mac_inst/fifo_arp_inst/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_arp/fifo_arp.xdc] for cell 'mac_inst/fifo_arp_inst/U0'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_apo/fifo_apo.xdc] for cell 'mac_inst/fifo_apo_inst/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_apo/fifo_apo.xdc] for cell 'mac_inst/fifo_apo_inst/U0'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/constrs_1/new/LED.xdc]
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/constrs_1/new/LED.xdc]
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'mac_inst/fifo_26010/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'mac_inst/fifo_26010/U0'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'mac_inst/fifo_26100/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'mac_inst/fifo_26100/U0'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_bins_inst/fifo_rx/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_bins_inst/fifo_rx/U0'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_bins_inst/fifo_tx/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_bins_inst/fifo_tx/U0'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_dfs_inst/fifo_rx/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_dfs_inst/fifo_rx/U0'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_dfs_inst/fifo_tx/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_dfs_inst/fifo_tx/U0'
Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_apo/fifo_apo_clocks.xdc] for cell 'mac_inst/fifo_apo_inst/U0'
Finished Parsing XDC File [/home/vladimir/FACTOR2_bins/project_led.srcs/sources_1/ip/fifo_apo/fifo_apo_clocks.xdc] for cell 'mac_inst/fifo_apo_inst/U0'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/vladimir/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2374.449 ; gain = 0.000 ; free physical = 1990 ; free virtual = 22511
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 275 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 131 instances
  RAM64M => RAM64M (inverted pins: WCLK) (RAMD64E(x4)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 128 instances
  RAM64X1D => RAM64X1D (inverted pins: WCLK) (RAMD64E(x2)): 8 instances

18 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2374.449 ; gain = 902.738 ; free physical = 1990 ; free virtual = 22511
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PHY_MDIO expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2406.465 ; gain = 32.016 ; free physical = 1961 ; free virtual = 22483

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14221a160

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2406.465 ; gain = 0.000 ; free physical = 1957 ; free virtual = 22478

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 160d9192d

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2516.465 ; gain = 0.000 ; free physical = 1803 ; free virtual = 22324
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 19 cells
INFO: [Opt 31-1021] In phase Retarget, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 131b99400

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2516.465 ; gain = 0.000 ; free physical = 1803 ; free virtual = 22324
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Constant propagation, 14 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19d3fa7ba

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2516.465 ; gain = 0.000 ; free physical = 1802 ; free virtual = 22324
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 224 cells
INFO: [Opt 31-1021] In phase Sweep, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 19d3fa7ba

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2516.465 ; gain = 0.000 ; free physical = 1802 ; free virtual = 22324
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19d3fa7ba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2516.465 ; gain = 0.000 ; free physical = 1802 ; free virtual = 22324
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19d3fa7ba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2516.465 ; gain = 0.000 ; free physical = 1803 ; free virtual = 22324
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              19  |                                             12  |
|  Constant propagation         |               0  |               2  |                                             14  |
|  Sweep                        |               0  |             224  |                                             75  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             13  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2516.465 ; gain = 0.000 ; free physical = 1803 ; free virtual = 22324
Ending Logic Optimization Task | Checksum: 149cd6e2d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2516.465 ; gain = 0.000 ; free physical = 1803 ; free virtual = 22324

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.743 | TNS=-391.911 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 208f5236b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2810.180 ; gain = 0.000 ; free physical = 1793 ; free virtual = 22320
Ending Power Optimization Task | Checksum: 208f5236b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.180 ; gain = 293.715 ; free physical = 1800 ; free virtual = 22326

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 208f5236b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.180 ; gain = 0.000 ; free physical = 1800 ; free virtual = 22326

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.180 ; gain = 0.000 ; free physical = 1800 ; free virtual = 22326
Ending Netlist Obfuscation Task | Checksum: 11d448005

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.180 ; gain = 0.000 ; free physical = 1800 ; free virtual = 22326
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.180 ; gain = 435.730 ; free physical = 1799 ; free virtual = 22326
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.180 ; gain = 0.000 ; free physical = 1795 ; free virtual = 22322
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2810.180 ; gain = 0.000 ; free physical = 1785 ; free virtual = 22313
INFO: [Common 17-1381] The checkpoint '/home/vladimir/FACTOR2_bins/project_led.runs/impl_2/factor_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file factor_drc_opted.rpt -pb factor_drc_opted.pb -rpx factor_drc_opted.rpx
Command: report_drc -file factor_drc_opted.rpt -pb factor_drc_opted.pb -rpx factor_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vladimir/FACTOR2_bins/project_led.runs/impl_2/factor_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PHY_MDIO expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1781 ; free virtual = 22312
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10f9bd3a7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1781 ; free virtual = 22312
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1781 ; free virtual = 22313

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'mac_inst/fifo_apo_inst_i_1' is driving clock pin of 73 registers. This could lead to large hold time violations. First few involved registers are:
	mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg {FDPE}
	mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg {FDPE}
	mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3] {FDCE}
	mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2] {FDCE}
	mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg {FDPE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f7471b88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1739 ; free virtual = 22292

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12ed54ea0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1768 ; free virtual = 22315

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12ed54ea0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1768 ; free virtual = 22315
Phase 1 Placer Initialization | Checksum: 12ed54ea0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1768 ; free virtual = 22316

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1df8f87c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1760 ; free virtual = 22310

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 160 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 72 nets or cells. Created 2 new cells, deleted 70 existing cells and moved 0 existing cell
INFO: [Physopt 32-1022] Very high fanout net 'adc_wr_addr_reg_n_0_[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1027 to 260 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc_wr_addr_reg_n_0_[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1028 to 261 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc_wr_addr_reg_n_0_[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1027 to 260 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc_wr_addr_reg_n_0_[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1027 to 260 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc_wr_addr_reg_n_0_[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1028 to 261 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'adc_wr_addr_reg_n_0_[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1028 to 261 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1742 ; free virtual = 22295

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             70  |                    72  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |             70  |                    72  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1340e6515

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1742 ; free virtual = 22295
Phase 2.2 Global Placement Core | Checksum: 1e1a82b13

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1741 ; free virtual = 22294
Phase 2 Global Placement | Checksum: 1e1a82b13

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1743 ; free virtual = 22296

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19430dc0d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1742 ; free virtual = 22295

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 130a10344

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1740 ; free virtual = 22293

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c97e35a3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1740 ; free virtual = 22293

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 137c3b347

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1740 ; free virtual = 22293

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 8b3457f1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1741 ; free virtual = 22294

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a93d1332

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1737 ; free virtual = 22291

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 177c85272

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1737 ; free virtual = 22291

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 153eb50a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1737 ; free virtual = 22291

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 10d657b78

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1741 ; free virtual = 22297
Phase 3 Detail Placement | Checksum: 10d657b78

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1741 ; free virtual = 22297

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21ab93369

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 21ab93369

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1736 ; free virtual = 22291
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.333. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e1a96f3e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1740 ; free virtual = 22294
Phase 4.1 Post Commit Optimization | Checksum: 1e1a96f3e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1740 ; free virtual = 22294

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e1a96f3e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1741 ; free virtual = 22295

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e1a96f3e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1741 ; free virtual = 22295

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1741 ; free virtual = 22295
Phase 4.4 Final Placement Cleanup | Checksum: 15453b760

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1741 ; free virtual = 22295
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15453b760

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1741 ; free virtual = 22295
Ending Placer Task | Checksum: cfcf58e5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1741 ; free virtual = 22295
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1754 ; free virtual = 22308
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1754 ; free virtual = 22308
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1740 ; free virtual = 22306
INFO: [Common 17-1381] The checkpoint '/home/vladimir/FACTOR2_bins/project_led.runs/impl_2/factor_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file factor_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1735 ; free virtual = 22292
INFO: [runtcl-4] Executing : report_utilization -file factor_utilization_placed.rpt -pb factor_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file factor_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1749 ; free virtual = 22306
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 997206e3 ConstDB: 0 ShapeSum: 365d5202 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11c0c189b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1606 ; free virtual = 22165
Post Restoration Checksum: NetGraph: f4a52a79 NumContArr: 2766ee22 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11c0c189b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1577 ; free virtual = 22137

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11c0c189b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1559 ; free virtual = 22119

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11c0c189b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1559 ; free virtual = 22119
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1788960f9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1541 ; free virtual = 22106
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.332 | TNS=-411.551| WHS=-0.313 | THS=-224.506|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 172a5259d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1535 ; free virtual = 22101
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.332 | TNS=-411.182| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 10a6a5260

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1534 ; free virtual = 22101
Phase 2 Router Initialization | Checksum: e448565d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1534 ; free virtual = 22101

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00309005 %
  Global Horizontal Routing Utilization  = 0.00376527 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6462
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6451
  Number of Partially Routed Nets     = 11
  Number of Node Overlaps             = 2


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19f41ccf2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2818.184 ; gain = 0.000 ; free physical = 1531 ; free virtual = 22092
INFO: [Route 35-580] Design has 77 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                ts_clk160 |                ts_clk125 |                                                                                         adc_data_reg[5]/D|
|                ts_clk160 |                ts_clk125 |                                                                                         adc_data_reg[0]/D|
|                ts_clk160 |                ts_clk125 |                                                                                         adc_data_reg[2]/D|
|                ts_clk160 |                ts_clk125 |                                                                                         adc_data_reg[7]/D|
|                ts_clk160 |                ts_clk125 |                                                                                         adc_data_reg[3]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 858
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.892 | TNS=-492.166| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a20e612b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1507 ; free virtual = 22069

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 517
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.907 | TNS=-450.308| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1adc33f43

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1514 ; free virtual = 22076
Phase 4 Rip-up And Reroute | Checksum: 1adc33f43

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1514 ; free virtual = 22076

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 227161035

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1508 ; free virtual = 22071
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.892 | TNS=-492.087| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: eaaadba9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1500 ; free virtual = 22062

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: eaaadba9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1500 ; free virtual = 22062
Phase 5 Delay and Skew Optimization | Checksum: eaaadba9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1500 ; free virtual = 22062

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1087e92ac

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1501 ; free virtual = 22064
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.892 | TNS=-463.082| WHS=0.059  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 132e37cdc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1501 ; free virtual = 22064
Phase 6 Post Hold Fix | Checksum: 132e37cdc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1501 ; free virtual = 22064

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.25634 %
  Global Horizontal Routing Utilization  = 1.47627 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 18006e2e6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1501 ; free virtual = 22064

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18006e2e6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1501 ; free virtual = 22062

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13ef11b93

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1499 ; free virtual = 22061

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.892 | TNS=-463.082| WHS=0.059  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 13ef11b93

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1500 ; free virtual = 22063
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1541 ; free virtual = 22103

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2829.426 ; gain = 11.242 ; free physical = 1541 ; free virtual = 22103
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.426 ; gain = 0.000 ; free physical = 1541 ; free virtual = 22103
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2829.426 ; gain = 0.000 ; free physical = 1530 ; free virtual = 22106
INFO: [Common 17-1381] The checkpoint '/home/vladimir/FACTOR2_bins/project_led.runs/impl_2/factor_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file factor_drc_routed.rpt -pb factor_drc_routed.pb -rpx factor_drc_routed.rpx
Command: report_drc -file factor_drc_routed.rpt -pb factor_drc_routed.pb -rpx factor_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vladimir/FACTOR2_bins/project_led.runs/impl_2/factor_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file factor_methodology_drc_routed.rpt -pb factor_methodology_drc_routed.pb -rpx factor_methodology_drc_routed.rpx
Command: report_methodology -file factor_methodology_drc_routed.rpt -pb factor_methodology_drc_routed.pb -rpx factor_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/vladimir/FACTOR2_bins/project_led.runs/impl_2/factor_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file factor_power_routed.rpt -pb factor_power_summary_routed.pb -rpx factor_power_routed.rpx
Command: report_power -file factor_power_routed.rpt -pb factor_power_summary_routed.pb -rpx factor_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
120 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file factor_route_status.rpt -pb factor_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file factor_timing_summary_routed.rpt -pb factor_timing_summary_routed.pb -rpx factor_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file factor_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file factor_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file factor_bus_skew_routed.rpt -pb factor_bus_skew_routed.pb -rpx factor_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force factor.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net mac_inst/fifo_apo_inst_i_1_n_0 is a gated clock net sourced by a combinational pin mac_inst/fifo_apo_inst_i_1/O, cell mac_inst/fifo_apo_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_1/O, cell rs485_bins_inst/uart_tx_inst/tx_temp_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT mac_inst/fifo_apo_inst_i_1 is driving clock pin of 73 cells. This could lead to large hold time violations. Involved cells are:
mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5], mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]... and (the first 15 of 73 listed)
WARNING: [DRC RTSTAT-10] No routable loads: 11 net(s) have no routable loads. The problem bus(es) and/or net(s) are mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], and mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2:0].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 11 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./factor.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/vladimir/FACTOR2_bins/project_led.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Sep  2 13:37:15 2020. For additional details about this file, please refer to the WebTalk help file at /home/vladimir/Vitis/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3186.164 ; gain = 300.039 ; free physical = 1476 ; free virtual = 22063
INFO: [Common 17-206] Exiting Vivado at Wed Sep  2 13:37:15 2020...
