[15:19:50.227] <TB0>     INFO: *** Welcome to pxar ***
[15:19:50.227] <TB0>     INFO: *** Today: 2016/06/09
[15:19:50.233] <TB0>     INFO: *** Version: b2a7-dirty
[15:19:50.233] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C15.dat
[15:19:50.234] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:19:50.234] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//defaultMaskFile.dat
[15:19:50.234] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters_C15.dat
[15:19:50.308] <TB0>     INFO:         clk: 4
[15:19:50.308] <TB0>     INFO:         ctr: 4
[15:19:50.308] <TB0>     INFO:         sda: 19
[15:19:50.308] <TB0>     INFO:         tin: 9
[15:19:50.308] <TB0>     INFO:         level: 15
[15:19:50.308] <TB0>     INFO:         triggerdelay: 0
[15:19:50.308] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:19:50.308] <TB0>     INFO: Log level: DEBUG
[15:19:50.318] <TB0>     INFO: Found DTB DTB_WWXGRB
[15:19:50.330] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[15:19:50.333] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[15:19:50.336] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[15:19:51.891] <TB0>     INFO: DUT info: 
[15:19:51.891] <TB0>     INFO: The DUT currently contains the following objects:
[15:19:51.891] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:19:51.891] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[15:19:51.891] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[15:19:51.891] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:19:51.891] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.891] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:19:51.892] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:19:51.893] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:19:51.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:19:51.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:19:51.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:19:51.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:19:51.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:19:51.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:19:51.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:19:51.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:19:51.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:19:51.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:19:51.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:19:51.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:19:51.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:19:51.894] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:19:51.898] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30056448
[15:19:51.898] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x14fcf90
[15:19:51.898] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1471770
[15:19:51.898] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f02b9d94010
[15:19:51.898] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f02bffff510
[15:19:51.898] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30121984 fPxarMemory = 0x7f02b9d94010
[15:19:51.899] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 365mA
[15:19:51.900] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.9mA
[15:19:51.900] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[15:19:51.900] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:19:52.300] <TB0>     INFO: enter 'restricted' command line mode
[15:19:52.300] <TB0>     INFO: enter test to run
[15:19:52.300] <TB0>     INFO:   test: FPIXTest no parameter change
[15:19:52.300] <TB0>     INFO:   running: fpixtest
[15:19:52.301] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:19:52.303] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:19:52.303] <TB0>     INFO: ######################################################################
[15:19:52.303] <TB0>     INFO: PixTestFPIXTest::doTest()
[15:19:52.303] <TB0>     INFO: ######################################################################
[15:19:52.307] <TB0>     INFO: ######################################################################
[15:19:52.307] <TB0>     INFO: PixTestPretest::doTest()
[15:19:52.307] <TB0>     INFO: ######################################################################
[15:19:52.309] <TB0>     INFO:    ----------------------------------------------------------------------
[15:19:52.309] <TB0>     INFO:    PixTestPretest::programROC() 
[15:19:52.310] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:10.327] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:20:10.327] <TB0>     INFO: IA differences per ROC:  19.3 16.1 17.7 17.7 19.3 20.9 19.3 18.5 17.7 17.7 17.7 16.9 20.1 20.1 15.3 19.3
[15:20:10.391] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:10.391] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:20:10.391] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:10.494] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[15:20:10.595] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.6187 mA
[15:20:10.696] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  75 Ia 23.8187 mA
[15:20:10.796] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  76 Ia 23.8187 mA
[15:20:10.897] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  77 Ia 23.8187 mA
[15:20:10.998] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 24.6187 mA
[15:20:11.098] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  75 Ia 23.8187 mA
[15:20:11.199] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  76 Ia 23.8187 mA
[15:20:11.299] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  77 Ia 23.8187 mA
[15:20:11.400] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 23.8187 mA
[15:20:11.501] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  79 Ia 23.8187 mA
[15:20:11.602] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  80 Ia 25.4188 mA
[15:20:11.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  73 Ia 23.0188 mA
[15:20:11.805] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.4188 mA
[15:20:11.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 23.8187 mA
[15:20:12.007] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  95 Ia 24.6187 mA
[15:20:12.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  92 Ia 23.8187 mA
[15:20:12.208] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  93 Ia 23.8187 mA
[15:20:12.309] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  94 Ia 23.8187 mA
[15:20:12.410] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  95 Ia 24.6187 mA
[15:20:12.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  92 Ia 23.8187 mA
[15:20:12.611] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  93 Ia 23.8187 mA
[15:20:12.712] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  94 Ia 23.8187 mA
[15:20:12.813] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  95 Ia 24.6187 mA
[15:20:12.913] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  92 Ia 23.8187 mA
[15:20:13.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.2188 mA
[15:20:13.115] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.6187 mA
[15:20:13.216] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  86 Ia 24.6187 mA
[15:20:13.317] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  83 Ia 23.8187 mA
[15:20:13.418] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  84 Ia 23.8187 mA
[15:20:13.518] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  85 Ia 23.8187 mA
[15:20:13.619] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  86 Ia 24.6187 mA
[15:20:13.719] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  83 Ia 23.8187 mA
[15:20:13.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  84 Ia 23.8187 mA
[15:20:13.921] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 24.6187 mA
[15:20:14.022] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  82 Ia 23.8187 mA
[15:20:14.123] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  83 Ia 23.8187 mA
[15:20:14.224] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.2188 mA
[15:20:14.325] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 24.6187 mA
[15:20:14.426] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  86 Ia 23.8187 mA
[15:20:14.527] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  87 Ia 24.6187 mA
[15:20:14.627] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  84 Ia 23.8187 mA
[15:20:14.728] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 23.8187 mA
[15:20:14.829] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  86 Ia 23.8187 mA
[15:20:14.930] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  87 Ia 23.8187 mA
[15:20:15.030] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  88 Ia 23.8187 mA
[15:20:15.131] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  89 Ia 24.6187 mA
[15:20:15.231] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  86 Ia 23.8187 mA
[15:20:15.333] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  87 Ia 24.6187 mA
[15:20:15.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[15:20:15.535] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  79 Ia 23.8187 mA
[15:20:15.635] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  80 Ia 24.6187 mA
[15:20:15.736] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  77 Ia 23.8187 mA
[15:20:15.836] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 23.8187 mA
[15:20:15.937] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  79 Ia 23.8187 mA
[15:20:16.038] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  80 Ia 24.6187 mA
[15:20:16.139] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  77 Ia 23.8187 mA
[15:20:16.240] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  78 Ia 23.8187 mA
[15:20:16.341] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  79 Ia 23.8187 mA
[15:20:16.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  80 Ia 24.6187 mA
[15:20:16.543] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  77 Ia 23.0188 mA
[15:20:16.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 25.4188 mA
[15:20:16.745] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  71 Ia 23.8187 mA
[15:20:16.845] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  72 Ia 23.8187 mA
[15:20:16.946] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  73 Ia 24.6187 mA
[15:20:17.046] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  70 Ia 23.8187 mA
[15:20:17.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  71 Ia 23.8187 mA
[15:20:17.248] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  72 Ia 23.8187 mA
[15:20:17.349] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  73 Ia 23.8187 mA
[15:20:17.450] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  74 Ia 24.6187 mA
[15:20:17.550] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  71 Ia 24.6187 mA
[15:20:17.651] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  68 Ia 23.0188 mA
[15:20:17.752] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  74 Ia 24.6187 mA
[15:20:17.854] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[15:20:17.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[15:20:18.055] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 24.6187 mA
[15:20:18.156] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  77 Ia 23.8187 mA
[15:20:18.257] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 23.8187 mA
[15:20:18.358] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  79 Ia 23.8187 mA
[15:20:18.459] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  80 Ia 24.6187 mA
[15:20:18.560] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  77 Ia 23.8187 mA
[15:20:18.661] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  78 Ia 23.8187 mA
[15:20:18.762] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  79 Ia 23.8187 mA
[15:20:18.862] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  80 Ia 24.6187 mA
[15:20:18.963] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  77 Ia 23.8187 mA
[15:20:19.065] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[15:20:19.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.6187 mA
[15:20:19.266] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  81 Ia 23.8187 mA
[15:20:19.367] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 24.6187 mA
[15:20:19.468] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  79 Ia 23.0188 mA
[15:20:19.569] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 24.6187 mA
[15:20:19.669] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  82 Ia 24.6187 mA
[15:20:19.770] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  79 Ia 23.8187 mA
[15:20:19.870] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  80 Ia 23.8187 mA
[15:20:19.971] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  81 Ia 23.8187 mA
[15:20:20.072] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  82 Ia 24.6187 mA
[15:20:20.173] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  79 Ia 23.8187 mA
[15:20:20.274] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[15:20:20.375] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 23.8187 mA
[15:20:20.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  85 Ia 23.8187 mA
[15:20:20.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  86 Ia 24.6187 mA
[15:20:20.677] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 23.8187 mA
[15:20:20.778] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  84 Ia 24.6187 mA
[15:20:20.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  81 Ia 23.8187 mA
[15:20:20.979] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  82 Ia 23.8187 mA
[15:20:21.080] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  83 Ia 23.8187 mA
[15:20:21.181] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  84 Ia 23.8187 mA
[15:20:21.281] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  85 Ia 24.6187 mA
[15:20:21.383] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  82 Ia 23.8187 mA
[15:20:21.484] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.0188 mA
[15:20:21.585] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 23.8187 mA
[15:20:21.686] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  85 Ia 24.6187 mA
[15:20:21.786] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  82 Ia 23.8187 mA
[15:20:21.887] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 23.8187 mA
[15:20:21.988] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  84 Ia 23.8187 mA
[15:20:22.089] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  85 Ia 23.8187 mA
[15:20:22.189] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  86 Ia 24.6187 mA
[15:20:22.290] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  83 Ia 23.8187 mA
[15:20:22.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  84 Ia 23.8187 mA
[15:20:22.491] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  85 Ia 23.8187 mA
[15:20:22.592] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  86 Ia 24.6187 mA
[15:20:22.693] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.2188 mA
[15:20:22.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 24.6187 mA
[15:20:22.894] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  86 Ia 24.6187 mA
[15:20:22.995] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  83 Ia 23.8187 mA
[15:20:23.096] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  84 Ia 23.8187 mA
[15:20:23.196] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  85 Ia 24.6187 mA
[15:20:23.296] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  82 Ia 23.8187 mA
[15:20:23.397] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  83 Ia 23.8187 mA
[15:20:23.498] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  84 Ia 23.8187 mA
[15:20:23.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  85 Ia 24.6187 mA
[15:20:23.700] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  82 Ia 23.8187 mA
[15:20:23.801] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  83 Ia 23.8187 mA
[15:20:23.902] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 21.4188 mA
[15:20:23.003] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  94 Ia 23.8187 mA
[15:20:24.103] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  95 Ia 24.6187 mA
[15:20:24.204] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  92 Ia 23.8187 mA
[15:20:24.304] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  93 Ia 23.8187 mA
[15:20:24.405] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  94 Ia 24.6187 mA
[15:20:24.506] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  91 Ia 23.8187 mA
[15:20:24.606] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  92 Ia 23.8187 mA
[15:20:24.707] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  93 Ia 23.8187 mA
[15:20:24.808] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  94 Ia 24.6187 mA
[15:20:24.909] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  91 Ia 23.8187 mA
[15:20:25.010] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  92 Ia 23.8187 mA
[15:20:25.111] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.6187 mA
[15:20:25.212] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  75 Ia 23.8187 mA
[15:20:25.312] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  76 Ia 23.8187 mA
[15:20:25.413] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  77 Ia 24.6187 mA
[15:20:25.514] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  74 Ia 23.8187 mA
[15:20:25.614] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  75 Ia 23.8187 mA
[15:20:25.715] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  76 Ia 23.8187 mA
[15:20:25.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  77 Ia 24.6187 mA
[15:20:25.916] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  74 Ia 23.8187 mA
[15:20:26.017] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  75 Ia 23.8187 mA
[15:20:26.118] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  76 Ia 24.6187 mA
[15:20:26.218] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  73 Ia 23.8187 mA
[15:20:26.320] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[15:20:26.420] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 23.8187 mA
[15:20:26.520] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 24.6187 mA
[15:20:26.621] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[15:20:26.722] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 23.8187 mA
[15:20:26.823] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  79 Ia 24.6187 mA
[15:20:26.924] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  76 Ia 23.8187 mA
[15:20:27.024] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  77 Ia 23.8187 mA
[15:20:27.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 23.8187 mA
[15:20:27.226] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  79 Ia 24.6187 mA
[15:20:27.327] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  76 Ia 23.8187 mA
[15:20:27.428] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  77 Ia 23.8187 mA
[15:20:27.530] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 19.8187 mA
[15:20:27.631] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana 103 Ia 24.6187 mA
[15:20:27.732] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana 100 Ia 24.6187 mA
[15:20:27.832] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  97 Ia 23.8187 mA
[15:20:27.933] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  98 Ia 23.8187 mA
[15:20:28.034] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  99 Ia 23.8187 mA
[15:20:28.136] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana 100 Ia 23.8187 mA
[15:20:28.236] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana 101 Ia 24.6187 mA
[15:20:28.337] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  98 Ia 23.8187 mA
[15:20:28.438] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  99 Ia 23.8187 mA
[15:20:28.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana 100 Ia 23.8187 mA
[15:20:28.641] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana 101 Ia 24.6187 mA
[15:20:28.742] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[15:20:28.843] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  79 Ia 23.8187 mA
[15:20:28.944] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 24.6187 mA
[15:20:29.044] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  77 Ia 23.8187 mA
[15:20:29.145] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  78 Ia 23.8187 mA
[15:20:29.245] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  79 Ia 23.8187 mA
[15:20:29.346] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  80 Ia 24.6187 mA
[15:20:29.446] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  77 Ia 23.8187 mA
[15:20:29.547] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 23.8187 mA
[15:20:29.647] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  79 Ia 23.8187 mA
[15:20:29.748] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  80 Ia 24.6187 mA
[15:20:29.849] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 23.8187 mA
[15:20:29.876] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  73
[15:20:29.877] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  92
[15:20:29.877] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  83
[15:20:29.877] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  87
[15:20:29.877] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  77
[15:20:29.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  74
[15:20:29.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  77
[15:20:29.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  79
[15:20:29.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  82
[15:20:29.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  86
[15:20:29.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  83
[15:20:29.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  92
[15:20:29.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  73
[15:20:29.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[15:20:29.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana 101
[15:20:29.880] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[15:20:31.706] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[15:20:31.706] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  19.3  19.3  20.1  18.5  20.1  18.5  18.5  18.5  20.1  18.5  19.3  18.5  19.3  20.1  18.5
[15:20:31.744] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:31.744] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[15:20:31.744] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:31.879] <TB0>     INFO: Expecting 231680 events.
[15:20:39.975] <TB0>     INFO: 231680 events read in total (7378ms).
[15:20:40.130] <TB0>     INFO: Test took 8384ms.
[15:20:40.330] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 85 and Delta(CalDel) = 62
[15:20:40.333] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 99 and Delta(CalDel) = 59
[15:20:40.337] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 83 and Delta(CalDel) = 59
[15:20:40.340] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 95 and Delta(CalDel) = 62
[15:20:40.344] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 99 and Delta(CalDel) = 63
[15:20:40.348] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 91 and Delta(CalDel) = 64
[15:20:40.351] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 61
[15:20:40.356] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 61
[15:20:40.359] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 80 and Delta(CalDel) = 55
[15:20:40.363] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 99 and Delta(CalDel) = 58
[15:20:40.366] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 77 and Delta(CalDel) = 63
[15:20:40.370] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 84 and Delta(CalDel) = 60
[15:20:40.374] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 109 and Delta(CalDel) = 57
[15:20:40.377] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 104 and Delta(CalDel) = 58
[15:20:40.381] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 62 and Delta(CalDel) = 57
[15:20:40.384] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 79 and Delta(CalDel) = 61
[15:20:40.429] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:20:40.467] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:40.467] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:20:40.467] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:40.603] <TB0>     INFO: Expecting 231680 events.
[15:20:48.694] <TB0>     INFO: 231680 events read in total (7376ms).
[15:20:48.698] <TB0>     INFO: Test took 8227ms.
[15:20:48.721] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[15:20:49.033] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[15:20:49.038] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[15:20:49.041] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[15:20:49.045] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[15:20:49.049] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 168 +/- 32.5
[15:20:49.053] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[15:20:49.056] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[15:20:49.060] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29
[15:20:49.064] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 28
[15:20:49.067] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[15:20:49.071] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 30.5
[15:20:49.075] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29.5
[15:20:49.079] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[15:20:49.083] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 28.5
[15:20:49.087] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[15:20:49.124] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:20:49.124] <TB0>     INFO: CalDel:      132   128   129   143   137   168   142   131   130   119   142   145   126   127   118   135
[15:20:49.124] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:20:49.130] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C0.dat
[15:20:49.130] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C1.dat
[15:20:49.130] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C2.dat
[15:20:49.130] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C3.dat
[15:20:49.130] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C4.dat
[15:20:49.130] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C5.dat
[15:20:49.130] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C6.dat
[15:20:49.130] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C7.dat
[15:20:49.131] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C8.dat
[15:20:49.131] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C9.dat
[15:20:49.131] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C10.dat
[15:20:49.131] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C11.dat
[15:20:49.131] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C12.dat
[15:20:49.131] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C13.dat
[15:20:49.131] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C14.dat
[15:20:49.131] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C15.dat
[15:20:49.132] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:20:49.132] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:20:49.132] <TB0>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[15:20:49.132] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:20:49.217] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:20:49.217] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:20:49.217] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:20:49.217] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:20:49.220] <TB0>     INFO: ######################################################################
[15:20:49.220] <TB0>     INFO: PixTestTiming::doTest()
[15:20:49.220] <TB0>     INFO: ######################################################################
[15:20:49.220] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:49.220] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[15:20:49.220] <TB0>     INFO:    ----------------------------------------------------------------------
[15:20:49.220] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:20:51.117] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:20:53.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:20:55.664] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:20:57.937] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:21:00.210] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:21:02.483] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:21:04.193] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:21:06.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:21:08.740] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:21:11.014] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:21:13.288] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:21:15.563] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:21:17.836] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:21:20.109] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:21:22.383] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:21:24.656] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:21:26.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:21:28.450] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:21:30.724] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:21:32.998] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:21:35.271] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:21:37.544] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:21:39.819] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:21:42.091] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:21:43.614] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:21:45.134] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:21:46.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:21:48.175] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:21:49.696] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:21:51.216] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:21:52.736] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:21:54.257] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:21:55.780] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:21:57.303] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:21:58.825] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:22:00.345] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:22:01.866] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:22:03.387] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:22:04.909] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:22:06.429] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:22:08.702] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:22:10.975] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:22:13.248] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:22:15.521] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:22:17.796] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:22:20.069] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:22:22.342] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:22:24.616] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:22:26.890] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:22:29.163] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:22:31.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:22:33.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:22:35.983] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:22:38.264] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:22:40.537] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:22:42.812] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:22:45.084] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:22:47.357] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:22:49.630] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:22:51.904] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:22:54.177] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:22:56.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:22:58.731] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:23:01.005] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:23:03.278] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:23:05.551] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:23:07.824] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:23:10.099] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:23:12.372] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:23:14.646] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:23:16.357] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:23:18.630] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:23:20.149] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:23:22.423] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:23:24.696] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:23:26.969] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:23:29.242] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:23:31.515] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:23:33.788] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:23:36.069] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:23:37.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:23:39.114] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:23:40.635] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:23:42.157] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:23:43.677] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:23:45.196] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:23:46.717] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:24:01.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:24:02.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:24:04.272] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:24:05.793] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:24:07.314] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:24:08.836] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:24:10.357] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:24:11.879] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:24:13.402] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:24:14.922] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:24:16.443] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:24:17.965] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:24:19.486] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:24:21.007] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:24:22.529] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:24:24.051] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:24:25.572] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:24:27.845] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:24:30.118] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:24:32.393] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:24:34.666] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:24:36.942] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:24:39.215] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:24:41.488] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:24:43.762] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:24:46.035] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:24:48.309] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:24:50.582] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:24:52.855] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:24:55.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:24:57.404] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:24:59.679] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:25:01.952] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:25:04.225] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:25:06.499] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:25:08.773] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:25:11.047] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:25:13.320] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:25:15.593] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:25:17.866] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:25:20.524] <TB0>     INFO: TBM Phase Settings: 200
[15:25:20.524] <TB0>     INFO: 400MHz Phase: 2
[15:25:20.524] <TB0>     INFO: 160MHz Phase: 6
[15:25:20.524] <TB0>     INFO: Functional Phase Area: 4
[15:25:20.529] <TB0>     INFO: Test took 271309 ms.
[15:25:20.529] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:25:20.530] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:20.530] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[15:25:20.530] <TB0>     INFO:    ----------------------------------------------------------------------
[15:25:20.530] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:25:21.672] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:25:23.192] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:25:24.712] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:25:26.232] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:25:27.753] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:25:29.273] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:25:30.793] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:25:32.313] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:25:33.833] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:25:36.107] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:25:38.381] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:25:40.655] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:25:42.929] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:25:45.203] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:25:47.476] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:25:48.997] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:25:50.517] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:25:52.790] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:25:55.065] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:25:57.338] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:25:59.612] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:26:01.886] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:26:04.159] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:26:05.680] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:26:07.199] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:26:09.475] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:26:11.748] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:26:14.022] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:26:16.296] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:26:18.569] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:26:20.843] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:26:22.364] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:26:23.884] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:26:26.160] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:26:28.433] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:26:30.707] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:26:32.985] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:26:35.258] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:26:37.533] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:26:39.053] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:26:40.573] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:26:42.848] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:26:45.121] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:26:47.396] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:26:49.677] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:26:51.950] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:26:54.223] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:26:55.744] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:26:57.264] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:26:59.537] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:27:01.811] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:27:04.084] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:27:06.357] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:27:08.631] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:27:10.905] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:27:12.424] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:27:13.945] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:27:15.465] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:27:16.985] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:27:18.505] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:27:20.025] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:27:21.545] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:27:23.065] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:27:24.968] <TB0>     INFO: ROC Delay Settings: 219
[15:27:24.968] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[15:27:24.968] <TB0>     INFO: ROC Port 0 Delay: 3
[15:27:24.968] <TB0>     INFO: ROC Port 1 Delay: 3
[15:27:24.968] <TB0>     INFO: Functional ROC Area: 6
[15:27:24.971] <TB0>     INFO: Test took 124442 ms.
[15:27:24.971] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[15:27:24.971] <TB0>     INFO:    ----------------------------------------------------------------------
[15:27:24.971] <TB0>     INFO:    PixTestTiming::TimingTest()
[15:27:24.971] <TB0>     INFO:    ----------------------------------------------------------------------
[15:27:26.110] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4819 4819 4819 4819 4819 4819 4819 4819 e062 c000 a101 8040 4818 4819 4818 4819 4818 4818 4818 4818 e062 c000 
[15:27:26.111] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4818 4818 4818 4818 4818 4818 4818 4818 e022 c000 a102 80b1 4818 4818 4818 4818 4818 4818 4818 4818 e022 c000 
[15:27:26.111] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4818 4818 4818 4818 4818 4818 4818 4818 e022 c000 a103 80c0 4818 4818 4818 4818 4818 4818 4818 4818 e022 c000 
[15:27:26.111] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:27:40.425] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:27:40.425] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:27:54.538] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:27:54.538] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:28:08.659] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:08.659] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:28:22.696] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:22.696] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:28:36.733] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:36.734] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:28:50.777] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:50.777] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:29:04.833] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:04.833] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:29:18.833] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:18.833] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:29:32.862] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:32.862] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:29:46.924] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:47.309] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:47.323] <TB0>     INFO: Decoding statistics:
[15:29:47.323] <TB0>     INFO:   General information:
[15:29:47.323] <TB0>     INFO: 	 16bit words read:         240000000
[15:29:47.323] <TB0>     INFO: 	 valid events total:       20000000
[15:29:47.323] <TB0>     INFO: 	 empty events:             20000000
[15:29:47.323] <TB0>     INFO: 	 valid events with pixels: 0
[15:29:47.323] <TB0>     INFO: 	 valid pixel hits:         0
[15:29:47.323] <TB0>     INFO:   Event errors: 	           0
[15:29:47.323] <TB0>     INFO: 	 start marker:             0
[15:29:47.323] <TB0>     INFO: 	 stop marker:              0
[15:29:47.323] <TB0>     INFO: 	 overflow:                 0
[15:29:47.323] <TB0>     INFO: 	 invalid 5bit words:       0
[15:29:47.323] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[15:29:47.323] <TB0>     INFO:   TBM errors: 		           0
[15:29:47.323] <TB0>     INFO: 	 flawed TBM headers:       0
[15:29:47.323] <TB0>     INFO: 	 flawed TBM trailers:      0
[15:29:47.323] <TB0>     INFO: 	 event ID mismatches:      0
[15:29:47.323] <TB0>     INFO:   ROC errors: 		           0
[15:29:47.323] <TB0>     INFO: 	 missing ROC header(s):    0
[15:29:47.323] <TB0>     INFO: 	 misplaced readback start: 0
[15:29:47.323] <TB0>     INFO:   Pixel decoding errors:	   0
[15:29:47.323] <TB0>     INFO: 	 pixel data incomplete:    0
[15:29:47.323] <TB0>     INFO: 	 pixel address:            0
[15:29:47.323] <TB0>     INFO: 	 pulse height fill bit:    0
[15:29:47.323] <TB0>     INFO: 	 buffer corruption:        0
[15:29:47.323] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:47.323] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:29:47.323] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:47.323] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:47.323] <TB0>     INFO:    Read back bit status: 1
[15:29:47.323] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:47.323] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:47.323] <TB0>     INFO:    Timings are good!
[15:29:47.323] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:47.323] <TB0>     INFO: Test took 142352 ms.
[15:29:47.323] <TB0>     INFO: PixTestTiming::TimingTest() done.
[15:29:47.323] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:29:47.323] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:29:47.323] <TB0>     INFO: PixTestTiming::doTest took 538106 ms.
[15:29:47.323] <TB0>     INFO: PixTestTiming::doTest() done
[15:29:47.323] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:29:47.323] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[15:29:47.324] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[15:29:47.324] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[15:29:47.324] <TB0>     INFO: Write out ROCDelayScan3_V0
[15:29:47.324] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:29:47.324] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:29:47.675] <TB0>     INFO: ######################################################################
[15:29:47.675] <TB0>     INFO: PixTestAlive::doTest()
[15:29:47.675] <TB0>     INFO: ######################################################################
[15:29:47.679] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:47.680] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:29:47.680] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:47.684] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:29:48.029] <TB0>     INFO: Expecting 41600 events.
[15:29:52.123] <TB0>     INFO: 41600 events read in total (3379ms).
[15:29:52.124] <TB0>     INFO: Test took 4440ms.
[15:29:52.132] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:52.132] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:29:52.132] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:29:52.508] <TB0>     INFO: PixTestAlive::aliveTest() done
[15:29:52.508] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    1
[15:29:52.508] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    1
[15:29:52.511] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:52.512] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:29:52.512] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:52.513] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:29:52.861] <TB0>     INFO: Expecting 41600 events.
[15:29:55.841] <TB0>     INFO: 41600 events read in total (2265ms).
[15:29:55.841] <TB0>     INFO: Test took 3328ms.
[15:29:55.841] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:55.841] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:29:55.841] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:29:55.841] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:29:56.245] <TB0>     INFO: PixTestAlive::maskTest() done
[15:29:56.245] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:29:56.248] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:56.248] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:29:56.248] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:56.251] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:29:56.602] <TB0>     INFO: Expecting 41600 events.
[15:30:00.643] <TB0>     INFO: 41600 events read in total (3326ms).
[15:30:00.644] <TB0>     INFO: Test took 4393ms.
[15:30:00.652] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:00.652] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:30:00.652] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:30:01.026] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[15:30:01.026] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:30:01.026] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:30:01.026] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[15:30:01.034] <TB0>     INFO: ######################################################################
[15:30:01.034] <TB0>     INFO: PixTestTrim::doTest()
[15:30:01.034] <TB0>     INFO: ######################################################################
[15:30:01.037] <TB0>     INFO:    ----------------------------------------------------------------------
[15:30:01.037] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:30:01.037] <TB0>     INFO:    ----------------------------------------------------------------------
[15:30:01.113] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:30:01.113] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:30:01.162] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:30:01.162] <TB0>     INFO:     run 1 of 1
[15:30:01.162] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:30:01.506] <TB0>     INFO: Expecting 5025280 events.
[15:30:46.356] <TB0>     INFO: 1361088 events read in total (44136ms).
[15:31:29.842] <TB0>     INFO: 2705176 events read in total (87621ms).
[15:32:13.573] <TB0>     INFO: 4060640 events read in total (131352ms).
[15:32:44.705] <TB0>     INFO: 5025280 events read in total (162484ms).
[15:32:44.752] <TB0>     INFO: Test took 163591ms.
[15:32:44.819] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:44.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:32:46.406] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:32:47.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:32:49.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:32:50.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:32:52.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:32:53.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:32:54.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:32:56.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:32:57.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:32:58.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:33:00.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:33:01.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:33:02.999] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:33:04.418] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:33:05.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:33:07.057] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234528768
[15:33:07.061] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3487 minThrLimit = 93.3134 minThrNLimit = 115.225 -> result = 93.3487 -> 93
[15:33:07.062] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.7405 minThrLimit = 81.7341 minThrNLimit = 103.688 -> result = 81.7405 -> 81
[15:33:07.062] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3473 minThrLimit = 87.3209 minThrNLimit = 113.564 -> result = 87.3473 -> 87
[15:33:07.063] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.4867 minThrLimit = 86.4759 minThrNLimit = 113.462 -> result = 86.4867 -> 86
[15:33:07.063] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7207 minThrLimit = 91.6438 minThrNLimit = 117.131 -> result = 91.7207 -> 91
[15:33:07.063] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3565 minThrLimit = 97.3037 minThrNLimit = 120.261 -> result = 97.3565 -> 97
[15:33:07.064] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.0343 minThrLimit = 85.0294 minThrNLimit = 108.603 -> result = 85.0343 -> 85
[15:33:07.064] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.0247 minThrLimit = 87.9358 minThrNLimit = 112.095 -> result = 88.0247 -> 88
[15:33:07.065] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.3197 minThrLimit = 83.3158 minThrNLimit = 110.072 -> result = 83.3197 -> 83
[15:33:07.065] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1041 minThrLimit = 88.0842 minThrNLimit = 116.971 -> result = 88.1041 -> 88
[15:33:07.065] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8186 minThrLimit = 83.7769 minThrNLimit = 110.697 -> result = 83.8186 -> 83
[15:33:07.066] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 75.1466 minThrLimit = 75.1401 minThrNLimit = 104.997 -> result = 75.1466 -> 75
[15:33:07.066] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9877 minThrLimit = 93.973 minThrNLimit = 123.36 -> result = 93.9877 -> 93
[15:33:07.067] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9437 minThrLimit = 95.9224 minThrNLimit = 125.215 -> result = 95.9437 -> 95
[15:33:07.067] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 75.8362 minThrLimit = 75.0527 minThrNLimit = 99.6543 -> result = 75.8362 -> 75
[15:33:07.067] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2897 minThrLimit = 86.2389 minThrNLimit = 108.935 -> result = 86.2897 -> 86
[15:33:07.067] <TB0>     INFO: ROC 0 VthrComp = 93
[15:33:07.068] <TB0>     INFO: ROC 1 VthrComp = 81
[15:33:07.068] <TB0>     INFO: ROC 2 VthrComp = 87
[15:33:07.068] <TB0>     INFO: ROC 3 VthrComp = 86
[15:33:07.068] <TB0>     INFO: ROC 4 VthrComp = 91
[15:33:07.068] <TB0>     INFO: ROC 5 VthrComp = 97
[15:33:07.068] <TB0>     INFO: ROC 6 VthrComp = 85
[15:33:07.068] <TB0>     INFO: ROC 7 VthrComp = 88
[15:33:07.068] <TB0>     INFO: ROC 8 VthrComp = 83
[15:33:07.068] <TB0>     INFO: ROC 9 VthrComp = 88
[15:33:07.069] <TB0>     INFO: ROC 10 VthrComp = 83
[15:33:07.069] <TB0>     INFO: ROC 11 VthrComp = 75
[15:33:07.069] <TB0>     INFO: ROC 12 VthrComp = 93
[15:33:07.069] <TB0>     INFO: ROC 13 VthrComp = 95
[15:33:07.069] <TB0>     INFO: ROC 14 VthrComp = 75
[15:33:07.070] <TB0>     INFO: ROC 15 VthrComp = 86
[15:33:07.070] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:33:07.070] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:33:07.089] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:33:07.089] <TB0>     INFO:     run 1 of 1
[15:33:07.089] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:33:07.432] <TB0>     INFO: Expecting 5025280 events.
[15:33:43.319] <TB0>     INFO: 884032 events read in total (35168ms).
[15:34:18.391] <TB0>     INFO: 1765184 events read in total (70240ms).
[15:34:53.641] <TB0>     INFO: 2645376 events read in total (105490ms).
[15:35:27.884] <TB0>     INFO: 3518320 events read in total (139733ms).
[15:36:02.470] <TB0>     INFO: 4387296 events read in total (174319ms).
[15:36:28.279] <TB0>     INFO: 5025280 events read in total (200128ms).
[15:36:28.345] <TB0>     INFO: Test took 201256ms.
[15:36:28.514] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:36:28.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:36:30.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:36:32.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:36:33.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:36:35.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:36:36.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:36:38.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:36:39.901] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:36:41.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:36:43.017] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:36:44.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:36:46.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:36:47.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:36:49.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:36:50.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:36:52.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:36:53.967] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255037440
[15:36:53.970] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.8986 for pixel 0/61 mean/min/max = 46.9721/31.8669/62.0772
[15:36:53.971] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.369 for pixel 1/79 mean/min/max = 45.6195/32.6919/58.5471
[15:36:53.971] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.1553 for pixel 8/0 mean/min/max = 44.6686/31.9471/57.3902
[15:36:53.971] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.3662 for pixel 0/2 mean/min/max = 43.5211/32.49/54.5523
[15:36:53.972] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.5193 for pixel 0/35 mean/min/max = 45.418/33.3013/57.5346
[15:36:53.972] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.2893 for pixel 38/77 mean/min/max = 43.733/32.0719/55.394
[15:36:53.972] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.0944 for pixel 7/3 mean/min/max = 43.436/31.754/55.1179
[15:36:53.973] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.2855 for pixel 51/57 mean/min/max = 44.211/34.0887/54.3332
[15:36:53.973] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.0179 for pixel 0/2 mean/min/max = 43.5673/32.0592/55.0754
[15:36:53.973] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.4812 for pixel 2/2 mean/min/max = 44.5057/34.2446/54.7667
[15:36:53.974] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.1946 for pixel 2/0 mean/min/max = 43.7674/32.9292/54.6055
[15:36:53.974] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 53.0561 for pixel 23/4 mean/min/max = 44.157/35.0741/53.2399
[15:36:53.974] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.496 for pixel 23/77 mean/min/max = 44.311/34.0905/54.5315
[15:36:53.975] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.5919 for pixel 23/79 mean/min/max = 43.9877/32.9933/54.982
[15:36:53.975] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.7412 for pixel 51/3 mean/min/max = 47.1933/34.5354/59.8512
[15:36:53.975] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.1763 for pixel 6/3 mean/min/max = 43.7068/31.9604/55.4533
[15:36:53.975] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:54.109] <TB0>     INFO: Expecting 411648 events.
[15:37:01.552] <TB0>     INFO: 411648 events read in total (6728ms).
[15:37:01.558] <TB0>     INFO: Expecting 411648 events.
[15:37:08.957] <TB0>     INFO: 411648 events read in total (6725ms).
[15:37:08.965] <TB0>     INFO: Expecting 411648 events.
[15:37:16.547] <TB0>     INFO: 411648 events read in total (6908ms).
[15:37:16.558] <TB0>     INFO: Expecting 411648 events.
[15:37:24.094] <TB0>     INFO: 411648 events read in total (6871ms).
[15:37:24.106] <TB0>     INFO: Expecting 411648 events.
[15:37:31.672] <TB0>     INFO: 411648 events read in total (6901ms).
[15:37:31.687] <TB0>     INFO: Expecting 411648 events.
[15:37:39.280] <TB0>     INFO: 411648 events read in total (6929ms).
[15:37:39.298] <TB0>     INFO: Expecting 411648 events.
[15:37:46.841] <TB0>     INFO: 411648 events read in total (6887ms).
[15:37:46.861] <TB0>     INFO: Expecting 411648 events.
[15:37:54.381] <TB0>     INFO: 411648 events read in total (6865ms).
[15:37:54.404] <TB0>     INFO: Expecting 411648 events.
[15:38:02.021] <TB0>     INFO: 411648 events read in total (6962ms).
[15:38:02.047] <TB0>     INFO: Expecting 411648 events.
[15:38:09.679] <TB0>     INFO: 411648 events read in total (6984ms).
[15:38:09.708] <TB0>     INFO: Expecting 411648 events.
[15:38:17.357] <TB0>     INFO: 411648 events read in total (7011ms).
[15:38:17.386] <TB0>     INFO: Expecting 411648 events.
[15:38:24.981] <TB0>     INFO: 411648 events read in total (6950ms).
[15:38:25.013] <TB0>     INFO: Expecting 411648 events.
[15:38:32.590] <TB0>     INFO: 411648 events read in total (6938ms).
[15:38:32.627] <TB0>     INFO: Expecting 411648 events.
[15:38:40.191] <TB0>     INFO: 411648 events read in total (6933ms).
[15:38:40.230] <TB0>     INFO: Expecting 411648 events.
[15:38:47.736] <TB0>     INFO: 411648 events read in total (6869ms).
[15:38:47.776] <TB0>     INFO: Expecting 411648 events.
[15:38:55.260] <TB0>     INFO: 411648 events read in total (6851ms).
[15:38:55.306] <TB0>     INFO: Test took 121331ms.
[15:38:55.794] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0835 < 35 for itrim = 106; old thr = 34.2743 ... break
[15:38:55.822] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1541 < 35 for itrim+1 = 89; old thr = 34.9287 ... break
[15:38:55.862] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0847 < 35 for itrim = 96; old thr = 34.7916 ... break
[15:38:55.895] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8711 < 35 for itrim+1 = 86; old thr = 34.732 ... break
[15:38:55.925] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0304 < 35 for itrim = 104; old thr = 33.4875 ... break
[15:38:55.965] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3268 < 35 for itrim = 94; old thr = 33.9423 ... break
[15:38:55.001] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0465 < 35 for itrim = 97; old thr = 34.8698 ... break
[15:38:56.036] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5678 < 35 for itrim = 87; old thr = 34.4281 ... break
[15:38:56.075] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.445 < 35 for itrim = 89; old thr = 33.7798 ... break
[15:38:56.122] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0228 < 35 for itrim = 102; old thr = 33.9534 ... break
[15:38:56.166] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0705 < 35 for itrim = 98; old thr = 33.4416 ... break
[15:38:56.219] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4028 < 35 for itrim+1 = 91; old thr = 34.9546 ... break
[15:38:56.263] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2071 < 35 for itrim = 103; old thr = 34.5851 ... break
[15:38:56.304] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1294 < 35 for itrim = 94; old thr = 34.6978 ... break
[15:38:56.344] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1966 < 35 for itrim = 111; old thr = 34.3458 ... break
[15:38:56.387] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4827 < 35 for itrim+1 = 102; old thr = 34.7281 ... break
[15:38:56.464] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:38:56.475] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:38:56.475] <TB0>     INFO:     run 1 of 1
[15:38:56.475] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:38:56.818] <TB0>     INFO: Expecting 5025280 events.
[15:39:32.720] <TB0>     INFO: 871568 events read in total (35187ms).
[15:40:07.761] <TB0>     INFO: 1740400 events read in total (70228ms).
[15:40:43.136] <TB0>     INFO: 2608640 events read in total (105603ms).
[15:41:17.903] <TB0>     INFO: 3468312 events read in total (140370ms).
[15:41:52.800] <TB0>     INFO: 4324368 events read in total (175267ms).
[15:42:21.175] <TB0>     INFO: 5025280 events read in total (203642ms).
[15:42:21.255] <TB0>     INFO: Test took 204781ms.
[15:42:21.442] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:42:21.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:42:23.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:42:24.930] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:42:26.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:42:27.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:42:29.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:42:31.017] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:42:32.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:42:34.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:42:35.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:42:37.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:42:38.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:42:40.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:42:41.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:42:43.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:42:44.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:42:46.169] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258056192
[15:42:46.171] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.703512 .. 53.666369
[15:42:46.246] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 63 (-1/-1) hits flags = 528 (plus default)
[15:42:46.257] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:42:46.257] <TB0>     INFO:     run 1 of 1
[15:42:46.257] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:42:46.601] <TB0>     INFO: Expecting 2096640 events.
[15:43:27.090] <TB0>     INFO: 1126616 events read in total (39775ms).
[15:44:01.522] <TB0>     INFO: 2096640 events read in total (74207ms).
[15:44:01.548] <TB0>     INFO: Test took 75291ms.
[15:44:01.597] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:44:01.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:44:02.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:44:03.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:44:04.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:44:06.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:44:07.199] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:44:08.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:44:09.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:44:10.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:44:11.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:44:12.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:44:13.733] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:44:14.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:44:15.914] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:44:17.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:44:18.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:44:19.216] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 219426816
[15:44:19.311] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 9.466559 .. 45.090754
[15:44:19.385] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:44:19.395] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:44:19.395] <TB0>     INFO:     run 1 of 1
[15:44:19.395] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:44:19.740] <TB0>     INFO: Expecting 1564160 events.
[15:45:00.873] <TB0>     INFO: 1133016 events read in total (40418ms).
[15:45:16.556] <TB0>     INFO: 1564160 events read in total (56101ms).
[15:45:16.570] <TB0>     INFO: Test took 57175ms.
[15:45:16.605] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:45:16.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:45:17.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:45:18.621] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:45:19.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:45:20.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:45:21.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:45:22.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:45:23.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:45:24.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:45:25.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:45:26.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:45:27.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:45:28.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:45:29.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:45:30.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:45:31.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:45:32.307] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256950272
[15:45:32.389] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 8.500000 .. 43.003295
[15:45:32.463] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 8 .. 53 (-1/-1) hits flags = 528 (plus default)
[15:45:32.474] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:45:32.474] <TB0>     INFO:     run 1 of 1
[15:45:32.474] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:45:32.816] <TB0>     INFO: Expecting 1530880 events.
[15:46:14.435] <TB0>     INFO: 1167416 events read in total (40903ms).
[15:46:28.798] <TB0>     INFO: 1530880 events read in total (55266ms).
[15:46:28.810] <TB0>     INFO: Test took 56336ms.
[15:46:28.841] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:46:28.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:46:29.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:46:30.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:46:31.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:46:32.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:46:33.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:46:34.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:46:35.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:46:36.582] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:46:37.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:46:38.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:46:39.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:46:40.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:46:41.366] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:46:42.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:46:43.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:46:44.213] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246648832
[15:46:44.295] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 7.500000 .. 42.392769
[15:46:44.373] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 7 .. 52 (-1/-1) hits flags = 528 (plus default)
[15:46:44.384] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:46:44.384] <TB0>     INFO:     run 1 of 1
[15:46:44.384] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:46:44.731] <TB0>     INFO: Expecting 1530880 events.
[15:47:27.757] <TB0>     INFO: 1191448 events read in total (42311ms).
[15:47:39.718] <TB0>     INFO: 1530880 events read in total (54273ms).
[15:47:39.738] <TB0>     INFO: Test took 55355ms.
[15:47:39.772] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:39.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:47:40.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:47:41.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:47:42.766] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:47:43.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:47:44.717] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:47:45.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:47:46.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:47:47.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:47:48.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:47:49.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:47:50.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:47:51.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:47:52.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:47:53.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:47:54.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:47:55.533] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298119168
[15:47:55.615] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:47:55.615] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:47:55.626] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:47:55.626] <TB0>     INFO:     run 1 of 1
[15:47:55.626] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:47:55.968] <TB0>     INFO: Expecting 1364480 events.
[15:48:38.101] <TB0>     INFO: 1075808 events read in total (41418ms).
[15:48:48.838] <TB0>     INFO: 1364480 events read in total (52155ms).
[15:48:48.850] <TB0>     INFO: Test took 53225ms.
[15:48:48.883] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:48.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:48:49.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:48:50.901] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:48:51.875] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:48:52.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:48:53.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:48:54.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:48:55.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:48:56.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:48:57.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:48:58.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:48:59.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:49:00.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:49:01.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:49:02.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:49:03.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:49:04.509] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252575744
[15:49:04.542] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C0.dat
[15:49:04.542] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C1.dat
[15:49:04.542] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C2.dat
[15:49:04.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C3.dat
[15:49:04.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C4.dat
[15:49:04.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C5.dat
[15:49:04.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C6.dat
[15:49:04.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C7.dat
[15:49:04.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C8.dat
[15:49:04.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C9.dat
[15:49:04.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C10.dat
[15:49:04.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C11.dat
[15:49:04.544] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C12.dat
[15:49:04.544] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C13.dat
[15:49:04.544] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C14.dat
[15:49:04.544] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C15.dat
[15:49:04.544] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C0.dat
[15:49:04.552] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C1.dat
[15:49:04.559] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C2.dat
[15:49:04.565] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C3.dat
[15:49:04.572] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C4.dat
[15:49:04.579] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C5.dat
[15:49:04.586] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C6.dat
[15:49:04.592] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C7.dat
[15:49:04.599] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C8.dat
[15:49:04.606] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C9.dat
[15:49:04.613] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C10.dat
[15:49:04.620] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C11.dat
[15:49:04.626] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C12.dat
[15:49:04.633] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C13.dat
[15:49:04.640] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C14.dat
[15:49:04.647] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C15.dat
[15:49:04.653] <TB0>     INFO: PixTestTrim::trimTest() done
[15:49:04.653] <TB0>     INFO: vtrim:     106  89  96  86 104  94  97  87  89 102  98  91 103  94 111 102 
[15:49:04.653] <TB0>     INFO: vthrcomp:   93  81  87  86  91  97  85  88  83  88  83  75  93  95  75  86 
[15:49:04.653] <TB0>     INFO: vcal mean:  34.95  35.00  35.00  34.96  34.99  34.97  34.97  34.96  34.98  35.00  34.99  35.01  35.00  34.95  34.60  34.94 
[15:49:04.653] <TB0>     INFO: vcal RMS:    0.90   0.81   0.82   0.79   0.98   0.80   0.81   0.75   0.78   0.76   0.76   0.68   0.77   0.77   3.70   1.01 
[15:49:04.653] <TB0>     INFO: bits mean:   8.97   9.12   9.76   9.98   8.63  10.09  10.56   9.61   9.85   9.91   9.97   9.39   9.92   9.66   8.15  10.65 
[15:49:04.653] <TB0>     INFO: bits RMS:    2.82   2.82   2.68   2.55   2.86   2.54   2.37   2.47   2.71   2.34   2.48   2.33   2.33   2.60   2.19   2.29 
[15:49:04.665] <TB0>     INFO:    ----------------------------------------------------------------------
[15:49:04.665] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:49:04.665] <TB0>     INFO:    ----------------------------------------------------------------------
[15:49:04.668] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:49:04.668] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:49:04.679] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:49:04.679] <TB0>     INFO:     run 1 of 1
[15:49:04.679] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:49:05.024] <TB0>     INFO: Expecting 4160000 events.
[15:49:48.966] <TB0>     INFO: 1063835 events read in total (43227ms).
[15:50:32.630] <TB0>     INFO: 2121950 events read in total (86891ms).
[15:51:15.883] <TB0>     INFO: 3169980 events read in total (130145ms).
[15:51:55.568] <TB0>     INFO: 4160000 events read in total (169829ms).
[15:51:55.631] <TB0>     INFO: Test took 170952ms.
[15:51:55.776] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:56.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:51:57.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:51:59.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:52:01.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:52:03.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:52:05.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:52:07.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:52:09.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:52:11.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:52:13.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:52:15.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:52:17.551] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:52:19.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:52:21.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:52:23.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:52:25.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:52:27.344] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378871808
[15:52:27.345] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:52:27.421] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:52:27.421] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[15:52:27.431] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:52:27.432] <TB0>     INFO:     run 1 of 1
[15:52:27.432] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:52:27.775] <TB0>     INFO: Expecting 3536000 events.
[15:53:12.779] <TB0>     INFO: 1097150 events read in total (44289ms).
[15:53:56.256] <TB0>     INFO: 2183955 events read in total (87766ms).
[15:54:39.284] <TB0>     INFO: 3262520 events read in total (130794ms).
[15:54:50.718] <TB0>     INFO: 3536000 events read in total (142228ms).
[15:54:50.765] <TB0>     INFO: Test took 143333ms.
[15:54:50.878] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:54:51.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:54:52.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:54:54.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:54:56.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:54:58.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:55:00.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:55:01.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:55:03.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:55:05.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:55:07.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:55:09.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:55:10.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:55:12.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:55:14.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:55:16.358] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:55:18.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:55:20.043] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436764672
[15:55:20.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:55:20.119] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:55:20.119] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[15:55:20.129] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:55:20.129] <TB0>     INFO:     run 1 of 1
[15:55:20.129] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:55:20.472] <TB0>     INFO: Expecting 3307200 events.
[15:56:06.797] <TB0>     INFO: 1131230 events read in total (45610ms).
[15:56:54.407] <TB0>     INFO: 2248690 events read in total (93220ms).
[15:57:37.288] <TB0>     INFO: 3307200 events read in total (136101ms).
[15:57:37.332] <TB0>     INFO: Test took 137203ms.
[15:57:37.428] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:37.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:57:39.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:57:40.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:57:42.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:57:44.355] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:57:46.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:57:47.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:57:49.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:57:51.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:57:52.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:57:54.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:57:56.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:57:57.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:57:59.514] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:58:01.194] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:58:02.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:58:04.587] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436764672
[15:58:04.588] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:58:04.664] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:58:04.664] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[15:58:04.674] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:58:04.674] <TB0>     INFO:     run 1 of 1
[15:58:04.674] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:58:05.016] <TB0>     INFO: Expecting 3265600 events.
[15:58:51.262] <TB0>     INFO: 1137510 events read in total (45531ms).
[15:59:40.064] <TB0>     INFO: 2260615 events read in total (94333ms).
[16:00:20.874] <TB0>     INFO: 3265600 events read in total (135143ms).
[16:00:20.914] <TB0>     INFO: Test took 136240ms.
[16:00:21.009] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:00:21.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:00:22.837] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:00:24.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:00:26.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:00:27.910] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:00:29.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:00:31.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:00:32.858] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:00:34.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:00:36.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:00:37.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:00:39.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:00:41.248] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:00:42.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:00:44.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:00:46.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:00:47.985] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436764672
[16:00:47.986] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:00:48.059] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:00:48.059] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[16:00:48.070] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:00:48.070] <TB0>     INFO:     run 1 of 1
[16:00:48.070] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:00:48.413] <TB0>     INFO: Expecting 3307200 events.
[16:01:34.642] <TB0>     INFO: 1130100 events read in total (45512ms).
[16:02:22.288] <TB0>     INFO: 2246385 events read in total (93158ms).
[16:03:05.460] <TB0>     INFO: 3307200 events read in total (136331ms).
[16:03:05.507] <TB0>     INFO: Test took 137437ms.
[16:03:05.605] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:03:05.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:03:07.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:03:09.148] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:03:10.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:03:12.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:03:14.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:03:15.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:03:17.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:03:19.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:03:20.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:03:22.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:03:24.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:03:25.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:03:27.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:03:29.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:03:31.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:03:32.744] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436764672
[16:03:32.745] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.17719, thr difference RMS: 1.72757
[16:03:32.746] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.09326, thr difference RMS: 1.42202
[16:03:32.746] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.20969, thr difference RMS: 1.46133
[16:03:32.746] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.70556, thr difference RMS: 1.23009
[16:03:32.746] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.31571, thr difference RMS: 1.49596
[16:03:32.747] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.47197, thr difference RMS: 1.58599
[16:03:32.747] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.67182, thr difference RMS: 1.22876
[16:03:32.747] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.46564, thr difference RMS: 1.29917
[16:03:32.747] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.39133, thr difference RMS: 1.32613
[16:03:32.748] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.70876, thr difference RMS: 1.17511
[16:03:32.748] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.25019, thr difference RMS: 1.25748
[16:03:32.748] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 6.33474, thr difference RMS: 1.52736
[16:03:32.748] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.86362, thr difference RMS: 1.24131
[16:03:32.748] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.93677, thr difference RMS: 1.23928
[16:03:32.749] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.12885, thr difference RMS: 1.18475
[16:03:32.749] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.71807, thr difference RMS: 1.19274
[16:03:32.749] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.21789, thr difference RMS: 1.71637
[16:03:32.749] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.23183, thr difference RMS: 1.42816
[16:03:32.749] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.30317, thr difference RMS: 1.46633
[16:03:32.750] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.78974, thr difference RMS: 1.21702
[16:03:32.750] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.20622, thr difference RMS: 1.47479
[16:03:32.750] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.46069, thr difference RMS: 1.58315
[16:03:32.750] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.77462, thr difference RMS: 1.21434
[16:03:32.750] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.57339, thr difference RMS: 1.2905
[16:03:32.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.43509, thr difference RMS: 1.32625
[16:03:32.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.78287, thr difference RMS: 1.17788
[16:03:32.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.25763, thr difference RMS: 1.24184
[16:03:32.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 6.44536, thr difference RMS: 1.52595
[16:03:32.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.93493, thr difference RMS: 1.22074
[16:03:32.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.02906, thr difference RMS: 1.20893
[16:03:32.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.04945, thr difference RMS: 1.16438
[16:03:32.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.76021, thr difference RMS: 1.18262
[16:03:32.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.33569, thr difference RMS: 1.72983
[16:03:32.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.42851, thr difference RMS: 1.4307
[16:03:32.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.50105, thr difference RMS: 1.48449
[16:03:32.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.01378, thr difference RMS: 1.22628
[16:03:32.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.19095, thr difference RMS: 1.47044
[16:03:32.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.56648, thr difference RMS: 1.59001
[16:03:32.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.9065, thr difference RMS: 1.23061
[16:03:32.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.69342, thr difference RMS: 1.27756
[16:03:32.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.48828, thr difference RMS: 1.31269
[16:03:32.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.92211, thr difference RMS: 1.16886
[16:03:32.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.22518, thr difference RMS: 1.2437
[16:03:32.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 6.55332, thr difference RMS: 1.52922
[16:03:32.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.06137, thr difference RMS: 1.22746
[16:03:32.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.24123, thr difference RMS: 1.21329
[16:03:32.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.17769, thr difference RMS: 1.17094
[16:03:32.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.93052, thr difference RMS: 1.19127
[16:03:32.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.47418, thr difference RMS: 1.71021
[16:03:32.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.5699, thr difference RMS: 1.41582
[16:03:32.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.66622, thr difference RMS: 1.45805
[16:03:32.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.23989, thr difference RMS: 1.20936
[16:03:32.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.17171, thr difference RMS: 1.4915
[16:03:32.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.65765, thr difference RMS: 1.58389
[16:03:32.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.08825, thr difference RMS: 1.20852
[16:03:32.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.80789, thr difference RMS: 1.2738
[16:03:32.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.51243, thr difference RMS: 1.31991
[16:03:32.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.06751, thr difference RMS: 1.16585
[16:03:32.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.20155, thr difference RMS: 1.24791
[16:03:32.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 6.75361, thr difference RMS: 1.52147
[16:03:32.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.13819, thr difference RMS: 1.21969
[16:03:32.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.33065, thr difference RMS: 1.21456
[16:03:32.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.16021, thr difference RMS: 1.16575
[16:03:32.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.0074, thr difference RMS: 1.16545
[16:03:32.865] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[16:03:32.868] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2011 seconds
[16:03:32.868] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:03:33.569] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:03:33.569] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:03:33.572] <TB0>     INFO: ######################################################################
[16:03:33.572] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[16:03:33.572] <TB0>     INFO: ######################################################################
[16:03:33.572] <TB0>     INFO:    ----------------------------------------------------------------------
[16:03:33.572] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:03:33.572] <TB0>     INFO:    ----------------------------------------------------------------------
[16:03:33.572] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:03:33.586] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:03:33.586] <TB0>     INFO:     run 1 of 1
[16:03:33.586] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:03:33.941] <TB0>     INFO: Expecting 59072000 events.
[16:04:02.937] <TB0>     INFO: 1072000 events read in total (28281ms).
[16:04:31.498] <TB0>     INFO: 2140600 events read in total (56842ms).
[16:05:00.153] <TB0>     INFO: 3209200 events read in total (85497ms).
[16:05:28.583] <TB0>     INFO: 4282200 events read in total (113927ms).
[16:05:57.142] <TB0>     INFO: 5351200 events read in total (142486ms).
[16:06:25.540] <TB0>     INFO: 6422000 events read in total (170884ms).
[16:06:54.061] <TB0>     INFO: 7492400 events read in total (199405ms).
[16:07:22.664] <TB0>     INFO: 8560400 events read in total (228008ms).
[16:07:51.232] <TB0>     INFO: 9630000 events read in total (256576ms).
[16:08:19.894] <TB0>     INFO: 10700800 events read in total (285238ms).
[16:08:48.415] <TB0>     INFO: 11769200 events read in total (313759ms).
[16:09:16.797] <TB0>     INFO: 12839200 events read in total (342141ms).
[16:09:45.170] <TB0>     INFO: 13910600 events read in total (370514ms).
[16:10:13.609] <TB0>     INFO: 14979000 events read in total (398953ms).
[16:10:42.144] <TB0>     INFO: 16048600 events read in total (427488ms).
[16:11:10.769] <TB0>     INFO: 17119600 events read in total (456113ms).
[16:11:39.376] <TB0>     INFO: 18188000 events read in total (484720ms).
[16:12:07.877] <TB0>     INFO: 19257800 events read in total (513221ms).
[16:12:36.607] <TB0>     INFO: 20328800 events read in total (541951ms).
[16:13:05.093] <TB0>     INFO: 21396600 events read in total (570437ms).
[16:13:33.782] <TB0>     INFO: 22464800 events read in total (599126ms).
[16:14:02.476] <TB0>     INFO: 23536600 events read in total (627820ms).
[16:14:30.832] <TB0>     INFO: 24604800 events read in total (656176ms).
[16:14:59.268] <TB0>     INFO: 25672600 events read in total (684612ms).
[16:15:27.670] <TB0>     INFO: 26742800 events read in total (713014ms).
[16:15:56.187] <TB0>     INFO: 27813000 events read in total (741531ms).
[16:16:24.908] <TB0>     INFO: 28881800 events read in total (770252ms).
[16:16:53.713] <TB0>     INFO: 29953800 events read in total (799057ms).
[16:17:22.356] <TB0>     INFO: 31023000 events read in total (827700ms).
[16:17:51.213] <TB0>     INFO: 32091000 events read in total (856557ms).
[16:18:20.479] <TB0>     INFO: 33163200 events read in total (885823ms).
[16:18:48.913] <TB0>     INFO: 34232200 events read in total (914257ms).
[16:19:17.746] <TB0>     INFO: 35301000 events read in total (943090ms).
[16:19:46.250] <TB0>     INFO: 36373600 events read in total (971594ms).
[16:20:14.713] <TB0>     INFO: 37441800 events read in total (1000057ms).
[16:20:43.195] <TB0>     INFO: 38510000 events read in total (1028539ms).
[16:21:11.564] <TB0>     INFO: 39581800 events read in total (1056908ms).
[16:21:39.989] <TB0>     INFO: 40650200 events read in total (1085333ms).
[16:22:08.409] <TB0>     INFO: 41718200 events read in total (1113753ms).
[16:22:36.799] <TB0>     INFO: 42788200 events read in total (1142143ms).
[16:23:05.283] <TB0>     INFO: 43858200 events read in total (1170627ms).
[16:23:33.683] <TB0>     INFO: 44926200 events read in total (1199027ms).
[16:24:02.172] <TB0>     INFO: 45994800 events read in total (1227516ms).
[16:24:30.457] <TB0>     INFO: 47066600 events read in total (1255801ms).
[16:24:58.832] <TB0>     INFO: 48135000 events read in total (1284176ms).
[16:25:27.217] <TB0>     INFO: 49203600 events read in total (1312561ms).
[16:25:55.597] <TB0>     INFO: 50275200 events read in total (1340941ms).
[16:26:23.913] <TB0>     INFO: 51343200 events read in total (1369257ms).
[16:26:52.180] <TB0>     INFO: 52411000 events read in total (1397524ms).
[16:27:20.505] <TB0>     INFO: 53482200 events read in total (1425849ms).
[16:27:48.958] <TB0>     INFO: 54551400 events read in total (1454302ms).
[16:28:17.382] <TB0>     INFO: 55619600 events read in total (1482726ms).
[16:28:44.627] <TB0>     INFO: 56688800 events read in total (1509971ms).
[16:29:13.263] <TB0>     INFO: 57759800 events read in total (1538607ms).
[16:29:41.642] <TB0>     INFO: 58827800 events read in total (1566986ms).
[16:29:48.422] <TB0>     INFO: 59072000 events read in total (1573767ms).
[16:29:48.442] <TB0>     INFO: Test took 1574856ms.
[16:29:48.498] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:48.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:29:48.637] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:29:49.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:29:49.820] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:29:50.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:29:50.972] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:29:52.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:29:52.118] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:29:53.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:29:53.286] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:29:54.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:29:54.488] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:29:55.649] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:29:55.650] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:29:56.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:29:56.825] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:29:58.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:29:58.010] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:29:59.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:29:59.154] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:30:00.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:30:00.345] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:30:01.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:30:01.522] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:30:02.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:30:02.677] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:30:03.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:30:03.873] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:30:05.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:30:05.051] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:30:06.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:30:06.220] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:30:07.417] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 439930880
[16:30:07.452] <TB0>     INFO: PixTestScurves::scurves() done 
[16:30:07.452] <TB0>     INFO: Vcal mean:  35.12  35.10  35.09  35.07  35.02  35.08  35.07  35.08  35.08  35.12  35.00  35.06  35.06  35.08  34.87  35.01 
[16:30:07.452] <TB0>     INFO: Vcal RMS:    0.79   0.68   0.68   0.66   0.87   0.65   0.69   0.62   0.63   0.64   0.65   0.55   0.65   0.64   3.17   0.92 
[16:30:07.452] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:30:07.528] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:30:07.528] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:30:07.528] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:30:07.528] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:30:07.528] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:30:07.528] <TB0>     INFO: ######################################################################
[16:30:07.528] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:30:07.528] <TB0>     INFO: ######################################################################
[16:30:07.531] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:30:07.882] <TB0>     INFO: Expecting 41600 events.
[16:30:12.056] <TB0>     INFO: 41600 events read in total (3459ms).
[16:30:12.057] <TB0>     INFO: Test took 4526ms.
[16:30:12.065] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:12.065] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66539
[16:30:12.065] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:30:12.069] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 23, 62] has eff 0/10
[16:30:12.069] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 23, 62]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 12] has eff 0/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 12]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 13] has eff 1/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 13]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 14] has eff 2/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 14]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 15] has eff 0/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 15]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 16] has eff 4/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 16]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 17] has eff 7/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 17]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 19] has eff 0/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 19]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 20] has eff 0/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 20]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 22] has eff 5/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 22]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 23] has eff 1/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 23]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 24] has eff 0/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 24]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 25] has eff 0/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 25]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 26] has eff 4/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 26]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 27] has eff 5/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 27]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 28] has eff 1/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 28]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 29] has eff 1/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 29]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 30] has eff 0/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 30]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 31] has eff 4/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 31]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 32] has eff 7/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 32]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 33] has eff 4/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 33]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 34] has eff 0/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 34]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 35] has eff 3/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 35]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 36] has eff 3/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 36]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 37] has eff 5/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 37]
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 40] has eff 1/10
[16:30:12.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 40]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 42] has eff 2/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 42]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 43] has eff 0/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 43]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 44] has eff 2/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 44]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 46] has eff 4/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 46]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 47] has eff 1/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 47]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 48] has eff 0/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 48]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 50] has eff 0/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 50]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 51] has eff 1/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 51]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 52] has eff 0/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 52]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 54] has eff 4/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 54]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 55] has eff 0/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 55]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 57] has eff 6/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 57]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 58] has eff 1/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 58]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 60] has eff 0/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 60]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 61] has eff 0/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 61]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 62] has eff 0/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 62]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 63] has eff 5/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 63]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 64] has eff 9/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 64]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 66] has eff 0/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 66]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 67] has eff 2/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 67]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 68] has eff 0/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 68]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 69] has eff 4/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 69]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 70] has eff 3/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 70]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 71] has eff 5/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 71]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 72] has eff 0/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 72]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 73] has eff 2/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 73]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 76] has eff 2/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 76]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 77] has eff 4/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 77]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 3, 78] has eff 2/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 3, 78]
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 6, 0] has eff 0/10
[16:30:12.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 6, 0]
[16:30:12.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 56
[16:30:12.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:30:12.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:30:12.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:30:12.407] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:30:12.754] <TB0>     INFO: Expecting 41600 events.
[16:30:16.928] <TB0>     INFO: 41600 events read in total (3459ms).
[16:30:16.928] <TB0>     INFO: Test took 4521ms.
[16:30:16.936] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:16.936] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66543
[16:30:16.936] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:30:16.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.758
[16:30:16.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 164
[16:30:16.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.912
[16:30:16.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[16:30:16.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.105
[16:30:16.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 178
[16:30:16.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.9
[16:30:16.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 172
[16:30:16.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.892
[16:30:16.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 187
[16:30:16.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 199.231
[16:30:16.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 200
[16:30:16.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.164
[16:30:16.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[16:30:16.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.186
[16:30:16.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[16:30:16.942] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.238
[16:30:16.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 184
[16:30:16.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.136
[16:30:16.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[16:30:16.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.862
[16:30:16.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[16:30:16.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.507
[16:30:16.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 192
[16:30:16.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.378
[16:30:16.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[16:30:16.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.418
[16:30:16.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 182
[16:30:16.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.371
[16:30:16.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[16:30:16.944] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.004
[16:30:16.944] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 197
[16:30:16.944] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:30:16.944] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:30:16.944] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:30:17.033] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:30:17.378] <TB0>     INFO: Expecting 41600 events.
[16:30:21.667] <TB0>     INFO: 41600 events read in total (3574ms).
[16:30:21.668] <TB0>     INFO: Test took 4635ms.
[16:30:21.675] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:21.675] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66552
[16:30:21.676] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:30:21.679] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:30:21.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 0
[16:30:21.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.4042
[16:30:21.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 60
[16:30:21.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1946
[16:30:21.680] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 78
[16:30:21.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8755
[16:30:21.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 73
[16:30:21.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.5791
[16:30:21.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,62] phvalue 61
[16:30:21.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.093
[16:30:21.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 77
[16:30:21.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 100.931
[16:30:21.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 100
[16:30:21.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.249
[16:30:21.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,26] phvalue 72
[16:30:21.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.6803
[16:30:21.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 80
[16:30:21.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.3664
[16:30:21.681] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 92
[16:30:21.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.99
[16:30:21.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 84
[16:30:21.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.4164
[16:30:21.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 66
[16:30:21.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.4304
[16:30:21.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 85
[16:30:21.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6156
[16:30:21.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 81
[16:30:21.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1624
[16:30:21.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 78
[16:30:21.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.3584
[16:30:21.682] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,44] phvalue 84
[16:30:21.683] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.8623
[16:30:21.683] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 82
[16:30:21.685] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 0 0
[16:30:22.094] <TB0>     INFO: Expecting 2560 events.
[16:30:23.052] <TB0>     INFO: 2560 events read in total (244ms).
[16:30:23.052] <TB0>     INFO: Test took 1367ms.
[16:30:23.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:23.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 1 1
[16:30:23.561] <TB0>     INFO: Expecting 2560 events.
[16:30:24.518] <TB0>     INFO: 2560 events read in total (242ms).
[16:30:24.518] <TB0>     INFO: Test took 1465ms.
[16:30:24.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:24.519] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 2 2
[16:30:25.037] <TB0>     INFO: Expecting 2560 events.
[16:30:25.994] <TB0>     INFO: 2560 events read in total (243ms).
[16:30:25.995] <TB0>     INFO: Test took 1476ms.
[16:30:25.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:25.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 62, 3 3
[16:30:26.502] <TB0>     INFO: Expecting 2560 events.
[16:30:27.461] <TB0>     INFO: 2560 events read in total (244ms).
[16:30:27.461] <TB0>     INFO: Test took 1466ms.
[16:30:27.462] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:27.462] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 4 4
[16:30:27.981] <TB0>     INFO: Expecting 2560 events.
[16:30:28.943] <TB0>     INFO: 2560 events read in total (247ms).
[16:30:28.944] <TB0>     INFO: Test took 1482ms.
[16:30:28.944] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:28.944] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 5 5
[16:30:29.451] <TB0>     INFO: Expecting 2560 events.
[16:30:30.411] <TB0>     INFO: 2560 events read in total (245ms).
[16:30:30.411] <TB0>     INFO: Test took 1467ms.
[16:30:30.412] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:30.412] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 26, 6 6
[16:30:30.923] <TB0>     INFO: Expecting 2560 events.
[16:30:31.884] <TB0>     INFO: 2560 events read in total (246ms).
[16:30:31.884] <TB0>     INFO: Test took 1472ms.
[16:30:31.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:31.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 7 7
[16:30:32.396] <TB0>     INFO: Expecting 2560 events.
[16:30:33.355] <TB0>     INFO: 2560 events read in total (244ms).
[16:30:33.356] <TB0>     INFO: Test took 1471ms.
[16:30:33.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:33.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[16:30:33.865] <TB0>     INFO: Expecting 2560 events.
[16:30:34.822] <TB0>     INFO: 2560 events read in total (242ms).
[16:30:34.822] <TB0>     INFO: Test took 1466ms.
[16:30:34.823] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:34.823] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 9 9
[16:30:35.336] <TB0>     INFO: Expecting 2560 events.
[16:30:36.294] <TB0>     INFO: 2560 events read in total (243ms).
[16:30:36.294] <TB0>     INFO: Test took 1471ms.
[16:30:36.294] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:36.297] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 10 10
[16:30:36.801] <TB0>     INFO: Expecting 2560 events.
[16:30:37.759] <TB0>     INFO: 2560 events read in total (243ms).
[16:30:37.759] <TB0>     INFO: Test took 1463ms.
[16:30:37.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:37.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 11 11
[16:30:38.267] <TB0>     INFO: Expecting 2560 events.
[16:30:39.225] <TB0>     INFO: 2560 events read in total (243ms).
[16:30:39.226] <TB0>     INFO: Test took 1466ms.
[16:30:39.226] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:39.226] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 12 12
[16:30:39.733] <TB0>     INFO: Expecting 2560 events.
[16:30:40.691] <TB0>     INFO: 2560 events read in total (243ms).
[16:30:40.692] <TB0>     INFO: Test took 1466ms.
[16:30:40.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:40.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 13 13
[16:30:41.199] <TB0>     INFO: Expecting 2560 events.
[16:30:42.156] <TB0>     INFO: 2560 events read in total (242ms).
[16:30:42.157] <TB0>     INFO: Test took 1465ms.
[16:30:42.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:42.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 44, 14 14
[16:30:42.664] <TB0>     INFO: Expecting 2560 events.
[16:30:43.622] <TB0>     INFO: 2560 events read in total (242ms).
[16:30:43.623] <TB0>     INFO: Test took 1466ms.
[16:30:43.623] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:43.624] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 15 15
[16:30:44.148] <TB0>     INFO: Expecting 2560 events.
[16:30:45.107] <TB0>     INFO: 2560 events read in total (244ms).
[16:30:45.107] <TB0>     INFO: Test took 1483ms.
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC7
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[16:30:45.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[16:30:45.114] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:30:45.617] <TB0>     INFO: Expecting 655360 events.
[16:30:57.693] <TB0>     INFO: 655360 events read in total (11361ms).
[16:30:57.705] <TB0>     INFO: Expecting 655360 events.
[16:31:09.491] <TB0>     INFO: 655360 events read in total (11224ms).
[16:31:09.506] <TB0>     INFO: Expecting 655360 events.
[16:31:21.356] <TB0>     INFO: 655360 events read in total (11284ms).
[16:31:21.375] <TB0>     INFO: Expecting 655360 events.
[16:31:33.062] <TB0>     INFO: 655360 events read in total (11125ms).
[16:31:33.085] <TB0>     INFO: Expecting 655360 events.
[16:31:44.960] <TB0>     INFO: 655360 events read in total (11317ms).
[16:31:44.990] <TB0>     INFO: Expecting 655360 events.
[16:31:56.879] <TB0>     INFO: 655360 events read in total (11340ms).
[16:31:56.915] <TB0>     INFO: Expecting 655360 events.
[16:32:08.634] <TB0>     INFO: 655360 events read in total (11179ms).
[16:32:08.670] <TB0>     INFO: Expecting 655360 events.
[16:32:20.346] <TB0>     INFO: 655360 events read in total (11131ms).
[16:32:20.388] <TB0>     INFO: Expecting 655360 events.
[16:32:32.299] <TB0>     INFO: 655360 events read in total (11374ms).
[16:32:32.346] <TB0>     INFO: Expecting 655360 events.
[16:32:44.025] <TB0>     INFO: 655360 events read in total (11144ms).
[16:32:44.074] <TB0>     INFO: Expecting 655360 events.
[16:32:55.737] <TB0>     INFO: 655360 events read in total (11136ms).
[16:32:55.792] <TB0>     INFO: Expecting 655360 events.
[16:33:07.425] <TB0>     INFO: 655360 events read in total (11106ms).
[16:33:07.482] <TB0>     INFO: Expecting 655360 events.
[16:33:19.466] <TB0>     INFO: 655360 events read in total (11457ms).
[16:33:19.528] <TB0>     INFO: Expecting 655360 events.
[16:33:31.413] <TB0>     INFO: 655360 events read in total (11354ms).
[16:33:31.479] <TB0>     INFO: Expecting 655360 events.
[16:33:43.162] <TB0>     INFO: 655360 events read in total (11157ms).
[16:33:43.235] <TB0>     INFO: Expecting 655360 events.
[16:33:54.990] <TB0>     INFO: 655360 events read in total (11229ms).
[16:33:55.066] <TB0>     INFO: Test took 189952ms.
[16:33:55.162] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:55.466] <TB0>     INFO: Expecting 655360 events.
[16:34:07.304] <TB0>     INFO: 655360 events read in total (11123ms).
[16:34:07.315] <TB0>     INFO: Expecting 655360 events.
[16:34:19.126] <TB0>     INFO: 655360 events read in total (11236ms).
[16:34:19.141] <TB0>     INFO: Expecting 655360 events.
[16:34:31.073] <TB0>     INFO: 655360 events read in total (11366ms).
[16:34:31.093] <TB0>     INFO: Expecting 655360 events.
[16:34:42.975] <TB0>     INFO: 655360 events read in total (11321ms).
[16:34:42.999] <TB0>     INFO: Expecting 655360 events.
[16:34:54.803] <TB0>     INFO: 655360 events read in total (11248ms).
[16:34:54.834] <TB0>     INFO: Expecting 655360 events.
[16:35:06.516] <TB0>     INFO: 655360 events read in total (11136ms).
[16:35:06.550] <TB0>     INFO: Expecting 655360 events.
[16:35:18.343] <TB0>     INFO: 655360 events read in total (11245ms).
[16:35:18.378] <TB0>     INFO: Expecting 655360 events.
[16:35:30.281] <TB0>     INFO: 655360 events read in total (11361ms).
[16:35:30.322] <TB0>     INFO: Expecting 655360 events.
[16:35:42.232] <TB0>     INFO: 655360 events read in total (11368ms).
[16:35:42.278] <TB0>     INFO: Expecting 655360 events.
[16:35:54.544] <TB0>     INFO: 655360 events read in total (11732ms).
[16:35:54.594] <TB0>     INFO: Expecting 655360 events.
[16:36:06.463] <TB0>     INFO: 655360 events read in total (11334ms).
[16:36:06.517] <TB0>     INFO: Expecting 655360 events.
[16:36:18.186] <TB0>     INFO: 655360 events read in total (11143ms).
[16:36:18.247] <TB0>     INFO: Expecting 655360 events.
[16:36:30.086] <TB0>     INFO: 655360 events read in total (11312ms).
[16:36:30.149] <TB0>     INFO: Expecting 655360 events.
[16:36:42.144] <TB0>     INFO: 655360 events read in total (11468ms).
[16:36:42.210] <TB0>     INFO: Expecting 655360 events.
[16:36:54.126] <TB0>     INFO: 655360 events read in total (11389ms).
[16:36:54.198] <TB0>     INFO: Expecting 655360 events.
[16:37:06.189] <TB0>     INFO: 655360 events read in total (11464ms).
[16:37:06.262] <TB0>     INFO: Test took 191100ms.
[16:37:06.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:37:06.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:37:06.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:37:06.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:37:06.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:37:06.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:37:06.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:37:06.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.437] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:37:06.437] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.437] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:37:06.437] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.438] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:37:06.438] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.438] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:37:06.438] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.439] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:37:06.439] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.439] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:37:06.439] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.440] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:37:06.440] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.440] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:37:06.440] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:37:06.441] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:37:06.441] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.448] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:37:06.455] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:37:06.462] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:37:06.469] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.475] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.482] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:37:06.490] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:37:06.496] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:37:06.503] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.510] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.517] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.524] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.531] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.538] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.545] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.551] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.558] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.565] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.572] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.579] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.586] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:37:06.593] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:37:06.623] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C0.dat
[16:37:06.623] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C1.dat
[16:37:06.623] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C2.dat
[16:37:06.623] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C3.dat
[16:37:06.624] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C4.dat
[16:37:06.624] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C5.dat
[16:37:06.624] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C6.dat
[16:37:06.624] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C7.dat
[16:37:06.624] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C8.dat
[16:37:06.624] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C9.dat
[16:37:06.624] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C10.dat
[16:37:06.624] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C11.dat
[16:37:06.625] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C12.dat
[16:37:06.625] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C13.dat
[16:37:06.625] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C14.dat
[16:37:06.625] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C15.dat
[16:37:06.981] <TB0>     INFO: Expecting 41600 events.
[16:37:10.855] <TB0>     INFO: 41600 events read in total (3159ms).
[16:37:10.856] <TB0>     INFO: Test took 4228ms.
[16:37:11.511] <TB0>     INFO: Expecting 41600 events.
[16:37:15.344] <TB0>     INFO: 41600 events read in total (3118ms).
[16:37:15.345] <TB0>     INFO: Test took 4183ms.
[16:37:15.998] <TB0>     INFO: Expecting 41600 events.
[16:37:19.857] <TB0>     INFO: 41600 events read in total (3144ms).
[16:37:19.858] <TB0>     INFO: Test took 4206ms.
[16:37:20.166] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:20.298] <TB0>     INFO: Expecting 2560 events.
[16:37:21.257] <TB0>     INFO: 2560 events read in total (244ms).
[16:37:21.258] <TB0>     INFO: Test took 1092ms.
[16:37:21.262] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:21.769] <TB0>     INFO: Expecting 2560 events.
[16:37:22.729] <TB0>     INFO: 2560 events read in total (245ms).
[16:37:22.729] <TB0>     INFO: Test took 1467ms.
[16:37:22.731] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:23.237] <TB0>     INFO: Expecting 2560 events.
[16:37:24.196] <TB0>     INFO: 2560 events read in total (244ms).
[16:37:24.197] <TB0>     INFO: Test took 1466ms.
[16:37:24.199] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:24.705] <TB0>     INFO: Expecting 2560 events.
[16:37:25.664] <TB0>     INFO: 2560 events read in total (244ms).
[16:37:25.664] <TB0>     INFO: Test took 1465ms.
[16:37:25.667] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:26.173] <TB0>     INFO: Expecting 2560 events.
[16:37:27.133] <TB0>     INFO: 2560 events read in total (243ms).
[16:37:27.134] <TB0>     INFO: Test took 1467ms.
[16:37:27.136] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:27.642] <TB0>     INFO: Expecting 2560 events.
[16:37:28.603] <TB0>     INFO: 2560 events read in total (246ms).
[16:37:28.603] <TB0>     INFO: Test took 1467ms.
[16:37:28.605] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:29.113] <TB0>     INFO: Expecting 2560 events.
[16:37:30.071] <TB0>     INFO: 2560 events read in total (243ms).
[16:37:30.071] <TB0>     INFO: Test took 1466ms.
[16:37:30.073] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:30.580] <TB0>     INFO: Expecting 2560 events.
[16:37:31.540] <TB0>     INFO: 2560 events read in total (245ms).
[16:37:31.540] <TB0>     INFO: Test took 1467ms.
[16:37:31.543] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:32.048] <TB0>     INFO: Expecting 2560 events.
[16:37:33.006] <TB0>     INFO: 2560 events read in total (243ms).
[16:37:33.007] <TB0>     INFO: Test took 1464ms.
[16:37:33.009] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:33.515] <TB0>     INFO: Expecting 2560 events.
[16:37:34.471] <TB0>     INFO: 2560 events read in total (241ms).
[16:37:34.474] <TB0>     INFO: Test took 1465ms.
[16:37:34.476] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:34.980] <TB0>     INFO: Expecting 2560 events.
[16:37:35.939] <TB0>     INFO: 2560 events read in total (244ms).
[16:37:35.939] <TB0>     INFO: Test took 1463ms.
[16:37:35.941] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:36.452] <TB0>     INFO: Expecting 2560 events.
[16:37:37.411] <TB0>     INFO: 2560 events read in total (244ms).
[16:37:37.411] <TB0>     INFO: Test took 1470ms.
[16:37:37.413] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:37.924] <TB0>     INFO: Expecting 2560 events.
[16:37:38.882] <TB0>     INFO: 2560 events read in total (243ms).
[16:37:38.882] <TB0>     INFO: Test took 1469ms.
[16:37:38.885] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:39.400] <TB0>     INFO: Expecting 2560 events.
[16:37:40.358] <TB0>     INFO: 2560 events read in total (243ms).
[16:37:40.359] <TB0>     INFO: Test took 1474ms.
[16:37:40.361] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:40.867] <TB0>     INFO: Expecting 2560 events.
[16:37:41.828] <TB0>     INFO: 2560 events read in total (246ms).
[16:37:41.829] <TB0>     INFO: Test took 1468ms.
[16:37:41.833] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:42.337] <TB0>     INFO: Expecting 2560 events.
[16:37:43.297] <TB0>     INFO: 2560 events read in total (241ms).
[16:37:43.297] <TB0>     INFO: Test took 1464ms.
[16:37:43.299] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:43.829] <TB0>     INFO: Expecting 2560 events.
[16:37:44.790] <TB0>     INFO: 2560 events read in total (246ms).
[16:37:44.790] <TB0>     INFO: Test took 1491ms.
[16:37:44.794] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:45.299] <TB0>     INFO: Expecting 2560 events.
[16:37:46.262] <TB0>     INFO: 2560 events read in total (248ms).
[16:37:46.262] <TB0>     INFO: Test took 1468ms.
[16:37:46.264] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:46.771] <TB0>     INFO: Expecting 2560 events.
[16:37:47.731] <TB0>     INFO: 2560 events read in total (245ms).
[16:37:47.731] <TB0>     INFO: Test took 1467ms.
[16:37:47.733] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:48.240] <TB0>     INFO: Expecting 2560 events.
[16:37:49.200] <TB0>     INFO: 2560 events read in total (245ms).
[16:37:49.201] <TB0>     INFO: Test took 1468ms.
[16:37:49.203] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:49.709] <TB0>     INFO: Expecting 2560 events.
[16:37:50.668] <TB0>     INFO: 2560 events read in total (244ms).
[16:37:50.668] <TB0>     INFO: Test took 1465ms.
[16:37:50.671] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:51.176] <TB0>     INFO: Expecting 2560 events.
[16:37:52.135] <TB0>     INFO: 2560 events read in total (244ms).
[16:37:52.136] <TB0>     INFO: Test took 1465ms.
[16:37:52.138] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:52.644] <TB0>     INFO: Expecting 2560 events.
[16:37:53.602] <TB0>     INFO: 2560 events read in total (243ms).
[16:37:53.603] <TB0>     INFO: Test took 1465ms.
[16:37:53.605] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:54.111] <TB0>     INFO: Expecting 2560 events.
[16:37:55.071] <TB0>     INFO: 2560 events read in total (245ms).
[16:37:55.071] <TB0>     INFO: Test took 1466ms.
[16:37:55.073] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:55.580] <TB0>     INFO: Expecting 2560 events.
[16:37:56.537] <TB0>     INFO: 2560 events read in total (242ms).
[16:37:56.537] <TB0>     INFO: Test took 1464ms.
[16:37:56.540] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:57.047] <TB0>     INFO: Expecting 2560 events.
[16:37:58.006] <TB0>     INFO: 2560 events read in total (244ms).
[16:37:58.006] <TB0>     INFO: Test took 1467ms.
[16:37:58.009] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:58.518] <TB0>     INFO: Expecting 2560 events.
[16:37:59.478] <TB0>     INFO: 2560 events read in total (245ms).
[16:37:59.478] <TB0>     INFO: Test took 1469ms.
[16:37:59.481] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:37:59.987] <TB0>     INFO: Expecting 2560 events.
[16:38:00.946] <TB0>     INFO: 2560 events read in total (244ms).
[16:38:00.946] <TB0>     INFO: Test took 1465ms.
[16:38:00.948] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:01.455] <TB0>     INFO: Expecting 2560 events.
[16:38:02.414] <TB0>     INFO: 2560 events read in total (244ms).
[16:38:02.414] <TB0>     INFO: Test took 1466ms.
[16:38:02.416] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:02.923] <TB0>     INFO: Expecting 2560 events.
[16:38:03.880] <TB0>     INFO: 2560 events read in total (242ms).
[16:38:03.881] <TB0>     INFO: Test took 1465ms.
[16:38:03.885] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:04.389] <TB0>     INFO: Expecting 2560 events.
[16:38:05.349] <TB0>     INFO: 2560 events read in total (245ms).
[16:38:05.349] <TB0>     INFO: Test took 1465ms.
[16:38:05.351] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:05.858] <TB0>     INFO: Expecting 2560 events.
[16:38:06.818] <TB0>     INFO: 2560 events read in total (245ms).
[16:38:06.818] <TB0>     INFO: Test took 1467ms.
[16:38:07.839] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 480 seconds
[16:38:07.839] <TB0>     INFO: PH scale (per ROC):    67  73  80  85  82  78  81  80  78  85  85  94  81  82  90  95
[16:38:07.839] <TB0>     INFO: PH offset (per ROC):  192 174 175 177 170 150 174 165 157 160 176 155 165 167 157 159
[16:38:08.012] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:38:08.017] <TB0>     INFO: ######################################################################
[16:38:08.017] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:38:08.017] <TB0>     INFO: ######################################################################
[16:38:08.017] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:38:08.028] <TB0>     INFO: scanning low vcal = 10
[16:38:08.370] <TB0>     INFO: Expecting 41600 events.
[16:38:12.098] <TB0>     INFO: 41600 events read in total (3013ms).
[16:38:12.098] <TB0>     INFO: Test took 4070ms.
[16:38:12.100] <TB0>     INFO: scanning low vcal = 20
[16:38:12.606] <TB0>     INFO: Expecting 41600 events.
[16:38:16.329] <TB0>     INFO: 41600 events read in total (3008ms).
[16:38:16.330] <TB0>     INFO: Test took 4230ms.
[16:38:16.331] <TB0>     INFO: scanning low vcal = 30
[16:38:16.838] <TB0>     INFO: Expecting 41600 events.
[16:38:20.576] <TB0>     INFO: 41600 events read in total (3023ms).
[16:38:20.576] <TB0>     INFO: Test took 4245ms.
[16:38:20.578] <TB0>     INFO: scanning low vcal = 40
[16:38:21.082] <TB0>     INFO: Expecting 41600 events.
[16:38:25.349] <TB0>     INFO: 41600 events read in total (3552ms).
[16:38:25.350] <TB0>     INFO: Test took 4772ms.
[16:38:25.353] <TB0>     INFO: scanning low vcal = 50
[16:38:25.774] <TB0>     INFO: Expecting 41600 events.
[16:38:30.026] <TB0>     INFO: 41600 events read in total (3537ms).
[16:38:30.027] <TB0>     INFO: Test took 4674ms.
[16:38:30.030] <TB0>     INFO: scanning low vcal = 60
[16:38:30.452] <TB0>     INFO: Expecting 41600 events.
[16:38:34.702] <TB0>     INFO: 41600 events read in total (3535ms).
[16:38:34.702] <TB0>     INFO: Test took 4672ms.
[16:38:34.706] <TB0>     INFO: scanning low vcal = 70
[16:38:35.128] <TB0>     INFO: Expecting 41600 events.
[16:38:39.402] <TB0>     INFO: 41600 events read in total (3559ms).
[16:38:39.402] <TB0>     INFO: Test took 4696ms.
[16:38:39.405] <TB0>     INFO: scanning low vcal = 80
[16:38:39.825] <TB0>     INFO: Expecting 41600 events.
[16:38:44.097] <TB0>     INFO: 41600 events read in total (3557ms).
[16:38:44.098] <TB0>     INFO: Test took 4693ms.
[16:38:44.101] <TB0>     INFO: scanning low vcal = 90
[16:38:44.525] <TB0>     INFO: Expecting 41600 events.
[16:38:48.786] <TB0>     INFO: 41600 events read in total (3546ms).
[16:38:48.787] <TB0>     INFO: Test took 4686ms.
[16:38:48.790] <TB0>     INFO: scanning low vcal = 100
[16:38:49.218] <TB0>     INFO: Expecting 41600 events.
[16:38:53.606] <TB0>     INFO: 41600 events read in total (3674ms).
[16:38:53.607] <TB0>     INFO: Test took 4817ms.
[16:38:53.610] <TB0>     INFO: scanning low vcal = 110
[16:38:54.031] <TB0>     INFO: Expecting 41600 events.
[16:38:58.296] <TB0>     INFO: 41600 events read in total (3550ms).
[16:38:58.296] <TB0>     INFO: Test took 4686ms.
[16:38:58.299] <TB0>     INFO: scanning low vcal = 120
[16:38:58.722] <TB0>     INFO: Expecting 41600 events.
[16:39:02.981] <TB0>     INFO: 41600 events read in total (3544ms).
[16:39:02.982] <TB0>     INFO: Test took 4683ms.
[16:39:02.985] <TB0>     INFO: scanning low vcal = 130
[16:39:03.408] <TB0>     INFO: Expecting 41600 events.
[16:39:07.663] <TB0>     INFO: 41600 events read in total (3540ms).
[16:39:07.663] <TB0>     INFO: Test took 4678ms.
[16:39:07.666] <TB0>     INFO: scanning low vcal = 140
[16:39:08.092] <TB0>     INFO: Expecting 41600 events.
[16:39:12.306] <TB0>     INFO: 41600 events read in total (3499ms).
[16:39:12.307] <TB0>     INFO: Test took 4640ms.
[16:39:12.310] <TB0>     INFO: scanning low vcal = 150
[16:39:12.735] <TB0>     INFO: Expecting 41600 events.
[16:39:16.985] <TB0>     INFO: 41600 events read in total (3535ms).
[16:39:16.986] <TB0>     INFO: Test took 4676ms.
[16:39:16.989] <TB0>     INFO: scanning low vcal = 160
[16:39:17.415] <TB0>     INFO: Expecting 41600 events.
[16:39:21.646] <TB0>     INFO: 41600 events read in total (3516ms).
[16:39:21.648] <TB0>     INFO: Test took 4659ms.
[16:39:21.651] <TB0>     INFO: scanning low vcal = 170
[16:39:22.075] <TB0>     INFO: Expecting 41600 events.
[16:39:26.293] <TB0>     INFO: 41600 events read in total (3503ms).
[16:39:26.294] <TB0>     INFO: Test took 4643ms.
[16:39:26.299] <TB0>     INFO: scanning low vcal = 180
[16:39:26.722] <TB0>     INFO: Expecting 41600 events.
[16:39:30.952] <TB0>     INFO: 41600 events read in total (3513ms).
[16:39:30.953] <TB0>     INFO: Test took 4654ms.
[16:39:30.955] <TB0>     INFO: scanning low vcal = 190
[16:39:31.385] <TB0>     INFO: Expecting 41600 events.
[16:39:35.619] <TB0>     INFO: 41600 events read in total (3519ms).
[16:39:35.620] <TB0>     INFO: Test took 4664ms.
[16:39:35.624] <TB0>     INFO: scanning low vcal = 200
[16:39:36.031] <TB0>     INFO: Expecting 41600 events.
[16:39:40.292] <TB0>     INFO: 41600 events read in total (3546ms).
[16:39:40.293] <TB0>     INFO: Test took 4669ms.
[16:39:40.297] <TB0>     INFO: scanning low vcal = 210
[16:39:40.722] <TB0>     INFO: Expecting 41600 events.
[16:39:45.026] <TB0>     INFO: 41600 events read in total (3587ms).
[16:39:45.026] <TB0>     INFO: Test took 4729ms.
[16:39:45.030] <TB0>     INFO: scanning low vcal = 220
[16:39:45.436] <TB0>     INFO: Expecting 41600 events.
[16:39:49.711] <TB0>     INFO: 41600 events read in total (3561ms).
[16:39:49.712] <TB0>     INFO: Test took 4682ms.
[16:39:49.715] <TB0>     INFO: scanning low vcal = 230
[16:39:50.137] <TB0>     INFO: Expecting 41600 events.
[16:39:54.407] <TB0>     INFO: 41600 events read in total (3555ms).
[16:39:54.408] <TB0>     INFO: Test took 4693ms.
[16:39:54.411] <TB0>     INFO: scanning low vcal = 240
[16:39:54.832] <TB0>     INFO: Expecting 41600 events.
[16:39:59.116] <TB0>     INFO: 41600 events read in total (3570ms).
[16:39:59.116] <TB0>     INFO: Test took 4705ms.
[16:39:59.120] <TB0>     INFO: scanning low vcal = 250
[16:39:59.540] <TB0>     INFO: Expecting 41600 events.
[16:40:03.825] <TB0>     INFO: 41600 events read in total (3569ms).
[16:40:03.826] <TB0>     INFO: Test took 4706ms.
[16:40:03.830] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:40:04.252] <TB0>     INFO: Expecting 41600 events.
[16:40:08.525] <TB0>     INFO: 41600 events read in total (3558ms).
[16:40:08.526] <TB0>     INFO: Test took 4696ms.
[16:40:08.529] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:40:08.949] <TB0>     INFO: Expecting 41600 events.
[16:40:13.233] <TB0>     INFO: 41600 events read in total (3569ms).
[16:40:13.233] <TB0>     INFO: Test took 4704ms.
[16:40:13.237] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:40:13.659] <TB0>     INFO: Expecting 41600 events.
[16:40:17.919] <TB0>     INFO: 41600 events read in total (3545ms).
[16:40:17.919] <TB0>     INFO: Test took 4682ms.
[16:40:17.922] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:40:18.344] <TB0>     INFO: Expecting 41600 events.
[16:40:22.596] <TB0>     INFO: 41600 events read in total (3534ms).
[16:40:22.597] <TB0>     INFO: Test took 4675ms.
[16:40:22.600] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:40:23.026] <TB0>     INFO: Expecting 41600 events.
[16:40:27.270] <TB0>     INFO: 41600 events read in total (3529ms).
[16:40:27.271] <TB0>     INFO: Test took 4671ms.
[16:40:27.810] <TB0>     INFO: PixTestGainPedestal::measure() done 
[16:40:27.814] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:40:27.814] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:40:27.815] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:40:27.815] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:40:27.815] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:40:27.815] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:40:27.815] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:40:27.816] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:40:27.816] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:40:27.816] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:40:27.816] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:40:27.816] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:40:27.817] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:40:27.817] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:40:27.817] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:40:27.817] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:41:09.419] <TB0>     INFO: PixTestGainPedestal::fit() done
[16:41:09.419] <TB0>     INFO: non-linearity mean:  0.959 0.950 0.958 0.951 0.954 0.963 0.962 0.961 0.958 0.959 0.951 0.953 0.958 0.958 0.959 0.959
[16:41:09.419] <TB0>     INFO: non-linearity RMS:   0.005 0.008 0.005 0.006 0.006 0.005 0.005 0.006 0.006 0.007 0.006 0.006 0.006 0.005 0.006 0.005
[16:41:09.420] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:41:09.443] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:41:09.465] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:41:09.488] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:41:09.511] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:41:09.533] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:41:09.556] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:41:09.579] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:41:09.601] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:41:09.624] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:41:09.646] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:41:09.669] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:41:09.692] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:41:09.716] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:41:09.740] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:41:09.763] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-02_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:41:09.787] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 181 seconds
[16:41:09.787] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:41:09.794] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:41:09.795] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:41:09.799] <TB0>     INFO: ######################################################################
[16:41:09.799] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:41:09.799] <TB0>     INFO: ######################################################################
[16:41:09.803] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:41:09.813] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:41:09.813] <TB0>     INFO:     run 1 of 1
[16:41:09.813] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:41:10.159] <TB0>     INFO: Expecting 3120000 events.
[16:42:01.737] <TB0>     INFO: 1263635 events read in total (50863ms).
[16:42:51.408] <TB0>     INFO: 2522810 events read in total (100535ms).
[16:43:15.270] <TB0>     INFO: 3120000 events read in total (124396ms).
[16:43:15.316] <TB0>     INFO: Test took 125504ms.
[16:43:15.400] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:43:15.539] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:43:16.965] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:43:18.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:43:19.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:43:21.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:43:22.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:43:24.146] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:43:25.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:43:26.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:43:28.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:43:29.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:43:31.240] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:43:32.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:43:34.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:43:35.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:43:37.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:43:38.459] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379191296
[16:43:38.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:43:38.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6096, RMS = 1.55897
[16:43:38.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:43:38.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:43:38.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5483, RMS = 1.57553
[16:43:38.494] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:43:38.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:43:38.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7763, RMS = 1.3463
[16:43:38.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:43:38.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:43:38.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.6351, RMS = 1.8234
[16:43:38.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[16:43:38.497] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:43:38.497] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.604, RMS = 0.876542
[16:43:38.498] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:43:38.498] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:43:38.498] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.6802, RMS = 1.82581
[16:43:38.498] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[16:43:38.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:43:38.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3321, RMS = 1.23962
[16:43:38.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:43:38.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:43:38.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3499, RMS = 2.00873
[16:43:38.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[16:43:38.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:43:38.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6223, RMS = 0.980093
[16:43:38.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:43:38.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:43:38.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.5392, RMS = 1.89664
[16:43:38.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:43:38.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:43:38.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6741, RMS = 0.984386
[16:43:38.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:43:38.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:43:38.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7781, RMS = 0.927054
[16:43:38.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:43:38.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:43:38.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.7022, RMS = 1.6114
[16:43:38.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:43:38.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:43:38.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5781, RMS = 1.69892
[16:43:38.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:43:38.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:43:38.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7845, RMS = 1.51399
[16:43:38.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:43:38.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:43:38.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4437, RMS = 1.59208
[16:43:38.504] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:43:38.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:43:38.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.7109, RMS = 1.66608
[16:43:38.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:43:38.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:43:38.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.7798, RMS = 1.82365
[16:43:38.506] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[16:43:38.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:43:38.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.138, RMS = 1.66641
[16:43:38.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:43:38.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:43:38.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0331, RMS = 2.03822
[16:43:38.507] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:43:38.508] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:43:38.508] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2031, RMS = 1.10664
[16:43:38.508] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:43:38.508] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:43:38.508] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.4991, RMS = 1.58005
[16:43:38.508] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[16:43:38.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:43:38.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.0617, RMS = 1.46321
[16:43:38.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 76
[16:43:38.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:43:38.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.6709, RMS = 1.29638
[16:43:38.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 72
[16:43:38.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:43:38.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9694, RMS = 1.30748
[16:43:38.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:43:38.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:43:38.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.107, RMS = 2.00672
[16:43:38.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:43:38.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:43:38.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9758, RMS = 1.41934
[16:43:38.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:43:38.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:43:38.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6123, RMS = 1.37334
[16:43:38.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:43:38.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:43:38.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.4961, RMS = 1.44377
[16:43:38.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 71
[16:43:38.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:43:38.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 60.6978, RMS = 1.52731
[16:43:38.514] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 69
[16:43:38.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:43:38.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.607, RMS = 1.37738
[16:43:38.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:43:38.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:43:38.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9787, RMS = 1.91362
[16:43:38.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:43:38.518] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[16:43:38.518] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    3    0    0
[16:43:38.518] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:43:38.616] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:43:38.616] <TB0>     INFO: enter test to run
[16:43:38.616] <TB0>     INFO:   test:  no parameter change
[16:43:38.617] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 383.5mA
[16:43:38.618] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 459mA
[16:43:38.618] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[16:43:38.618] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:43:39.119] <TB0>    QUIET: Connection to board 133 closed.
[16:43:39.124] <TB0>     INFO: pXar: this is the end, my friend
[16:43:39.124] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
