vsim -c -do "run -all; quit" tb
Reading pref.tcl

# 2020.1

# vsim -c -do "run -all; quit" tb 
# Start time: 09:22:35 on Apr 19,2025
# Loading sv_std.std
# Loading work.tb
# Loading work.stimulus_gen
# Loading work.RefModule
# Loading work.TopModule
# run -all
# ** Note: $finish    : testbench.v(36)
#    Time: 1090 ps  Iteration: 1  Instance: /tb/stim1
# Hint: Output 'out' has 24 mismatches. First mismatch occurred at time 5.
# Hint: Total mismatched samples is 24 out of 217 samples
# 
# Simulation finished at 1090 ps
# Mismatches: 24 in 217 samples
# End time: 09:22:36 on Apr 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
