Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  5 20:23:16 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_display_controller_timing_summary_routed.rpt -rpx test_display_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : test_display_controller
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.302        0.000                      0                  102        0.121        0.000                      0                  102        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.302        0.000                      0                  102        0.121        0.000                      0                  102        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.994ns (26.551%)  route 2.750ns (73.449%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  U_DISPLAY/CntReg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.263    U_DISPLAY/CntReg[0]
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.148     7.411 r  U_DISPLAY/CntReg[16]_i_3/O
                         net (fo=17, routed)          1.330     8.741    U_DISPLAY/CntReg[16]_i_3_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I1_O)        0.328     9.069 r  U_DISPLAY/CntReg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.069    U_DISPLAY/CntReg_0[5]
    SLICE_X2Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[5]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.081    15.371    U_DISPLAY/CntReg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.994ns (27.500%)  route 2.621ns (72.500%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  U_DISPLAY/CntReg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.263    U_DISPLAY/CntReg[0]
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.148     7.411 r  U_DISPLAY/CntReg[16]_i_3/O
                         net (fo=17, routed)          1.201     8.612    U_DISPLAY/CntReg[16]_i_3_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.328     8.940 r  U_DISPLAY/CntReg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.940    U_DISPLAY/CntReg_0[3]
    SLICE_X2Y89          FDCE                                         r  U_DISPLAY/CntReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  U_DISPLAY/CntReg_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.079    15.344    U_DISPLAY/CntReg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.749ns (49.874%)  route 1.758ns (50.126%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  U_DISPLAY/CntReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_DISPLAY/CntReg_reg[9]/Q
                         net (fo=2, routed)           0.802     6.585    U_DISPLAY/CntReg[9]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.241 r  U_DISPLAY/CntReg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    U_DISPLAY/CntReg0_carry__1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.575 r  U_DISPLAY/CntReg0_carry__2/O[1]
                         net (fo=1, routed)           0.956     8.531    U_DISPLAY/data0[14]
    SLICE_X4Y91          LUT5 (Prop_lut5_I4_O)        0.303     8.834 r  U_DISPLAY/CntReg[14]_i_1/O
                         net (fo=1, routed)           0.000     8.834    U_DISPLAY/CntReg_0[14]
    SLICE_X4Y91          FDCE                                         r  U_DISPLAY/CntReg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602    15.025    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  U_DISPLAY/CntReg_reg[14]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDCE (Setup_fdce_C_D)        0.031    15.279    U_DISPLAY/CntReg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.994ns (28.778%)  route 2.460ns (71.222%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  U_DISPLAY/CntReg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.263    U_DISPLAY/CntReg[0]
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.148     7.411 r  U_DISPLAY/CntReg[16]_i_3/O
                         net (fo=17, routed)          1.041     8.452    U_DISPLAY/CntReg[16]_i_3_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I1_O)        0.328     8.780 r  U_DISPLAY/CntReg[16]_i_1/O
                         net (fo=1, routed)           0.000     8.780    U_DISPLAY/CntReg_0[16]
    SLICE_X4Y91          FDCE                                         r  U_DISPLAY/CntReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602    15.025    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  U_DISPLAY/CntReg_reg[16]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDCE (Setup_fdce_C_D)        0.031    15.279    U_DISPLAY/CntReg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.994ns (28.682%)  route 2.472ns (71.318%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  U_DISPLAY/CntReg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.263    U_DISPLAY/CntReg[0]
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.148     7.411 r  U_DISPLAY/CntReg[16]_i_3/O
                         net (fo=17, routed)          1.052     8.463    U_DISPLAY/CntReg[16]_i_3_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.328     8.791 r  U_DISPLAY/CntReg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.791    U_DISPLAY/CntReg_0[1]
    SLICE_X2Y89          FDCE                                         r  U_DISPLAY/CntReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  U_DISPLAY/CntReg_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.077    15.342    U_DISPLAY/CntReg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.994ns (28.699%)  route 2.470ns (71.301%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  U_DISPLAY/CntReg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.263    U_DISPLAY/CntReg[0]
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.148     7.411 r  U_DISPLAY/CntReg[16]_i_3/O
                         net (fo=17, routed)          1.050     8.461    U_DISPLAY/CntReg[16]_i_3_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.328     8.789 r  U_DISPLAY/CntReg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.789    U_DISPLAY/CntReg_0[2]
    SLICE_X2Y89          FDCE                                         r  U_DISPLAY/CntReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  U_DISPLAY/CntReg_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.081    15.346    U_DISPLAY/CntReg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.994ns (29.135%)  route 2.418ns (70.865%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.723     5.326    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  U_DISPLAY/CntReg_reg[0]/Q
                         net (fo=3, routed)           1.419     7.263    U_DISPLAY/CntReg[0]
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.148     7.411 r  U_DISPLAY/CntReg[16]_i_3/O
                         net (fo=17, routed)          0.998     8.409    U_DISPLAY/CntReg[16]_i_3_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.328     8.737 r  U_DISPLAY/CntReg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.737    U_DISPLAY/CntReg_0[13]
    SLICE_X1Y91          FDCE                                         r  U_DISPLAY/CntReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.604    15.027    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  U_DISPLAY/CntReg_reg[13]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y91          FDCE (Setup_fdce_C_D)        0.031    15.297    U_DISPLAY/CntReg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 U_DISPLAY/RDOut_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/SEG_AG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.280ns (37.922%)  route 2.095ns (62.078%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  U_DISPLAY/RDOut_reg[7]/Q
                         net (fo=2, routed)           1.107     6.912    U_DISPLAY/RDOut[7]
    SLICE_X2Y93          LUT6 (Prop_lut6_I3_O)        0.296     7.208 r  U_DISPLAY/SEG_AG[6]_i_6/O
                         net (fo=1, routed)           0.000     7.208    U_DISPLAY/SEG_AG[6]_i_6_n_0
    SLICE_X2Y93          MUXF7 (Prop_muxf7_I0_O)      0.209     7.417 r  U_DISPLAY/SEG_AG_reg[6]_i_2/O
                         net (fo=7, routed)           0.988     8.405    U_DISPLAY/sel0[3]
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.297     8.702 r  U_DISPLAY/SEG_AG[0]_i_1/O
                         net (fo=1, routed)           0.000     8.702    U_DISPLAY/DecHexOut[0]
    SLICE_X0Y92          FDRE                                         r  U_DISPLAY/SEG_AG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.604    15.027    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_DISPLAY/SEG_AG_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.029    15.295    U_DISPLAY/SEG_AG_reg[0]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.603ns  (required time - arrival time)
  Source:                 U_DISPLAY/RDOut_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/SEG_AG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.280ns (38.004%)  route 2.088ns (61.996%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  U_DISPLAY/RDOut_reg[7]/Q
                         net (fo=2, routed)           1.107     6.912    U_DISPLAY/RDOut[7]
    SLICE_X2Y93          LUT6 (Prop_lut6_I3_O)        0.296     7.208 r  U_DISPLAY/SEG_AG[6]_i_6/O
                         net (fo=1, routed)           0.000     7.208    U_DISPLAY/SEG_AG[6]_i_6_n_0
    SLICE_X2Y93          MUXF7 (Prop_muxf7_I0_O)      0.209     7.417 r  U_DISPLAY/SEG_AG_reg[6]_i_2/O
                         net (fo=7, routed)           0.981     8.398    U_DISPLAY/sel0[3]
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.297     8.695 r  U_DISPLAY/SEG_AG[1]_i_1/O
                         net (fo=1, routed)           0.000     8.695    U_DISPLAY/DecHexOut[1]
    SLICE_X0Y92          FDRE                                         r  U_DISPLAY/SEG_AG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.604    15.027    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_DISPLAY/SEG_AG_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.031    15.297    U_DISPLAY/SEG_AG_reg[1]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 U_DISPLAY/RDOut_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/SEG_AG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 1.308ns (38.433%)  route 2.095ns (61.567%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  U_DISPLAY/RDOut_reg[7]/Q
                         net (fo=2, routed)           1.107     6.912    U_DISPLAY/RDOut[7]
    SLICE_X2Y93          LUT6 (Prop_lut6_I3_O)        0.296     7.208 r  U_DISPLAY/SEG_AG[6]_i_6/O
                         net (fo=1, routed)           0.000     7.208    U_DISPLAY/SEG_AG[6]_i_6_n_0
    SLICE_X2Y93          MUXF7 (Prop_muxf7_I0_O)      0.209     7.417 r  U_DISPLAY/SEG_AG_reg[6]_i_2/O
                         net (fo=7, routed)           0.988     8.405    U_DISPLAY/sel0[3]
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.325     8.730 r  U_DISPLAY/SEG_AG[5]_i_1/O
                         net (fo=1, routed)           0.000     8.730    U_DISPLAY/DecHexOut[5]
    SLICE_X0Y92          FDRE                                         r  U_DISPLAY/SEG_AG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.604    15.027    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_DISPLAY/SEG_AG_reg[5]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.075    15.341    U_DISPLAY/SEG_AG_reg[5]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  6.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_DISPLAY/RDOut_reg[16]/Q
                         net (fo=2, routed)           0.056     1.720    U_DISPLAY/RDOut[16]
    SLICE_X3Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[24]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.076     1.599    U_DISPLAY/RDOut_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.602     1.521    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U_DISPLAY/RDOut_reg[18]/Q
                         net (fo=2, routed)           0.059     1.721    U_DISPLAY/RDOut[18]
    SLICE_X4Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[26]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.076     1.597    U_DISPLAY/RDOut_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_DISPLAY/RDOut_reg[20]/Q
                         net (fo=2, routed)           0.068     1.732    U_DISPLAY/RDOut[20]
    SLICE_X3Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[28]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.078     1.601    U_DISPLAY/RDOut_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.642%)  route 0.074ns (34.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.602     1.521    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U_DISPLAY/RDOut_reg[22]/Q
                         net (fo=2, routed)           0.074     1.736    U_DISPLAY/RDOut[22]
    SLICE_X4Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[30]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.078     1.599    U_DISPLAY/RDOut_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  U_DISPLAY/RDOut_reg[19]/Q
                         net (fo=2, routed)           0.056     1.743    U_DISPLAY/RDOut[19]
    SLICE_X2Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[27]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.064     1.587    U_DISPLAY/RDOut_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (71.058%)  route 0.067ns (28.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  U_DISPLAY/RDOut_reg[23]/Q
                         net (fo=2, routed)           0.067     1.754    U_DISPLAY/RDOut[23]
    SLICE_X2Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[31]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.064     1.587    U_DISPLAY/RDOut_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  U_DISPLAY/RDOut_reg[21]/Q
                         net (fo=2, routed)           0.101     1.787    U_DISPLAY/RDOut[21]
    SLICE_X1Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.876     2.041    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X1Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[29]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y92          FDCE (Hold_fdce_C_D)         0.076     1.614    U_DISPLAY/RDOut_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.954%)  route 0.125ns (47.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_DISPLAY/RDOut_reg[8]/Q
                         net (fo=2, routed)           0.125     1.789    U_DISPLAY/RDOut[8]
    SLICE_X3Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[16]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.047     1.609    U_DISPLAY/RDOut_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SW_OK_REG_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LOAD_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.602     1.521    CLK_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  SW_OK_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.128     1.649 f  SW_OK_REG_reg/Q
                         net (fo=1, routed)           0.054     1.704    SW_OK_REG
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.099     1.803 r  LOAD_i_1/O
                         net (fo=1, routed)           0.000     1.803    LOAD_i_1_n_0
    SLICE_X5Y92          FDCE                                         r  LOAD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    CLK_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  LOAD_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.091     1.612    LOAD_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  U_DISPLAY/RDOut_reg[4]/Q
                         net (fo=2, routed)           0.122     1.808    U_DISPLAY/RDOut[4]
    SLICE_X3Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  U_DISPLAY/RDOut_reg[12]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.066     1.605    U_DISPLAY/RDOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     LOAD_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     SW_OK_REG_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     U_DISPLAY/AND_70_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     U_DISPLAY/AND_70_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     U_DISPLAY/AND_70_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     U_DISPLAY/AND_70_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     U_DISPLAY/AND_70_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     U_DISPLAY/AND_70_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     U_DISPLAY/AND_70_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_DISPLAY/AND_70_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_DISPLAY/AND_70_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     U_DISPLAY/AND_70_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     U_DISPLAY/AND_70_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     U_DISPLAY/CntReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U_DISPLAY/CntReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U_DISPLAY/CntReg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U_DISPLAY/CntReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     U_DISPLAY/CntReg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     U_DISPLAY/CntReg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     LOAD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     LOAD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     SW_OK_REG_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     SW_OK_REG_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_DISPLAY/AND_70_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     U_DISPLAY/AND_70_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     U_DISPLAY/AND_70_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_DISPLAY/AND_70_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     U_DISPLAY/AND_70_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     U_DISPLAY/AND_70_reg[6]/C



