# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lc3.srcs/sources_1/new" \
"../../../../lc3.srcs/sources_1/new/LC3_ALU.v" \
"../../../../lc3.srcs/sources_1/new/Memory.v" \
"../../../../lc3.srcs/sources_1/new/RegisterFile.v" \
"../../../../lc3.srcs/sources_1/new/lc3_cpu.v" \
"../../../../lc3.srcs/sim_1/new/lc3_cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
