{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727849148649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727849148659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 11:05:48 2024 " "Processing started: Wed Oct 02 11:05:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727849148659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849148659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InstructionMemory -c InstructionMemory " "Command: quartus_map --read_settings_files=on --write_settings_files=off InstructionMemory -c InstructionMemory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849148660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727849149386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727849149386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727849159139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849159139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst.v 1 1 " "Found 1 design units, including 1 entities, in source file inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST " "Found entity 1: INST" {  } { { "INST.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727849159142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849159142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InstructionMemory " "Elaborating entity \"InstructionMemory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727849159245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST INST:INST_inst0 " "Elaborating entity \"INST\" for hierarchy \"INST:INST_inst0\"" {  } { { "InstructionMemory.v" "INST_inst0" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727849159259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram INST:INST_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"INST:INST_inst0\|altsyncram:altsyncram_component\"" {  } { { "INST.v" "altsyncram_component" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727849159395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INST:INST_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"INST:INST_inst0\|altsyncram:altsyncram_component\"" {  } { { "INST.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727849159407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INST:INST_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"INST:INST_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849159408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849159408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849159408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Riscvt.mif " "Parameter \"init_file\" = \"Riscvt.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849159408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849159408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849159408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849159408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849159408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849159408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849159408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849159408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849159408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849159408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849159408 ""}  } { { "INST.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727849159408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d9i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d9i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d9i1 " "Found entity 1: altsyncram_d9i1" {  } { { "db/altsyncram_d9i1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/db/altsyncram_d9i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727849159456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849159456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d9i1 INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated " "Elaborating entity \"altsyncram_d9i1\" for hierarchy \"INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727849159458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_soj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_soj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_soj2 " "Found entity 1: altsyncram_soj2" {  } { { "db/altsyncram_soj2.tdf" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/db/altsyncram_soj2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727849159506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849159506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_soj2 INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|altsyncram_soj2:altsyncram1 " "Elaborating entity \"altsyncram_soj2\" for hierarchy \"INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|altsyncram_soj2:altsyncram1\"" {  } { { "db/altsyncram_d9i1.tdf" "altsyncram1" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/db/altsyncram_d9i1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727849159506 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "940 1024 0 1 1 " "940 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "84 1023 " "Addresses ranging from 84 to 1023 are not initialized" {  } { { "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/Riscvt.mif" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/Riscvt.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1727849159521 ""}  } { { "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/Riscvt.mif" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/Riscvt.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1727849159521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d9i1.tdf" "mgl_prim2" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/db/altsyncram_d9i1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727849160178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d9i1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/db/altsyncram_d9i1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727849160200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849160200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849160200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849160200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849160200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849160200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849160200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849160200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727849160200 ""}  } { { "db/altsyncram_d9i1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/db/altsyncram_d9i1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727849160200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727849160379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727849160641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727849160787 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1727849161133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.10.02.11:06:05 Progress: Loading sldd5b3c73a/alt_sld_fab_wrapper_hw.tcl " "2024.10.02.11:06:05 Progress: Loading sldd5b3c73a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849165504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849168596 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849168753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849172797 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849172915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849173047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849173196 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849173202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849173203 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1727849173908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5b3c73a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5b3c73a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd5b3c73a/alt_sld_fab.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/db/ip/sldd5b3c73a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727849174154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849174154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727849174269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849174269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727849174272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849174272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727849174347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849174347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727849174451 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727849174451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849174451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/db/ip/sldd5b3c73a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727849174535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849174535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727849176746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727849177209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727849178554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727849178554 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[10\] " "No output dependent on input pin \"a\[10\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[11\] " "No output dependent on input pin \"a\[11\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[12\] " "No output dependent on input pin \"a\[12\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[13\] " "No output dependent on input pin \"a\[13\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[14\] " "No output dependent on input pin \"a\[14\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[15\] " "No output dependent on input pin \"a\[15\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[16\] " "No output dependent on input pin \"a\[16\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[17\] " "No output dependent on input pin \"a\[17\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[18\] " "No output dependent on input pin \"a\[18\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[19\] " "No output dependent on input pin \"a\[19\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[20\] " "No output dependent on input pin \"a\[20\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[21\] " "No output dependent on input pin \"a\[21\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[22\] " "No output dependent on input pin \"a\[22\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[23\] " "No output dependent on input pin \"a\[23\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[24\] " "No output dependent on input pin \"a\[24\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[25\] " "No output dependent on input pin \"a\[25\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[26\] " "No output dependent on input pin \"a\[26\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[27\] " "No output dependent on input pin \"a\[27\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[28\] " "No output dependent on input pin \"a\[28\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[29\] " "No output dependent on input pin \"a\[29\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[30\] " "No output dependent on input pin \"a\[30\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[31\] " "No output dependent on input pin \"a\[31\]\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727849178701 "|InstructionMemory|a[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727849178701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "536 " "Implemented 536 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727849178705 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727849178705 ""} { "Info" "ICUT_CUT_TM_LCELLS" "434 " "Implemented 434 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727849178705 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1727849178705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727849178705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727849178721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 11:06:18 2024 " "Processing ended: Wed Oct 02 11:06:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727849178721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727849178721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727849178721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727849178721 ""}
