
Tess.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da34  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000870  0800dbc4  0800dbc4  0001dbc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e434  0800e434  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800e434  0800e434  0001e434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e43c  0800e43c  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e43c  0800e43c  0001e43c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e440  0800e440  0001e440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800e444  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000018e8  20000094  0800e4d8  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00001404  2000197c  0800e4d8  0002197c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f3f5  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006bb2  00000000  00000000  0004f4b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d98  00000000  00000000  00056070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b08  00000000  00000000  00057e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028ff1  00000000  00000000  00059910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c403  00000000  00000000  00082901  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6fe8  00000000  00000000  000aed04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00185cec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007e7c  00000000  00000000  00185d40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dbac 	.word	0x0800dbac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	0800dbac 	.word	0x0800dbac

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800057e:	2300      	movs	r3, #0
 8000580:	607b      	str	r3, [r7, #4]
 8000582:	4b18      	ldr	r3, [pc, #96]	; (80005e4 <MX_DMA_Init+0x6c>)
 8000584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000586:	4a17      	ldr	r2, [pc, #92]	; (80005e4 <MX_DMA_Init+0x6c>)
 8000588:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800058c:	6313      	str	r3, [r2, #48]	; 0x30
 800058e:	4b15      	ldr	r3, [pc, #84]	; (80005e4 <MX_DMA_Init+0x6c>)
 8000590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000592:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800059a:	2200      	movs	r2, #0
 800059c:	2100      	movs	r1, #0
 800059e:	200c      	movs	r0, #12
 80005a0:	f001 f887 	bl	80016b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80005a4:	200c      	movs	r0, #12
 80005a6:	f001 f8a0 	bl	80016ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80005aa:	2200      	movs	r2, #0
 80005ac:	2100      	movs	r1, #0
 80005ae:	200e      	movs	r0, #14
 80005b0:	f001 f87f 	bl	80016b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80005b4:	200e      	movs	r0, #14
 80005b6:	f001 f898 	bl	80016ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80005ba:	2200      	movs	r2, #0
 80005bc:	2100      	movs	r1, #0
 80005be:	2010      	movs	r0, #16
 80005c0:	f001 f877 	bl	80016b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80005c4:	2010      	movs	r0, #16
 80005c6:	f001 f890 	bl	80016ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2100      	movs	r1, #0
 80005ce:	2011      	movs	r0, #17
 80005d0:	f001 f86f 	bl	80016b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80005d4:	2011      	movs	r0, #17
 80005d6:	f001 f888 	bl	80016ea <HAL_NVIC_EnableIRQ>

}
 80005da:	bf00      	nop
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40023800 	.word	0x40023800

080005e8 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b08c      	sub	sp, #48	; 0x30
 80005ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ee:	f107 031c 	add.w	r3, r7, #28
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]
 80005fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005fe:	2300      	movs	r3, #0
 8000600:	61bb      	str	r3, [r7, #24]
 8000602:	4b75      	ldr	r3, [pc, #468]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000606:	4a74      	ldr	r2, [pc, #464]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 8000608:	f043 0310 	orr.w	r3, r3, #16
 800060c:	6313      	str	r3, [r2, #48]	; 0x30
 800060e:	4b72      	ldr	r3, [pc, #456]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000612:	f003 0310 	and.w	r3, r3, #16
 8000616:	61bb      	str	r3, [r7, #24]
 8000618:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800061a:	2300      	movs	r3, #0
 800061c:	617b      	str	r3, [r7, #20]
 800061e:	4b6e      	ldr	r3, [pc, #440]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 8000620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000622:	4a6d      	ldr	r2, [pc, #436]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 8000624:	f043 0304 	orr.w	r3, r3, #4
 8000628:	6313      	str	r3, [r2, #48]	; 0x30
 800062a:	4b6b      	ldr	r3, [pc, #428]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062e:	f003 0304 	and.w	r3, r3, #4
 8000632:	617b      	str	r3, [r7, #20]
 8000634:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000636:	2300      	movs	r3, #0
 8000638:	613b      	str	r3, [r7, #16]
 800063a:	4b67      	ldr	r3, [pc, #412]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	4a66      	ldr	r2, [pc, #408]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 8000640:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000644:	6313      	str	r3, [r2, #48]	; 0x30
 8000646:	4b64      	ldr	r3, [pc, #400]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800064e:	613b      	str	r3, [r7, #16]
 8000650:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000652:	2300      	movs	r3, #0
 8000654:	60fb      	str	r3, [r7, #12]
 8000656:	4b60      	ldr	r3, [pc, #384]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065a:	4a5f      	ldr	r2, [pc, #380]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 800065c:	f043 0301 	orr.w	r3, r3, #1
 8000660:	6313      	str	r3, [r2, #48]	; 0x30
 8000662:	4b5d      	ldr	r3, [pc, #372]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000666:	f003 0301 	and.w	r3, r3, #1
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800066e:	2300      	movs	r3, #0
 8000670:	60bb      	str	r3, [r7, #8]
 8000672:	4b59      	ldr	r3, [pc, #356]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000676:	4a58      	ldr	r2, [pc, #352]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 8000678:	f043 0302 	orr.w	r3, r3, #2
 800067c:	6313      	str	r3, [r2, #48]	; 0x30
 800067e:	4b56      	ldr	r3, [pc, #344]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000682:	f003 0302 	and.w	r3, r3, #2
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800068a:	2300      	movs	r3, #0
 800068c:	607b      	str	r3, [r7, #4]
 800068e:	4b52      	ldr	r3, [pc, #328]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	4a51      	ldr	r2, [pc, #324]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 8000694:	f043 0308 	orr.w	r3, r3, #8
 8000698:	6313      	str	r3, [r2, #48]	; 0x30
 800069a:	4b4f      	ldr	r3, [pc, #316]	; (80007d8 <MX_GPIO_Init+0x1f0>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	f003 0308 	and.w	r3, r3, #8
 80006a2:	607b      	str	r3, [r7, #4]
 80006a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80006a6:	2200      	movs	r2, #0
 80006a8:	2108      	movs	r1, #8
 80006aa:	484c      	ldr	r0, [pc, #304]	; (80007dc <MX_GPIO_Init+0x1f4>)
 80006ac:	f001 fdee 	bl	800228c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80006b0:	2201      	movs	r2, #1
 80006b2:	2101      	movs	r1, #1
 80006b4:	484a      	ldr	r0, [pc, #296]	; (80007e0 <MX_GPIO_Init+0x1f8>)
 80006b6:	f001 fde9 	bl	800228c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ESP_EN_Pin|ESP_RST_Pin|LD4_Pin|LD3_Pin
 80006ba:	2200      	movs	r2, #0
 80006bc:	f24f 6110 	movw	r1, #62992	; 0xf610
 80006c0:	4848      	ldr	r0, [pc, #288]	; (80007e4 <MX_GPIO_Init+0x1fc>)
 80006c2:	f001 fde3 	bl	800228c <HAL_GPIO_WritePin>
                          |LD5_Pin|LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80006c6:	2308      	movs	r3, #8
 80006c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ca:	2301      	movs	r3, #1
 80006cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ce:	2300      	movs	r3, #0
 80006d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d2:	2300      	movs	r3, #0
 80006d4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80006d6:	f107 031c 	add.w	r3, r7, #28
 80006da:	4619      	mov	r1, r3
 80006dc:	483f      	ldr	r0, [pc, #252]	; (80007dc <MX_GPIO_Init+0x1f4>)
 80006de:	f001 fc21 	bl	8001f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80006e2:	2301      	movs	r3, #1
 80006e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e6:	2301      	movs	r3, #1
 80006e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ea:	2300      	movs	r3, #0
 80006ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ee:	2300      	movs	r3, #0
 80006f0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80006f2:	f107 031c 	add.w	r3, r7, #28
 80006f6:	4619      	mov	r1, r3
 80006f8:	4839      	ldr	r0, [pc, #228]	; (80007e0 <MX_GPIO_Init+0x1f8>)
 80006fa:	f001 fc13 	bl	8001f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80006fe:	2308      	movs	r3, #8
 8000700:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000702:	2302      	movs	r3, #2
 8000704:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000706:	2300      	movs	r3, #0
 8000708:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800070a:	2300      	movs	r3, #0
 800070c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800070e:	2305      	movs	r3, #5
 8000710:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000712:	f107 031c 	add.w	r3, r7, #28
 8000716:	4619      	mov	r1, r3
 8000718:	4831      	ldr	r0, [pc, #196]	; (80007e0 <MX_GPIO_Init+0x1f8>)
 800071a:	f001 fc03 	bl	8001f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800071e:	2301      	movs	r3, #1
 8000720:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000722:	4b31      	ldr	r3, [pc, #196]	; (80007e8 <MX_GPIO_Init+0x200>)
 8000724:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000726:	2300      	movs	r3, #0
 8000728:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800072a:	f107 031c 	add.w	r3, r7, #28
 800072e:	4619      	mov	r1, r3
 8000730:	482e      	ldr	r0, [pc, #184]	; (80007ec <MX_GPIO_Init+0x204>)
 8000732:	f001 fbf7 	bl	8001f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000736:	2304      	movs	r3, #4
 8000738:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800073a:	2300      	movs	r3, #0
 800073c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073e:	2300      	movs	r3, #0
 8000740:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000742:	f107 031c 	add.w	r3, r7, #28
 8000746:	4619      	mov	r1, r3
 8000748:	4829      	ldr	r0, [pc, #164]	; (80007f0 <MX_GPIO_Init+0x208>)
 800074a:	f001 fbeb 	bl	8001f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800074e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000752:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000754:	2302      	movs	r3, #2
 8000756:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000758:	2300      	movs	r3, #0
 800075a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075c:	2300      	movs	r3, #0
 800075e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000760:	2305      	movs	r3, #5
 8000762:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000764:	f107 031c 	add.w	r3, r7, #28
 8000768:	4619      	mov	r1, r3
 800076a:	4821      	ldr	r0, [pc, #132]	; (80007f0 <MX_GPIO_Init+0x208>)
 800076c:	f001 fbda 	bl	8001f24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = ESP_EN_Pin|ESP_RST_Pin|LD4_Pin|LD3_Pin
 8000770:	f24f 6310 	movw	r3, #62992	; 0xf610
 8000774:	61fb      	str	r3, [r7, #28]
                          |LD5_Pin|LD6_Pin|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000776:	2301      	movs	r3, #1
 8000778:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077a:	2300      	movs	r3, #0
 800077c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800077e:	2300      	movs	r3, #0
 8000780:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000782:	f107 031c 	add.w	r3, r7, #28
 8000786:	4619      	mov	r1, r3
 8000788:	4816      	ldr	r0, [pc, #88]	; (80007e4 <MX_GPIO_Init+0x1fc>)
 800078a:	f001 fbcb 	bl	8001f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800078e:	2320      	movs	r3, #32
 8000790:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000792:	2300      	movs	r3, #0
 8000794:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000796:	2300      	movs	r3, #0
 8000798:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800079a:	f107 031c 	add.w	r3, r7, #28
 800079e:	4619      	mov	r1, r3
 80007a0:	4810      	ldr	r0, [pc, #64]	; (80007e4 <MX_GPIO_Init+0x1fc>)
 80007a2:	f001 fbbf 	bl	8001f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80007a6:	2302      	movs	r3, #2
 80007a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007aa:	4b12      	ldr	r3, [pc, #72]	; (80007f4 <MX_GPIO_Init+0x20c>)
 80007ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	2300      	movs	r3, #0
 80007b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80007b2:	f107 031c 	add.w	r3, r7, #28
 80007b6:	4619      	mov	r1, r3
 80007b8:	4808      	ldr	r0, [pc, #32]	; (80007dc <MX_GPIO_Init+0x1f4>)
 80007ba:	f001 fbb3 	bl	8001f24 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80007be:	2200      	movs	r2, #0
 80007c0:	2100      	movs	r1, #0
 80007c2:	2006      	movs	r0, #6
 80007c4:	f000 ff75 	bl	80016b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80007c8:	2006      	movs	r0, #6
 80007ca:	f000 ff8e 	bl	80016ea <HAL_NVIC_EnableIRQ>

}
 80007ce:	bf00      	nop
 80007d0:	3730      	adds	r7, #48	; 0x30
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40021000 	.word	0x40021000
 80007e0:	40020800 	.word	0x40020800
 80007e4:	40020c00 	.word	0x40020c00
 80007e8:	10110000 	.word	0x10110000
 80007ec:	40020000 	.word	0x40020000
 80007f0:	40020400 	.word	0x40020400
 80007f4:	10120000 	.word	0x10120000

080007f8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80007fc:	4b12      	ldr	r3, [pc, #72]	; (8000848 <MX_I2C1_Init+0x50>)
 80007fe:	4a13      	ldr	r2, [pc, #76]	; (800084c <MX_I2C1_Init+0x54>)
 8000800:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000802:	4b11      	ldr	r3, [pc, #68]	; (8000848 <MX_I2C1_Init+0x50>)
 8000804:	4a12      	ldr	r2, [pc, #72]	; (8000850 <MX_I2C1_Init+0x58>)
 8000806:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000808:	4b0f      	ldr	r3, [pc, #60]	; (8000848 <MX_I2C1_Init+0x50>)
 800080a:	2200      	movs	r2, #0
 800080c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800080e:	4b0e      	ldr	r3, [pc, #56]	; (8000848 <MX_I2C1_Init+0x50>)
 8000810:	2200      	movs	r2, #0
 8000812:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000814:	4b0c      	ldr	r3, [pc, #48]	; (8000848 <MX_I2C1_Init+0x50>)
 8000816:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800081a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800081c:	4b0a      	ldr	r3, [pc, #40]	; (8000848 <MX_I2C1_Init+0x50>)
 800081e:	2200      	movs	r2, #0
 8000820:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000822:	4b09      	ldr	r3, [pc, #36]	; (8000848 <MX_I2C1_Init+0x50>)
 8000824:	2200      	movs	r2, #0
 8000826:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000828:	4b07      	ldr	r3, [pc, #28]	; (8000848 <MX_I2C1_Init+0x50>)
 800082a:	2200      	movs	r2, #0
 800082c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800082e:	4b06      	ldr	r3, [pc, #24]	; (8000848 <MX_I2C1_Init+0x50>)
 8000830:	2200      	movs	r2, #0
 8000832:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000834:	4804      	ldr	r0, [pc, #16]	; (8000848 <MX_I2C1_Init+0x50>)
 8000836:	f003 fa69 	bl	8003d0c <HAL_I2C_Init>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000840:	f000 f9da 	bl	8000bf8 <Error_Handler>
  }

}
 8000844:	bf00      	nop
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20000938 	.word	0x20000938
 800084c:	40005400 	.word	0x40005400
 8000850:	000186a0 	.word	0x000186a0

08000854 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b08a      	sub	sp, #40	; 0x28
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085c:	f107 0314 	add.w	r3, r7, #20
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]
 8000868:	60da      	str	r2, [r3, #12]
 800086a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a19      	ldr	r2, [pc, #100]	; (80008d8 <HAL_I2C_MspInit+0x84>)
 8000872:	4293      	cmp	r3, r2
 8000874:	d12c      	bne.n	80008d0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	613b      	str	r3, [r7, #16]
 800087a:	4b18      	ldr	r3, [pc, #96]	; (80008dc <HAL_I2C_MspInit+0x88>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	4a17      	ldr	r2, [pc, #92]	; (80008dc <HAL_I2C_MspInit+0x88>)
 8000880:	f043 0302 	orr.w	r3, r3, #2
 8000884:	6313      	str	r3, [r2, #48]	; 0x30
 8000886:	4b15      	ldr	r3, [pc, #84]	; (80008dc <HAL_I2C_MspInit+0x88>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	f003 0302 	and.w	r3, r3, #2
 800088e:	613b      	str	r3, [r7, #16]
 8000890:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000892:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000896:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000898:	2312      	movs	r3, #18
 800089a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800089c:	2301      	movs	r3, #1
 800089e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a0:	2300      	movs	r3, #0
 80008a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008a4:	2304      	movs	r3, #4
 80008a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008a8:	f107 0314 	add.w	r3, r7, #20
 80008ac:	4619      	mov	r1, r3
 80008ae:	480c      	ldr	r0, [pc, #48]	; (80008e0 <HAL_I2C_MspInit+0x8c>)
 80008b0:	f001 fb38 	bl	8001f24 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008b4:	2300      	movs	r3, #0
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	4b08      	ldr	r3, [pc, #32]	; (80008dc <HAL_I2C_MspInit+0x88>)
 80008ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008bc:	4a07      	ldr	r2, [pc, #28]	; (80008dc <HAL_I2C_MspInit+0x88>)
 80008be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80008c2:	6413      	str	r3, [r2, #64]	; 0x40
 80008c4:	4b05      	ldr	r3, [pc, #20]	; (80008dc <HAL_I2C_MspInit+0x88>)
 80008c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80008cc:	60fb      	str	r3, [r7, #12]
 80008ce:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80008d0:	bf00      	nop
 80008d2:	3728      	adds	r7, #40	; 0x28
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	40005400 	.word	0x40005400
 80008dc:	40023800 	.word	0x40023800
 80008e0:	40020400 	.word	0x40020400

080008e4 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0

  hi2s3.Instance = SPI3;
 80008e8:	4b13      	ldr	r3, [pc, #76]	; (8000938 <MX_I2S3_Init+0x54>)
 80008ea:	4a14      	ldr	r2, [pc, #80]	; (800093c <MX_I2S3_Init+0x58>)
 80008ec:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80008ee:	4b12      	ldr	r3, [pc, #72]	; (8000938 <MX_I2S3_Init+0x54>)
 80008f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008f4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80008f6:	4b10      	ldr	r3, [pc, #64]	; (8000938 <MX_I2S3_Init+0x54>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80008fc:	4b0e      	ldr	r3, [pc, #56]	; (8000938 <MX_I2S3_Init+0x54>)
 80008fe:	2200      	movs	r2, #0
 8000900:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000902:	4b0d      	ldr	r3, [pc, #52]	; (8000938 <MX_I2S3_Init+0x54>)
 8000904:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000908:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800090a:	4b0b      	ldr	r3, [pc, #44]	; (8000938 <MX_I2S3_Init+0x54>)
 800090c:	4a0c      	ldr	r2, [pc, #48]	; (8000940 <MX_I2S3_Init+0x5c>)
 800090e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000910:	4b09      	ldr	r3, [pc, #36]	; (8000938 <MX_I2S3_Init+0x54>)
 8000912:	2200      	movs	r2, #0
 8000914:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000916:	4b08      	ldr	r3, [pc, #32]	; (8000938 <MX_I2S3_Init+0x54>)
 8000918:	2200      	movs	r2, #0
 800091a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800091c:	4b06      	ldr	r3, [pc, #24]	; (8000938 <MX_I2S3_Init+0x54>)
 800091e:	2200      	movs	r2, #0
 8000920:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000922:	4805      	ldr	r0, [pc, #20]	; (8000938 <MX_I2S3_Init+0x54>)
 8000924:	f003 fb36 	bl	8003f94 <HAL_I2S_Init>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800092e:	f000 f963 	bl	8000bf8 <Error_Handler>
  }

}
 8000932:	bf00      	nop
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	2000098c 	.word	0x2000098c
 800093c:	40003c00 	.word	0x40003c00
 8000940:	00017700 	.word	0x00017700

08000944 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b08a      	sub	sp, #40	; 0x28
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094c:	f107 0314 	add.w	r3, r7, #20
 8000950:	2200      	movs	r2, #0
 8000952:	601a      	str	r2, [r3, #0]
 8000954:	605a      	str	r2, [r3, #4]
 8000956:	609a      	str	r2, [r3, #8]
 8000958:	60da      	str	r2, [r3, #12]
 800095a:	611a      	str	r2, [r3, #16]
  if(i2sHandle->Instance==SPI3)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a28      	ldr	r2, [pc, #160]	; (8000a04 <HAL_I2S_MspInit+0xc0>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d14a      	bne.n	80009fc <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000966:	2300      	movs	r3, #0
 8000968:	613b      	str	r3, [r7, #16]
 800096a:	4b27      	ldr	r3, [pc, #156]	; (8000a08 <HAL_I2S_MspInit+0xc4>)
 800096c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096e:	4a26      	ldr	r2, [pc, #152]	; (8000a08 <HAL_I2S_MspInit+0xc4>)
 8000970:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000974:	6413      	str	r3, [r2, #64]	; 0x40
 8000976:	4b24      	ldr	r3, [pc, #144]	; (8000a08 <HAL_I2S_MspInit+0xc4>)
 8000978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800097a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800097e:	613b      	str	r3, [r7, #16]
 8000980:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	60fb      	str	r3, [r7, #12]
 8000986:	4b20      	ldr	r3, [pc, #128]	; (8000a08 <HAL_I2S_MspInit+0xc4>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098a:	4a1f      	ldr	r2, [pc, #124]	; (8000a08 <HAL_I2S_MspInit+0xc4>)
 800098c:	f043 0301 	orr.w	r3, r3, #1
 8000990:	6313      	str	r3, [r2, #48]	; 0x30
 8000992:	4b1d      	ldr	r3, [pc, #116]	; (8000a08 <HAL_I2S_MspInit+0xc4>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	60fb      	str	r3, [r7, #12]
 800099c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	60bb      	str	r3, [r7, #8]
 80009a2:	4b19      	ldr	r3, [pc, #100]	; (8000a08 <HAL_I2S_MspInit+0xc4>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a6:	4a18      	ldr	r2, [pc, #96]	; (8000a08 <HAL_I2S_MspInit+0xc4>)
 80009a8:	f043 0304 	orr.w	r3, r3, #4
 80009ac:	6313      	str	r3, [r2, #48]	; 0x30
 80009ae:	4b16      	ldr	r3, [pc, #88]	; (8000a08 <HAL_I2S_MspInit+0xc4>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	f003 0304 	and.w	r3, r3, #4
 80009b6:	60bb      	str	r3, [r7, #8]
 80009b8:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80009ba:	2310      	movs	r3, #16
 80009bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009be:	2302      	movs	r3, #2
 80009c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c2:	2300      	movs	r3, #0
 80009c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c6:	2300      	movs	r3, #0
 80009c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009ca:	2306      	movs	r3, #6
 80009cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80009ce:	f107 0314 	add.w	r3, r7, #20
 80009d2:	4619      	mov	r1, r3
 80009d4:	480d      	ldr	r0, [pc, #52]	; (8000a0c <HAL_I2S_MspInit+0xc8>)
 80009d6:	f001 faa5 	bl	8001f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80009da:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80009de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e0:	2302      	movs	r3, #2
 80009e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	2300      	movs	r3, #0
 80009e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e8:	2300      	movs	r3, #0
 80009ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009ec:	2306      	movs	r3, #6
 80009ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009f0:	f107 0314 	add.w	r3, r7, #20
 80009f4:	4619      	mov	r1, r3
 80009f6:	4806      	ldr	r0, [pc, #24]	; (8000a10 <HAL_I2S_MspInit+0xcc>)
 80009f8:	f001 fa94 	bl	8001f24 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80009fc:	bf00      	nop
 80009fe:	3728      	adds	r7, #40	; 0x28
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	40003c00 	.word	0x40003c00
 8000a08:	40023800 	.word	0x40023800
 8000a0c:	40020000 	.word	0x40020000
 8000a10:	40020800 	.word	0x40020800

08000a14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a18:	f000 fcda 	bl	80013d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a1c:	f000 f834 	bl	8000a88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a20:	f7ff fde2 	bl	80005e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a24:	f7ff fda8 	bl	8000578 <MX_DMA_Init>
  MX_I2C1_Init();
 8000a28:	f7ff fee6 	bl	80007f8 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000a2c:	f7ff ff5a 	bl	80008e4 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000a30:	f000 f8e8 	bl	8000c04 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000a34:	f00c f8ee 	bl	800cc14 <MX_USB_HOST_Init>
  MX_TIM2_Init();
 8000a38:	f000 fa5c 	bl	8000ef4 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000a3c:	f000 face 	bl	8000fdc <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000a40:	f000 faf6 	bl	8001030 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

	UART2_DMA_IDLE_Start();
 8000a44:	f00c f818 	bl	800ca78 <UART2_DMA_IDLE_Start>
	UART3_DMA_IDLE_Start();
 8000a48:	f00c f82c 	bl	800caa4 <UART3_DMA_IDLE_Start>

	while(!ESP8266_Init());
 8000a4c:	bf00      	nop
 8000a4e:	f009 fa43 	bl	8009ed8 <ESP8266_Init>
 8000a52:	4603      	mov	r3, r0
 8000a54:	f083 0301 	eor.w	r3, r3, #1
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d1f7      	bne.n	8000a4e <main+0x3a>
	IOT_Connect();
 8000a5e:	f00b f933 	bl	800bcc8 <IOT_Connect>
	HAL_Delay(500);
 8000a62:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a66:	f000 fd25 	bl	80014b4 <HAL_Delay>
	IOT_Subscribe(S_TOPIC_NAME);
 8000a6a:	4805      	ldr	r0, [pc, #20]	; (8000a80 <main+0x6c>)
 8000a6c:	f00b fa9a 	bl	800bfa4 <IOT_Subscribe>

	HAL_TIM_Base_Start_IT((TIM_HandleTypeDef *)&htim2);//¶¨Ê±Æ÷¿ªÆô
 8000a70:	4804      	ldr	r0, [pc, #16]	; (8000a84 <main+0x70>)
 8000a72:	f004 fd6a 	bl	800554a <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{

	IOT_TaskHandle();
 8000a76:	f00b faf1 	bl	800c05c <IOT_TaskHandle>
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000a7a:	f00c f8f1 	bl	800cc60 <MX_USB_HOST_Process>
	IOT_TaskHandle();
 8000a7e:	e7fa      	b.n	8000a76 <main+0x62>
 8000a80:	0800dbc4 	.word	0x0800dbc4
 8000a84:	20000a2c 	.word	0x20000a2c

08000a88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b098      	sub	sp, #96	; 0x60
 8000a8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a8e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000a92:	2230      	movs	r2, #48	; 0x30
 8000a94:	2100      	movs	r1, #0
 8000a96:	4618      	mov	r0, r3
 8000a98:	f00c fc0e 	bl	800d2b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a9c:	f107 031c 	add.w	r3, r7, #28
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
 8000aa4:	605a      	str	r2, [r3, #4]
 8000aa6:	609a      	str	r2, [r3, #8]
 8000aa8:	60da      	str	r2, [r3, #12]
 8000aaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000aac:	f107 030c 	add.w	r3, r7, #12
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	60bb      	str	r3, [r7, #8]
 8000abe:	4b31      	ldr	r3, [pc, #196]	; (8000b84 <SystemClock_Config+0xfc>)
 8000ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac2:	4a30      	ldr	r2, [pc, #192]	; (8000b84 <SystemClock_Config+0xfc>)
 8000ac4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ac8:	6413      	str	r3, [r2, #64]	; 0x40
 8000aca:	4b2e      	ldr	r3, [pc, #184]	; (8000b84 <SystemClock_Config+0xfc>)
 8000acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ad2:	60bb      	str	r3, [r7, #8]
 8000ad4:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	4b2b      	ldr	r3, [pc, #172]	; (8000b88 <SystemClock_Config+0x100>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a2a      	ldr	r2, [pc, #168]	; (8000b88 <SystemClock_Config+0x100>)
 8000ae0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ae4:	6013      	str	r3, [r2, #0]
 8000ae6:	4b28      	ldr	r3, [pc, #160]	; (8000b88 <SystemClock_Config+0x100>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000af2:	2301      	movs	r3, #1
 8000af4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000af6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000afa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000afc:	2302      	movs	r3, #2
 8000afe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b00:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b04:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b06:	2308      	movs	r3, #8
 8000b08:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000b0a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000b0e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b10:	2302      	movs	r3, #2
 8000b12:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b14:	2307      	movs	r3, #7
 8000b16:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b18:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f003 fed9 	bl	80048d4 <HAL_RCC_OscConfig>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000b28:	f000 f866 	bl	8000bf8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b2c:	230f      	movs	r3, #15
 8000b2e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b30:	2302      	movs	r3, #2
 8000b32:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b34:	2300      	movs	r3, #0
 8000b36:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b38:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b3c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b42:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b44:	f107 031c 	add.w	r3, r7, #28
 8000b48:	2105      	movs	r1, #5
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f004 f932 	bl	8004db4 <HAL_RCC_ClockConfig>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000b56:	f000 f84f 	bl	8000bf8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000b5e:	23c0      	movs	r3, #192	; 0xc0
 8000b60:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b62:	2302      	movs	r3, #2
 8000b64:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b66:	f107 030c 	add.w	r3, r7, #12
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f004 fb1e 	bl	80051ac <HAL_RCCEx_PeriphCLKConfig>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000b76:	f000 f83f 	bl	8000bf8 <Error_Handler>
  }
}
 8000b7a:	bf00      	nop
 8000b7c:	3760      	adds	r7, #96	; 0x60
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40023800 	.word	0x40023800
 8000b88:	40007000 	.word	0x40007000

08000b8c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == B1_Pin) {
 8000b96:	88fb      	ldrh	r3, [r7, #6]
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d10e      	bne.n	8000bba <HAL_GPIO_EXTI_Callback+0x2e>
		if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin == GPIO_PIN_SET)) {
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	4809      	ldr	r0, [pc, #36]	; (8000bc4 <HAL_GPIO_EXTI_Callback+0x38>)
 8000ba0:	f001 fb5c 	bl	800225c <HAL_GPIO_ReadPin>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d007      	beq.n	8000bba <HAL_GPIO_EXTI_Callback+0x2e>
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000baa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bae:	4806      	ldr	r0, [pc, #24]	; (8000bc8 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000bb0:	f001 fb85 	bl	80022be <HAL_GPIO_TogglePin>
			IotTaskflag.IotPublish_task=1;
 8000bb4:	4b05      	ldr	r3, [pc, #20]	; (8000bcc <HAL_GPIO_EXTI_Callback+0x40>)
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000bba:	bf00      	nop
 8000bbc:	3708      	adds	r7, #8
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	40020000 	.word	0x40020000
 8000bc8:	40020c00 	.word	0x40020c00
 8000bcc:	200000bc 	.word	0x200000bc

08000bd0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000be0:	d102      	bne.n	8000be8 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		IotTaskflag.IotPing_task=1;		//¶¨Ê±·¢ËÍÐÄÌø°ü
 8000be2:	4b04      	ldr	r3, [pc, #16]	; (8000bf4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000be4:	2201      	movs	r2, #1
 8000be6:	705a      	strb	r2, [r3, #1]
	}

}
 8000be8:	bf00      	nop
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	200000bc 	.word	0x200000bc

08000bf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bfc:	b672      	cpsid	i
}
 8000bfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c00:	e7fe      	b.n	8000c00 <Error_Handler+0x8>
	...

08000c04 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8000c08:	4b17      	ldr	r3, [pc, #92]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c0a:	4a18      	ldr	r2, [pc, #96]	; (8000c6c <MX_SPI1_Init+0x68>)
 8000c0c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c0e:	4b16      	ldr	r3, [pc, #88]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c10:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c14:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c16:	4b14      	ldr	r3, [pc, #80]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c1c:	4b12      	ldr	r3, [pc, #72]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c22:	4b11      	ldr	r3, [pc, #68]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c28:	4b0f      	ldr	r3, [pc, #60]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c2e:	4b0e      	ldr	r3, [pc, #56]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c34:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c36:	4b0c      	ldr	r3, [pc, #48]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c3c:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c42:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c48:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000c4e:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c50:	220a      	movs	r2, #10
 8000c52:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c54:	4804      	ldr	r0, [pc, #16]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c56:	f004 fbe9 	bl	800542c <HAL_SPI_Init>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000c60:	f7ff ffca 	bl	8000bf8 <Error_Handler>
  }

}
 8000c64:	bf00      	nop
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	200009d4 	.word	0x200009d4
 8000c6c:	40013000 	.word	0x40013000

08000c70 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08a      	sub	sp, #40	; 0x28
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]
 8000c86:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a19      	ldr	r2, [pc, #100]	; (8000cf4 <HAL_SPI_MspInit+0x84>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d12b      	bne.n	8000cea <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c92:	2300      	movs	r3, #0
 8000c94:	613b      	str	r3, [r7, #16]
 8000c96:	4b18      	ldr	r3, [pc, #96]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c9a:	4a17      	ldr	r2, [pc, #92]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000c9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ca2:	4b15      	ldr	r3, [pc, #84]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ca6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000caa:	613b      	str	r3, [r7, #16]
 8000cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	4a10      	ldr	r2, [pc, #64]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cbe:	4b0e      	ldr	r3, [pc, #56]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000cca:	23e0      	movs	r3, #224	; 0xe0
 8000ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cda:	2305      	movs	r3, #5
 8000cdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4805      	ldr	r0, [pc, #20]	; (8000cfc <HAL_SPI_MspInit+0x8c>)
 8000ce6:	f001 f91d 	bl	8001f24 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000cea:	bf00      	nop
 8000cec:	3728      	adds	r7, #40	; 0x28
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40013000 	.word	0x40013000
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40020000 	.word	0x40020000

08000d00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	607b      	str	r3, [r7, #4]
 8000d0a:	4b10      	ldr	r3, [pc, #64]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d0e:	4a0f      	ldr	r2, [pc, #60]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d14:	6453      	str	r3, [r2, #68]	; 0x44
 8000d16:	4b0d      	ldr	r3, [pc, #52]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d1e:	607b      	str	r3, [r7, #4]
 8000d20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	603b      	str	r3, [r7, #0]
 8000d26:	4b09      	ldr	r3, [pc, #36]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d2a:	4a08      	ldr	r2, [pc, #32]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d30:	6413      	str	r3, [r2, #64]	; 0x40
 8000d32:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d3a:	603b      	str	r3, [r7, #0]
 8000d3c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d3e:	2007      	movs	r0, #7
 8000d40:	f000 fcac 	bl	800169c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d44:	bf00      	nop
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40023800 	.word	0x40023800

08000d50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d54:	e7fe      	b.n	8000d54 <NMI_Handler+0x4>

08000d56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d56:	b480      	push	{r7}
 8000d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d5a:	e7fe      	b.n	8000d5a <HardFault_Handler+0x4>

08000d5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d60:	e7fe      	b.n	8000d60 <MemManage_Handler+0x4>

08000d62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d62:	b480      	push	{r7}
 8000d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d66:	e7fe      	b.n	8000d66 <BusFault_Handler+0x4>

08000d68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d6c:	e7fe      	b.n	8000d6c <UsageFault_Handler+0x4>

08000d6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d72:	bf00      	nop
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr

08000d7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr

08000d8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d8e:	bf00      	nop
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr

08000d98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d9c:	f000 fb6a 	bl	8001474 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000da0:	bf00      	nop
 8000da2:	bd80      	pop	{r7, pc}

08000da4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000da8:	2001      	movs	r0, #1
 8000daa:	f001 faa3 	bl	80022f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
	...

08000db4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000db8:	4802      	ldr	r0, [pc, #8]	; (8000dc4 <DMA1_Stream1_IRQHandler+0x10>)
 8000dba:	f000 fe49 	bl	8001a50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	20000acc 	.word	0x20000acc

08000dc8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8000dcc:	4802      	ldr	r0, [pc, #8]	; (8000dd8 <DMA1_Stream3_IRQHandler+0x10>)
 8000dce:	f000 fe3f 	bl	8001a50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000b6c 	.word	0x20000b6c

08000ddc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000de0:	4802      	ldr	r0, [pc, #8]	; (8000dec <DMA1_Stream5_IRQHandler+0x10>)
 8000de2:	f000 fe35 	bl	8001a50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	20000a6c 	.word	0x20000a6c

08000df0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000df4:	4802      	ldr	r0, [pc, #8]	; (8000e00 <DMA1_Stream6_IRQHandler+0x10>)
 8000df6:	f000 fe2b 	bl	8001a50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000bcc 	.word	0x20000bcc

08000e04 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e08:	4802      	ldr	r0, [pc, #8]	; (8000e14 <TIM2_IRQHandler+0x10>)
 8000e0a:	f004 fbc2 	bl	8005592 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	20000a2c 	.word	0x20000a2c

08000e18 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	UART_IDLE_Callback(&huart2);
 8000e1c:	4803      	ldr	r0, [pc, #12]	; (8000e2c <USART2_IRQHandler+0x14>)
 8000e1e:	f00b feb9 	bl	800cb94 <UART_IDLE_Callback>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e22:	4802      	ldr	r0, [pc, #8]	; (8000e2c <USART2_IRQHandler+0x14>)
 8000e24:	f005 f936 	bl	8006094 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e28:	bf00      	nop
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	20000c2c 	.word	0x20000c2c

08000e30 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	UART_IDLE_Callback(&huart3);
 8000e34:	4803      	ldr	r0, [pc, #12]	; (8000e44 <USART3_IRQHandler+0x14>)
 8000e36:	f00b fead 	bl	800cb94 <UART_IDLE_Callback>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000e3a:	4802      	ldr	r0, [pc, #8]	; (8000e44 <USART3_IRQHandler+0x14>)
 8000e3c:	f005 f92a 	bl	8006094 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	20000b2c 	.word	0x20000b2c

08000e48 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000e4c:	4802      	ldr	r0, [pc, #8]	; (8000e58 <OTG_FS_IRQHandler+0x10>)
 8000e4e:	f001 fcf9 	bl	8002844 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	200016a8 	.word	0x200016a8

08000e5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b086      	sub	sp, #24
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e64:	4a14      	ldr	r2, [pc, #80]	; (8000eb8 <_sbrk+0x5c>)
 8000e66:	4b15      	ldr	r3, [pc, #84]	; (8000ebc <_sbrk+0x60>)
 8000e68:	1ad3      	subs	r3, r2, r3
 8000e6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e70:	4b13      	ldr	r3, [pc, #76]	; (8000ec0 <_sbrk+0x64>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d102      	bne.n	8000e7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e78:	4b11      	ldr	r3, [pc, #68]	; (8000ec0 <_sbrk+0x64>)
 8000e7a:	4a12      	ldr	r2, [pc, #72]	; (8000ec4 <_sbrk+0x68>)
 8000e7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e7e:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <_sbrk+0x64>)
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4413      	add	r3, r2
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	d207      	bcs.n	8000e9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e8c:	f00c f9cc 	bl	800d228 <__errno>
 8000e90:	4603      	mov	r3, r0
 8000e92:	220c      	movs	r2, #12
 8000e94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e96:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9a:	e009      	b.n	8000eb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e9c:	4b08      	ldr	r3, [pc, #32]	; (8000ec0 <_sbrk+0x64>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ea2:	4b07      	ldr	r3, [pc, #28]	; (8000ec0 <_sbrk+0x64>)
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	4a05      	ldr	r2, [pc, #20]	; (8000ec0 <_sbrk+0x64>)
 8000eac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eae:	68fb      	ldr	r3, [r7, #12]
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3718      	adds	r7, #24
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	20020000 	.word	0x20020000
 8000ebc:	00000a00 	.word	0x00000a00
 8000ec0:	200000b0 	.word	0x200000b0
 8000ec4:	20001980 	.word	0x20001980

08000ec8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ecc:	4b08      	ldr	r3, [pc, #32]	; (8000ef0 <SystemInit+0x28>)
 8000ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ed2:	4a07      	ldr	r2, [pc, #28]	; (8000ef0 <SystemInit+0x28>)
 8000ed4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ed8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000edc:	4b04      	ldr	r3, [pc, #16]	; (8000ef0 <SystemInit+0x28>)
 8000ede:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ee2:	609a      	str	r2, [r3, #8]
#endif
}
 8000ee4:	bf00      	nop
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	e000ed00 	.word	0xe000ed00

08000ef4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000efa:	f107 0308 	add.w	r3, r7, #8
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]
 8000f04:	609a      	str	r2, [r3, #8]
 8000f06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f08:	463b      	mov	r3, r7
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8000f10:	4b1d      	ldr	r3, [pc, #116]	; (8000f88 <MX_TIM2_Init+0x94>)
 8000f12:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f16:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8000f18:	4b1b      	ldr	r3, [pc, #108]	; (8000f88 <MX_TIM2_Init+0x94>)
 8000f1a:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000f1e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f20:	4b19      	ldr	r3, [pc, #100]	; (8000f88 <MX_TIM2_Init+0x94>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 600000-1;
 8000f26:	4b18      	ldr	r3, [pc, #96]	; (8000f88 <MX_TIM2_Init+0x94>)
 8000f28:	4a18      	ldr	r2, [pc, #96]	; (8000f8c <MX_TIM2_Init+0x98>)
 8000f2a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f2c:	4b16      	ldr	r3, [pc, #88]	; (8000f88 <MX_TIM2_Init+0x94>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f32:	4b15      	ldr	r3, [pc, #84]	; (8000f88 <MX_TIM2_Init+0x94>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f38:	4813      	ldr	r0, [pc, #76]	; (8000f88 <MX_TIM2_Init+0x94>)
 8000f3a:	f004 fadb 	bl	80054f4 <HAL_TIM_Base_Init>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f44:	f7ff fe58 	bl	8000bf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f4c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f4e:	f107 0308 	add.w	r3, r7, #8
 8000f52:	4619      	mov	r1, r3
 8000f54:	480c      	ldr	r0, [pc, #48]	; (8000f88 <MX_TIM2_Init+0x94>)
 8000f56:	f004 fc24 	bl	80057a2 <HAL_TIM_ConfigClockSource>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000f60:	f7ff fe4a 	bl	8000bf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f64:	2300      	movs	r3, #0
 8000f66:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f6c:	463b      	mov	r3, r7
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4805      	ldr	r0, [pc, #20]	; (8000f88 <MX_TIM2_Init+0x94>)
 8000f72:	f004 fe3d 	bl	8005bf0 <HAL_TIMEx_MasterConfigSynchronization>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000f7c:	f7ff fe3c 	bl	8000bf8 <Error_Handler>
  }

}
 8000f80:	bf00      	nop
 8000f82:	3718      	adds	r7, #24
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	20000a2c 	.word	0x20000a2c
 8000f8c:	000927bf 	.word	0x000927bf

08000f90 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fa0:	d115      	bne.n	8000fce <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	; (8000fd8 <HAL_TIM_Base_MspInit+0x48>)
 8000fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000faa:	4a0b      	ldr	r2, [pc, #44]	; (8000fd8 <HAL_TIM_Base_MspInit+0x48>)
 8000fac:	f043 0301 	orr.w	r3, r3, #1
 8000fb0:	6413      	str	r3, [r2, #64]	; 0x40
 8000fb2:	4b09      	ldr	r3, [pc, #36]	; (8000fd8 <HAL_TIM_Base_MspInit+0x48>)
 8000fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	60fb      	str	r3, [r7, #12]
 8000fbc:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	201c      	movs	r0, #28
 8000fc4:	f000 fb75 	bl	80016b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000fc8:	201c      	movs	r0, #28
 8000fca:	f000 fb8e 	bl	80016ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000fce:	bf00      	nop
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40023800 	.word	0x40023800

08000fdc <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000fe0:	4b11      	ldr	r3, [pc, #68]	; (8001028 <MX_USART2_UART_Init+0x4c>)
 8000fe2:	4a12      	ldr	r2, [pc, #72]	; (800102c <MX_USART2_UART_Init+0x50>)
 8000fe4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000fe6:	4b10      	ldr	r3, [pc, #64]	; (8001028 <MX_USART2_UART_Init+0x4c>)
 8000fe8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fee:	4b0e      	ldr	r3, [pc, #56]	; (8001028 <MX_USART2_UART_Init+0x4c>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <MX_USART2_UART_Init+0x4c>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ffa:	4b0b      	ldr	r3, [pc, #44]	; (8001028 <MX_USART2_UART_Init+0x4c>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001000:	4b09      	ldr	r3, [pc, #36]	; (8001028 <MX_USART2_UART_Init+0x4c>)
 8001002:	220c      	movs	r2, #12
 8001004:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001006:	4b08      	ldr	r3, [pc, #32]	; (8001028 <MX_USART2_UART_Init+0x4c>)
 8001008:	2200      	movs	r2, #0
 800100a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800100c:	4b06      	ldr	r3, [pc, #24]	; (8001028 <MX_USART2_UART_Init+0x4c>)
 800100e:	2200      	movs	r2, #0
 8001010:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001012:	4805      	ldr	r0, [pc, #20]	; (8001028 <MX_USART2_UART_Init+0x4c>)
 8001014:	f004 fe7c 	bl	8005d10 <HAL_UART_Init>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800101e:	f7ff fdeb 	bl	8000bf8 <Error_Handler>
  }

}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	20000c2c 	.word	0x20000c2c
 800102c:	40004400 	.word	0x40004400

08001030 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8001034:	4b11      	ldr	r3, [pc, #68]	; (800107c <MX_USART3_UART_Init+0x4c>)
 8001036:	4a12      	ldr	r2, [pc, #72]	; (8001080 <MX_USART3_UART_Init+0x50>)
 8001038:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800103a:	4b10      	ldr	r3, [pc, #64]	; (800107c <MX_USART3_UART_Init+0x4c>)
 800103c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001040:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001042:	4b0e      	ldr	r3, [pc, #56]	; (800107c <MX_USART3_UART_Init+0x4c>)
 8001044:	2200      	movs	r2, #0
 8001046:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001048:	4b0c      	ldr	r3, [pc, #48]	; (800107c <MX_USART3_UART_Init+0x4c>)
 800104a:	2200      	movs	r2, #0
 800104c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800104e:	4b0b      	ldr	r3, [pc, #44]	; (800107c <MX_USART3_UART_Init+0x4c>)
 8001050:	2200      	movs	r2, #0
 8001052:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001054:	4b09      	ldr	r3, [pc, #36]	; (800107c <MX_USART3_UART_Init+0x4c>)
 8001056:	220c      	movs	r2, #12
 8001058:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800105a:	4b08      	ldr	r3, [pc, #32]	; (800107c <MX_USART3_UART_Init+0x4c>)
 800105c:	2200      	movs	r2, #0
 800105e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001060:	4b06      	ldr	r3, [pc, #24]	; (800107c <MX_USART3_UART_Init+0x4c>)
 8001062:	2200      	movs	r2, #0
 8001064:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001066:	4805      	ldr	r0, [pc, #20]	; (800107c <MX_USART3_UART_Init+0x4c>)
 8001068:	f004 fe52 	bl	8005d10 <HAL_UART_Init>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001072:	f7ff fdc1 	bl	8000bf8 <Error_Handler>
  }

}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	20000b2c 	.word	0x20000b2c
 8001080:	40004800 	.word	0x40004800

08001084 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08c      	sub	sp, #48	; 0x30
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 031c 	add.w	r3, r7, #28
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a4a      	ldr	r2, [pc, #296]	; (80011cc <HAL_UART_MspInit+0x148>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	f040 80a0 	bne.w	80011e8 <HAL_UART_MspInit+0x164>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010a8:	2300      	movs	r3, #0
 80010aa:	61bb      	str	r3, [r7, #24]
 80010ac:	4b48      	ldr	r3, [pc, #288]	; (80011d0 <HAL_UART_MspInit+0x14c>)
 80010ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b0:	4a47      	ldr	r2, [pc, #284]	; (80011d0 <HAL_UART_MspInit+0x14c>)
 80010b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010b6:	6413      	str	r3, [r2, #64]	; 0x40
 80010b8:	4b45      	ldr	r3, [pc, #276]	; (80011d0 <HAL_UART_MspInit+0x14c>)
 80010ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010c0:	61bb      	str	r3, [r7, #24]
 80010c2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c4:	2300      	movs	r3, #0
 80010c6:	617b      	str	r3, [r7, #20]
 80010c8:	4b41      	ldr	r3, [pc, #260]	; (80011d0 <HAL_UART_MspInit+0x14c>)
 80010ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010cc:	4a40      	ldr	r2, [pc, #256]	; (80011d0 <HAL_UART_MspInit+0x14c>)
 80010ce:	f043 0301 	orr.w	r3, r3, #1
 80010d2:	6313      	str	r3, [r2, #48]	; 0x30
 80010d4:	4b3e      	ldr	r3, [pc, #248]	; (80011d0 <HAL_UART_MspInit+0x14c>)
 80010d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d8:	f003 0301 	and.w	r3, r3, #1
 80010dc:	617b      	str	r3, [r7, #20]
 80010de:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80010e0:	230c      	movs	r3, #12
 80010e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e4:	2302      	movs	r3, #2
 80010e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ec:	2303      	movs	r3, #3
 80010ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010f0:	2307      	movs	r3, #7
 80010f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f4:	f107 031c 	add.w	r3, r7, #28
 80010f8:	4619      	mov	r1, r3
 80010fa:	4836      	ldr	r0, [pc, #216]	; (80011d4 <HAL_UART_MspInit+0x150>)
 80010fc:	f000 ff12 	bl	8001f24 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001100:	4b35      	ldr	r3, [pc, #212]	; (80011d8 <HAL_UART_MspInit+0x154>)
 8001102:	4a36      	ldr	r2, [pc, #216]	; (80011dc <HAL_UART_MspInit+0x158>)
 8001104:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001106:	4b34      	ldr	r3, [pc, #208]	; (80011d8 <HAL_UART_MspInit+0x154>)
 8001108:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800110c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800110e:	4b32      	ldr	r3, [pc, #200]	; (80011d8 <HAL_UART_MspInit+0x154>)
 8001110:	2200      	movs	r2, #0
 8001112:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001114:	4b30      	ldr	r3, [pc, #192]	; (80011d8 <HAL_UART_MspInit+0x154>)
 8001116:	2200      	movs	r2, #0
 8001118:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800111a:	4b2f      	ldr	r3, [pc, #188]	; (80011d8 <HAL_UART_MspInit+0x154>)
 800111c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001120:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001122:	4b2d      	ldr	r3, [pc, #180]	; (80011d8 <HAL_UART_MspInit+0x154>)
 8001124:	2200      	movs	r2, #0
 8001126:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001128:	4b2b      	ldr	r3, [pc, #172]	; (80011d8 <HAL_UART_MspInit+0x154>)
 800112a:	2200      	movs	r2, #0
 800112c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800112e:	4b2a      	ldr	r3, [pc, #168]	; (80011d8 <HAL_UART_MspInit+0x154>)
 8001130:	2200      	movs	r2, #0
 8001132:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001134:	4b28      	ldr	r3, [pc, #160]	; (80011d8 <HAL_UART_MspInit+0x154>)
 8001136:	2200      	movs	r2, #0
 8001138:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800113a:	4b27      	ldr	r3, [pc, #156]	; (80011d8 <HAL_UART_MspInit+0x154>)
 800113c:	2200      	movs	r2, #0
 800113e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001140:	4825      	ldr	r0, [pc, #148]	; (80011d8 <HAL_UART_MspInit+0x154>)
 8001142:	f000 faed 	bl	8001720 <HAL_DMA_Init>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800114c:	f7ff fd54 	bl	8000bf8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	4a21      	ldr	r2, [pc, #132]	; (80011d8 <HAL_UART_MspInit+0x154>)
 8001154:	635a      	str	r2, [r3, #52]	; 0x34
 8001156:	4a20      	ldr	r2, [pc, #128]	; (80011d8 <HAL_UART_MspInit+0x154>)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800115c:	4b20      	ldr	r3, [pc, #128]	; (80011e0 <HAL_UART_MspInit+0x15c>)
 800115e:	4a21      	ldr	r2, [pc, #132]	; (80011e4 <HAL_UART_MspInit+0x160>)
 8001160:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001162:	4b1f      	ldr	r3, [pc, #124]	; (80011e0 <HAL_UART_MspInit+0x15c>)
 8001164:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001168:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800116a:	4b1d      	ldr	r3, [pc, #116]	; (80011e0 <HAL_UART_MspInit+0x15c>)
 800116c:	2240      	movs	r2, #64	; 0x40
 800116e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001170:	4b1b      	ldr	r3, [pc, #108]	; (80011e0 <HAL_UART_MspInit+0x15c>)
 8001172:	2200      	movs	r2, #0
 8001174:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001176:	4b1a      	ldr	r3, [pc, #104]	; (80011e0 <HAL_UART_MspInit+0x15c>)
 8001178:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800117c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800117e:	4b18      	ldr	r3, [pc, #96]	; (80011e0 <HAL_UART_MspInit+0x15c>)
 8001180:	2200      	movs	r2, #0
 8001182:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001184:	4b16      	ldr	r3, [pc, #88]	; (80011e0 <HAL_UART_MspInit+0x15c>)
 8001186:	2200      	movs	r2, #0
 8001188:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800118a:	4b15      	ldr	r3, [pc, #84]	; (80011e0 <HAL_UART_MspInit+0x15c>)
 800118c:	2200      	movs	r2, #0
 800118e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001190:	4b13      	ldr	r3, [pc, #76]	; (80011e0 <HAL_UART_MspInit+0x15c>)
 8001192:	2200      	movs	r2, #0
 8001194:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001196:	4b12      	ldr	r3, [pc, #72]	; (80011e0 <HAL_UART_MspInit+0x15c>)
 8001198:	2200      	movs	r2, #0
 800119a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800119c:	4810      	ldr	r0, [pc, #64]	; (80011e0 <HAL_UART_MspInit+0x15c>)
 800119e:	f000 fabf 	bl	8001720 <HAL_DMA_Init>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 80011a8:	f7ff fd26 	bl	8000bf8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	4a0c      	ldr	r2, [pc, #48]	; (80011e0 <HAL_UART_MspInit+0x15c>)
 80011b0:	631a      	str	r2, [r3, #48]	; 0x30
 80011b2:	4a0b      	ldr	r2, [pc, #44]	; (80011e0 <HAL_UART_MspInit+0x15c>)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80011b8:	2200      	movs	r2, #0
 80011ba:	2100      	movs	r1, #0
 80011bc:	2026      	movs	r0, #38	; 0x26
 80011be:	f000 fa78 	bl	80016b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80011c2:	2026      	movs	r0, #38	; 0x26
 80011c4:	f000 fa91 	bl	80016ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80011c8:	e0c4      	b.n	8001354 <HAL_UART_MspInit+0x2d0>
 80011ca:	bf00      	nop
 80011cc:	40004400 	.word	0x40004400
 80011d0:	40023800 	.word	0x40023800
 80011d4:	40020000 	.word	0x40020000
 80011d8:	20000a6c 	.word	0x20000a6c
 80011dc:	40026088 	.word	0x40026088
 80011e0:	20000bcc 	.word	0x20000bcc
 80011e4:	400260a0 	.word	0x400260a0
  else if(uartHandle->Instance==USART3)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a5b      	ldr	r2, [pc, #364]	; (800135c <HAL_UART_MspInit+0x2d8>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	f040 80b0 	bne.w	8001354 <HAL_UART_MspInit+0x2d0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80011f4:	2300      	movs	r3, #0
 80011f6:	613b      	str	r3, [r7, #16]
 80011f8:	4b59      	ldr	r3, [pc, #356]	; (8001360 <HAL_UART_MspInit+0x2dc>)
 80011fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fc:	4a58      	ldr	r2, [pc, #352]	; (8001360 <HAL_UART_MspInit+0x2dc>)
 80011fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001202:	6413      	str	r3, [r2, #64]	; 0x40
 8001204:	4b56      	ldr	r3, [pc, #344]	; (8001360 <HAL_UART_MspInit+0x2dc>)
 8001206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001208:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800120c:	613b      	str	r3, [r7, #16]
 800120e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
 8001214:	4b52      	ldr	r3, [pc, #328]	; (8001360 <HAL_UART_MspInit+0x2dc>)
 8001216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001218:	4a51      	ldr	r2, [pc, #324]	; (8001360 <HAL_UART_MspInit+0x2dc>)
 800121a:	f043 0302 	orr.w	r3, r3, #2
 800121e:	6313      	str	r3, [r2, #48]	; 0x30
 8001220:	4b4f      	ldr	r3, [pc, #316]	; (8001360 <HAL_UART_MspInit+0x2dc>)
 8001222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001224:	f003 0302 	and.w	r3, r3, #2
 8001228:	60fb      	str	r3, [r7, #12]
 800122a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800122c:	2300      	movs	r3, #0
 800122e:	60bb      	str	r3, [r7, #8]
 8001230:	4b4b      	ldr	r3, [pc, #300]	; (8001360 <HAL_UART_MspInit+0x2dc>)
 8001232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001234:	4a4a      	ldr	r2, [pc, #296]	; (8001360 <HAL_UART_MspInit+0x2dc>)
 8001236:	f043 0308 	orr.w	r3, r3, #8
 800123a:	6313      	str	r3, [r2, #48]	; 0x30
 800123c:	4b48      	ldr	r3, [pc, #288]	; (8001360 <HAL_UART_MspInit+0x2dc>)
 800123e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001240:	f003 0308 	and.w	r3, r3, #8
 8001244:	60bb      	str	r3, [r7, #8]
 8001246:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001248:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800124c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124e:	2302      	movs	r3, #2
 8001250:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001256:	2303      	movs	r3, #3
 8001258:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800125a:	2307      	movs	r3, #7
 800125c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125e:	f107 031c 	add.w	r3, r7, #28
 8001262:	4619      	mov	r1, r3
 8001264:	483f      	ldr	r0, [pc, #252]	; (8001364 <HAL_UART_MspInit+0x2e0>)
 8001266:	f000 fe5d 	bl	8001f24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800126a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800126e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001270:	2302      	movs	r3, #2
 8001272:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001278:	2303      	movs	r3, #3
 800127a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800127c:	2307      	movs	r3, #7
 800127e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001280:	f107 031c 	add.w	r3, r7, #28
 8001284:	4619      	mov	r1, r3
 8001286:	4838      	ldr	r0, [pc, #224]	; (8001368 <HAL_UART_MspInit+0x2e4>)
 8001288:	f000 fe4c 	bl	8001f24 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800128c:	4b37      	ldr	r3, [pc, #220]	; (800136c <HAL_UART_MspInit+0x2e8>)
 800128e:	4a38      	ldr	r2, [pc, #224]	; (8001370 <HAL_UART_MspInit+0x2ec>)
 8001290:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001292:	4b36      	ldr	r3, [pc, #216]	; (800136c <HAL_UART_MspInit+0x2e8>)
 8001294:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001298:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800129a:	4b34      	ldr	r3, [pc, #208]	; (800136c <HAL_UART_MspInit+0x2e8>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012a0:	4b32      	ldr	r3, [pc, #200]	; (800136c <HAL_UART_MspInit+0x2e8>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012a6:	4b31      	ldr	r3, [pc, #196]	; (800136c <HAL_UART_MspInit+0x2e8>)
 80012a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012ac:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012ae:	4b2f      	ldr	r3, [pc, #188]	; (800136c <HAL_UART_MspInit+0x2e8>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012b4:	4b2d      	ldr	r3, [pc, #180]	; (800136c <HAL_UART_MspInit+0x2e8>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80012ba:	4b2c      	ldr	r3, [pc, #176]	; (800136c <HAL_UART_MspInit+0x2e8>)
 80012bc:	2200      	movs	r2, #0
 80012be:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012c0:	4b2a      	ldr	r3, [pc, #168]	; (800136c <HAL_UART_MspInit+0x2e8>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012c6:	4b29      	ldr	r3, [pc, #164]	; (800136c <HAL_UART_MspInit+0x2e8>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80012cc:	4827      	ldr	r0, [pc, #156]	; (800136c <HAL_UART_MspInit+0x2e8>)
 80012ce:	f000 fa27 	bl	8001720 <HAL_DMA_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <HAL_UART_MspInit+0x258>
      Error_Handler();
 80012d8:	f7ff fc8e 	bl	8000bf8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4a23      	ldr	r2, [pc, #140]	; (800136c <HAL_UART_MspInit+0x2e8>)
 80012e0:	635a      	str	r2, [r3, #52]	; 0x34
 80012e2:	4a22      	ldr	r2, [pc, #136]	; (800136c <HAL_UART_MspInit+0x2e8>)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80012e8:	4b22      	ldr	r3, [pc, #136]	; (8001374 <HAL_UART_MspInit+0x2f0>)
 80012ea:	4a23      	ldr	r2, [pc, #140]	; (8001378 <HAL_UART_MspInit+0x2f4>)
 80012ec:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80012ee:	4b21      	ldr	r3, [pc, #132]	; (8001374 <HAL_UART_MspInit+0x2f0>)
 80012f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012f4:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012f6:	4b1f      	ldr	r3, [pc, #124]	; (8001374 <HAL_UART_MspInit+0x2f0>)
 80012f8:	2240      	movs	r2, #64	; 0x40
 80012fa:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012fc:	4b1d      	ldr	r3, [pc, #116]	; (8001374 <HAL_UART_MspInit+0x2f0>)
 80012fe:	2200      	movs	r2, #0
 8001300:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001302:	4b1c      	ldr	r3, [pc, #112]	; (8001374 <HAL_UART_MspInit+0x2f0>)
 8001304:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001308:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800130a:	4b1a      	ldr	r3, [pc, #104]	; (8001374 <HAL_UART_MspInit+0x2f0>)
 800130c:	2200      	movs	r2, #0
 800130e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001310:	4b18      	ldr	r3, [pc, #96]	; (8001374 <HAL_UART_MspInit+0x2f0>)
 8001312:	2200      	movs	r2, #0
 8001314:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001316:	4b17      	ldr	r3, [pc, #92]	; (8001374 <HAL_UART_MspInit+0x2f0>)
 8001318:	2200      	movs	r2, #0
 800131a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800131c:	4b15      	ldr	r3, [pc, #84]	; (8001374 <HAL_UART_MspInit+0x2f0>)
 800131e:	2200      	movs	r2, #0
 8001320:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001322:	4b14      	ldr	r3, [pc, #80]	; (8001374 <HAL_UART_MspInit+0x2f0>)
 8001324:	2200      	movs	r2, #0
 8001326:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001328:	4812      	ldr	r0, [pc, #72]	; (8001374 <HAL_UART_MspInit+0x2f0>)
 800132a:	f000 f9f9 	bl	8001720 <HAL_DMA_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <HAL_UART_MspInit+0x2b4>
      Error_Handler();
 8001334:	f7ff fc60 	bl	8000bf8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4a0e      	ldr	r2, [pc, #56]	; (8001374 <HAL_UART_MspInit+0x2f0>)
 800133c:	631a      	str	r2, [r3, #48]	; 0x30
 800133e:	4a0d      	ldr	r2, [pc, #52]	; (8001374 <HAL_UART_MspInit+0x2f0>)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001344:	2200      	movs	r2, #0
 8001346:	2100      	movs	r1, #0
 8001348:	2027      	movs	r0, #39	; 0x27
 800134a:	f000 f9b2 	bl	80016b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800134e:	2027      	movs	r0, #39	; 0x27
 8001350:	f000 f9cb 	bl	80016ea <HAL_NVIC_EnableIRQ>
}
 8001354:	bf00      	nop
 8001356:	3730      	adds	r7, #48	; 0x30
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40004800 	.word	0x40004800
 8001360:	40023800 	.word	0x40023800
 8001364:	40020400 	.word	0x40020400
 8001368:	40020c00 	.word	0x40020c00
 800136c:	20000acc 	.word	0x20000acc
 8001370:	40026028 	.word	0x40026028
 8001374:	20000b6c 	.word	0x20000b6c
 8001378:	40026058 	.word	0x40026058

0800137c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800137c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013b4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001380:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001382:	e003      	b.n	800138c <LoopCopyDataInit>

08001384 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001384:	4b0c      	ldr	r3, [pc, #48]	; (80013b8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001386:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001388:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800138a:	3104      	adds	r1, #4

0800138c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800138c:	480b      	ldr	r0, [pc, #44]	; (80013bc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800138e:	4b0c      	ldr	r3, [pc, #48]	; (80013c0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001390:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001392:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001394:	d3f6      	bcc.n	8001384 <CopyDataInit>
  ldr  r2, =_sbss
 8001396:	4a0b      	ldr	r2, [pc, #44]	; (80013c4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001398:	e002      	b.n	80013a0 <LoopFillZerobss>

0800139a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800139a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800139c:	f842 3b04 	str.w	r3, [r2], #4

080013a0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80013a0:	4b09      	ldr	r3, [pc, #36]	; (80013c8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80013a2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80013a4:	d3f9      	bcc.n	800139a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80013a6:	f7ff fd8f 	bl	8000ec8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013aa:	f00b ff43 	bl	800d234 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013ae:	f7ff fb31 	bl	8000a14 <main>
  bx  lr    
 80013b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80013b4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80013b8:	0800e444 	.word	0x0800e444
  ldr  r0, =_sdata
 80013bc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80013c0:	20000094 	.word	0x20000094
  ldr  r2, =_sbss
 80013c4:	20000094 	.word	0x20000094
  ldr  r3, = _ebss
 80013c8:	2000197c 	.word	0x2000197c

080013cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013cc:	e7fe      	b.n	80013cc <ADC_IRQHandler>
	...

080013d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013d4:	4b0e      	ldr	r3, [pc, #56]	; (8001410 <HAL_Init+0x40>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a0d      	ldr	r2, [pc, #52]	; (8001410 <HAL_Init+0x40>)
 80013da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013e0:	4b0b      	ldr	r3, [pc, #44]	; (8001410 <HAL_Init+0x40>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a0a      	ldr	r2, [pc, #40]	; (8001410 <HAL_Init+0x40>)
 80013e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013ec:	4b08      	ldr	r3, [pc, #32]	; (8001410 <HAL_Init+0x40>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a07      	ldr	r2, [pc, #28]	; (8001410 <HAL_Init+0x40>)
 80013f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013f8:	2003      	movs	r0, #3
 80013fa:	f000 f94f 	bl	800169c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013fe:	2000      	movs	r0, #0
 8001400:	f000 f808 	bl	8001414 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001404:	f7ff fc7c 	bl	8000d00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001408:	2300      	movs	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40023c00 	.word	0x40023c00

08001414 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800141c:	4b12      	ldr	r3, [pc, #72]	; (8001468 <HAL_InitTick+0x54>)
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	4b12      	ldr	r3, [pc, #72]	; (800146c <HAL_InitTick+0x58>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	4619      	mov	r1, r3
 8001426:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800142a:	fbb3 f3f1 	udiv	r3, r3, r1
 800142e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001432:	4618      	mov	r0, r3
 8001434:	f000 f967 	bl	8001706 <HAL_SYSTICK_Config>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e00e      	b.n	8001460 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b0f      	cmp	r3, #15
 8001446:	d80a      	bhi.n	800145e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001448:	2200      	movs	r2, #0
 800144a:	6879      	ldr	r1, [r7, #4]
 800144c:	f04f 30ff 	mov.w	r0, #4294967295
 8001450:	f000 f92f 	bl	80016b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001454:	4a06      	ldr	r2, [pc, #24]	; (8001470 <HAL_InitTick+0x5c>)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800145a:	2300      	movs	r3, #0
 800145c:	e000      	b.n	8001460 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
}
 8001460:	4618      	mov	r0, r3
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20000000 	.word	0x20000000
 800146c:	20000008 	.word	0x20000008
 8001470:	20000004 	.word	0x20000004

08001474 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001478:	4b06      	ldr	r3, [pc, #24]	; (8001494 <HAL_IncTick+0x20>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	461a      	mov	r2, r3
 800147e:	4b06      	ldr	r3, [pc, #24]	; (8001498 <HAL_IncTick+0x24>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4413      	add	r3, r2
 8001484:	4a04      	ldr	r2, [pc, #16]	; (8001498 <HAL_IncTick+0x24>)
 8001486:	6013      	str	r3, [r2, #0]
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	20000008 	.word	0x20000008
 8001498:	20000c6c 	.word	0x20000c6c

0800149c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  return uwTick;
 80014a0:	4b03      	ldr	r3, [pc, #12]	; (80014b0 <HAL_GetTick+0x14>)
 80014a2:	681b      	ldr	r3, [r3, #0]
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	20000c6c 	.word	0x20000c6c

080014b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014bc:	f7ff ffee 	bl	800149c <HAL_GetTick>
 80014c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014cc:	d005      	beq.n	80014da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014ce:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <HAL_Delay+0x44>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	461a      	mov	r2, r3
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	4413      	add	r3, r2
 80014d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014da:	bf00      	nop
 80014dc:	f7ff ffde 	bl	800149c <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	68fa      	ldr	r2, [r7, #12]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d8f7      	bhi.n	80014dc <HAL_Delay+0x28>
  {
  }
}
 80014ec:	bf00      	nop
 80014ee:	bf00      	nop
 80014f0:	3710      	adds	r7, #16
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000008 	.word	0x20000008

080014fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b085      	sub	sp, #20
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	f003 0307 	and.w	r3, r3, #7
 800150a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800150c:	4b0c      	ldr	r3, [pc, #48]	; (8001540 <__NVIC_SetPriorityGrouping+0x44>)
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001512:	68ba      	ldr	r2, [r7, #8]
 8001514:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001518:	4013      	ands	r3, r2
 800151a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001524:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800152c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800152e:	4a04      	ldr	r2, [pc, #16]	; (8001540 <__NVIC_SetPriorityGrouping+0x44>)
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	60d3      	str	r3, [r2, #12]
}
 8001534:	bf00      	nop
 8001536:	3714      	adds	r7, #20
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr
 8001540:	e000ed00 	.word	0xe000ed00

08001544 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001548:	4b04      	ldr	r3, [pc, #16]	; (800155c <__NVIC_GetPriorityGrouping+0x18>)
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	0a1b      	lsrs	r3, r3, #8
 800154e:	f003 0307 	and.w	r3, r3, #7
}
 8001552:	4618      	mov	r0, r3
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr
 800155c:	e000ed00 	.word	0xe000ed00

08001560 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	4603      	mov	r3, r0
 8001568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800156a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156e:	2b00      	cmp	r3, #0
 8001570:	db0b      	blt.n	800158a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	f003 021f 	and.w	r2, r3, #31
 8001578:	4907      	ldr	r1, [pc, #28]	; (8001598 <__NVIC_EnableIRQ+0x38>)
 800157a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800157e:	095b      	lsrs	r3, r3, #5
 8001580:	2001      	movs	r0, #1
 8001582:	fa00 f202 	lsl.w	r2, r0, r2
 8001586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800158a:	bf00      	nop
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	e000e100 	.word	0xe000e100

0800159c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	6039      	str	r1, [r7, #0]
 80015a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	db0a      	blt.n	80015c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	b2da      	uxtb	r2, r3
 80015b4:	490c      	ldr	r1, [pc, #48]	; (80015e8 <__NVIC_SetPriority+0x4c>)
 80015b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ba:	0112      	lsls	r2, r2, #4
 80015bc:	b2d2      	uxtb	r2, r2
 80015be:	440b      	add	r3, r1
 80015c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015c4:	e00a      	b.n	80015dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	b2da      	uxtb	r2, r3
 80015ca:	4908      	ldr	r1, [pc, #32]	; (80015ec <__NVIC_SetPriority+0x50>)
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	f003 030f 	and.w	r3, r3, #15
 80015d2:	3b04      	subs	r3, #4
 80015d4:	0112      	lsls	r2, r2, #4
 80015d6:	b2d2      	uxtb	r2, r2
 80015d8:	440b      	add	r3, r1
 80015da:	761a      	strb	r2, [r3, #24]
}
 80015dc:	bf00      	nop
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	e000e100 	.word	0xe000e100
 80015ec:	e000ed00 	.word	0xe000ed00

080015f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b089      	sub	sp, #36	; 0x24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	f003 0307 	and.w	r3, r3, #7
 8001602:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	f1c3 0307 	rsb	r3, r3, #7
 800160a:	2b04      	cmp	r3, #4
 800160c:	bf28      	it	cs
 800160e:	2304      	movcs	r3, #4
 8001610:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	3304      	adds	r3, #4
 8001616:	2b06      	cmp	r3, #6
 8001618:	d902      	bls.n	8001620 <NVIC_EncodePriority+0x30>
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	3b03      	subs	r3, #3
 800161e:	e000      	b.n	8001622 <NVIC_EncodePriority+0x32>
 8001620:	2300      	movs	r3, #0
 8001622:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001624:	f04f 32ff 	mov.w	r2, #4294967295
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	fa02 f303 	lsl.w	r3, r2, r3
 800162e:	43da      	mvns	r2, r3
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	401a      	ands	r2, r3
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001638:	f04f 31ff 	mov.w	r1, #4294967295
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	fa01 f303 	lsl.w	r3, r1, r3
 8001642:	43d9      	mvns	r1, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001648:	4313      	orrs	r3, r2
         );
}
 800164a:	4618      	mov	r0, r3
 800164c:	3724      	adds	r7, #36	; 0x24
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
	...

08001658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3b01      	subs	r3, #1
 8001664:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001668:	d301      	bcc.n	800166e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800166a:	2301      	movs	r3, #1
 800166c:	e00f      	b.n	800168e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800166e:	4a0a      	ldr	r2, [pc, #40]	; (8001698 <SysTick_Config+0x40>)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3b01      	subs	r3, #1
 8001674:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001676:	210f      	movs	r1, #15
 8001678:	f04f 30ff 	mov.w	r0, #4294967295
 800167c:	f7ff ff8e 	bl	800159c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001680:	4b05      	ldr	r3, [pc, #20]	; (8001698 <SysTick_Config+0x40>)
 8001682:	2200      	movs	r2, #0
 8001684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001686:	4b04      	ldr	r3, [pc, #16]	; (8001698 <SysTick_Config+0x40>)
 8001688:	2207      	movs	r2, #7
 800168a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	e000e010 	.word	0xe000e010

0800169c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f7ff ff29 	bl	80014fc <__NVIC_SetPriorityGrouping>
}
 80016aa:	bf00      	nop
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b086      	sub	sp, #24
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	4603      	mov	r3, r0
 80016ba:	60b9      	str	r1, [r7, #8]
 80016bc:	607a      	str	r2, [r7, #4]
 80016be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016c0:	2300      	movs	r3, #0
 80016c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016c4:	f7ff ff3e 	bl	8001544 <__NVIC_GetPriorityGrouping>
 80016c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	68b9      	ldr	r1, [r7, #8]
 80016ce:	6978      	ldr	r0, [r7, #20]
 80016d0:	f7ff ff8e 	bl	80015f0 <NVIC_EncodePriority>
 80016d4:	4602      	mov	r2, r0
 80016d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016da:	4611      	mov	r1, r2
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff ff5d 	bl	800159c <__NVIC_SetPriority>
}
 80016e2:	bf00      	nop
 80016e4:	3718      	adds	r7, #24
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b082      	sub	sp, #8
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	4603      	mov	r3, r0
 80016f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff ff31 	bl	8001560 <__NVIC_EnableIRQ>
}
 80016fe:	bf00      	nop
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	b082      	sub	sp, #8
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f7ff ffa2 	bl	8001658 <SysTick_Config>
 8001714:	4603      	mov	r3, r0
}
 8001716:	4618      	mov	r0, r3
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
	...

08001720 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001728:	2300      	movs	r3, #0
 800172a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800172c:	f7ff feb6 	bl	800149c <HAL_GetTick>
 8001730:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d101      	bne.n	800173c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e099      	b.n	8001870 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2200      	movs	r2, #0
 8001740:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2202      	movs	r2, #2
 8001748:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f022 0201 	bic.w	r2, r2, #1
 800175a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800175c:	e00f      	b.n	800177e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800175e:	f7ff fe9d 	bl	800149c <HAL_GetTick>
 8001762:	4602      	mov	r2, r0
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	2b05      	cmp	r3, #5
 800176a:	d908      	bls.n	800177e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2220      	movs	r2, #32
 8001770:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2203      	movs	r2, #3
 8001776:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e078      	b.n	8001870 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0301 	and.w	r3, r3, #1
 8001788:	2b00      	cmp	r3, #0
 800178a:	d1e8      	bne.n	800175e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001794:	697a      	ldr	r2, [r7, #20]
 8001796:	4b38      	ldr	r3, [pc, #224]	; (8001878 <HAL_DMA_Init+0x158>)
 8001798:	4013      	ands	r3, r2
 800179a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	685a      	ldr	r2, [r3, #4]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	691b      	ldr	r3, [r3, #16]
 80017b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a1b      	ldr	r3, [r3, #32]
 80017c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017ca:	697a      	ldr	r2, [r7, #20]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d4:	2b04      	cmp	r3, #4
 80017d6:	d107      	bne.n	80017e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e0:	4313      	orrs	r3, r2
 80017e2:	697a      	ldr	r2, [r7, #20]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	697a      	ldr	r2, [r7, #20]
 80017ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	695b      	ldr	r3, [r3, #20]
 80017f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	f023 0307 	bic.w	r3, r3, #7
 80017fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001804:	697a      	ldr	r2, [r7, #20]
 8001806:	4313      	orrs	r3, r2
 8001808:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800180e:	2b04      	cmp	r3, #4
 8001810:	d117      	bne.n	8001842 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001816:	697a      	ldr	r2, [r7, #20]
 8001818:	4313      	orrs	r3, r2
 800181a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001820:	2b00      	cmp	r3, #0
 8001822:	d00e      	beq.n	8001842 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f000 fb01 	bl	8001e2c <DMA_CheckFifoParam>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d008      	beq.n	8001842 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2240      	movs	r2, #64	; 0x40
 8001834:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2201      	movs	r2, #1
 800183a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800183e:	2301      	movs	r3, #1
 8001840:	e016      	b.n	8001870 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	697a      	ldr	r2, [r7, #20]
 8001848:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f000 fab8 	bl	8001dc0 <DMA_CalcBaseAndBitshift>
 8001850:	4603      	mov	r3, r0
 8001852:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001858:	223f      	movs	r2, #63	; 0x3f
 800185a:	409a      	lsls	r2, r3
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2200      	movs	r2, #0
 8001864:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2201      	movs	r2, #1
 800186a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	3718      	adds	r7, #24
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	f010803f 	.word	0xf010803f

0800187c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
 8001888:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800188a:	2300      	movs	r3, #0
 800188c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001892:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800189a:	2b01      	cmp	r3, #1
 800189c:	d101      	bne.n	80018a2 <HAL_DMA_Start_IT+0x26>
 800189e:	2302      	movs	r3, #2
 80018a0:	e040      	b.n	8001924 <HAL_DMA_Start_IT+0xa8>
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	2201      	movs	r2, #1
 80018a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	d12f      	bne.n	8001916 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2202      	movs	r2, #2
 80018ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2200      	movs	r2, #0
 80018c2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	68b9      	ldr	r1, [r7, #8]
 80018ca:	68f8      	ldr	r0, [r7, #12]
 80018cc:	f000 fa4a 	bl	8001d64 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018d4:	223f      	movs	r2, #63	; 0x3f
 80018d6:	409a      	lsls	r2, r3
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f042 0216 	orr.w	r2, r2, #22
 80018ea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d007      	beq.n	8001904 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f042 0208 	orr.w	r2, r2, #8
 8001902:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f042 0201 	orr.w	r2, r2, #1
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	e005      	b.n	8001922 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	2200      	movs	r2, #0
 800191a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800191e:	2302      	movs	r3, #2
 8001920:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001922:	7dfb      	ldrb	r3, [r7, #23]
}
 8001924:	4618      	mov	r0, r3
 8001926:	3718      	adds	r7, #24
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}

0800192c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001938:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800193a:	f7ff fdaf 	bl	800149c <HAL_GetTick>
 800193e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001946:	b2db      	uxtb	r3, r3
 8001948:	2b02      	cmp	r3, #2
 800194a:	d008      	beq.n	800195e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2280      	movs	r2, #128	; 0x80
 8001950:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2200      	movs	r2, #0
 8001956:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e052      	b.n	8001a04 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f022 0216 	bic.w	r2, r2, #22
 800196c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	695a      	ldr	r2, [r3, #20]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800197c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001982:	2b00      	cmp	r3, #0
 8001984:	d103      	bne.n	800198e <HAL_DMA_Abort+0x62>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800198a:	2b00      	cmp	r3, #0
 800198c:	d007      	beq.n	800199e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f022 0208 	bic.w	r2, r2, #8
 800199c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f022 0201 	bic.w	r2, r2, #1
 80019ac:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019ae:	e013      	b.n	80019d8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019b0:	f7ff fd74 	bl	800149c <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	2b05      	cmp	r3, #5
 80019bc:	d90c      	bls.n	80019d8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2220      	movs	r2, #32
 80019c2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2200      	movs	r2, #0
 80019c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2203      	movs	r2, #3
 80019d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80019d4:	2303      	movs	r3, #3
 80019d6:	e015      	b.n	8001a04 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d1e4      	bne.n	80019b0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019ea:	223f      	movs	r2, #63	; 0x3f
 80019ec:	409a      	lsls	r2, r3
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2201      	movs	r2, #1
 80019fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3710      	adds	r7, #16
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	2b02      	cmp	r3, #2
 8001a1e:	d004      	beq.n	8001a2a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2280      	movs	r2, #128	; 0x80
 8001a24:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e00c      	b.n	8001a44 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2205      	movs	r2, #5
 8001a2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f022 0201 	bic.w	r2, r2, #1
 8001a40:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a42:	2300      	movs	r3, #0
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001a5c:	4b92      	ldr	r3, [pc, #584]	; (8001ca8 <HAL_DMA_IRQHandler+0x258>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a92      	ldr	r2, [pc, #584]	; (8001cac <HAL_DMA_IRQHandler+0x25c>)
 8001a62:	fba2 2303 	umull	r2, r3, r2, r3
 8001a66:	0a9b      	lsrs	r3, r3, #10
 8001a68:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a6e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a7a:	2208      	movs	r2, #8
 8001a7c:	409a      	lsls	r2, r3
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	4013      	ands	r3, r2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d01a      	beq.n	8001abc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d013      	beq.n	8001abc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f022 0204 	bic.w	r2, r2, #4
 8001aa2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aa8:	2208      	movs	r2, #8
 8001aaa:	409a      	lsls	r2, r3
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ab4:	f043 0201 	orr.w	r2, r3, #1
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	409a      	lsls	r2, r3
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d012      	beq.n	8001af2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d00b      	beq.n	8001af2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ade:	2201      	movs	r2, #1
 8001ae0:	409a      	lsls	r2, r3
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aea:	f043 0202 	orr.w	r2, r3, #2
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001af6:	2204      	movs	r2, #4
 8001af8:	409a      	lsls	r2, r3
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	4013      	ands	r3, r2
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d012      	beq.n	8001b28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0302 	and.w	r3, r3, #2
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d00b      	beq.n	8001b28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b14:	2204      	movs	r2, #4
 8001b16:	409a      	lsls	r2, r3
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b20:	f043 0204 	orr.w	r2, r3, #4
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b2c:	2210      	movs	r2, #16
 8001b2e:	409a      	lsls	r2, r3
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	4013      	ands	r3, r2
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d043      	beq.n	8001bc0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0308 	and.w	r3, r3, #8
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d03c      	beq.n	8001bc0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b4a:	2210      	movs	r2, #16
 8001b4c:	409a      	lsls	r2, r3
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d018      	beq.n	8001b92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d108      	bne.n	8001b80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d024      	beq.n	8001bc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	4798      	blx	r3
 8001b7e:	e01f      	b.n	8001bc0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d01b      	beq.n	8001bc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	4798      	blx	r3
 8001b90:	e016      	b.n	8001bc0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d107      	bne.n	8001bb0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f022 0208 	bic.w	r2, r2, #8
 8001bae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d003      	beq.n	8001bc0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bc4:	2220      	movs	r2, #32
 8001bc6:	409a      	lsls	r2, r3
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	f000 808e 	beq.w	8001cee <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0310 	and.w	r3, r3, #16
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f000 8086 	beq.w	8001cee <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001be6:	2220      	movs	r2, #32
 8001be8:	409a      	lsls	r2, r3
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b05      	cmp	r3, #5
 8001bf8:	d136      	bne.n	8001c68 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f022 0216 	bic.w	r2, r2, #22
 8001c08:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	695a      	ldr	r2, [r3, #20]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c18:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d103      	bne.n	8001c2a <HAL_DMA_IRQHandler+0x1da>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d007      	beq.n	8001c3a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f022 0208 	bic.w	r2, r2, #8
 8001c38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c3e:	223f      	movs	r2, #63	; 0x3f
 8001c40:	409a      	lsls	r2, r3
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2201      	movs	r2, #1
 8001c52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d07d      	beq.n	8001d5a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	4798      	blx	r3
        }
        return;
 8001c66:	e078      	b.n	8001d5a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d01c      	beq.n	8001cb0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d108      	bne.n	8001c96 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d030      	beq.n	8001cee <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	4798      	blx	r3
 8001c94:	e02b      	b.n	8001cee <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d027      	beq.n	8001cee <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	4798      	blx	r3
 8001ca6:	e022      	b.n	8001cee <HAL_DMA_IRQHandler+0x29e>
 8001ca8:	20000000 	.word	0x20000000
 8001cac:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d10f      	bne.n	8001cde <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f022 0210 	bic.w	r2, r2, #16
 8001ccc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2201      	movs	r2, #1
 8001cda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d003      	beq.n	8001cee <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d032      	beq.n	8001d5c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d022      	beq.n	8001d48 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2205      	movs	r2, #5
 8001d06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f022 0201 	bic.w	r2, r2, #1
 8001d18:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	60bb      	str	r3, [r7, #8]
 8001d20:	697a      	ldr	r2, [r7, #20]
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d307      	bcc.n	8001d36 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d1f2      	bne.n	8001d1a <HAL_DMA_IRQHandler+0x2ca>
 8001d34:	e000      	b.n	8001d38 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001d36:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2201      	movs	r2, #1
 8001d44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d005      	beq.n	8001d5c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	4798      	blx	r3
 8001d58:	e000      	b.n	8001d5c <HAL_DMA_IRQHandler+0x30c>
        return;
 8001d5a:	bf00      	nop
    }
  }
}
 8001d5c:	3718      	adds	r7, #24
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop

08001d64 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b085      	sub	sp, #20
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	60b9      	str	r1, [r7, #8]
 8001d6e:	607a      	str	r2, [r7, #4]
 8001d70:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d80:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	683a      	ldr	r2, [r7, #0]
 8001d88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	2b40      	cmp	r3, #64	; 0x40
 8001d90:	d108      	bne.n	8001da4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	68ba      	ldr	r2, [r7, #8]
 8001da0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001da2:	e007      	b.n	8001db4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	68ba      	ldr	r2, [r7, #8]
 8001daa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	60da      	str	r2, [r3, #12]
}
 8001db4:	bf00      	nop
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	3b10      	subs	r3, #16
 8001dd0:	4a14      	ldr	r2, [pc, #80]	; (8001e24 <DMA_CalcBaseAndBitshift+0x64>)
 8001dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd6:	091b      	lsrs	r3, r3, #4
 8001dd8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001dda:	4a13      	ldr	r2, [pc, #76]	; (8001e28 <DMA_CalcBaseAndBitshift+0x68>)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	4413      	add	r3, r2
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	461a      	mov	r2, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2b03      	cmp	r3, #3
 8001dec:	d909      	bls.n	8001e02 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001df6:	f023 0303 	bic.w	r3, r3, #3
 8001dfa:	1d1a      	adds	r2, r3, #4
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	659a      	str	r2, [r3, #88]	; 0x58
 8001e00:	e007      	b.n	8001e12 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001e0a:	f023 0303 	bic.w	r3, r3, #3
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3714      	adds	r7, #20
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	aaaaaaab 	.word	0xaaaaaaab
 8001e28:	0800e358 	.word	0x0800e358

08001e2c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b085      	sub	sp, #20
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e34:	2300      	movs	r3, #0
 8001e36:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e3c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	699b      	ldr	r3, [r3, #24]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d11f      	bne.n	8001e86 <DMA_CheckFifoParam+0x5a>
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	2b03      	cmp	r3, #3
 8001e4a:	d856      	bhi.n	8001efa <DMA_CheckFifoParam+0xce>
 8001e4c:	a201      	add	r2, pc, #4	; (adr r2, 8001e54 <DMA_CheckFifoParam+0x28>)
 8001e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e52:	bf00      	nop
 8001e54:	08001e65 	.word	0x08001e65
 8001e58:	08001e77 	.word	0x08001e77
 8001e5c:	08001e65 	.word	0x08001e65
 8001e60:	08001efb 	.word	0x08001efb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e68:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d046      	beq.n	8001efe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e74:	e043      	b.n	8001efe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e7a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e7e:	d140      	bne.n	8001f02 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e84:	e03d      	b.n	8001f02 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	699b      	ldr	r3, [r3, #24]
 8001e8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e8e:	d121      	bne.n	8001ed4 <DMA_CheckFifoParam+0xa8>
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	2b03      	cmp	r3, #3
 8001e94:	d837      	bhi.n	8001f06 <DMA_CheckFifoParam+0xda>
 8001e96:	a201      	add	r2, pc, #4	; (adr r2, 8001e9c <DMA_CheckFifoParam+0x70>)
 8001e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e9c:	08001ead 	.word	0x08001ead
 8001ea0:	08001eb3 	.word	0x08001eb3
 8001ea4:	08001ead 	.word	0x08001ead
 8001ea8:	08001ec5 	.word	0x08001ec5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	73fb      	strb	r3, [r7, #15]
      break;
 8001eb0:	e030      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eb6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d025      	beq.n	8001f0a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ec2:	e022      	b.n	8001f0a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001ecc:	d11f      	bne.n	8001f0e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001ed2:	e01c      	b.n	8001f0e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d903      	bls.n	8001ee2 <DMA_CheckFifoParam+0xb6>
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	2b03      	cmp	r3, #3
 8001ede:	d003      	beq.n	8001ee8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001ee0:	e018      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	73fb      	strb	r3, [r7, #15]
      break;
 8001ee6:	e015      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d00e      	beq.n	8001f12 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	73fb      	strb	r3, [r7, #15]
      break;
 8001ef8:	e00b      	b.n	8001f12 <DMA_CheckFifoParam+0xe6>
      break;
 8001efa:	bf00      	nop
 8001efc:	e00a      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      break;
 8001efe:	bf00      	nop
 8001f00:	e008      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      break;
 8001f02:	bf00      	nop
 8001f04:	e006      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      break;
 8001f06:	bf00      	nop
 8001f08:	e004      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      break;
 8001f0a:	bf00      	nop
 8001f0c:	e002      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      break;   
 8001f0e:	bf00      	nop
 8001f10:	e000      	b.n	8001f14 <DMA_CheckFifoParam+0xe8>
      break;
 8001f12:	bf00      	nop
    }
  } 
  
  return status; 
 8001f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3714      	adds	r7, #20
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop

08001f24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b089      	sub	sp, #36	; 0x24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f32:	2300      	movs	r3, #0
 8001f34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	61fb      	str	r3, [r7, #28]
 8001f3e:	e16b      	b.n	8002218 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f40:	2201      	movs	r2, #1
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	4013      	ands	r3, r2
 8001f52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	f040 815a 	bne.w	8002212 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d00b      	beq.n	8001f7e <HAL_GPIO_Init+0x5a>
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d007      	beq.n	8001f7e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f72:	2b11      	cmp	r3, #17
 8001f74:	d003      	beq.n	8001f7e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	2b12      	cmp	r3, #18
 8001f7c:	d130      	bne.n	8001fe0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	2203      	movs	r2, #3
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	4013      	ands	r3, r2
 8001f94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	68da      	ldr	r2, [r3, #12]
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	091b      	lsrs	r3, r3, #4
 8001fca:	f003 0201 	and.w	r2, r3, #1
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	2203      	movs	r2, #3
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	69ba      	ldr	r2, [r7, #24]
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	689a      	ldr	r2, [r3, #8]
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	fa02 f303 	lsl.w	r3, r2, r3
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	4313      	orrs	r3, r2
 8002008:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	69ba      	ldr	r2, [r7, #24]
 800200e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	2b02      	cmp	r3, #2
 8002016:	d003      	beq.n	8002020 <HAL_GPIO_Init+0xfc>
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	2b12      	cmp	r3, #18
 800201e:	d123      	bne.n	8002068 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	08da      	lsrs	r2, r3, #3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	3208      	adds	r2, #8
 8002028:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800202c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	f003 0307 	and.w	r3, r3, #7
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	220f      	movs	r2, #15
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	43db      	mvns	r3, r3
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	4013      	ands	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	691a      	ldr	r2, [r3, #16]
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	4313      	orrs	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	08da      	lsrs	r2, r3, #3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3208      	adds	r2, #8
 8002062:	69b9      	ldr	r1, [r7, #24]
 8002064:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	2203      	movs	r2, #3
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	43db      	mvns	r3, r3
 800207a:	69ba      	ldr	r2, [r7, #24]
 800207c:	4013      	ands	r3, r2
 800207e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f003 0203 	and.w	r2, r3, #3
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	69ba      	ldr	r2, [r7, #24]
 8002092:	4313      	orrs	r3, r2
 8002094:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80b4 	beq.w	8002212 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	4b60      	ldr	r3, [pc, #384]	; (8002230 <HAL_GPIO_Init+0x30c>)
 80020b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b2:	4a5f      	ldr	r2, [pc, #380]	; (8002230 <HAL_GPIO_Init+0x30c>)
 80020b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020b8:	6453      	str	r3, [r2, #68]	; 0x44
 80020ba:	4b5d      	ldr	r3, [pc, #372]	; (8002230 <HAL_GPIO_Init+0x30c>)
 80020bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020c6:	4a5b      	ldr	r2, [pc, #364]	; (8002234 <HAL_GPIO_Init+0x310>)
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	089b      	lsrs	r3, r3, #2
 80020cc:	3302      	adds	r3, #2
 80020ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	f003 0303 	and.w	r3, r3, #3
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	220f      	movs	r2, #15
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	43db      	mvns	r3, r3
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	4013      	ands	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a52      	ldr	r2, [pc, #328]	; (8002238 <HAL_GPIO_Init+0x314>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d02b      	beq.n	800214a <HAL_GPIO_Init+0x226>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a51      	ldr	r2, [pc, #324]	; (800223c <HAL_GPIO_Init+0x318>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d025      	beq.n	8002146 <HAL_GPIO_Init+0x222>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a50      	ldr	r2, [pc, #320]	; (8002240 <HAL_GPIO_Init+0x31c>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d01f      	beq.n	8002142 <HAL_GPIO_Init+0x21e>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a4f      	ldr	r2, [pc, #316]	; (8002244 <HAL_GPIO_Init+0x320>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d019      	beq.n	800213e <HAL_GPIO_Init+0x21a>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a4e      	ldr	r2, [pc, #312]	; (8002248 <HAL_GPIO_Init+0x324>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d013      	beq.n	800213a <HAL_GPIO_Init+0x216>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a4d      	ldr	r2, [pc, #308]	; (800224c <HAL_GPIO_Init+0x328>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d00d      	beq.n	8002136 <HAL_GPIO_Init+0x212>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a4c      	ldr	r2, [pc, #304]	; (8002250 <HAL_GPIO_Init+0x32c>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d007      	beq.n	8002132 <HAL_GPIO_Init+0x20e>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a4b      	ldr	r2, [pc, #300]	; (8002254 <HAL_GPIO_Init+0x330>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d101      	bne.n	800212e <HAL_GPIO_Init+0x20a>
 800212a:	2307      	movs	r3, #7
 800212c:	e00e      	b.n	800214c <HAL_GPIO_Init+0x228>
 800212e:	2308      	movs	r3, #8
 8002130:	e00c      	b.n	800214c <HAL_GPIO_Init+0x228>
 8002132:	2306      	movs	r3, #6
 8002134:	e00a      	b.n	800214c <HAL_GPIO_Init+0x228>
 8002136:	2305      	movs	r3, #5
 8002138:	e008      	b.n	800214c <HAL_GPIO_Init+0x228>
 800213a:	2304      	movs	r3, #4
 800213c:	e006      	b.n	800214c <HAL_GPIO_Init+0x228>
 800213e:	2303      	movs	r3, #3
 8002140:	e004      	b.n	800214c <HAL_GPIO_Init+0x228>
 8002142:	2302      	movs	r3, #2
 8002144:	e002      	b.n	800214c <HAL_GPIO_Init+0x228>
 8002146:	2301      	movs	r3, #1
 8002148:	e000      	b.n	800214c <HAL_GPIO_Init+0x228>
 800214a:	2300      	movs	r3, #0
 800214c:	69fa      	ldr	r2, [r7, #28]
 800214e:	f002 0203 	and.w	r2, r2, #3
 8002152:	0092      	lsls	r2, r2, #2
 8002154:	4093      	lsls	r3, r2
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	4313      	orrs	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800215c:	4935      	ldr	r1, [pc, #212]	; (8002234 <HAL_GPIO_Init+0x310>)
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	089b      	lsrs	r3, r3, #2
 8002162:	3302      	adds	r3, #2
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800216a:	4b3b      	ldr	r3, [pc, #236]	; (8002258 <HAL_GPIO_Init+0x334>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	43db      	mvns	r3, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4013      	ands	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d003      	beq.n	800218e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	4313      	orrs	r3, r2
 800218c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800218e:	4a32      	ldr	r2, [pc, #200]	; (8002258 <HAL_GPIO_Init+0x334>)
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002194:	4b30      	ldr	r3, [pc, #192]	; (8002258 <HAL_GPIO_Init+0x334>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	43db      	mvns	r3, r3
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	4013      	ands	r3, r2
 80021a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d003      	beq.n	80021b8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021b8:	4a27      	ldr	r2, [pc, #156]	; (8002258 <HAL_GPIO_Init+0x334>)
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021be:	4b26      	ldr	r3, [pc, #152]	; (8002258 <HAL_GPIO_Init+0x334>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	43db      	mvns	r3, r3
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4013      	ands	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	4313      	orrs	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021e2:	4a1d      	ldr	r2, [pc, #116]	; (8002258 <HAL_GPIO_Init+0x334>)
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021e8:	4b1b      	ldr	r3, [pc, #108]	; (8002258 <HAL_GPIO_Init+0x334>)
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	43db      	mvns	r3, r3
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	4013      	ands	r3, r2
 80021f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d003      	beq.n	800220c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	4313      	orrs	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800220c:	4a12      	ldr	r2, [pc, #72]	; (8002258 <HAL_GPIO_Init+0x334>)
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	3301      	adds	r3, #1
 8002216:	61fb      	str	r3, [r7, #28]
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	2b0f      	cmp	r3, #15
 800221c:	f67f ae90 	bls.w	8001f40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002220:	bf00      	nop
 8002222:	bf00      	nop
 8002224:	3724      	adds	r7, #36	; 0x24
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	40023800 	.word	0x40023800
 8002234:	40013800 	.word	0x40013800
 8002238:	40020000 	.word	0x40020000
 800223c:	40020400 	.word	0x40020400
 8002240:	40020800 	.word	0x40020800
 8002244:	40020c00 	.word	0x40020c00
 8002248:	40021000 	.word	0x40021000
 800224c:	40021400 	.word	0x40021400
 8002250:	40021800 	.word	0x40021800
 8002254:	40021c00 	.word	0x40021c00
 8002258:	40013c00 	.word	0x40013c00

0800225c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	691a      	ldr	r2, [r3, #16]
 800226c:	887b      	ldrh	r3, [r7, #2]
 800226e:	4013      	ands	r3, r2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d002      	beq.n	800227a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002274:	2301      	movs	r3, #1
 8002276:	73fb      	strb	r3, [r7, #15]
 8002278:	e001      	b.n	800227e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800227a:	2300      	movs	r3, #0
 800227c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800227e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002280:	4618      	mov	r0, r3
 8002282:	3714      	adds	r7, #20
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	460b      	mov	r3, r1
 8002296:	807b      	strh	r3, [r7, #2]
 8002298:	4613      	mov	r3, r2
 800229a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800229c:	787b      	ldrb	r3, [r7, #1]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022a2:	887a      	ldrh	r2, [r7, #2]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022a8:	e003      	b.n	80022b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022aa:	887b      	ldrh	r3, [r7, #2]
 80022ac:	041a      	lsls	r2, r3, #16
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	619a      	str	r2, [r3, #24]
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80022be:	b480      	push	{r7}
 80022c0:	b083      	sub	sp, #12
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
 80022c6:	460b      	mov	r3, r1
 80022c8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	695a      	ldr	r2, [r3, #20]
 80022ce:	887b      	ldrh	r3, [r7, #2]
 80022d0:	401a      	ands	r2, r3
 80022d2:	887b      	ldrh	r3, [r7, #2]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d104      	bne.n	80022e2 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80022d8:	887b      	ldrh	r3, [r7, #2]
 80022da:	041a      	lsls	r2, r3, #16
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80022e0:	e002      	b.n	80022e8 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80022e2:	887a      	ldrh	r2, [r7, #2]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	619a      	str	r2, [r3, #24]
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	4603      	mov	r3, r0
 80022fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80022fe:	4b08      	ldr	r3, [pc, #32]	; (8002320 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002300:	695a      	ldr	r2, [r3, #20]
 8002302:	88fb      	ldrh	r3, [r7, #6]
 8002304:	4013      	ands	r3, r2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d006      	beq.n	8002318 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800230a:	4a05      	ldr	r2, [pc, #20]	; (8002320 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800230c:	88fb      	ldrh	r3, [r7, #6]
 800230e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002310:	88fb      	ldrh	r3, [r7, #6]
 8002312:	4618      	mov	r0, r3
 8002314:	f7fe fc3a 	bl	8000b8c <HAL_GPIO_EXTI_Callback>
  }
}
 8002318:	bf00      	nop
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	40013c00 	.word	0x40013c00

08002324 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002326:	b08f      	sub	sp, #60	; 0x3c
 8002328:	af0a      	add	r7, sp, #40	; 0x28
 800232a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e054      	b.n	80023e0 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2b00      	cmp	r3, #0
 8002346:	d106      	bne.n	8002356 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f00a fcbd 	bl	800ccd0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2203      	movs	r2, #3
 800235a:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002362:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002366:	2b00      	cmp	r3, #0
 8002368:	d102      	bne.n	8002370 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4618      	mov	r0, r3
 8002376:	f004 fdd1 	bl	8006f1c <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	603b      	str	r3, [r7, #0]
 8002380:	687e      	ldr	r6, [r7, #4]
 8002382:	466d      	mov	r5, sp
 8002384:	f106 0410 	add.w	r4, r6, #16
 8002388:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800238a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800238c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800238e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002390:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002394:	e885 0003 	stmia.w	r5, {r0, r1}
 8002398:	1d33      	adds	r3, r6, #4
 800239a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800239c:	6838      	ldr	r0, [r7, #0]
 800239e:	f004 fd4b 	bl	8006e38 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2101      	movs	r1, #1
 80023a8:	4618      	mov	r0, r3
 80023aa:	f004 fdc8 	bl	8006f3e <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	603b      	str	r3, [r7, #0]
 80023b4:	687e      	ldr	r6, [r7, #4]
 80023b6:	466d      	mov	r5, sp
 80023b8:	f106 0410 	add.w	r4, r6, #16
 80023bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023c4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80023c8:	e885 0003 	stmia.w	r5, {r0, r1}
 80023cc:	1d33      	adds	r3, r6, #4
 80023ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023d0:	6838      	ldr	r0, [r7, #0]
 80023d2:	f004 fedb 	bl	800718c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2201      	movs	r2, #1
 80023da:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080023e8 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80023e8:	b590      	push	{r4, r7, lr}
 80023ea:	b089      	sub	sp, #36	; 0x24
 80023ec:	af04      	add	r7, sp, #16
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	4608      	mov	r0, r1
 80023f2:	4611      	mov	r1, r2
 80023f4:	461a      	mov	r2, r3
 80023f6:	4603      	mov	r3, r0
 80023f8:	70fb      	strb	r3, [r7, #3]
 80023fa:	460b      	mov	r3, r1
 80023fc:	70bb      	strb	r3, [r7, #2]
 80023fe:	4613      	mov	r3, r2
 8002400:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002408:	2b01      	cmp	r3, #1
 800240a:	d101      	bne.n	8002410 <HAL_HCD_HC_Init+0x28>
 800240c:	2302      	movs	r3, #2
 800240e:	e07f      	b.n	8002510 <HAL_HCD_HC_Init+0x128>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8002418:	78fa      	ldrb	r2, [r7, #3]
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	4613      	mov	r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	4413      	add	r3, r2
 8002422:	00db      	lsls	r3, r3, #3
 8002424:	440b      	add	r3, r1
 8002426:	333d      	adds	r3, #61	; 0x3d
 8002428:	2200      	movs	r2, #0
 800242a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800242c:	78fa      	ldrb	r2, [r7, #3]
 800242e:	6879      	ldr	r1, [r7, #4]
 8002430:	4613      	mov	r3, r2
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	4413      	add	r3, r2
 8002436:	00db      	lsls	r3, r3, #3
 8002438:	440b      	add	r3, r1
 800243a:	3338      	adds	r3, #56	; 0x38
 800243c:	787a      	ldrb	r2, [r7, #1]
 800243e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002440:	78fa      	ldrb	r2, [r7, #3]
 8002442:	6879      	ldr	r1, [r7, #4]
 8002444:	4613      	mov	r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	4413      	add	r3, r2
 800244a:	00db      	lsls	r3, r3, #3
 800244c:	440b      	add	r3, r1
 800244e:	3340      	adds	r3, #64	; 0x40
 8002450:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002452:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002454:	78fa      	ldrb	r2, [r7, #3]
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	4613      	mov	r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	4413      	add	r3, r2
 800245e:	00db      	lsls	r3, r3, #3
 8002460:	440b      	add	r3, r1
 8002462:	3339      	adds	r3, #57	; 0x39
 8002464:	78fa      	ldrb	r2, [r7, #3]
 8002466:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002468:	78fa      	ldrb	r2, [r7, #3]
 800246a:	6879      	ldr	r1, [r7, #4]
 800246c:	4613      	mov	r3, r2
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	4413      	add	r3, r2
 8002472:	00db      	lsls	r3, r3, #3
 8002474:	440b      	add	r3, r1
 8002476:	333f      	adds	r3, #63	; 0x3f
 8002478:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800247c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800247e:	78fa      	ldrb	r2, [r7, #3]
 8002480:	78bb      	ldrb	r3, [r7, #2]
 8002482:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002486:	b2d8      	uxtb	r0, r3
 8002488:	6879      	ldr	r1, [r7, #4]
 800248a:	4613      	mov	r3, r2
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	4413      	add	r3, r2
 8002490:	00db      	lsls	r3, r3, #3
 8002492:	440b      	add	r3, r1
 8002494:	333a      	adds	r3, #58	; 0x3a
 8002496:	4602      	mov	r2, r0
 8002498:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800249a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	da0a      	bge.n	80024b8 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80024a2:	78fa      	ldrb	r2, [r7, #3]
 80024a4:	6879      	ldr	r1, [r7, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	00db      	lsls	r3, r3, #3
 80024ae:	440b      	add	r3, r1
 80024b0:	333b      	adds	r3, #59	; 0x3b
 80024b2:	2201      	movs	r2, #1
 80024b4:	701a      	strb	r2, [r3, #0]
 80024b6:	e009      	b.n	80024cc <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80024b8:	78fa      	ldrb	r2, [r7, #3]
 80024ba:	6879      	ldr	r1, [r7, #4]
 80024bc:	4613      	mov	r3, r2
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	4413      	add	r3, r2
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	440b      	add	r3, r1
 80024c6:	333b      	adds	r3, #59	; 0x3b
 80024c8:	2200      	movs	r2, #0
 80024ca:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80024cc:	78fa      	ldrb	r2, [r7, #3]
 80024ce:	6879      	ldr	r1, [r7, #4]
 80024d0:	4613      	mov	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	4413      	add	r3, r2
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	440b      	add	r3, r1
 80024da:	333c      	adds	r3, #60	; 0x3c
 80024dc:	f897 2020 	ldrb.w	r2, [r7, #32]
 80024e0:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6818      	ldr	r0, [r3, #0]
 80024e6:	787c      	ldrb	r4, [r7, #1]
 80024e8:	78ba      	ldrb	r2, [r7, #2]
 80024ea:	78f9      	ldrb	r1, [r7, #3]
 80024ec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80024ee:	9302      	str	r3, [sp, #8]
 80024f0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80024f4:	9301      	str	r3, [sp, #4]
 80024f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	4623      	mov	r3, r4
 80024fe:	f004 ffc7 	bl	8007490 <USB_HC_Init>
 8002502:	4603      	mov	r3, r0
 8002504:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 800250e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002510:	4618      	mov	r0, r3
 8002512:	3714      	adds	r7, #20
 8002514:	46bd      	mov	sp, r7
 8002516:	bd90      	pop	{r4, r7, pc}

08002518 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	460b      	mov	r3, r1
 8002522:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002524:	2300      	movs	r3, #0
 8002526:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800252e:	2b01      	cmp	r3, #1
 8002530:	d101      	bne.n	8002536 <HAL_HCD_HC_Halt+0x1e>
 8002532:	2302      	movs	r3, #2
 8002534:	e00f      	b.n	8002556 <HAL_HCD_HC_Halt+0x3e>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2201      	movs	r2, #1
 800253a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	78fa      	ldrb	r2, [r7, #3]
 8002544:	4611      	mov	r1, r2
 8002546:	4618      	mov	r0, r3
 8002548:	f005 fa01 	bl	800794e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002554:	7bfb      	ldrb	r3, [r7, #15]
}
 8002556:	4618      	mov	r0, r3
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
	...

08002560 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	4608      	mov	r0, r1
 800256a:	4611      	mov	r1, r2
 800256c:	461a      	mov	r2, r3
 800256e:	4603      	mov	r3, r0
 8002570:	70fb      	strb	r3, [r7, #3]
 8002572:	460b      	mov	r3, r1
 8002574:	70bb      	strb	r3, [r7, #2]
 8002576:	4613      	mov	r3, r2
 8002578:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800257a:	78fa      	ldrb	r2, [r7, #3]
 800257c:	6879      	ldr	r1, [r7, #4]
 800257e:	4613      	mov	r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	4413      	add	r3, r2
 8002584:	00db      	lsls	r3, r3, #3
 8002586:	440b      	add	r3, r1
 8002588:	333b      	adds	r3, #59	; 0x3b
 800258a:	78ba      	ldrb	r2, [r7, #2]
 800258c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800258e:	78fa      	ldrb	r2, [r7, #3]
 8002590:	6879      	ldr	r1, [r7, #4]
 8002592:	4613      	mov	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	4413      	add	r3, r2
 8002598:	00db      	lsls	r3, r3, #3
 800259a:	440b      	add	r3, r1
 800259c:	333f      	adds	r3, #63	; 0x3f
 800259e:	787a      	ldrb	r2, [r7, #1]
 80025a0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80025a2:	7c3b      	ldrb	r3, [r7, #16]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d114      	bne.n	80025d2 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80025a8:	78fa      	ldrb	r2, [r7, #3]
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	4613      	mov	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	4413      	add	r3, r2
 80025b2:	00db      	lsls	r3, r3, #3
 80025b4:	440b      	add	r3, r1
 80025b6:	3342      	adds	r3, #66	; 0x42
 80025b8:	2203      	movs	r2, #3
 80025ba:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80025bc:	78fa      	ldrb	r2, [r7, #3]
 80025be:	6879      	ldr	r1, [r7, #4]
 80025c0:	4613      	mov	r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4413      	add	r3, r2
 80025c6:	00db      	lsls	r3, r3, #3
 80025c8:	440b      	add	r3, r1
 80025ca:	333d      	adds	r3, #61	; 0x3d
 80025cc:	7f3a      	ldrb	r2, [r7, #28]
 80025ce:	701a      	strb	r2, [r3, #0]
 80025d0:	e009      	b.n	80025e6 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80025d2:	78fa      	ldrb	r2, [r7, #3]
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	4613      	mov	r3, r2
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	4413      	add	r3, r2
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	440b      	add	r3, r1
 80025e0:	3342      	adds	r3, #66	; 0x42
 80025e2:	2202      	movs	r2, #2
 80025e4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80025e6:	787b      	ldrb	r3, [r7, #1]
 80025e8:	2b03      	cmp	r3, #3
 80025ea:	f200 80d6 	bhi.w	800279a <HAL_HCD_HC_SubmitRequest+0x23a>
 80025ee:	a201      	add	r2, pc, #4	; (adr r2, 80025f4 <HAL_HCD_HC_SubmitRequest+0x94>)
 80025f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025f4:	08002605 	.word	0x08002605
 80025f8:	08002785 	.word	0x08002785
 80025fc:	08002671 	.word	0x08002671
 8002600:	080026fb 	.word	0x080026fb
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002604:	7c3b      	ldrb	r3, [r7, #16]
 8002606:	2b01      	cmp	r3, #1
 8002608:	f040 80c9 	bne.w	800279e <HAL_HCD_HC_SubmitRequest+0x23e>
 800260c:	78bb      	ldrb	r3, [r7, #2]
 800260e:	2b00      	cmp	r3, #0
 8002610:	f040 80c5 	bne.w	800279e <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 8002614:	8b3b      	ldrh	r3, [r7, #24]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d109      	bne.n	800262e <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800261a:	78fa      	ldrb	r2, [r7, #3]
 800261c:	6879      	ldr	r1, [r7, #4]
 800261e:	4613      	mov	r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	4413      	add	r3, r2
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	440b      	add	r3, r1
 8002628:	3351      	adds	r3, #81	; 0x51
 800262a:	2201      	movs	r2, #1
 800262c:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800262e:	78fa      	ldrb	r2, [r7, #3]
 8002630:	6879      	ldr	r1, [r7, #4]
 8002632:	4613      	mov	r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	4413      	add	r3, r2
 8002638:	00db      	lsls	r3, r3, #3
 800263a:	440b      	add	r3, r1
 800263c:	3351      	adds	r3, #81	; 0x51
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d10a      	bne.n	800265a <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002644:	78fa      	ldrb	r2, [r7, #3]
 8002646:	6879      	ldr	r1, [r7, #4]
 8002648:	4613      	mov	r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	4413      	add	r3, r2
 800264e:	00db      	lsls	r3, r3, #3
 8002650:	440b      	add	r3, r1
 8002652:	3342      	adds	r3, #66	; 0x42
 8002654:	2200      	movs	r2, #0
 8002656:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002658:	e0a1      	b.n	800279e <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800265a:	78fa      	ldrb	r2, [r7, #3]
 800265c:	6879      	ldr	r1, [r7, #4]
 800265e:	4613      	mov	r3, r2
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	4413      	add	r3, r2
 8002664:	00db      	lsls	r3, r3, #3
 8002666:	440b      	add	r3, r1
 8002668:	3342      	adds	r3, #66	; 0x42
 800266a:	2202      	movs	r2, #2
 800266c:	701a      	strb	r2, [r3, #0]
      break;
 800266e:	e096      	b.n	800279e <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002670:	78bb      	ldrb	r3, [r7, #2]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d120      	bne.n	80026b8 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002676:	78fa      	ldrb	r2, [r7, #3]
 8002678:	6879      	ldr	r1, [r7, #4]
 800267a:	4613      	mov	r3, r2
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	4413      	add	r3, r2
 8002680:	00db      	lsls	r3, r3, #3
 8002682:	440b      	add	r3, r1
 8002684:	3351      	adds	r3, #81	; 0x51
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d10a      	bne.n	80026a2 <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800268c:	78fa      	ldrb	r2, [r7, #3]
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	4613      	mov	r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	4413      	add	r3, r2
 8002696:	00db      	lsls	r3, r3, #3
 8002698:	440b      	add	r3, r1
 800269a:	3342      	adds	r3, #66	; 0x42
 800269c:	2200      	movs	r2, #0
 800269e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80026a0:	e07e      	b.n	80027a0 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80026a2:	78fa      	ldrb	r2, [r7, #3]
 80026a4:	6879      	ldr	r1, [r7, #4]
 80026a6:	4613      	mov	r3, r2
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	4413      	add	r3, r2
 80026ac:	00db      	lsls	r3, r3, #3
 80026ae:	440b      	add	r3, r1
 80026b0:	3342      	adds	r3, #66	; 0x42
 80026b2:	2202      	movs	r2, #2
 80026b4:	701a      	strb	r2, [r3, #0]
      break;
 80026b6:	e073      	b.n	80027a0 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80026b8:	78fa      	ldrb	r2, [r7, #3]
 80026ba:	6879      	ldr	r1, [r7, #4]
 80026bc:	4613      	mov	r3, r2
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	4413      	add	r3, r2
 80026c2:	00db      	lsls	r3, r3, #3
 80026c4:	440b      	add	r3, r1
 80026c6:	3350      	adds	r3, #80	; 0x50
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d10a      	bne.n	80026e4 <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80026ce:	78fa      	ldrb	r2, [r7, #3]
 80026d0:	6879      	ldr	r1, [r7, #4]
 80026d2:	4613      	mov	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	4413      	add	r3, r2
 80026d8:	00db      	lsls	r3, r3, #3
 80026da:	440b      	add	r3, r1
 80026dc:	3342      	adds	r3, #66	; 0x42
 80026de:	2200      	movs	r2, #0
 80026e0:	701a      	strb	r2, [r3, #0]
      break;
 80026e2:	e05d      	b.n	80027a0 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80026e4:	78fa      	ldrb	r2, [r7, #3]
 80026e6:	6879      	ldr	r1, [r7, #4]
 80026e8:	4613      	mov	r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	4413      	add	r3, r2
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	440b      	add	r3, r1
 80026f2:	3342      	adds	r3, #66	; 0x42
 80026f4:	2202      	movs	r2, #2
 80026f6:	701a      	strb	r2, [r3, #0]
      break;
 80026f8:	e052      	b.n	80027a0 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80026fa:	78bb      	ldrb	r3, [r7, #2]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d120      	bne.n	8002742 <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002700:	78fa      	ldrb	r2, [r7, #3]
 8002702:	6879      	ldr	r1, [r7, #4]
 8002704:	4613      	mov	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	4413      	add	r3, r2
 800270a:	00db      	lsls	r3, r3, #3
 800270c:	440b      	add	r3, r1
 800270e:	3351      	adds	r3, #81	; 0x51
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d10a      	bne.n	800272c <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002716:	78fa      	ldrb	r2, [r7, #3]
 8002718:	6879      	ldr	r1, [r7, #4]
 800271a:	4613      	mov	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4413      	add	r3, r2
 8002720:	00db      	lsls	r3, r3, #3
 8002722:	440b      	add	r3, r1
 8002724:	3342      	adds	r3, #66	; 0x42
 8002726:	2200      	movs	r2, #0
 8002728:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800272a:	e039      	b.n	80027a0 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800272c:	78fa      	ldrb	r2, [r7, #3]
 800272e:	6879      	ldr	r1, [r7, #4]
 8002730:	4613      	mov	r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	4413      	add	r3, r2
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	440b      	add	r3, r1
 800273a:	3342      	adds	r3, #66	; 0x42
 800273c:	2202      	movs	r2, #2
 800273e:	701a      	strb	r2, [r3, #0]
      break;
 8002740:	e02e      	b.n	80027a0 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002742:	78fa      	ldrb	r2, [r7, #3]
 8002744:	6879      	ldr	r1, [r7, #4]
 8002746:	4613      	mov	r3, r2
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	4413      	add	r3, r2
 800274c:	00db      	lsls	r3, r3, #3
 800274e:	440b      	add	r3, r1
 8002750:	3350      	adds	r3, #80	; 0x50
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d10a      	bne.n	800276e <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002758:	78fa      	ldrb	r2, [r7, #3]
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	4613      	mov	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4413      	add	r3, r2
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	440b      	add	r3, r1
 8002766:	3342      	adds	r3, #66	; 0x42
 8002768:	2200      	movs	r2, #0
 800276a:	701a      	strb	r2, [r3, #0]
      break;
 800276c:	e018      	b.n	80027a0 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800276e:	78fa      	ldrb	r2, [r7, #3]
 8002770:	6879      	ldr	r1, [r7, #4]
 8002772:	4613      	mov	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	00db      	lsls	r3, r3, #3
 800277a:	440b      	add	r3, r1
 800277c:	3342      	adds	r3, #66	; 0x42
 800277e:	2202      	movs	r2, #2
 8002780:	701a      	strb	r2, [r3, #0]
      break;
 8002782:	e00d      	b.n	80027a0 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002784:	78fa      	ldrb	r2, [r7, #3]
 8002786:	6879      	ldr	r1, [r7, #4]
 8002788:	4613      	mov	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4413      	add	r3, r2
 800278e:	00db      	lsls	r3, r3, #3
 8002790:	440b      	add	r3, r1
 8002792:	3342      	adds	r3, #66	; 0x42
 8002794:	2200      	movs	r2, #0
 8002796:	701a      	strb	r2, [r3, #0]
      break;
 8002798:	e002      	b.n	80027a0 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 800279a:	bf00      	nop
 800279c:	e000      	b.n	80027a0 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 800279e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80027a0:	78fa      	ldrb	r2, [r7, #3]
 80027a2:	6879      	ldr	r1, [r7, #4]
 80027a4:	4613      	mov	r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	4413      	add	r3, r2
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	440b      	add	r3, r1
 80027ae:	3344      	adds	r3, #68	; 0x44
 80027b0:	697a      	ldr	r2, [r7, #20]
 80027b2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80027b4:	78fa      	ldrb	r2, [r7, #3]
 80027b6:	8b39      	ldrh	r1, [r7, #24]
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	4613      	mov	r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	4413      	add	r3, r2
 80027c0:	00db      	lsls	r3, r3, #3
 80027c2:	4403      	add	r3, r0
 80027c4:	3348      	adds	r3, #72	; 0x48
 80027c6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80027c8:	78fa      	ldrb	r2, [r7, #3]
 80027ca:	6879      	ldr	r1, [r7, #4]
 80027cc:	4613      	mov	r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	4413      	add	r3, r2
 80027d2:	00db      	lsls	r3, r3, #3
 80027d4:	440b      	add	r3, r1
 80027d6:	335c      	adds	r3, #92	; 0x5c
 80027d8:	2200      	movs	r2, #0
 80027da:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80027dc:	78fa      	ldrb	r2, [r7, #3]
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	4613      	mov	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	4413      	add	r3, r2
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	440b      	add	r3, r1
 80027ea:	334c      	adds	r3, #76	; 0x4c
 80027ec:	2200      	movs	r2, #0
 80027ee:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80027f0:	78fa      	ldrb	r2, [r7, #3]
 80027f2:	6879      	ldr	r1, [r7, #4]
 80027f4:	4613      	mov	r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	4413      	add	r3, r2
 80027fa:	00db      	lsls	r3, r3, #3
 80027fc:	440b      	add	r3, r1
 80027fe:	3339      	adds	r3, #57	; 0x39
 8002800:	78fa      	ldrb	r2, [r7, #3]
 8002802:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002804:	78fa      	ldrb	r2, [r7, #3]
 8002806:	6879      	ldr	r1, [r7, #4]
 8002808:	4613      	mov	r3, r2
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	4413      	add	r3, r2
 800280e:	00db      	lsls	r3, r3, #3
 8002810:	440b      	add	r3, r1
 8002812:	335d      	adds	r3, #93	; 0x5d
 8002814:	2200      	movs	r2, #0
 8002816:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6818      	ldr	r0, [r3, #0]
 800281c:	78fa      	ldrb	r2, [r7, #3]
 800281e:	4613      	mov	r3, r2
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	4413      	add	r3, r2
 8002824:	00db      	lsls	r3, r3, #3
 8002826:	3338      	adds	r3, #56	; 0x38
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	18d1      	adds	r1, r2, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	b2db      	uxtb	r3, r3
 8002832:	461a      	mov	r2, r3
 8002834:	f004 ff36 	bl	80076a4 <USB_HC_StartXfer>
 8002838:	4603      	mov	r3, r0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop

08002844 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b086      	sub	sp, #24
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4618      	mov	r0, r3
 800285c:	f004 fc53 	bl	8007106 <USB_GetMode>
 8002860:	4603      	mov	r3, r0
 8002862:	2b01      	cmp	r3, #1
 8002864:	f040 80ef 	bne.w	8002a46 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4618      	mov	r0, r3
 800286e:	f004 fc37 	bl	80070e0 <USB_ReadInterrupts>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	f000 80e5 	beq.w	8002a44 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4618      	mov	r0, r3
 8002880:	f004 fc2e 	bl	80070e0 <USB_ReadInterrupts>
 8002884:	4603      	mov	r3, r0
 8002886:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800288a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800288e:	d104      	bne.n	800289a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002898:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4618      	mov	r0, r3
 80028a0:	f004 fc1e 	bl	80070e0 <USB_ReadInterrupts>
 80028a4:	4603      	mov	r3, r0
 80028a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028ae:	d104      	bne.n	80028ba <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80028b8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4618      	mov	r0, r3
 80028c0:	f004 fc0e 	bl	80070e0 <USB_ReadInterrupts>
 80028c4:	4603      	mov	r3, r0
 80028c6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028ca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028ce:	d104      	bne.n	80028da <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80028d8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4618      	mov	r0, r3
 80028e0:	f004 fbfe 	bl	80070e0 <USB_ReadInterrupts>
 80028e4:	4603      	mov	r3, r0
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d103      	bne.n	80028f6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2202      	movs	r2, #2
 80028f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4618      	mov	r0, r3
 80028fc:	f004 fbf0 	bl	80070e0 <USB_ReadInterrupts>
 8002900:	4603      	mov	r3, r0
 8002902:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002906:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800290a:	d115      	bne.n	8002938 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002914:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	2b00      	cmp	r3, #0
 8002924:	d108      	bne.n	8002938 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f00a fa50 	bl	800cdcc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2101      	movs	r1, #1
 8002932:	4618      	mov	r0, r3
 8002934:	f004 fce6 	bl	8007304 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4618      	mov	r0, r3
 800293e:	f004 fbcf 	bl	80070e0 <USB_ReadInterrupts>
 8002942:	4603      	mov	r3, r0
 8002944:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002948:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800294c:	d102      	bne.n	8002954 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f001 f968 	bl	8003c24 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f004 fbc1 	bl	80070e0 <USB_ReadInterrupts>
 800295e:	4603      	mov	r3, r0
 8002960:	f003 0308 	and.w	r3, r3, #8
 8002964:	2b08      	cmp	r3, #8
 8002966:	d106      	bne.n	8002976 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f00a fa13 	bl	800cd94 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	2208      	movs	r2, #8
 8002974:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4618      	mov	r0, r3
 800297c:	f004 fbb0 	bl	80070e0 <USB_ReadInterrupts>
 8002980:	4603      	mov	r3, r0
 8002982:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002986:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800298a:	d138      	bne.n	80029fe <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4618      	mov	r0, r3
 8002992:	f004 ffcb 	bl	800792c <USB_HC_ReadInterrupt>
 8002996:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]
 800299c:	e025      	b.n	80029ea <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	f003 030f 	and.w	r3, r3, #15
 80029a4:	68ba      	ldr	r2, [r7, #8]
 80029a6:	fa22 f303 	lsr.w	r3, r2, r3
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d018      	beq.n	80029e4 <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	015a      	lsls	r2, r3, #5
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	4413      	add	r3, r2
 80029ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029c8:	d106      	bne.n	80029d8 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	4619      	mov	r1, r3
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f000 f8cf 	bl	8002b74 <HCD_HC_IN_IRQHandler>
 80029d6:	e005      	b.n	80029e4 <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	4619      	mov	r1, r3
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 fcfd 	bl	80033de <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	3301      	adds	r3, #1
 80029e8:	617b      	str	r3, [r7, #20]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	697a      	ldr	r2, [r7, #20]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d3d4      	bcc.n	800299e <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80029fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f004 fb6c 	bl	80070e0 <USB_ReadInterrupts>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	f003 0310 	and.w	r3, r3, #16
 8002a0e:	2b10      	cmp	r3, #16
 8002a10:	d101      	bne.n	8002a16 <HAL_HCD_IRQHandler+0x1d2>
 8002a12:	2301      	movs	r3, #1
 8002a14:	e000      	b.n	8002a18 <HAL_HCD_IRQHandler+0x1d4>
 8002a16:	2300      	movs	r3, #0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d014      	beq.n	8002a46 <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	699a      	ldr	r2, [r3, #24]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f022 0210 	bic.w	r2, r2, #16
 8002a2a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f001 f84b 	bl	8003ac8 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	699a      	ldr	r2, [r3, #24]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f042 0210 	orr.w	r2, r2, #16
 8002a40:	619a      	str	r2, [r3, #24]
 8002a42:	e000      	b.n	8002a46 <HAL_HCD_IRQHandler+0x202>
      return;
 8002a44:	bf00      	nop
    }
  }
}
 8002a46:	3718      	adds	r7, #24
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d101      	bne.n	8002a62 <HAL_HCD_Start+0x16>
 8002a5e:	2302      	movs	r3, #2
 8002a60:	e013      	b.n	8002a8a <HAL_HCD_Start+0x3e>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2201      	movs	r2, #1
 8002a66:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f004 fa43 	bl	8006efa <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2101      	movs	r1, #1
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f004 fca6 	bl	80073cc <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b082      	sub	sp, #8
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d101      	bne.n	8002aa8 <HAL_HCD_Stop+0x16>
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	e00d      	b.n	8002ac4 <HAL_HCD_Stop+0x32>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f005 f885 	bl	8007bc4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3708      	adds	r7, #8
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f004 fc4d 	bl	8007378 <USB_ResetPort>
 8002ade:	4603      	mov	r3, r0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3708      	adds	r7, #8
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	460b      	mov	r3, r1
 8002af2:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002af4:	78fa      	ldrb	r2, [r7, #3]
 8002af6:	6879      	ldr	r1, [r7, #4]
 8002af8:	4613      	mov	r3, r2
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	4413      	add	r3, r2
 8002afe:	00db      	lsls	r3, r3, #3
 8002b00:	440b      	add	r3, r1
 8002b02:	335c      	adds	r3, #92	; 0x5c
 8002b04:	781b      	ldrb	r3, [r3, #0]
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr

08002b12 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b12:	b480      	push	{r7}
 8002b14:	b083      	sub	sp, #12
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002b1e:	78fa      	ldrb	r2, [r7, #3]
 8002b20:	6879      	ldr	r1, [r7, #4]
 8002b22:	4613      	mov	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	4413      	add	r3, r2
 8002b28:	00db      	lsls	r3, r3, #3
 8002b2a:	440b      	add	r3, r1
 8002b2c:	334c      	adds	r3, #76	; 0x4c
 8002b2e:	681b      	ldr	r3, [r3, #0]
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f004 fc8f 	bl	800746c <USB_GetCurrentFrame>
 8002b4e:	4603      	mov	r3, r0
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3708      	adds	r7, #8
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f004 fc6a 	bl	800743e <USB_GetHostSpeed>
 8002b6a:	4603      	mov	r3, r0
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b086      	sub	sp, #24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002b8a:	78fb      	ldrb	r3, [r7, #3]
 8002b8c:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	015a      	lsls	r2, r3, #5
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	4413      	add	r3, r2
 8002b96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f003 0304 	and.w	r3, r3, #4
 8002ba0:	2b04      	cmp	r3, #4
 8002ba2:	d119      	bne.n	8002bd8 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	015a      	lsls	r2, r3, #5
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	4413      	add	r3, r2
 8002bac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	2304      	movs	r3, #4
 8002bb4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	015a      	lsls	r2, r3, #5
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	68fa      	ldr	r2, [r7, #12]
 8002bc6:	0151      	lsls	r1, r2, #5
 8002bc8:	693a      	ldr	r2, [r7, #16]
 8002bca:	440a      	add	r2, r1
 8002bcc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002bd0:	f043 0302 	orr.w	r3, r3, #2
 8002bd4:	60d3      	str	r3, [r2, #12]
 8002bd6:	e0ce      	b.n	8002d76 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	015a      	lsls	r2, r3, #5
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	4413      	add	r3, r2
 8002be0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bee:	d12c      	bne.n	8002c4a <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	015a      	lsls	r2, r3, #5
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c02:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002c04:	6879      	ldr	r1, [r7, #4]
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	4613      	mov	r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	4413      	add	r3, r2
 8002c0e:	00db      	lsls	r3, r3, #3
 8002c10:	440b      	add	r3, r1
 8002c12:	335d      	adds	r3, #93	; 0x5d
 8002c14:	2207      	movs	r2, #7
 8002c16:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	015a      	lsls	r2, r3, #5
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	4413      	add	r3, r2
 8002c20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c24:	68db      	ldr	r3, [r3, #12]
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	0151      	lsls	r1, r2, #5
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	440a      	add	r2, r1
 8002c2e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002c32:	f043 0302 	orr.w	r3, r3, #2
 8002c36:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	68fa      	ldr	r2, [r7, #12]
 8002c3e:	b2d2      	uxtb	r2, r2
 8002c40:	4611      	mov	r1, r2
 8002c42:	4618      	mov	r0, r3
 8002c44:	f004 fe83 	bl	800794e <USB_HC_Halt>
 8002c48:	e095      	b.n	8002d76 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	015a      	lsls	r2, r3, #5
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	4413      	add	r3, r2
 8002c52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f003 0320 	and.w	r3, r3, #32
 8002c5c:	2b20      	cmp	r3, #32
 8002c5e:	d109      	bne.n	8002c74 <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	015a      	lsls	r2, r3, #5
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	4413      	add	r3, r2
 8002c68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	2320      	movs	r3, #32
 8002c70:	6093      	str	r3, [r2, #8]
 8002c72:	e080      	b.n	8002d76 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	015a      	lsls	r2, r3, #5
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	4413      	add	r3, r2
 8002c7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f003 0308 	and.w	r3, r3, #8
 8002c86:	2b08      	cmp	r3, #8
 8002c88:	d134      	bne.n	8002cf4 <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	015a      	lsls	r2, r3, #5
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	4413      	add	r3, r2
 8002c92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	0151      	lsls	r1, r2, #5
 8002c9c:	693a      	ldr	r2, [r7, #16]
 8002c9e:	440a      	add	r2, r1
 8002ca0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002ca4:	f043 0302 	orr.w	r3, r3, #2
 8002ca8:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8002caa:	6879      	ldr	r1, [r7, #4]
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4413      	add	r3, r2
 8002cb4:	00db      	lsls	r3, r3, #3
 8002cb6:	440b      	add	r3, r1
 8002cb8:	335d      	adds	r3, #93	; 0x5d
 8002cba:	2205      	movs	r2, #5
 8002cbc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	015a      	lsls	r2, r3, #5
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	4413      	add	r3, r2
 8002cc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cca:	461a      	mov	r2, r3
 8002ccc:	2310      	movs	r3, #16
 8002cce:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	015a      	lsls	r2, r3, #5
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	4413      	add	r3, r2
 8002cd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cdc:	461a      	mov	r2, r3
 8002cde:	2308      	movs	r3, #8
 8002ce0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	b2d2      	uxtb	r2, r2
 8002cea:	4611      	mov	r1, r2
 8002cec:	4618      	mov	r0, r3
 8002cee:	f004 fe2e 	bl	800794e <USB_HC_Halt>
 8002cf2:	e040      	b.n	8002d76 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	015a      	lsls	r2, r3, #5
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	4413      	add	r3, r2
 8002cfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d0a:	d134      	bne.n	8002d76 <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	015a      	lsls	r2, r3, #5
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	4413      	add	r3, r2
 8002d14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	0151      	lsls	r1, r2, #5
 8002d1e:	693a      	ldr	r2, [r7, #16]
 8002d20:	440a      	add	r2, r1
 8002d22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002d26:	f043 0302 	orr.w	r3, r3, #2
 8002d2a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68fa      	ldr	r2, [r7, #12]
 8002d32:	b2d2      	uxtb	r2, r2
 8002d34:	4611      	mov	r1, r2
 8002d36:	4618      	mov	r0, r3
 8002d38:	f004 fe09 	bl	800794e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	015a      	lsls	r2, r3, #5
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	4413      	add	r3, r2
 8002d44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d48:	461a      	mov	r2, r3
 8002d4a:	2310      	movs	r3, #16
 8002d4c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	4613      	mov	r3, r2
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	4413      	add	r3, r2
 8002d58:	00db      	lsls	r3, r3, #3
 8002d5a:	440b      	add	r3, r1
 8002d5c:	335d      	adds	r3, #93	; 0x5d
 8002d5e:	2208      	movs	r2, #8
 8002d60:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	015a      	lsls	r2, r3, #5
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	4413      	add	r3, r2
 8002d6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d6e:	461a      	mov	r2, r3
 8002d70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d74:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	015a      	lsls	r2, r3, #5
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d8c:	d122      	bne.n	8002dd4 <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	015a      	lsls	r2, r3, #5
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	4413      	add	r3, r2
 8002d96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	68fa      	ldr	r2, [r7, #12]
 8002d9e:	0151      	lsls	r1, r2, #5
 8002da0:	693a      	ldr	r2, [r7, #16]
 8002da2:	440a      	add	r2, r1
 8002da4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002da8:	f043 0302 	orr.w	r3, r3, #2
 8002dac:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	b2d2      	uxtb	r2, r2
 8002db6:	4611      	mov	r1, r2
 8002db8:	4618      	mov	r0, r3
 8002dba:	f004 fdc8 	bl	800794e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	015a      	lsls	r2, r3, #5
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dca:	461a      	mov	r2, r3
 8002dcc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002dd0:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8002dd2:	e300      	b.n	80033d6 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	015a      	lsls	r2, r3, #5
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	4413      	add	r3, r2
 8002ddc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	f040 80fd 	bne.w	8002fe6 <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	691b      	ldr	r3, [r3, #16]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d01b      	beq.n	8002e2c <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8002df4:	6879      	ldr	r1, [r7, #4]
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	4413      	add	r3, r2
 8002dfe:	00db      	lsls	r3, r3, #3
 8002e00:	440b      	add	r3, r1
 8002e02:	3348      	adds	r3, #72	; 0x48
 8002e04:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	0159      	lsls	r1, r3, #5
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	440b      	add	r3, r1
 8002e0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8002e18:	1ad1      	subs	r1, r2, r3
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	68fa      	ldr	r2, [r7, #12]
 8002e1e:	4613      	mov	r3, r2
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	4413      	add	r3, r2
 8002e24:	00db      	lsls	r3, r3, #3
 8002e26:	4403      	add	r3, r0
 8002e28:	334c      	adds	r3, #76	; 0x4c
 8002e2a:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002e2c:	6879      	ldr	r1, [r7, #4]
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	4613      	mov	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	4413      	add	r3, r2
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	440b      	add	r3, r1
 8002e3a:	335d      	adds	r3, #93	; 0x5d
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002e40:	6879      	ldr	r1, [r7, #4]
 8002e42:	68fa      	ldr	r2, [r7, #12]
 8002e44:	4613      	mov	r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	4413      	add	r3, r2
 8002e4a:	00db      	lsls	r3, r3, #3
 8002e4c:	440b      	add	r3, r1
 8002e4e:	3358      	adds	r3, #88	; 0x58
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	015a      	lsls	r2, r3, #5
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	4413      	add	r3, r2
 8002e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e60:	461a      	mov	r2, r3
 8002e62:	2301      	movs	r3, #1
 8002e64:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002e66:	6879      	ldr	r1, [r7, #4]
 8002e68:	68fa      	ldr	r2, [r7, #12]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	4413      	add	r3, r2
 8002e70:	00db      	lsls	r3, r3, #3
 8002e72:	440b      	add	r3, r1
 8002e74:	333f      	adds	r3, #63	; 0x3f
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d00a      	beq.n	8002e92 <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002e7c:	6879      	ldr	r1, [r7, #4]
 8002e7e:	68fa      	ldr	r2, [r7, #12]
 8002e80:	4613      	mov	r3, r2
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	4413      	add	r3, r2
 8002e86:	00db      	lsls	r3, r3, #3
 8002e88:	440b      	add	r3, r1
 8002e8a:	333f      	adds	r3, #63	; 0x3f
 8002e8c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d121      	bne.n	8002ed6 <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	015a      	lsls	r2, r3, #5
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	4413      	add	r3, r2
 8002e9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	0151      	lsls	r1, r2, #5
 8002ea4:	693a      	ldr	r2, [r7, #16]
 8002ea6:	440a      	add	r2, r1
 8002ea8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002eac:	f043 0302 	orr.w	r3, r3, #2
 8002eb0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	b2d2      	uxtb	r2, r2
 8002eba:	4611      	mov	r1, r2
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f004 fd46 	bl	800794e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	015a      	lsls	r2, r3, #5
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	4413      	add	r3, r2
 8002eca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ece:	461a      	mov	r2, r3
 8002ed0:	2310      	movs	r3, #16
 8002ed2:	6093      	str	r3, [r2, #8]
 8002ed4:	e070      	b.n	8002fb8 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002ed6:	6879      	ldr	r1, [r7, #4]
 8002ed8:	68fa      	ldr	r2, [r7, #12]
 8002eda:	4613      	mov	r3, r2
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	4413      	add	r3, r2
 8002ee0:	00db      	lsls	r3, r3, #3
 8002ee2:	440b      	add	r3, r1
 8002ee4:	333f      	adds	r3, #63	; 0x3f
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	2b03      	cmp	r3, #3
 8002eea:	d12a      	bne.n	8002f42 <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	015a      	lsls	r2, r3, #5
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	4413      	add	r3, r2
 8002ef4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	0151      	lsls	r1, r2, #5
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	440a      	add	r2, r1
 8002f02:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002f06:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002f0a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002f0c:	6879      	ldr	r1, [r7, #4]
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	4613      	mov	r3, r2
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	4413      	add	r3, r2
 8002f16:	00db      	lsls	r3, r3, #3
 8002f18:	440b      	add	r3, r1
 8002f1a:	335c      	adds	r3, #92	; 0x5c
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	b2d8      	uxtb	r0, r3
 8002f24:	6879      	ldr	r1, [r7, #4]
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	4413      	add	r3, r2
 8002f2e:	00db      	lsls	r3, r3, #3
 8002f30:	440b      	add	r3, r1
 8002f32:	335c      	adds	r3, #92	; 0x5c
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	461a      	mov	r2, r3
 8002f38:	4601      	mov	r1, r0
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f009 ff54 	bl	800cde8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002f40:	e03a      	b.n	8002fb8 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8002f42:	6879      	ldr	r1, [r7, #4]
 8002f44:	68fa      	ldr	r2, [r7, #12]
 8002f46:	4613      	mov	r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	4413      	add	r3, r2
 8002f4c:	00db      	lsls	r3, r3, #3
 8002f4e:	440b      	add	r3, r1
 8002f50:	333f      	adds	r3, #63	; 0x3f
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d12f      	bne.n	8002fb8 <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002f58:	6879      	ldr	r1, [r7, #4]
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	4413      	add	r3, r2
 8002f62:	00db      	lsls	r3, r3, #3
 8002f64:	440b      	add	r3, r1
 8002f66:	335c      	adds	r3, #92	; 0x5c
 8002f68:	2201      	movs	r2, #1
 8002f6a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002f6c:	6879      	ldr	r1, [r7, #4]
 8002f6e:	68fa      	ldr	r2, [r7, #12]
 8002f70:	4613      	mov	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	4413      	add	r3, r2
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	440b      	add	r3, r1
 8002f7a:	3350      	adds	r3, #80	; 0x50
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	f083 0301 	eor.w	r3, r3, #1
 8002f82:	b2d8      	uxtb	r0, r3
 8002f84:	6879      	ldr	r1, [r7, #4]
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	4613      	mov	r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	4413      	add	r3, r2
 8002f8e:	00db      	lsls	r3, r3, #3
 8002f90:	440b      	add	r3, r1
 8002f92:	3350      	adds	r3, #80	; 0x50
 8002f94:	4602      	mov	r2, r0
 8002f96:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	b2d8      	uxtb	r0, r3
 8002f9c:	6879      	ldr	r1, [r7, #4]
 8002f9e:	68fa      	ldr	r2, [r7, #12]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	4413      	add	r3, r2
 8002fa6:	00db      	lsls	r3, r3, #3
 8002fa8:	440b      	add	r3, r1
 8002faa:	335c      	adds	r3, #92	; 0x5c
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	461a      	mov	r2, r3
 8002fb0:	4601      	mov	r1, r0
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f009 ff18 	bl	800cde8 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8002fb8:	6879      	ldr	r1, [r7, #4]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	4413      	add	r3, r2
 8002fc2:	00db      	lsls	r3, r3, #3
 8002fc4:	440b      	add	r3, r1
 8002fc6:	3350      	adds	r3, #80	; 0x50
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	f083 0301 	eor.w	r3, r3, #1
 8002fce:	b2d8      	uxtb	r0, r3
 8002fd0:	6879      	ldr	r1, [r7, #4]
 8002fd2:	68fa      	ldr	r2, [r7, #12]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	4413      	add	r3, r2
 8002fda:	00db      	lsls	r3, r3, #3
 8002fdc:	440b      	add	r3, r1
 8002fde:	3350      	adds	r3, #80	; 0x50
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	701a      	strb	r2, [r3, #0]
}
 8002fe4:	e1f7      	b.n	80033d6 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	015a      	lsls	r2, r3, #5
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	4413      	add	r3, r2
 8002fee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f003 0302 	and.w	r3, r3, #2
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	f040 811a 	bne.w	8003232 <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	015a      	lsls	r2, r3, #5
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	4413      	add	r3, r2
 8003006:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	68fa      	ldr	r2, [r7, #12]
 800300e:	0151      	lsls	r1, r2, #5
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	440a      	add	r2, r1
 8003014:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003018:	f023 0302 	bic.w	r3, r3, #2
 800301c:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800301e:	6879      	ldr	r1, [r7, #4]
 8003020:	68fa      	ldr	r2, [r7, #12]
 8003022:	4613      	mov	r3, r2
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	4413      	add	r3, r2
 8003028:	00db      	lsls	r3, r3, #3
 800302a:	440b      	add	r3, r1
 800302c:	335d      	adds	r3, #93	; 0x5d
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	2b01      	cmp	r3, #1
 8003032:	d10a      	bne.n	800304a <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003034:	6879      	ldr	r1, [r7, #4]
 8003036:	68fa      	ldr	r2, [r7, #12]
 8003038:	4613      	mov	r3, r2
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	4413      	add	r3, r2
 800303e:	00db      	lsls	r3, r3, #3
 8003040:	440b      	add	r3, r1
 8003042:	335c      	adds	r3, #92	; 0x5c
 8003044:	2201      	movs	r2, #1
 8003046:	701a      	strb	r2, [r3, #0]
 8003048:	e0d9      	b.n	80031fe <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800304a:	6879      	ldr	r1, [r7, #4]
 800304c:	68fa      	ldr	r2, [r7, #12]
 800304e:	4613      	mov	r3, r2
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	4413      	add	r3, r2
 8003054:	00db      	lsls	r3, r3, #3
 8003056:	440b      	add	r3, r1
 8003058:	335d      	adds	r3, #93	; 0x5d
 800305a:	781b      	ldrb	r3, [r3, #0]
 800305c:	2b05      	cmp	r3, #5
 800305e:	d10a      	bne.n	8003076 <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003060:	6879      	ldr	r1, [r7, #4]
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	4613      	mov	r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4413      	add	r3, r2
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	440b      	add	r3, r1
 800306e:	335c      	adds	r3, #92	; 0x5c
 8003070:	2205      	movs	r2, #5
 8003072:	701a      	strb	r2, [r3, #0]
 8003074:	e0c3      	b.n	80031fe <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003076:	6879      	ldr	r1, [r7, #4]
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	4613      	mov	r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	4413      	add	r3, r2
 8003080:	00db      	lsls	r3, r3, #3
 8003082:	440b      	add	r3, r1
 8003084:	335d      	adds	r3, #93	; 0x5d
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	2b06      	cmp	r3, #6
 800308a:	d00a      	beq.n	80030a2 <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800308c:	6879      	ldr	r1, [r7, #4]
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	4613      	mov	r3, r2
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	4413      	add	r3, r2
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	440b      	add	r3, r1
 800309a:	335d      	adds	r3, #93	; 0x5d
 800309c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800309e:	2b08      	cmp	r3, #8
 80030a0:	d156      	bne.n	8003150 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 80030a2:	6879      	ldr	r1, [r7, #4]
 80030a4:	68fa      	ldr	r2, [r7, #12]
 80030a6:	4613      	mov	r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	4413      	add	r3, r2
 80030ac:	00db      	lsls	r3, r3, #3
 80030ae:	440b      	add	r3, r1
 80030b0:	3358      	adds	r3, #88	; 0x58
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	1c59      	adds	r1, r3, #1
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	4613      	mov	r3, r2
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	4413      	add	r3, r2
 80030c0:	00db      	lsls	r3, r3, #3
 80030c2:	4403      	add	r3, r0
 80030c4:	3358      	adds	r3, #88	; 0x58
 80030c6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80030c8:	6879      	ldr	r1, [r7, #4]
 80030ca:	68fa      	ldr	r2, [r7, #12]
 80030cc:	4613      	mov	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	4413      	add	r3, r2
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	440b      	add	r3, r1
 80030d6:	3358      	adds	r3, #88	; 0x58
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2b03      	cmp	r3, #3
 80030dc:	d914      	bls.n	8003108 <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80030de:	6879      	ldr	r1, [r7, #4]
 80030e0:	68fa      	ldr	r2, [r7, #12]
 80030e2:	4613      	mov	r3, r2
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	4413      	add	r3, r2
 80030e8:	00db      	lsls	r3, r3, #3
 80030ea:	440b      	add	r3, r1
 80030ec:	3358      	adds	r3, #88	; 0x58
 80030ee:	2200      	movs	r2, #0
 80030f0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80030f2:	6879      	ldr	r1, [r7, #4]
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	4613      	mov	r3, r2
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	4413      	add	r3, r2
 80030fc:	00db      	lsls	r3, r3, #3
 80030fe:	440b      	add	r3, r1
 8003100:	335c      	adds	r3, #92	; 0x5c
 8003102:	2204      	movs	r2, #4
 8003104:	701a      	strb	r2, [r3, #0]
 8003106:	e009      	b.n	800311c <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003108:	6879      	ldr	r1, [r7, #4]
 800310a:	68fa      	ldr	r2, [r7, #12]
 800310c:	4613      	mov	r3, r2
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	4413      	add	r3, r2
 8003112:	00db      	lsls	r3, r3, #3
 8003114:	440b      	add	r3, r1
 8003116:	335c      	adds	r3, #92	; 0x5c
 8003118:	2202      	movs	r2, #2
 800311a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	015a      	lsls	r2, r3, #5
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	4413      	add	r3, r2
 8003124:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003132:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800313a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	015a      	lsls	r2, r3, #5
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	4413      	add	r3, r2
 8003144:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003148:	461a      	mov	r2, r3
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	6013      	str	r3, [r2, #0]
 800314e:	e056      	b.n	80031fe <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003150:	6879      	ldr	r1, [r7, #4]
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	4613      	mov	r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	4413      	add	r3, r2
 800315a:	00db      	lsls	r3, r3, #3
 800315c:	440b      	add	r3, r1
 800315e:	335d      	adds	r3, #93	; 0x5d
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	2b03      	cmp	r3, #3
 8003164:	d123      	bne.n	80031ae <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003166:	6879      	ldr	r1, [r7, #4]
 8003168:	68fa      	ldr	r2, [r7, #12]
 800316a:	4613      	mov	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	4413      	add	r3, r2
 8003170:	00db      	lsls	r3, r3, #3
 8003172:	440b      	add	r3, r1
 8003174:	335c      	adds	r3, #92	; 0x5c
 8003176:	2202      	movs	r2, #2
 8003178:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	015a      	lsls	r2, r3, #5
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	4413      	add	r3, r2
 8003182:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003190:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003198:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	015a      	lsls	r2, r3, #5
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	4413      	add	r3, r2
 80031a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031a6:	461a      	mov	r2, r3
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	6013      	str	r3, [r2, #0]
 80031ac:	e027      	b.n	80031fe <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80031ae:	6879      	ldr	r1, [r7, #4]
 80031b0:	68fa      	ldr	r2, [r7, #12]
 80031b2:	4613      	mov	r3, r2
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	4413      	add	r3, r2
 80031b8:	00db      	lsls	r3, r3, #3
 80031ba:	440b      	add	r3, r1
 80031bc:	335d      	adds	r3, #93	; 0x5d
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	2b07      	cmp	r3, #7
 80031c2:	d11c      	bne.n	80031fe <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 80031c4:	6879      	ldr	r1, [r7, #4]
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	4613      	mov	r3, r2
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	4413      	add	r3, r2
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	440b      	add	r3, r1
 80031d2:	3358      	adds	r3, #88	; 0x58
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	1c59      	adds	r1, r3, #1
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	68fa      	ldr	r2, [r7, #12]
 80031dc:	4613      	mov	r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	4413      	add	r3, r2
 80031e2:	00db      	lsls	r3, r3, #3
 80031e4:	4403      	add	r3, r0
 80031e6:	3358      	adds	r3, #88	; 0x58
 80031e8:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 80031ea:	6879      	ldr	r1, [r7, #4]
 80031ec:	68fa      	ldr	r2, [r7, #12]
 80031ee:	4613      	mov	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	4413      	add	r3, r2
 80031f4:	00db      	lsls	r3, r3, #3
 80031f6:	440b      	add	r3, r1
 80031f8:	335c      	adds	r3, #92	; 0x5c
 80031fa:	2204      	movs	r2, #4
 80031fc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	015a      	lsls	r2, r3, #5
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	4413      	add	r3, r2
 8003206:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800320a:	461a      	mov	r2, r3
 800320c:	2302      	movs	r3, #2
 800320e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	b2d8      	uxtb	r0, r3
 8003214:	6879      	ldr	r1, [r7, #4]
 8003216:	68fa      	ldr	r2, [r7, #12]
 8003218:	4613      	mov	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	4413      	add	r3, r2
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	440b      	add	r3, r1
 8003222:	335c      	adds	r3, #92	; 0x5c
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	461a      	mov	r2, r3
 8003228:	4601      	mov	r1, r0
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f009 fddc 	bl	800cde8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003230:	e0d1      	b.n	80033d6 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	015a      	lsls	r2, r3, #5
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	4413      	add	r3, r2
 800323a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003244:	2b80      	cmp	r3, #128	; 0x80
 8003246:	d13e      	bne.n	80032c6 <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	015a      	lsls	r2, r3, #5
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	4413      	add	r3, r2
 8003250:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	68fa      	ldr	r2, [r7, #12]
 8003258:	0151      	lsls	r1, r2, #5
 800325a:	693a      	ldr	r2, [r7, #16]
 800325c:	440a      	add	r2, r1
 800325e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003262:	f043 0302 	orr.w	r3, r3, #2
 8003266:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8003268:	6879      	ldr	r1, [r7, #4]
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	4613      	mov	r3, r2
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	4413      	add	r3, r2
 8003272:	00db      	lsls	r3, r3, #3
 8003274:	440b      	add	r3, r1
 8003276:	3358      	adds	r3, #88	; 0x58
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	1c59      	adds	r1, r3, #1
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	4613      	mov	r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	4413      	add	r3, r2
 8003286:	00db      	lsls	r3, r3, #3
 8003288:	4403      	add	r3, r0
 800328a:	3358      	adds	r3, #88	; 0x58
 800328c:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800328e:	6879      	ldr	r1, [r7, #4]
 8003290:	68fa      	ldr	r2, [r7, #12]
 8003292:	4613      	mov	r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	4413      	add	r3, r2
 8003298:	00db      	lsls	r3, r3, #3
 800329a:	440b      	add	r3, r1
 800329c:	335d      	adds	r3, #93	; 0x5d
 800329e:	2206      	movs	r2, #6
 80032a0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	b2d2      	uxtb	r2, r2
 80032aa:	4611      	mov	r1, r2
 80032ac:	4618      	mov	r0, r3
 80032ae:	f004 fb4e 	bl	800794e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	015a      	lsls	r2, r3, #5
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	4413      	add	r3, r2
 80032ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032be:	461a      	mov	r2, r3
 80032c0:	2380      	movs	r3, #128	; 0x80
 80032c2:	6093      	str	r3, [r2, #8]
}
 80032c4:	e087      	b.n	80033d6 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	015a      	lsls	r2, r3, #5
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	4413      	add	r3, r2
 80032ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	f003 0310 	and.w	r3, r3, #16
 80032d8:	2b10      	cmp	r3, #16
 80032da:	d17c      	bne.n	80033d6 <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80032dc:	6879      	ldr	r1, [r7, #4]
 80032de:	68fa      	ldr	r2, [r7, #12]
 80032e0:	4613      	mov	r3, r2
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	4413      	add	r3, r2
 80032e6:	00db      	lsls	r3, r3, #3
 80032e8:	440b      	add	r3, r1
 80032ea:	333f      	adds	r3, #63	; 0x3f
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	2b03      	cmp	r3, #3
 80032f0:	d122      	bne.n	8003338 <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	68fa      	ldr	r2, [r7, #12]
 80032f6:	4613      	mov	r3, r2
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	4413      	add	r3, r2
 80032fc:	00db      	lsls	r3, r3, #3
 80032fe:	440b      	add	r3, r1
 8003300:	3358      	adds	r3, #88	; 0x58
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	015a      	lsls	r2, r3, #5
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	4413      	add	r3, r2
 800330e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	68fa      	ldr	r2, [r7, #12]
 8003316:	0151      	lsls	r1, r2, #5
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	440a      	add	r2, r1
 800331c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003320:	f043 0302 	orr.w	r3, r3, #2
 8003324:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	68fa      	ldr	r2, [r7, #12]
 800332c:	b2d2      	uxtb	r2, r2
 800332e:	4611      	mov	r1, r2
 8003330:	4618      	mov	r0, r3
 8003332:	f004 fb0c 	bl	800794e <USB_HC_Halt>
 8003336:	e045      	b.n	80033c4 <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003338:	6879      	ldr	r1, [r7, #4]
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	4613      	mov	r3, r2
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	4413      	add	r3, r2
 8003342:	00db      	lsls	r3, r3, #3
 8003344:	440b      	add	r3, r1
 8003346:	333f      	adds	r3, #63	; 0x3f
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d00a      	beq.n	8003364 <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800334e:	6879      	ldr	r1, [r7, #4]
 8003350:	68fa      	ldr	r2, [r7, #12]
 8003352:	4613      	mov	r3, r2
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	4413      	add	r3, r2
 8003358:	00db      	lsls	r3, r3, #3
 800335a:	440b      	add	r3, r1
 800335c:	333f      	adds	r3, #63	; 0x3f
 800335e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003360:	2b02      	cmp	r3, #2
 8003362:	d12f      	bne.n	80033c4 <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003364:	6879      	ldr	r1, [r7, #4]
 8003366:	68fa      	ldr	r2, [r7, #12]
 8003368:	4613      	mov	r3, r2
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	4413      	add	r3, r2
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	440b      	add	r3, r1
 8003372:	3358      	adds	r3, #88	; 0x58
 8003374:	2200      	movs	r2, #0
 8003376:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d121      	bne.n	80033c4 <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 8003380:	6879      	ldr	r1, [r7, #4]
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	4613      	mov	r3, r2
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	4413      	add	r3, r2
 800338a:	00db      	lsls	r3, r3, #3
 800338c:	440b      	add	r3, r1
 800338e:	335d      	adds	r3, #93	; 0x5d
 8003390:	2203      	movs	r2, #3
 8003392:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	015a      	lsls	r2, r3, #5
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	4413      	add	r3, r2
 800339c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	68fa      	ldr	r2, [r7, #12]
 80033a4:	0151      	lsls	r1, r2, #5
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	440a      	add	r2, r1
 80033aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80033ae:	f043 0302 	orr.w	r3, r3, #2
 80033b2:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68fa      	ldr	r2, [r7, #12]
 80033ba:	b2d2      	uxtb	r2, r2
 80033bc:	4611      	mov	r1, r2
 80033be:	4618      	mov	r0, r3
 80033c0:	f004 fac5 	bl	800794e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	015a      	lsls	r2, r3, #5
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	4413      	add	r3, r2
 80033cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033d0:	461a      	mov	r2, r3
 80033d2:	2310      	movs	r3, #16
 80033d4:	6093      	str	r3, [r2, #8]
}
 80033d6:	bf00      	nop
 80033d8:	3718      	adds	r7, #24
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}

080033de <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80033de:	b580      	push	{r7, lr}
 80033e0:	b086      	sub	sp, #24
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
 80033e6:	460b      	mov	r3, r1
 80033e8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80033f4:	78fb      	ldrb	r3, [r7, #3]
 80033f6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	015a      	lsls	r2, r3, #5
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	4413      	add	r3, r2
 8003400:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f003 0304 	and.w	r3, r3, #4
 800340a:	2b04      	cmp	r3, #4
 800340c:	d119      	bne.n	8003442 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	015a      	lsls	r2, r3, #5
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	4413      	add	r3, r2
 8003416:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800341a:	461a      	mov	r2, r3
 800341c:	2304      	movs	r3, #4
 800341e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	015a      	lsls	r2, r3, #5
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	4413      	add	r3, r2
 8003428:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	0151      	lsls	r1, r2, #5
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	440a      	add	r2, r1
 8003436:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800343a:	f043 0302 	orr.w	r3, r3, #2
 800343e:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8003440:	e33e      	b.n	8003ac0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	015a      	lsls	r2, r3, #5
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	4413      	add	r3, r2
 800344a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f003 0320 	and.w	r3, r3, #32
 8003454:	2b20      	cmp	r3, #32
 8003456:	d141      	bne.n	80034dc <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	015a      	lsls	r2, r3, #5
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	4413      	add	r3, r2
 8003460:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003464:	461a      	mov	r2, r3
 8003466:	2320      	movs	r3, #32
 8003468:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800346a:	6879      	ldr	r1, [r7, #4]
 800346c:	68fa      	ldr	r2, [r7, #12]
 800346e:	4613      	mov	r3, r2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	4413      	add	r3, r2
 8003474:	00db      	lsls	r3, r3, #3
 8003476:	440b      	add	r3, r1
 8003478:	333d      	adds	r3, #61	; 0x3d
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	2b01      	cmp	r3, #1
 800347e:	f040 831f 	bne.w	8003ac0 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8003482:	6879      	ldr	r1, [r7, #4]
 8003484:	68fa      	ldr	r2, [r7, #12]
 8003486:	4613      	mov	r3, r2
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	4413      	add	r3, r2
 800348c:	00db      	lsls	r3, r3, #3
 800348e:	440b      	add	r3, r1
 8003490:	333d      	adds	r3, #61	; 0x3d
 8003492:	2200      	movs	r2, #0
 8003494:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003496:	6879      	ldr	r1, [r7, #4]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	4613      	mov	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	4413      	add	r3, r2
 80034a0:	00db      	lsls	r3, r3, #3
 80034a2:	440b      	add	r3, r1
 80034a4:	335c      	adds	r3, #92	; 0x5c
 80034a6:	2202      	movs	r2, #2
 80034a8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	015a      	lsls	r2, r3, #5
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	4413      	add	r3, r2
 80034b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	68fa      	ldr	r2, [r7, #12]
 80034ba:	0151      	lsls	r1, r2, #5
 80034bc:	693a      	ldr	r2, [r7, #16]
 80034be:	440a      	add	r2, r1
 80034c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034c4:	f043 0302 	orr.w	r3, r3, #2
 80034c8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	b2d2      	uxtb	r2, r2
 80034d2:	4611      	mov	r1, r2
 80034d4:	4618      	mov	r0, r3
 80034d6:	f004 fa3a 	bl	800794e <USB_HC_Halt>
}
 80034da:	e2f1      	b.n	8003ac0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	015a      	lsls	r2, r3, #5
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	4413      	add	r3, r2
 80034e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034ee:	2b40      	cmp	r3, #64	; 0x40
 80034f0:	d13f      	bne.n	8003572 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 80034f2:	6879      	ldr	r1, [r7, #4]
 80034f4:	68fa      	ldr	r2, [r7, #12]
 80034f6:	4613      	mov	r3, r2
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	4413      	add	r3, r2
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	440b      	add	r3, r1
 8003500:	335d      	adds	r3, #93	; 0x5d
 8003502:	2204      	movs	r2, #4
 8003504:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003506:	6879      	ldr	r1, [r7, #4]
 8003508:	68fa      	ldr	r2, [r7, #12]
 800350a:	4613      	mov	r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	4413      	add	r3, r2
 8003510:	00db      	lsls	r3, r3, #3
 8003512:	440b      	add	r3, r1
 8003514:	333d      	adds	r3, #61	; 0x3d
 8003516:	2201      	movs	r2, #1
 8003518:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	68fa      	ldr	r2, [r7, #12]
 800351e:	4613      	mov	r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	4413      	add	r3, r2
 8003524:	00db      	lsls	r3, r3, #3
 8003526:	440b      	add	r3, r1
 8003528:	3358      	adds	r3, #88	; 0x58
 800352a:	2200      	movs	r2, #0
 800352c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	015a      	lsls	r2, r3, #5
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	4413      	add	r3, r2
 8003536:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	68fa      	ldr	r2, [r7, #12]
 800353e:	0151      	lsls	r1, r2, #5
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	440a      	add	r2, r1
 8003544:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003548:	f043 0302 	orr.w	r3, r3, #2
 800354c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	68fa      	ldr	r2, [r7, #12]
 8003554:	b2d2      	uxtb	r2, r2
 8003556:	4611      	mov	r1, r2
 8003558:	4618      	mov	r0, r3
 800355a:	f004 f9f8 	bl	800794e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	015a      	lsls	r2, r3, #5
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	4413      	add	r3, r2
 8003566:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800356a:	461a      	mov	r2, r3
 800356c:	2340      	movs	r3, #64	; 0x40
 800356e:	6093      	str	r3, [r2, #8]
}
 8003570:	e2a6      	b.n	8003ac0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	015a      	lsls	r2, r3, #5
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	4413      	add	r3, r2
 800357a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003584:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003588:	d122      	bne.n	80035d0 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	015a      	lsls	r2, r3, #5
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	4413      	add	r3, r2
 8003592:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	68fa      	ldr	r2, [r7, #12]
 800359a:	0151      	lsls	r1, r2, #5
 800359c:	693a      	ldr	r2, [r7, #16]
 800359e:	440a      	add	r2, r1
 80035a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80035a4:	f043 0302 	orr.w	r3, r3, #2
 80035a8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	68fa      	ldr	r2, [r7, #12]
 80035b0:	b2d2      	uxtb	r2, r2
 80035b2:	4611      	mov	r1, r2
 80035b4:	4618      	mov	r0, r3
 80035b6:	f004 f9ca 	bl	800794e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	015a      	lsls	r2, r3, #5
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	4413      	add	r3, r2
 80035c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035c6:	461a      	mov	r2, r3
 80035c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80035cc:	6093      	str	r3, [r2, #8]
}
 80035ce:	e277      	b.n	8003ac0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	015a      	lsls	r2, r3, #5
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	4413      	add	r3, r2
 80035d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d135      	bne.n	8003652 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	68fa      	ldr	r2, [r7, #12]
 80035ea:	4613      	mov	r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	4413      	add	r3, r2
 80035f0:	00db      	lsls	r3, r3, #3
 80035f2:	440b      	add	r3, r1
 80035f4:	3358      	adds	r3, #88	; 0x58
 80035f6:	2200      	movs	r2, #0
 80035f8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	015a      	lsls	r2, r3, #5
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	4413      	add	r3, r2
 8003602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	68fa      	ldr	r2, [r7, #12]
 800360a:	0151      	lsls	r1, r2, #5
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	440a      	add	r2, r1
 8003610:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003614:	f043 0302 	orr.w	r3, r3, #2
 8003618:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68fa      	ldr	r2, [r7, #12]
 8003620:	b2d2      	uxtb	r2, r2
 8003622:	4611      	mov	r1, r2
 8003624:	4618      	mov	r0, r3
 8003626:	f004 f992 	bl	800794e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	015a      	lsls	r2, r3, #5
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	4413      	add	r3, r2
 8003632:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003636:	461a      	mov	r2, r3
 8003638:	2301      	movs	r3, #1
 800363a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 800363c:	6879      	ldr	r1, [r7, #4]
 800363e:	68fa      	ldr	r2, [r7, #12]
 8003640:	4613      	mov	r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	4413      	add	r3, r2
 8003646:	00db      	lsls	r3, r3, #3
 8003648:	440b      	add	r3, r1
 800364a:	335d      	adds	r3, #93	; 0x5d
 800364c:	2201      	movs	r2, #1
 800364e:	701a      	strb	r2, [r3, #0]
}
 8003650:	e236      	b.n	8003ac0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	015a      	lsls	r2, r3, #5
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	4413      	add	r3, r2
 800365a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f003 0308 	and.w	r3, r3, #8
 8003664:	2b08      	cmp	r3, #8
 8003666:	d12b      	bne.n	80036c0 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	015a      	lsls	r2, r3, #5
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	4413      	add	r3, r2
 8003670:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003674:	461a      	mov	r2, r3
 8003676:	2308      	movs	r3, #8
 8003678:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	015a      	lsls	r2, r3, #5
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	4413      	add	r3, r2
 8003682:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	68fa      	ldr	r2, [r7, #12]
 800368a:	0151      	lsls	r1, r2, #5
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	440a      	add	r2, r1
 8003690:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003694:	f043 0302 	orr.w	r3, r3, #2
 8003698:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68fa      	ldr	r2, [r7, #12]
 80036a0:	b2d2      	uxtb	r2, r2
 80036a2:	4611      	mov	r1, r2
 80036a4:	4618      	mov	r0, r3
 80036a6:	f004 f952 	bl	800794e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80036aa:	6879      	ldr	r1, [r7, #4]
 80036ac:	68fa      	ldr	r2, [r7, #12]
 80036ae:	4613      	mov	r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	4413      	add	r3, r2
 80036b4:	00db      	lsls	r3, r3, #3
 80036b6:	440b      	add	r3, r1
 80036b8:	335d      	adds	r3, #93	; 0x5d
 80036ba:	2205      	movs	r2, #5
 80036bc:	701a      	strb	r2, [r3, #0]
}
 80036be:	e1ff      	b.n	8003ac0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	015a      	lsls	r2, r3, #5
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	4413      	add	r3, r2
 80036c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f003 0310 	and.w	r3, r3, #16
 80036d2:	2b10      	cmp	r3, #16
 80036d4:	d155      	bne.n	8003782 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80036d6:	6879      	ldr	r1, [r7, #4]
 80036d8:	68fa      	ldr	r2, [r7, #12]
 80036da:	4613      	mov	r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4413      	add	r3, r2
 80036e0:	00db      	lsls	r3, r3, #3
 80036e2:	440b      	add	r3, r1
 80036e4:	3358      	adds	r3, #88	; 0x58
 80036e6:	2200      	movs	r2, #0
 80036e8:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80036ea:	6879      	ldr	r1, [r7, #4]
 80036ec:	68fa      	ldr	r2, [r7, #12]
 80036ee:	4613      	mov	r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	4413      	add	r3, r2
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	440b      	add	r3, r1
 80036f8:	335d      	adds	r3, #93	; 0x5d
 80036fa:	2203      	movs	r2, #3
 80036fc:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80036fe:	6879      	ldr	r1, [r7, #4]
 8003700:	68fa      	ldr	r2, [r7, #12]
 8003702:	4613      	mov	r3, r2
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	4413      	add	r3, r2
 8003708:	00db      	lsls	r3, r3, #3
 800370a:	440b      	add	r3, r1
 800370c:	333d      	adds	r3, #61	; 0x3d
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d114      	bne.n	800373e <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8003714:	6879      	ldr	r1, [r7, #4]
 8003716:	68fa      	ldr	r2, [r7, #12]
 8003718:	4613      	mov	r3, r2
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	4413      	add	r3, r2
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	440b      	add	r3, r1
 8003722:	333c      	adds	r3, #60	; 0x3c
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d109      	bne.n	800373e <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 800372a:	6879      	ldr	r1, [r7, #4]
 800372c:	68fa      	ldr	r2, [r7, #12]
 800372e:	4613      	mov	r3, r2
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	4413      	add	r3, r2
 8003734:	00db      	lsls	r3, r3, #3
 8003736:	440b      	add	r3, r1
 8003738:	333d      	adds	r3, #61	; 0x3d
 800373a:	2201      	movs	r2, #1
 800373c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	015a      	lsls	r2, r3, #5
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	4413      	add	r3, r2
 8003746:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	68fa      	ldr	r2, [r7, #12]
 800374e:	0151      	lsls	r1, r2, #5
 8003750:	693a      	ldr	r2, [r7, #16]
 8003752:	440a      	add	r2, r1
 8003754:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003758:	f043 0302 	orr.w	r3, r3, #2
 800375c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68fa      	ldr	r2, [r7, #12]
 8003764:	b2d2      	uxtb	r2, r2
 8003766:	4611      	mov	r1, r2
 8003768:	4618      	mov	r0, r3
 800376a:	f004 f8f0 	bl	800794e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	015a      	lsls	r2, r3, #5
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	4413      	add	r3, r2
 8003776:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800377a:	461a      	mov	r2, r3
 800377c:	2310      	movs	r3, #16
 800377e:	6093      	str	r3, [r2, #8]
}
 8003780:	e19e      	b.n	8003ac0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	015a      	lsls	r2, r3, #5
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	4413      	add	r3, r2
 800378a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003794:	2b80      	cmp	r3, #128	; 0x80
 8003796:	d12b      	bne.n	80037f0 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	015a      	lsls	r2, r3, #5
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	4413      	add	r3, r2
 80037a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	0151      	lsls	r1, r2, #5
 80037aa:	693a      	ldr	r2, [r7, #16]
 80037ac:	440a      	add	r2, r1
 80037ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80037b2:	f043 0302 	orr.w	r3, r3, #2
 80037b6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	b2d2      	uxtb	r2, r2
 80037c0:	4611      	mov	r1, r2
 80037c2:	4618      	mov	r0, r3
 80037c4:	f004 f8c3 	bl	800794e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 80037c8:	6879      	ldr	r1, [r7, #4]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	4613      	mov	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4413      	add	r3, r2
 80037d2:	00db      	lsls	r3, r3, #3
 80037d4:	440b      	add	r3, r1
 80037d6:	335d      	adds	r3, #93	; 0x5d
 80037d8:	2206      	movs	r2, #6
 80037da:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	015a      	lsls	r2, r3, #5
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	4413      	add	r3, r2
 80037e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037e8:	461a      	mov	r2, r3
 80037ea:	2380      	movs	r3, #128	; 0x80
 80037ec:	6093      	str	r3, [r2, #8]
}
 80037ee:	e167      	b.n	8003ac0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	015a      	lsls	r2, r3, #5
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	4413      	add	r3, r2
 80037f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003802:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003806:	d135      	bne.n	8003874 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	015a      	lsls	r2, r3, #5
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	4413      	add	r3, r2
 8003810:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	68fa      	ldr	r2, [r7, #12]
 8003818:	0151      	lsls	r1, r2, #5
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	440a      	add	r2, r1
 800381e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003822:	f043 0302 	orr.w	r3, r3, #2
 8003826:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	b2d2      	uxtb	r2, r2
 8003830:	4611      	mov	r1, r2
 8003832:	4618      	mov	r0, r3
 8003834:	f004 f88b 	bl	800794e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	015a      	lsls	r2, r3, #5
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	4413      	add	r3, r2
 8003840:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003844:	461a      	mov	r2, r3
 8003846:	2310      	movs	r3, #16
 8003848:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	015a      	lsls	r2, r3, #5
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	4413      	add	r3, r2
 8003852:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003856:	461a      	mov	r2, r3
 8003858:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800385c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800385e:	6879      	ldr	r1, [r7, #4]
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	4613      	mov	r3, r2
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	4413      	add	r3, r2
 8003868:	00db      	lsls	r3, r3, #3
 800386a:	440b      	add	r3, r1
 800386c:	335d      	adds	r3, #93	; 0x5d
 800386e:	2208      	movs	r2, #8
 8003870:	701a      	strb	r2, [r3, #0]
}
 8003872:	e125      	b.n	8003ac0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	015a      	lsls	r2, r3, #5
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	4413      	add	r3, r2
 800387c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f003 0302 	and.w	r3, r3, #2
 8003886:	2b02      	cmp	r3, #2
 8003888:	f040 811a 	bne.w	8003ac0 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	015a      	lsls	r2, r3, #5
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	4413      	add	r3, r2
 8003894:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	0151      	lsls	r1, r2, #5
 800389e:	693a      	ldr	r2, [r7, #16]
 80038a0:	440a      	add	r2, r1
 80038a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80038a6:	f023 0302 	bic.w	r3, r3, #2
 80038aa:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80038ac:	6879      	ldr	r1, [r7, #4]
 80038ae:	68fa      	ldr	r2, [r7, #12]
 80038b0:	4613      	mov	r3, r2
 80038b2:	009b      	lsls	r3, r3, #2
 80038b4:	4413      	add	r3, r2
 80038b6:	00db      	lsls	r3, r3, #3
 80038b8:	440b      	add	r3, r1
 80038ba:	335d      	adds	r3, #93	; 0x5d
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d137      	bne.n	8003932 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80038c2:	6879      	ldr	r1, [r7, #4]
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	4613      	mov	r3, r2
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	4413      	add	r3, r2
 80038cc:	00db      	lsls	r3, r3, #3
 80038ce:	440b      	add	r3, r1
 80038d0:	335c      	adds	r3, #92	; 0x5c
 80038d2:	2201      	movs	r2, #1
 80038d4:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80038d6:	6879      	ldr	r1, [r7, #4]
 80038d8:	68fa      	ldr	r2, [r7, #12]
 80038da:	4613      	mov	r3, r2
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	4413      	add	r3, r2
 80038e0:	00db      	lsls	r3, r3, #3
 80038e2:	440b      	add	r3, r1
 80038e4:	333f      	adds	r3, #63	; 0x3f
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	2b02      	cmp	r3, #2
 80038ea:	d00b      	beq.n	8003904 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80038ec:	6879      	ldr	r1, [r7, #4]
 80038ee:	68fa      	ldr	r2, [r7, #12]
 80038f0:	4613      	mov	r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	4413      	add	r3, r2
 80038f6:	00db      	lsls	r3, r3, #3
 80038f8:	440b      	add	r3, r1
 80038fa:	333f      	adds	r3, #63	; 0x3f
 80038fc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80038fe:	2b03      	cmp	r3, #3
 8003900:	f040 80c5 	bne.w	8003a8e <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8003904:	6879      	ldr	r1, [r7, #4]
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	4613      	mov	r3, r2
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	4413      	add	r3, r2
 800390e:	00db      	lsls	r3, r3, #3
 8003910:	440b      	add	r3, r1
 8003912:	3351      	adds	r3, #81	; 0x51
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	f083 0301 	eor.w	r3, r3, #1
 800391a:	b2d8      	uxtb	r0, r3
 800391c:	6879      	ldr	r1, [r7, #4]
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	4613      	mov	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4413      	add	r3, r2
 8003926:	00db      	lsls	r3, r3, #3
 8003928:	440b      	add	r3, r1
 800392a:	3351      	adds	r3, #81	; 0x51
 800392c:	4602      	mov	r2, r0
 800392e:	701a      	strb	r2, [r3, #0]
 8003930:	e0ad      	b.n	8003a8e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003932:	6879      	ldr	r1, [r7, #4]
 8003934:	68fa      	ldr	r2, [r7, #12]
 8003936:	4613      	mov	r3, r2
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	4413      	add	r3, r2
 800393c:	00db      	lsls	r3, r3, #3
 800393e:	440b      	add	r3, r1
 8003940:	335d      	adds	r3, #93	; 0x5d
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	2b03      	cmp	r3, #3
 8003946:	d10a      	bne.n	800395e <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003948:	6879      	ldr	r1, [r7, #4]
 800394a:	68fa      	ldr	r2, [r7, #12]
 800394c:	4613      	mov	r3, r2
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	4413      	add	r3, r2
 8003952:	00db      	lsls	r3, r3, #3
 8003954:	440b      	add	r3, r1
 8003956:	335c      	adds	r3, #92	; 0x5c
 8003958:	2202      	movs	r2, #2
 800395a:	701a      	strb	r2, [r3, #0]
 800395c:	e097      	b.n	8003a8e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	4613      	mov	r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4413      	add	r3, r2
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	440b      	add	r3, r1
 800396c:	335d      	adds	r3, #93	; 0x5d
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	2b04      	cmp	r3, #4
 8003972:	d10a      	bne.n	800398a <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003974:	6879      	ldr	r1, [r7, #4]
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	4613      	mov	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	00db      	lsls	r3, r3, #3
 8003980:	440b      	add	r3, r1
 8003982:	335c      	adds	r3, #92	; 0x5c
 8003984:	2202      	movs	r2, #2
 8003986:	701a      	strb	r2, [r3, #0]
 8003988:	e081      	b.n	8003a8e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800398a:	6879      	ldr	r1, [r7, #4]
 800398c:	68fa      	ldr	r2, [r7, #12]
 800398e:	4613      	mov	r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	4413      	add	r3, r2
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	440b      	add	r3, r1
 8003998:	335d      	adds	r3, #93	; 0x5d
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	2b05      	cmp	r3, #5
 800399e:	d10a      	bne.n	80039b6 <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	68fa      	ldr	r2, [r7, #12]
 80039a4:	4613      	mov	r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	4413      	add	r3, r2
 80039aa:	00db      	lsls	r3, r3, #3
 80039ac:	440b      	add	r3, r1
 80039ae:	335c      	adds	r3, #92	; 0x5c
 80039b0:	2205      	movs	r2, #5
 80039b2:	701a      	strb	r2, [r3, #0]
 80039b4:	e06b      	b.n	8003a8e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80039b6:	6879      	ldr	r1, [r7, #4]
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	4613      	mov	r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	4413      	add	r3, r2
 80039c0:	00db      	lsls	r3, r3, #3
 80039c2:	440b      	add	r3, r1
 80039c4:	335d      	adds	r3, #93	; 0x5d
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	2b06      	cmp	r3, #6
 80039ca:	d00a      	beq.n	80039e2 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80039cc:	6879      	ldr	r1, [r7, #4]
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	4613      	mov	r3, r2
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	4413      	add	r3, r2
 80039d6:	00db      	lsls	r3, r3, #3
 80039d8:	440b      	add	r3, r1
 80039da:	335d      	adds	r3, #93	; 0x5d
 80039dc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80039de:	2b08      	cmp	r3, #8
 80039e0:	d155      	bne.n	8003a8e <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 80039e2:	6879      	ldr	r1, [r7, #4]
 80039e4:	68fa      	ldr	r2, [r7, #12]
 80039e6:	4613      	mov	r3, r2
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	4413      	add	r3, r2
 80039ec:	00db      	lsls	r3, r3, #3
 80039ee:	440b      	add	r3, r1
 80039f0:	3358      	adds	r3, #88	; 0x58
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	1c59      	adds	r1, r3, #1
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	4613      	mov	r3, r2
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	4413      	add	r3, r2
 8003a00:	00db      	lsls	r3, r3, #3
 8003a02:	4403      	add	r3, r0
 8003a04:	3358      	adds	r3, #88	; 0x58
 8003a06:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8003a08:	6879      	ldr	r1, [r7, #4]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	4413      	add	r3, r2
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	440b      	add	r3, r1
 8003a16:	3358      	adds	r3, #88	; 0x58
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2b03      	cmp	r3, #3
 8003a1c:	d914      	bls.n	8003a48 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003a1e:	6879      	ldr	r1, [r7, #4]
 8003a20:	68fa      	ldr	r2, [r7, #12]
 8003a22:	4613      	mov	r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	4413      	add	r3, r2
 8003a28:	00db      	lsls	r3, r3, #3
 8003a2a:	440b      	add	r3, r1
 8003a2c:	3358      	adds	r3, #88	; 0x58
 8003a2e:	2200      	movs	r2, #0
 8003a30:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003a32:	6879      	ldr	r1, [r7, #4]
 8003a34:	68fa      	ldr	r2, [r7, #12]
 8003a36:	4613      	mov	r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	4413      	add	r3, r2
 8003a3c:	00db      	lsls	r3, r3, #3
 8003a3e:	440b      	add	r3, r1
 8003a40:	335c      	adds	r3, #92	; 0x5c
 8003a42:	2204      	movs	r2, #4
 8003a44:	701a      	strb	r2, [r3, #0]
 8003a46:	e009      	b.n	8003a5c <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003a48:	6879      	ldr	r1, [r7, #4]
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	4413      	add	r3, r2
 8003a52:	00db      	lsls	r3, r3, #3
 8003a54:	440b      	add	r3, r1
 8003a56:	335c      	adds	r3, #92	; 0x5c
 8003a58:	2202      	movs	r2, #2
 8003a5a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	015a      	lsls	r2, r3, #5
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	4413      	add	r3, r2
 8003a64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003a72:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003a7a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	015a      	lsls	r2, r3, #5
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	4413      	add	r3, r2
 8003a84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a88:	461a      	mov	r2, r3
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	015a      	lsls	r2, r3, #5
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	4413      	add	r3, r2
 8003a96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	2302      	movs	r3, #2
 8003a9e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	b2d8      	uxtb	r0, r3
 8003aa4:	6879      	ldr	r1, [r7, #4]
 8003aa6:	68fa      	ldr	r2, [r7, #12]
 8003aa8:	4613      	mov	r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	4413      	add	r3, r2
 8003aae:	00db      	lsls	r3, r3, #3
 8003ab0:	440b      	add	r3, r1
 8003ab2:	335c      	adds	r3, #92	; 0x5c
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	4601      	mov	r1, r0
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f009 f994 	bl	800cde8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003ac0:	bf00      	nop
 8003ac2:	3718      	adds	r7, #24
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b08a      	sub	sp, #40	; 0x28
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad8:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	f003 030f 	and.w	r3, r3, #15
 8003ae8:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	0c5b      	lsrs	r3, r3, #17
 8003aee:	f003 030f 	and.w	r3, r3, #15
 8003af2:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	091b      	lsrs	r3, r3, #4
 8003af8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003afc:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d004      	beq.n	8003b0e <HCD_RXQLVL_IRQHandler+0x46>
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	2b05      	cmp	r3, #5
 8003b08:	f000 8082 	beq.w	8003c10 <HCD_RXQLVL_IRQHandler+0x148>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003b0c:	e083      	b.n	8003c16 <HCD_RXQLVL_IRQHandler+0x14e>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d07f      	beq.n	8003c14 <HCD_RXQLVL_IRQHandler+0x14c>
 8003b14:	6879      	ldr	r1, [r7, #4]
 8003b16:	69ba      	ldr	r2, [r7, #24]
 8003b18:	4613      	mov	r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	4413      	add	r3, r2
 8003b1e:	00db      	lsls	r3, r3, #3
 8003b20:	440b      	add	r3, r1
 8003b22:	3344      	adds	r3, #68	; 0x44
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d074      	beq.n	8003c14 <HCD_RXQLVL_IRQHandler+0x14c>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6818      	ldr	r0, [r3, #0]
 8003b2e:	6879      	ldr	r1, [r7, #4]
 8003b30:	69ba      	ldr	r2, [r7, #24]
 8003b32:	4613      	mov	r3, r2
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	4413      	add	r3, r2
 8003b38:	00db      	lsls	r3, r3, #3
 8003b3a:	440b      	add	r3, r1
 8003b3c:	3344      	adds	r3, #68	; 0x44
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	b292      	uxth	r2, r2
 8003b44:	4619      	mov	r1, r3
 8003b46:	f003 faa2 	bl	800708e <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8003b4a:	6879      	ldr	r1, [r7, #4]
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	4413      	add	r3, r2
 8003b54:	00db      	lsls	r3, r3, #3
 8003b56:	440b      	add	r3, r1
 8003b58:	3344      	adds	r3, #68	; 0x44
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	18d1      	adds	r1, r2, r3
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	69ba      	ldr	r2, [r7, #24]
 8003b64:	4613      	mov	r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	4413      	add	r3, r2
 8003b6a:	00db      	lsls	r3, r3, #3
 8003b6c:	4403      	add	r3, r0
 8003b6e:	3344      	adds	r3, #68	; 0x44
 8003b70:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8003b72:	6879      	ldr	r1, [r7, #4]
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	4613      	mov	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	00db      	lsls	r3, r3, #3
 8003b7e:	440b      	add	r3, r1
 8003b80:	334c      	adds	r3, #76	; 0x4c
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	18d1      	adds	r1, r2, r3
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	69ba      	ldr	r2, [r7, #24]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	4413      	add	r3, r2
 8003b92:	00db      	lsls	r3, r3, #3
 8003b94:	4403      	add	r3, r0
 8003b96:	334c      	adds	r3, #76	; 0x4c
 8003b98:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	015a      	lsls	r2, r3, #5
 8003b9e:	6a3b      	ldr	r3, [r7, #32]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ba6:	691a      	ldr	r2, [r3, #16]
 8003ba8:	4b1d      	ldr	r3, [pc, #116]	; (8003c20 <HCD_RXQLVL_IRQHandler+0x158>)
 8003baa:	4013      	ands	r3, r2
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d031      	beq.n	8003c14 <HCD_RXQLVL_IRQHandler+0x14c>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	015a      	lsls	r2, r3, #5
 8003bb4:	6a3b      	ldr	r3, [r7, #32]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003bc6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003bce:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	015a      	lsls	r2, r3, #5
 8003bd4:	6a3b      	ldr	r3, [r7, #32]
 8003bd6:	4413      	add	r3, r2
 8003bd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bdc:	461a      	mov	r2, r3
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8003be2:	6879      	ldr	r1, [r7, #4]
 8003be4:	69ba      	ldr	r2, [r7, #24]
 8003be6:	4613      	mov	r3, r2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	4413      	add	r3, r2
 8003bec:	00db      	lsls	r3, r3, #3
 8003bee:	440b      	add	r3, r1
 8003bf0:	3350      	adds	r3, #80	; 0x50
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	f083 0301 	eor.w	r3, r3, #1
 8003bf8:	b2d8      	uxtb	r0, r3
 8003bfa:	6879      	ldr	r1, [r7, #4]
 8003bfc:	69ba      	ldr	r2, [r7, #24]
 8003bfe:	4613      	mov	r3, r2
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	4413      	add	r3, r2
 8003c04:	00db      	lsls	r3, r3, #3
 8003c06:	440b      	add	r3, r1
 8003c08:	3350      	adds	r3, #80	; 0x50
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	701a      	strb	r2, [r3, #0]
      break;
 8003c0e:	e001      	b.n	8003c14 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8003c10:	bf00      	nop
 8003c12:	e000      	b.n	8003c16 <HCD_RXQLVL_IRQHandler+0x14e>
      break;
 8003c14:	bf00      	nop
  }
}
 8003c16:	bf00      	nop
 8003c18:	3728      	adds	r7, #40	; 0x28
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	1ff80000 	.word	0x1ff80000

08003c24 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003c50:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d10b      	bne.n	8003c74 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f003 0301 	and.w	r3, r3, #1
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d102      	bne.n	8003c6c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f009 f8a2 	bl	800cdb0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	f043 0302 	orr.w	r3, r3, #2
 8003c72:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f003 0308 	and.w	r3, r3, #8
 8003c7a:	2b08      	cmp	r3, #8
 8003c7c:	d132      	bne.n	8003ce4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	f043 0308 	orr.w	r3, r3, #8
 8003c84:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b04      	cmp	r3, #4
 8003c8e:	d126      	bne.n	8003cde <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d113      	bne.n	8003cc0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003c9e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003ca2:	d106      	bne.n	8003cb2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2102      	movs	r1, #2
 8003caa:	4618      	mov	r0, r3
 8003cac:	f003 fb2a 	bl	8007304 <USB_InitFSLSPClkSel>
 8003cb0:	e011      	b.n	8003cd6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2101      	movs	r1, #1
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f003 fb23 	bl	8007304 <USB_InitFSLSPClkSel>
 8003cbe:	e00a      	b.n	8003cd6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d106      	bne.n	8003cd6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003cce:	461a      	mov	r2, r3
 8003cd0:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003cd4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f009 f894 	bl	800ce04 <HAL_HCD_PortEnabled_Callback>
 8003cdc:	e002      	b.n	8003ce4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f009 f89e 	bl	800ce20 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f003 0320 	and.w	r3, r3, #32
 8003cea:	2b20      	cmp	r3, #32
 8003cec:	d103      	bne.n	8003cf6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	f043 0320 	orr.w	r3, r3, #32
 8003cf4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	6013      	str	r3, [r2, #0]
}
 8003d02:	bf00      	nop
 8003d04:	3718      	adds	r7, #24
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
	...

08003d0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e12b      	b.n	8003f76 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d106      	bne.n	8003d38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f7fc fd8e 	bl	8000854 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2224      	movs	r2, #36	; 0x24
 8003d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f022 0201 	bic.w	r2, r2, #1
 8003d4e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d5e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d70:	f001 f9f4 	bl	800515c <HAL_RCC_GetPCLK1Freq>
 8003d74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	4a81      	ldr	r2, [pc, #516]	; (8003f80 <HAL_I2C_Init+0x274>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d807      	bhi.n	8003d90 <HAL_I2C_Init+0x84>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	4a80      	ldr	r2, [pc, #512]	; (8003f84 <HAL_I2C_Init+0x278>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	bf94      	ite	ls
 8003d88:	2301      	movls	r3, #1
 8003d8a:	2300      	movhi	r3, #0
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	e006      	b.n	8003d9e <HAL_I2C_Init+0x92>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	4a7d      	ldr	r2, [pc, #500]	; (8003f88 <HAL_I2C_Init+0x27c>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	bf94      	ite	ls
 8003d98:	2301      	movls	r3, #1
 8003d9a:	2300      	movhi	r3, #0
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e0e7      	b.n	8003f76 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	4a78      	ldr	r2, [pc, #480]	; (8003f8c <HAL_I2C_Init+0x280>)
 8003daa:	fba2 2303 	umull	r2, r3, r2, r3
 8003dae:	0c9b      	lsrs	r3, r3, #18
 8003db0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	68ba      	ldr	r2, [r7, #8]
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	6a1b      	ldr	r3, [r3, #32]
 8003dcc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	4a6a      	ldr	r2, [pc, #424]	; (8003f80 <HAL_I2C_Init+0x274>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d802      	bhi.n	8003de0 <HAL_I2C_Init+0xd4>
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	3301      	adds	r3, #1
 8003dde:	e009      	b.n	8003df4 <HAL_I2C_Init+0xe8>
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003de6:	fb02 f303 	mul.w	r3, r2, r3
 8003dea:	4a69      	ldr	r2, [pc, #420]	; (8003f90 <HAL_I2C_Init+0x284>)
 8003dec:	fba2 2303 	umull	r2, r3, r2, r3
 8003df0:	099b      	lsrs	r3, r3, #6
 8003df2:	3301      	adds	r3, #1
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	6812      	ldr	r2, [r2, #0]
 8003df8:	430b      	orrs	r3, r1
 8003dfa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	69db      	ldr	r3, [r3, #28]
 8003e02:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003e06:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	495c      	ldr	r1, [pc, #368]	; (8003f80 <HAL_I2C_Init+0x274>)
 8003e10:	428b      	cmp	r3, r1
 8003e12:	d819      	bhi.n	8003e48 <HAL_I2C_Init+0x13c>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	1e59      	subs	r1, r3, #1
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e22:	1c59      	adds	r1, r3, #1
 8003e24:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003e28:	400b      	ands	r3, r1
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00a      	beq.n	8003e44 <HAL_I2C_Init+0x138>
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	1e59      	subs	r1, r3, #1
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	005b      	lsls	r3, r3, #1
 8003e38:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e42:	e051      	b.n	8003ee8 <HAL_I2C_Init+0x1dc>
 8003e44:	2304      	movs	r3, #4
 8003e46:	e04f      	b.n	8003ee8 <HAL_I2C_Init+0x1dc>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d111      	bne.n	8003e74 <HAL_I2C_Init+0x168>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	1e58      	subs	r0, r3, #1
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6859      	ldr	r1, [r3, #4]
 8003e58:	460b      	mov	r3, r1
 8003e5a:	005b      	lsls	r3, r3, #1
 8003e5c:	440b      	add	r3, r1
 8003e5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e62:	3301      	adds	r3, #1
 8003e64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	bf0c      	ite	eq
 8003e6c:	2301      	moveq	r3, #1
 8003e6e:	2300      	movne	r3, #0
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	e012      	b.n	8003e9a <HAL_I2C_Init+0x18e>
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	1e58      	subs	r0, r3, #1
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6859      	ldr	r1, [r3, #4]
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	440b      	add	r3, r1
 8003e82:	0099      	lsls	r1, r3, #2
 8003e84:	440b      	add	r3, r1
 8003e86:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	bf0c      	ite	eq
 8003e94:	2301      	moveq	r3, #1
 8003e96:	2300      	movne	r3, #0
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d001      	beq.n	8003ea2 <HAL_I2C_Init+0x196>
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e022      	b.n	8003ee8 <HAL_I2C_Init+0x1dc>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d10e      	bne.n	8003ec8 <HAL_I2C_Init+0x1bc>
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	1e58      	subs	r0, r3, #1
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6859      	ldr	r1, [r3, #4]
 8003eb2:	460b      	mov	r3, r1
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	440b      	add	r3, r1
 8003eb8:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ec2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ec6:	e00f      	b.n	8003ee8 <HAL_I2C_Init+0x1dc>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	1e58      	subs	r0, r3, #1
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6859      	ldr	r1, [r3, #4]
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	440b      	add	r3, r1
 8003ed6:	0099      	lsls	r1, r3, #2
 8003ed8:	440b      	add	r3, r1
 8003eda:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ede:	3301      	adds	r3, #1
 8003ee0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ee4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ee8:	6879      	ldr	r1, [r7, #4]
 8003eea:	6809      	ldr	r1, [r1, #0]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	69da      	ldr	r2, [r3, #28]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a1b      	ldr	r3, [r3, #32]
 8003f02:	431a      	orrs	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	430a      	orrs	r2, r1
 8003f0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003f16:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	6911      	ldr	r1, [r2, #16]
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	68d2      	ldr	r2, [r2, #12]
 8003f22:	4311      	orrs	r1, r2
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	6812      	ldr	r2, [r2, #0]
 8003f28:	430b      	orrs	r3, r1
 8003f2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	695a      	ldr	r2, [r3, #20]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f042 0201 	orr.w	r2, r2, #1
 8003f56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2220      	movs	r2, #32
 8003f62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3710      	adds	r7, #16
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	000186a0 	.word	0x000186a0
 8003f84:	001e847f 	.word	0x001e847f
 8003f88:	003d08ff 	.word	0x003d08ff
 8003f8c:	431bde83 	.word	0x431bde83
 8003f90:	10624dd3 	.word	0x10624dd3

08003f94 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b088      	sub	sp, #32
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d101      	bne.n	8003fa6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e128      	b.n	80041f8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d109      	bne.n	8003fc6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a90      	ldr	r2, [pc, #576]	; (8004200 <HAL_I2S_Init+0x26c>)
 8003fbe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f7fc fcbf 	bl	8000944 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2202      	movs	r2, #2
 8003fca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	69db      	ldr	r3, [r3, #28]
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	6812      	ldr	r2, [r2, #0]
 8003fd8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003fdc:	f023 030f 	bic.w	r3, r3, #15
 8003fe0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d060      	beq.n	80040b4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d102      	bne.n	8004000 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003ffa:	2310      	movs	r3, #16
 8003ffc:	617b      	str	r3, [r7, #20]
 8003ffe:	e001      	b.n	8004004 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004000:	2320      	movs	r3, #32
 8004002:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	2b20      	cmp	r3, #32
 800400a:	d802      	bhi.n	8004012 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004012:	2001      	movs	r0, #1
 8004014:	f001 f9ac 	bl	8005370 <HAL_RCCEx_GetPeriphCLKFreq>
 8004018:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004022:	d125      	bne.n	8004070 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d010      	beq.n	800404e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	68fa      	ldr	r2, [r7, #12]
 8004032:	fbb2 f2f3 	udiv	r2, r2, r3
 8004036:	4613      	mov	r3, r2
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	4413      	add	r3, r2
 800403c:	005b      	lsls	r3, r3, #1
 800403e:	461a      	mov	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	695b      	ldr	r3, [r3, #20]
 8004044:	fbb2 f3f3 	udiv	r3, r2, r3
 8004048:	3305      	adds	r3, #5
 800404a:	613b      	str	r3, [r7, #16]
 800404c:	e01f      	b.n	800408e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	00db      	lsls	r3, r3, #3
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	fbb2 f2f3 	udiv	r2, r2, r3
 8004058:	4613      	mov	r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	4413      	add	r3, r2
 800405e:	005b      	lsls	r3, r3, #1
 8004060:	461a      	mov	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	fbb2 f3f3 	udiv	r3, r2, r3
 800406a:	3305      	adds	r3, #5
 800406c:	613b      	str	r3, [r7, #16]
 800406e:	e00e      	b.n	800408e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004070:	68fa      	ldr	r2, [r7, #12]
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	fbb2 f2f3 	udiv	r2, r2, r3
 8004078:	4613      	mov	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4413      	add	r3, r2
 800407e:	005b      	lsls	r3, r3, #1
 8004080:	461a      	mov	r2, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	fbb2 f3f3 	udiv	r3, r2, r3
 800408a:	3305      	adds	r3, #5
 800408c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	4a5c      	ldr	r2, [pc, #368]	; (8004204 <HAL_I2S_Init+0x270>)
 8004092:	fba2 2303 	umull	r2, r3, r2, r3
 8004096:	08db      	lsrs	r3, r3, #3
 8004098:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	69bb      	ldr	r3, [r7, #24]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	085b      	lsrs	r3, r3, #1
 80040aa:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	021b      	lsls	r3, r3, #8
 80040b0:	61bb      	str	r3, [r7, #24]
 80040b2:	e003      	b.n	80040bc <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80040b4:	2302      	movs	r3, #2
 80040b6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80040b8:	2300      	movs	r3, #0
 80040ba:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d902      	bls.n	80040c8 <HAL_I2S_Init+0x134>
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	2bff      	cmp	r3, #255	; 0xff
 80040c6:	d907      	bls.n	80040d8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040cc:	f043 0210 	orr.w	r2, r3, #16
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e08f      	b.n	80041f8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	691a      	ldr	r2, [r3, #16]
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	ea42 0103 	orr.w	r1, r2, r3
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	69fa      	ldr	r2, [r7, #28]
 80040e8:	430a      	orrs	r2, r1
 80040ea:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	69db      	ldr	r3, [r3, #28]
 80040f2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80040f6:	f023 030f 	bic.w	r3, r3, #15
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	6851      	ldr	r1, [r2, #4]
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	6892      	ldr	r2, [r2, #8]
 8004102:	4311      	orrs	r1, r2
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	68d2      	ldr	r2, [r2, #12]
 8004108:	4311      	orrs	r1, r2
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	6992      	ldr	r2, [r2, #24]
 800410e:	430a      	orrs	r2, r1
 8004110:	431a      	orrs	r2, r3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800411a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a1b      	ldr	r3, [r3, #32]
 8004120:	2b01      	cmp	r3, #1
 8004122:	d161      	bne.n	80041e8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4a38      	ldr	r2, [pc, #224]	; (8004208 <HAL_I2S_Init+0x274>)
 8004128:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a37      	ldr	r2, [pc, #220]	; (800420c <HAL_I2S_Init+0x278>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d101      	bne.n	8004138 <HAL_I2S_Init+0x1a4>
 8004134:	4b36      	ldr	r3, [pc, #216]	; (8004210 <HAL_I2S_Init+0x27c>)
 8004136:	e001      	b.n	800413c <HAL_I2S_Init+0x1a8>
 8004138:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800413c:	69db      	ldr	r3, [r3, #28]
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	6812      	ldr	r2, [r2, #0]
 8004142:	4932      	ldr	r1, [pc, #200]	; (800420c <HAL_I2S_Init+0x278>)
 8004144:	428a      	cmp	r2, r1
 8004146:	d101      	bne.n	800414c <HAL_I2S_Init+0x1b8>
 8004148:	4a31      	ldr	r2, [pc, #196]	; (8004210 <HAL_I2S_Init+0x27c>)
 800414a:	e001      	b.n	8004150 <HAL_I2S_Init+0x1bc>
 800414c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004150:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004154:	f023 030f 	bic.w	r3, r3, #15
 8004158:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a2b      	ldr	r2, [pc, #172]	; (800420c <HAL_I2S_Init+0x278>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d101      	bne.n	8004168 <HAL_I2S_Init+0x1d4>
 8004164:	4b2a      	ldr	r3, [pc, #168]	; (8004210 <HAL_I2S_Init+0x27c>)
 8004166:	e001      	b.n	800416c <HAL_I2S_Init+0x1d8>
 8004168:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800416c:	2202      	movs	r2, #2
 800416e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a25      	ldr	r2, [pc, #148]	; (800420c <HAL_I2S_Init+0x278>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d101      	bne.n	800417e <HAL_I2S_Init+0x1ea>
 800417a:	4b25      	ldr	r3, [pc, #148]	; (8004210 <HAL_I2S_Init+0x27c>)
 800417c:	e001      	b.n	8004182 <HAL_I2S_Init+0x1ee>
 800417e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004182:	69db      	ldr	r3, [r3, #28]
 8004184:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800418e:	d003      	beq.n	8004198 <HAL_I2S_Init+0x204>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d103      	bne.n	80041a0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004198:	f44f 7380 	mov.w	r3, #256	; 0x100
 800419c:	613b      	str	r3, [r7, #16]
 800419e:	e001      	b.n	80041a4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80041a0:	2300      	movs	r3, #0
 80041a2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	b299      	uxth	r1, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80041ba:	4303      	orrs	r3, r0
 80041bc:	b29b      	uxth	r3, r3
 80041be:	430b      	orrs	r3, r1
 80041c0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80041c2:	4313      	orrs	r3, r2
 80041c4:	b29a      	uxth	r2, r3
 80041c6:	897b      	ldrh	r3, [r7, #10]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80041d0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a0d      	ldr	r2, [pc, #52]	; (800420c <HAL_I2S_Init+0x278>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d101      	bne.n	80041e0 <HAL_I2S_Init+0x24c>
 80041dc:	4b0c      	ldr	r3, [pc, #48]	; (8004210 <HAL_I2S_Init+0x27c>)
 80041de:	e001      	b.n	80041e4 <HAL_I2S_Init+0x250>
 80041e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80041e4:	897a      	ldrh	r2, [r7, #10]
 80041e6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2201      	movs	r2, #1
 80041f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3720      	adds	r7, #32
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	0800430b 	.word	0x0800430b
 8004204:	cccccccd 	.word	0xcccccccd
 8004208:	08004421 	.word	0x08004421
 800420c:	40003800 	.word	0x40003800
 8004210:	40003400 	.word	0x40003400

08004214 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800421c:	bf00      	nop
 800421e:	370c      	adds	r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004244:	bf00      	nop
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425c:	881a      	ldrh	r2, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004268:	1c9a      	adds	r2, r3, #2
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004272:	b29b      	uxth	r3, r3
 8004274:	3b01      	subs	r3, #1
 8004276:	b29a      	uxth	r2, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004280:	b29b      	uxth	r3, r3
 8004282:	2b00      	cmp	r3, #0
 8004284:	d10e      	bne.n	80042a4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	685a      	ldr	r2, [r3, #4]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004294:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2201      	movs	r2, #1
 800429a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f7ff ffb8 	bl	8004214 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80042a4:	bf00      	nop
 80042a6:	3708      	adds	r7, #8
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	68da      	ldr	r2, [r3, #12]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042be:	b292      	uxth	r2, r2
 80042c0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c6:	1c9a      	adds	r2, r3, #2
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	3b01      	subs	r3, #1
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80042de:	b29b      	uxth	r3, r3
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d10e      	bne.n	8004302 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	685a      	ldr	r2, [r3, #4]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80042f2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f7ff ff93 	bl	8004228 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004302:	bf00      	nop
 8004304:	3708      	adds	r7, #8
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}

0800430a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800430a:	b580      	push	{r7, lr}
 800430c:	b086      	sub	sp, #24
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004320:	b2db      	uxtb	r3, r3
 8004322:	2b04      	cmp	r3, #4
 8004324:	d13a      	bne.n	800439c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	f003 0301 	and.w	r3, r3, #1
 800432c:	2b01      	cmp	r3, #1
 800432e:	d109      	bne.n	8004344 <I2S_IRQHandler+0x3a>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800433a:	2b40      	cmp	r3, #64	; 0x40
 800433c:	d102      	bne.n	8004344 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f7ff ffb4 	bl	80042ac <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800434a:	2b40      	cmp	r3, #64	; 0x40
 800434c:	d126      	bne.n	800439c <I2S_IRQHandler+0x92>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f003 0320 	and.w	r3, r3, #32
 8004358:	2b20      	cmp	r3, #32
 800435a:	d11f      	bne.n	800439c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	685a      	ldr	r2, [r3, #4]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800436a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800436c:	2300      	movs	r3, #0
 800436e:	613b      	str	r3, [r7, #16]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	613b      	str	r3, [r7, #16]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	613b      	str	r3, [r7, #16]
 8004380:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800438e:	f043 0202 	orr.w	r2, r3, #2
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f7ff ff50 	bl	800423c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	2b03      	cmp	r3, #3
 80043a6:	d136      	bne.n	8004416 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d109      	bne.n	80043c6 <I2S_IRQHandler+0xbc>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043bc:	2b80      	cmp	r3, #128	; 0x80
 80043be:	d102      	bne.n	80043c6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f7ff ff45 	bl	8004250 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	f003 0308 	and.w	r3, r3, #8
 80043cc:	2b08      	cmp	r3, #8
 80043ce:	d122      	bne.n	8004416 <I2S_IRQHandler+0x10c>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f003 0320 	and.w	r3, r3, #32
 80043da:	2b20      	cmp	r3, #32
 80043dc:	d11b      	bne.n	8004416 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	685a      	ldr	r2, [r3, #4]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80043ec:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80043ee:	2300      	movs	r3, #0
 80043f0:	60fb      	str	r3, [r7, #12]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	60fb      	str	r3, [r7, #12]
 80043fa:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004408:	f043 0204 	orr.w	r2, r3, #4
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	f7ff ff13 	bl	800423c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004416:	bf00      	nop
 8004418:	3718      	adds	r7, #24
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
	...

08004420 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b088      	sub	sp, #32
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4aa2      	ldr	r2, [pc, #648]	; (80046c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d101      	bne.n	800443e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800443a:	4ba2      	ldr	r3, [pc, #648]	; (80046c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800443c:	e001      	b.n	8004442 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800443e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a9b      	ldr	r2, [pc, #620]	; (80046c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d101      	bne.n	800445c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004458:	4b9a      	ldr	r3, [pc, #616]	; (80046c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800445a:	e001      	b.n	8004460 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800445c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800446c:	d004      	beq.n	8004478 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	f040 8099 	bne.w	80045aa <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b02      	cmp	r3, #2
 8004480:	d107      	bne.n	8004492 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004488:	2b00      	cmp	r3, #0
 800448a:	d002      	beq.n	8004492 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f000 f925 	bl	80046dc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	f003 0301 	and.w	r3, r3, #1
 8004498:	2b01      	cmp	r3, #1
 800449a:	d107      	bne.n	80044ac <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d002      	beq.n	80044ac <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 f9c8 	bl	800483c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044b2:	2b40      	cmp	r3, #64	; 0x40
 80044b4:	d13a      	bne.n	800452c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	f003 0320 	and.w	r3, r3, #32
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d035      	beq.n	800452c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a7e      	ldr	r2, [pc, #504]	; (80046c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d101      	bne.n	80044ce <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80044ca:	4b7e      	ldr	r3, [pc, #504]	; (80046c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80044cc:	e001      	b.n	80044d2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80044ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044d2:	685a      	ldr	r2, [r3, #4]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4979      	ldr	r1, [pc, #484]	; (80046c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80044da:	428b      	cmp	r3, r1
 80044dc:	d101      	bne.n	80044e2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80044de:	4b79      	ldr	r3, [pc, #484]	; (80046c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80044e0:	e001      	b.n	80044e6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80044e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044e6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80044ea:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	685a      	ldr	r2, [r3, #4]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80044fa:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80044fc:	2300      	movs	r3, #0
 80044fe:	60fb      	str	r3, [r7, #12]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	60fb      	str	r3, [r7, #12]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	60fb      	str	r3, [r7, #12]
 8004510:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2201      	movs	r2, #1
 8004516:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800451e:	f043 0202 	orr.w	r2, r3, #2
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7ff fe88 	bl	800423c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	f003 0308 	and.w	r3, r3, #8
 8004532:	2b08      	cmp	r3, #8
 8004534:	f040 80be 	bne.w	80046b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	f003 0320 	and.w	r3, r3, #32
 800453e:	2b00      	cmp	r3, #0
 8004540:	f000 80b8 	beq.w	80046b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	685a      	ldr	r2, [r3, #4]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004552:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a59      	ldr	r2, [pc, #356]	; (80046c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d101      	bne.n	8004562 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800455e:	4b59      	ldr	r3, [pc, #356]	; (80046c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004560:	e001      	b.n	8004566 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004562:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004566:	685a      	ldr	r2, [r3, #4]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4954      	ldr	r1, [pc, #336]	; (80046c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800456e:	428b      	cmp	r3, r1
 8004570:	d101      	bne.n	8004576 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004572:	4b54      	ldr	r3, [pc, #336]	; (80046c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004574:	e001      	b.n	800457a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004576:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800457a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800457e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004580:	2300      	movs	r3, #0
 8004582:	60bb      	str	r3, [r7, #8]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	60bb      	str	r3, [r7, #8]
 800458c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800459a:	f043 0204 	orr.w	r2, r3, #4
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7ff fe4a 	bl	800423c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80045a8:	e084      	b.n	80046b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80045aa:	69bb      	ldr	r3, [r7, #24]
 80045ac:	f003 0302 	and.w	r3, r3, #2
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d107      	bne.n	80045c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d002      	beq.n	80045c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 f8be 	bl	8004740 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	f003 0301 	and.w	r3, r3, #1
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d107      	bne.n	80045de <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d002      	beq.n	80045de <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 f8fd 	bl	80047d8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045e4:	2b40      	cmp	r3, #64	; 0x40
 80045e6:	d12f      	bne.n	8004648 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	f003 0320 	and.w	r3, r3, #32
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d02a      	beq.n	8004648 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	685a      	ldr	r2, [r3, #4]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004600:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a2e      	ldr	r2, [pc, #184]	; (80046c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d101      	bne.n	8004610 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800460c:	4b2d      	ldr	r3, [pc, #180]	; (80046c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800460e:	e001      	b.n	8004614 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004610:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004614:	685a      	ldr	r2, [r3, #4]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4929      	ldr	r1, [pc, #164]	; (80046c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800461c:	428b      	cmp	r3, r1
 800461e:	d101      	bne.n	8004624 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004620:	4b28      	ldr	r3, [pc, #160]	; (80046c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004622:	e001      	b.n	8004628 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004624:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004628:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800462c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2201      	movs	r2, #1
 8004632:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800463a:	f043 0202 	orr.w	r2, r3, #2
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f7ff fdfa 	bl	800423c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	f003 0308 	and.w	r3, r3, #8
 800464e:	2b08      	cmp	r3, #8
 8004650:	d131      	bne.n	80046b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	f003 0320 	and.w	r3, r3, #32
 8004658:	2b00      	cmp	r3, #0
 800465a:	d02c      	beq.n	80046b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a17      	ldr	r2, [pc, #92]	; (80046c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d101      	bne.n	800466a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004666:	4b17      	ldr	r3, [pc, #92]	; (80046c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004668:	e001      	b.n	800466e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800466a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800466e:	685a      	ldr	r2, [r3, #4]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4912      	ldr	r1, [pc, #72]	; (80046c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004676:	428b      	cmp	r3, r1
 8004678:	d101      	bne.n	800467e <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800467a:	4b12      	ldr	r3, [pc, #72]	; (80046c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800467c:	e001      	b.n	8004682 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800467e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004682:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004686:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	685a      	ldr	r2, [r3, #4]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004696:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a4:	f043 0204 	orr.w	r2, r3, #4
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f7ff fdc5 	bl	800423c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80046b2:	e000      	b.n	80046b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80046b4:	bf00      	nop
}
 80046b6:	bf00      	nop
 80046b8:	3720      	adds	r7, #32
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	40003800 	.word	0x40003800
 80046c4:	40003400 	.word	0x40003400

080046c8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80046d0:	bf00      	nop
 80046d2:	370c      	adds	r7, #12
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr

080046dc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e8:	1c99      	adds	r1, r3, #2
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	6251      	str	r1, [r2, #36]	; 0x24
 80046ee:	881a      	ldrh	r2, [r3, #0]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	3b01      	subs	r3, #1
 80046fe:	b29a      	uxth	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004708:	b29b      	uxth	r3, r3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d113      	bne.n	8004736 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	685a      	ldr	r2, [r3, #4]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800471c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004722:	b29b      	uxth	r3, r3
 8004724:	2b00      	cmp	r3, #0
 8004726:	d106      	bne.n	8004736 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f7ff ffc9 	bl	80046c8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004736:	bf00      	nop
 8004738:	3708      	adds	r7, #8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
	...

08004740 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474c:	1c99      	adds	r1, r3, #2
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	6251      	str	r1, [r2, #36]	; 0x24
 8004752:	8819      	ldrh	r1, [r3, #0]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a1d      	ldr	r2, [pc, #116]	; (80047d0 <I2SEx_TxISR_I2SExt+0x90>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d101      	bne.n	8004762 <I2SEx_TxISR_I2SExt+0x22>
 800475e:	4b1d      	ldr	r3, [pc, #116]	; (80047d4 <I2SEx_TxISR_I2SExt+0x94>)
 8004760:	e001      	b.n	8004766 <I2SEx_TxISR_I2SExt+0x26>
 8004762:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004766:	460a      	mov	r2, r1
 8004768:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800476e:	b29b      	uxth	r3, r3
 8004770:	3b01      	subs	r3, #1
 8004772:	b29a      	uxth	r2, r3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800477c:	b29b      	uxth	r3, r3
 800477e:	2b00      	cmp	r3, #0
 8004780:	d121      	bne.n	80047c6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a12      	ldr	r2, [pc, #72]	; (80047d0 <I2SEx_TxISR_I2SExt+0x90>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d101      	bne.n	8004790 <I2SEx_TxISR_I2SExt+0x50>
 800478c:	4b11      	ldr	r3, [pc, #68]	; (80047d4 <I2SEx_TxISR_I2SExt+0x94>)
 800478e:	e001      	b.n	8004794 <I2SEx_TxISR_I2SExt+0x54>
 8004790:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004794:	685a      	ldr	r2, [r3, #4]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	490d      	ldr	r1, [pc, #52]	; (80047d0 <I2SEx_TxISR_I2SExt+0x90>)
 800479c:	428b      	cmp	r3, r1
 800479e:	d101      	bne.n	80047a4 <I2SEx_TxISR_I2SExt+0x64>
 80047a0:	4b0c      	ldr	r3, [pc, #48]	; (80047d4 <I2SEx_TxISR_I2SExt+0x94>)
 80047a2:	e001      	b.n	80047a8 <I2SEx_TxISR_I2SExt+0x68>
 80047a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80047a8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80047ac:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d106      	bne.n	80047c6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f7ff ff81 	bl	80046c8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80047c6:	bf00      	nop
 80047c8:	3708      	adds	r7, #8
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	40003800 	.word	0x40003800
 80047d4:	40003400 	.word	0x40003400

080047d8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b082      	sub	sp, #8
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	68d8      	ldr	r0, [r3, #12]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ea:	1c99      	adds	r1, r3, #2
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	62d1      	str	r1, [r2, #44]	; 0x2c
 80047f0:	b282      	uxth	r2, r0
 80047f2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	3b01      	subs	r3, #1
 80047fc:	b29a      	uxth	r2, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004806:	b29b      	uxth	r3, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	d113      	bne.n	8004834 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685a      	ldr	r2, [r3, #4]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800481a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004820:	b29b      	uxth	r3, r3
 8004822:	2b00      	cmp	r3, #0
 8004824:	d106      	bne.n	8004834 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2201      	movs	r2, #1
 800482a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f7ff ff4a 	bl	80046c8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004834:	bf00      	nop
 8004836:	3708      	adds	r7, #8
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a20      	ldr	r2, [pc, #128]	; (80048cc <I2SEx_RxISR_I2SExt+0x90>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d101      	bne.n	8004852 <I2SEx_RxISR_I2SExt+0x16>
 800484e:	4b20      	ldr	r3, [pc, #128]	; (80048d0 <I2SEx_RxISR_I2SExt+0x94>)
 8004850:	e001      	b.n	8004856 <I2SEx_RxISR_I2SExt+0x1a>
 8004852:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004856:	68d8      	ldr	r0, [r3, #12]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800485c:	1c99      	adds	r1, r3, #2
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004862:	b282      	uxth	r2, r0
 8004864:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800486a:	b29b      	uxth	r3, r3
 800486c:	3b01      	subs	r3, #1
 800486e:	b29a      	uxth	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004878:	b29b      	uxth	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d121      	bne.n	80048c2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a12      	ldr	r2, [pc, #72]	; (80048cc <I2SEx_RxISR_I2SExt+0x90>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d101      	bne.n	800488c <I2SEx_RxISR_I2SExt+0x50>
 8004888:	4b11      	ldr	r3, [pc, #68]	; (80048d0 <I2SEx_RxISR_I2SExt+0x94>)
 800488a:	e001      	b.n	8004890 <I2SEx_RxISR_I2SExt+0x54>
 800488c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	490d      	ldr	r1, [pc, #52]	; (80048cc <I2SEx_RxISR_I2SExt+0x90>)
 8004898:	428b      	cmp	r3, r1
 800489a:	d101      	bne.n	80048a0 <I2SEx_RxISR_I2SExt+0x64>
 800489c:	4b0c      	ldr	r3, [pc, #48]	; (80048d0 <I2SEx_RxISR_I2SExt+0x94>)
 800489e:	e001      	b.n	80048a4 <I2SEx_RxISR_I2SExt+0x68>
 80048a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80048a4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80048a8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d106      	bne.n	80048c2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f7ff ff03 	bl	80046c8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80048c2:	bf00      	nop
 80048c4:	3708      	adds	r7, #8
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	40003800 	.word	0x40003800
 80048d0:	40003400 	.word	0x40003400

080048d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d101      	bne.n	80048e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e25b      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d075      	beq.n	80049de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80048f2:	4ba3      	ldr	r3, [pc, #652]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f003 030c 	and.w	r3, r3, #12
 80048fa:	2b04      	cmp	r3, #4
 80048fc:	d00c      	beq.n	8004918 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048fe:	4ba0      	ldr	r3, [pc, #640]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004906:	2b08      	cmp	r3, #8
 8004908:	d112      	bne.n	8004930 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800490a:	4b9d      	ldr	r3, [pc, #628]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004912:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004916:	d10b      	bne.n	8004930 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004918:	4b99      	ldr	r3, [pc, #612]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d05b      	beq.n	80049dc <HAL_RCC_OscConfig+0x108>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d157      	bne.n	80049dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e236      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004938:	d106      	bne.n	8004948 <HAL_RCC_OscConfig+0x74>
 800493a:	4b91      	ldr	r3, [pc, #580]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a90      	ldr	r2, [pc, #576]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004940:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004944:	6013      	str	r3, [r2, #0]
 8004946:	e01d      	b.n	8004984 <HAL_RCC_OscConfig+0xb0>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004950:	d10c      	bne.n	800496c <HAL_RCC_OscConfig+0x98>
 8004952:	4b8b      	ldr	r3, [pc, #556]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a8a      	ldr	r2, [pc, #552]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004958:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800495c:	6013      	str	r3, [r2, #0]
 800495e:	4b88      	ldr	r3, [pc, #544]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a87      	ldr	r2, [pc, #540]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004968:	6013      	str	r3, [r2, #0]
 800496a:	e00b      	b.n	8004984 <HAL_RCC_OscConfig+0xb0>
 800496c:	4b84      	ldr	r3, [pc, #528]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a83      	ldr	r2, [pc, #524]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004972:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004976:	6013      	str	r3, [r2, #0]
 8004978:	4b81      	ldr	r3, [pc, #516]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a80      	ldr	r2, [pc, #512]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 800497e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004982:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d013      	beq.n	80049b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800498c:	f7fc fd86 	bl	800149c <HAL_GetTick>
 8004990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004992:	e008      	b.n	80049a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004994:	f7fc fd82 	bl	800149c <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	2b64      	cmp	r3, #100	; 0x64
 80049a0:	d901      	bls.n	80049a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	e1fb      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049a6:	4b76      	ldr	r3, [pc, #472]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d0f0      	beq.n	8004994 <HAL_RCC_OscConfig+0xc0>
 80049b2:	e014      	b.n	80049de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049b4:	f7fc fd72 	bl	800149c <HAL_GetTick>
 80049b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ba:	e008      	b.n	80049ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049bc:	f7fc fd6e 	bl	800149c <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b64      	cmp	r3, #100	; 0x64
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e1e7      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ce:	4b6c      	ldr	r3, [pc, #432]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1f0      	bne.n	80049bc <HAL_RCC_OscConfig+0xe8>
 80049da:	e000      	b.n	80049de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d063      	beq.n	8004ab2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80049ea:	4b65      	ldr	r3, [pc, #404]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f003 030c 	and.w	r3, r3, #12
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d00b      	beq.n	8004a0e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049f6:	4b62      	ldr	r3, [pc, #392]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80049fe:	2b08      	cmp	r3, #8
 8004a00:	d11c      	bne.n	8004a3c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a02:	4b5f      	ldr	r3, [pc, #380]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d116      	bne.n	8004a3c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a0e:	4b5c      	ldr	r3, [pc, #368]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d005      	beq.n	8004a26 <HAL_RCC_OscConfig+0x152>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d001      	beq.n	8004a26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e1bb      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a26:	4b56      	ldr	r3, [pc, #344]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	00db      	lsls	r3, r3, #3
 8004a34:	4952      	ldr	r1, [pc, #328]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a3a:	e03a      	b.n	8004ab2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d020      	beq.n	8004a86 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a44:	4b4f      	ldr	r3, [pc, #316]	; (8004b84 <HAL_RCC_OscConfig+0x2b0>)
 8004a46:	2201      	movs	r2, #1
 8004a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a4a:	f7fc fd27 	bl	800149c <HAL_GetTick>
 8004a4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a50:	e008      	b.n	8004a64 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a52:	f7fc fd23 	bl	800149c <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	d901      	bls.n	8004a64 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a60:	2303      	movs	r3, #3
 8004a62:	e19c      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a64:	4b46      	ldr	r3, [pc, #280]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d0f0      	beq.n	8004a52 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a70:	4b43      	ldr	r3, [pc, #268]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	00db      	lsls	r3, r3, #3
 8004a7e:	4940      	ldr	r1, [pc, #256]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004a80:	4313      	orrs	r3, r2
 8004a82:	600b      	str	r3, [r1, #0]
 8004a84:	e015      	b.n	8004ab2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a86:	4b3f      	ldr	r3, [pc, #252]	; (8004b84 <HAL_RCC_OscConfig+0x2b0>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a8c:	f7fc fd06 	bl	800149c <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a94:	f7fc fd02 	bl	800149c <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e17b      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004aa6:	4b36      	ldr	r3, [pc, #216]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1f0      	bne.n	8004a94 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d030      	beq.n	8004b20 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d016      	beq.n	8004af4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ac6:	4b30      	ldr	r3, [pc, #192]	; (8004b88 <HAL_RCC_OscConfig+0x2b4>)
 8004ac8:	2201      	movs	r2, #1
 8004aca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004acc:	f7fc fce6 	bl	800149c <HAL_GetTick>
 8004ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ad2:	e008      	b.n	8004ae6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ad4:	f7fc fce2 	bl	800149c <HAL_GetTick>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d901      	bls.n	8004ae6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e15b      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ae6:	4b26      	ldr	r3, [pc, #152]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004ae8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004aea:	f003 0302 	and.w	r3, r3, #2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d0f0      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x200>
 8004af2:	e015      	b.n	8004b20 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004af4:	4b24      	ldr	r3, [pc, #144]	; (8004b88 <HAL_RCC_OscConfig+0x2b4>)
 8004af6:	2200      	movs	r2, #0
 8004af8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004afa:	f7fc fccf 	bl	800149c <HAL_GetTick>
 8004afe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b00:	e008      	b.n	8004b14 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b02:	f7fc fccb 	bl	800149c <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d901      	bls.n	8004b14 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e144      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b14:	4b1a      	ldr	r3, [pc, #104]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004b16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b18:	f003 0302 	and.w	r3, r3, #2
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d1f0      	bne.n	8004b02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0304 	and.w	r3, r3, #4
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f000 80a0 	beq.w	8004c6e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b32:	4b13      	ldr	r3, [pc, #76]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d10f      	bne.n	8004b5e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b3e:	2300      	movs	r3, #0
 8004b40:	60bb      	str	r3, [r7, #8]
 8004b42:	4b0f      	ldr	r3, [pc, #60]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b46:	4a0e      	ldr	r2, [pc, #56]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004b48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b4c:	6413      	str	r3, [r2, #64]	; 0x40
 8004b4e:	4b0c      	ldr	r3, [pc, #48]	; (8004b80 <HAL_RCC_OscConfig+0x2ac>)
 8004b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b56:	60bb      	str	r3, [r7, #8]
 8004b58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b5e:	4b0b      	ldr	r3, [pc, #44]	; (8004b8c <HAL_RCC_OscConfig+0x2b8>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d121      	bne.n	8004bae <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b6a:	4b08      	ldr	r3, [pc, #32]	; (8004b8c <HAL_RCC_OscConfig+0x2b8>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a07      	ldr	r2, [pc, #28]	; (8004b8c <HAL_RCC_OscConfig+0x2b8>)
 8004b70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b76:	f7fc fc91 	bl	800149c <HAL_GetTick>
 8004b7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b7c:	e011      	b.n	8004ba2 <HAL_RCC_OscConfig+0x2ce>
 8004b7e:	bf00      	nop
 8004b80:	40023800 	.word	0x40023800
 8004b84:	42470000 	.word	0x42470000
 8004b88:	42470e80 	.word	0x42470e80
 8004b8c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b90:	f7fc fc84 	bl	800149c <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d901      	bls.n	8004ba2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e0fd      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ba2:	4b81      	ldr	r3, [pc, #516]	; (8004da8 <HAL_RCC_OscConfig+0x4d4>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d0f0      	beq.n	8004b90 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d106      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x2f0>
 8004bb6:	4b7d      	ldr	r3, [pc, #500]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bba:	4a7c      	ldr	r2, [pc, #496]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004bbc:	f043 0301 	orr.w	r3, r3, #1
 8004bc0:	6713      	str	r3, [r2, #112]	; 0x70
 8004bc2:	e01c      	b.n	8004bfe <HAL_RCC_OscConfig+0x32a>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	2b05      	cmp	r3, #5
 8004bca:	d10c      	bne.n	8004be6 <HAL_RCC_OscConfig+0x312>
 8004bcc:	4b77      	ldr	r3, [pc, #476]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bd0:	4a76      	ldr	r2, [pc, #472]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004bd2:	f043 0304 	orr.w	r3, r3, #4
 8004bd6:	6713      	str	r3, [r2, #112]	; 0x70
 8004bd8:	4b74      	ldr	r3, [pc, #464]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004bda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bdc:	4a73      	ldr	r2, [pc, #460]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004bde:	f043 0301 	orr.w	r3, r3, #1
 8004be2:	6713      	str	r3, [r2, #112]	; 0x70
 8004be4:	e00b      	b.n	8004bfe <HAL_RCC_OscConfig+0x32a>
 8004be6:	4b71      	ldr	r3, [pc, #452]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bea:	4a70      	ldr	r2, [pc, #448]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004bec:	f023 0301 	bic.w	r3, r3, #1
 8004bf0:	6713      	str	r3, [r2, #112]	; 0x70
 8004bf2:	4b6e      	ldr	r3, [pc, #440]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bf6:	4a6d      	ldr	r2, [pc, #436]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004bf8:	f023 0304 	bic.w	r3, r3, #4
 8004bfc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d015      	beq.n	8004c32 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c06:	f7fc fc49 	bl	800149c <HAL_GetTick>
 8004c0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c0c:	e00a      	b.n	8004c24 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c0e:	f7fc fc45 	bl	800149c <HAL_GetTick>
 8004c12:	4602      	mov	r2, r0
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d901      	bls.n	8004c24 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e0bc      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c24:	4b61      	ldr	r3, [pc, #388]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004c26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c28:	f003 0302 	and.w	r3, r3, #2
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d0ee      	beq.n	8004c0e <HAL_RCC_OscConfig+0x33a>
 8004c30:	e014      	b.n	8004c5c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c32:	f7fc fc33 	bl	800149c <HAL_GetTick>
 8004c36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c38:	e00a      	b.n	8004c50 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c3a:	f7fc fc2f 	bl	800149c <HAL_GetTick>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	1ad3      	subs	r3, r2, r3
 8004c44:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d901      	bls.n	8004c50 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e0a6      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c50:	4b56      	ldr	r3, [pc, #344]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1ee      	bne.n	8004c3a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c5c:	7dfb      	ldrb	r3, [r7, #23]
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d105      	bne.n	8004c6e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c62:	4b52      	ldr	r3, [pc, #328]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c66:	4a51      	ldr	r2, [pc, #324]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004c68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c6c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	699b      	ldr	r3, [r3, #24]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 8092 	beq.w	8004d9c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c78:	4b4c      	ldr	r3, [pc, #304]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	f003 030c 	and.w	r3, r3, #12
 8004c80:	2b08      	cmp	r3, #8
 8004c82:	d05c      	beq.n	8004d3e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	2b02      	cmp	r3, #2
 8004c8a:	d141      	bne.n	8004d10 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c8c:	4b48      	ldr	r3, [pc, #288]	; (8004db0 <HAL_RCC_OscConfig+0x4dc>)
 8004c8e:	2200      	movs	r2, #0
 8004c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c92:	f7fc fc03 	bl	800149c <HAL_GetTick>
 8004c96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c98:	e008      	b.n	8004cac <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c9a:	f7fc fbff 	bl	800149c <HAL_GetTick>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d901      	bls.n	8004cac <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	e078      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cac:	4b3f      	ldr	r3, [pc, #252]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1f0      	bne.n	8004c9a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	69da      	ldr	r2, [r3, #28]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	431a      	orrs	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc6:	019b      	lsls	r3, r3, #6
 8004cc8:	431a      	orrs	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cce:	085b      	lsrs	r3, r3, #1
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	041b      	lsls	r3, r3, #16
 8004cd4:	431a      	orrs	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cda:	061b      	lsls	r3, r3, #24
 8004cdc:	4933      	ldr	r1, [pc, #204]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ce2:	4b33      	ldr	r3, [pc, #204]	; (8004db0 <HAL_RCC_OscConfig+0x4dc>)
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ce8:	f7fc fbd8 	bl	800149c <HAL_GetTick>
 8004cec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cee:	e008      	b.n	8004d02 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cf0:	f7fc fbd4 	bl	800149c <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d901      	bls.n	8004d02 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e04d      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d02:	4b2a      	ldr	r3, [pc, #168]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d0f0      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x41c>
 8004d0e:	e045      	b.n	8004d9c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d10:	4b27      	ldr	r3, [pc, #156]	; (8004db0 <HAL_RCC_OscConfig+0x4dc>)
 8004d12:	2200      	movs	r2, #0
 8004d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d16:	f7fc fbc1 	bl	800149c <HAL_GetTick>
 8004d1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d1c:	e008      	b.n	8004d30 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d1e:	f7fc fbbd 	bl	800149c <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d901      	bls.n	8004d30 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	e036      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d30:	4b1e      	ldr	r3, [pc, #120]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1f0      	bne.n	8004d1e <HAL_RCC_OscConfig+0x44a>
 8004d3c:	e02e      	b.n	8004d9c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	699b      	ldr	r3, [r3, #24]
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d101      	bne.n	8004d4a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e029      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d4a:	4b18      	ldr	r3, [pc, #96]	; (8004dac <HAL_RCC_OscConfig+0x4d8>)
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	69db      	ldr	r3, [r3, #28]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d11c      	bne.n	8004d98 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d115      	bne.n	8004d98 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004d6c:	68fa      	ldr	r2, [r7, #12]
 8004d6e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004d72:	4013      	ands	r3, r2
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d10d      	bne.n	8004d98 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d106      	bne.n	8004d98 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d001      	beq.n	8004d9c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e000      	b.n	8004d9e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3718      	adds	r7, #24
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	40007000 	.word	0x40007000
 8004dac:	40023800 	.word	0x40023800
 8004db0:	42470060 	.word	0x42470060

08004db4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d101      	bne.n	8004dc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e0cc      	b.n	8004f62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004dc8:	4b68      	ldr	r3, [pc, #416]	; (8004f6c <HAL_RCC_ClockConfig+0x1b8>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 030f 	and.w	r3, r3, #15
 8004dd0:	683a      	ldr	r2, [r7, #0]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d90c      	bls.n	8004df0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dd6:	4b65      	ldr	r3, [pc, #404]	; (8004f6c <HAL_RCC_ClockConfig+0x1b8>)
 8004dd8:	683a      	ldr	r2, [r7, #0]
 8004dda:	b2d2      	uxtb	r2, r2
 8004ddc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dde:	4b63      	ldr	r3, [pc, #396]	; (8004f6c <HAL_RCC_ClockConfig+0x1b8>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 030f 	and.w	r3, r3, #15
 8004de6:	683a      	ldr	r2, [r7, #0]
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d001      	beq.n	8004df0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	e0b8      	b.n	8004f62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d020      	beq.n	8004e3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0304 	and.w	r3, r3, #4
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d005      	beq.n	8004e14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e08:	4b59      	ldr	r3, [pc, #356]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	4a58      	ldr	r2, [pc, #352]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004e12:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0308 	and.w	r3, r3, #8
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d005      	beq.n	8004e2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e20:	4b53      	ldr	r3, [pc, #332]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	4a52      	ldr	r2, [pc, #328]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e26:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004e2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e2c:	4b50      	ldr	r3, [pc, #320]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	494d      	ldr	r1, [pc, #308]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0301 	and.w	r3, r3, #1
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d044      	beq.n	8004ed4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d107      	bne.n	8004e62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e52:	4b47      	ldr	r3, [pc, #284]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d119      	bne.n	8004e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e07f      	b.n	8004f62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d003      	beq.n	8004e72 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e6e:	2b03      	cmp	r3, #3
 8004e70:	d107      	bne.n	8004e82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e72:	4b3f      	ldr	r3, [pc, #252]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d109      	bne.n	8004e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e06f      	b.n	8004f62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e82:	4b3b      	ldr	r3, [pc, #236]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 0302 	and.w	r3, r3, #2
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e067      	b.n	8004f62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e92:	4b37      	ldr	r3, [pc, #220]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f023 0203 	bic.w	r2, r3, #3
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	4934      	ldr	r1, [pc, #208]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ea4:	f7fc fafa 	bl	800149c <HAL_GetTick>
 8004ea8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eaa:	e00a      	b.n	8004ec2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eac:	f7fc faf6 	bl	800149c <HAL_GetTick>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e04f      	b.n	8004f62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ec2:	4b2b      	ldr	r3, [pc, #172]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f003 020c 	and.w	r2, r3, #12
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d1eb      	bne.n	8004eac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ed4:	4b25      	ldr	r3, [pc, #148]	; (8004f6c <HAL_RCC_ClockConfig+0x1b8>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 030f 	and.w	r3, r3, #15
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d20c      	bcs.n	8004efc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ee2:	4b22      	ldr	r3, [pc, #136]	; (8004f6c <HAL_RCC_ClockConfig+0x1b8>)
 8004ee4:	683a      	ldr	r2, [r7, #0]
 8004ee6:	b2d2      	uxtb	r2, r2
 8004ee8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eea:	4b20      	ldr	r3, [pc, #128]	; (8004f6c <HAL_RCC_ClockConfig+0x1b8>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 030f 	and.w	r3, r3, #15
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d001      	beq.n	8004efc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e032      	b.n	8004f62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 0304 	and.w	r3, r3, #4
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d008      	beq.n	8004f1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f08:	4b19      	ldr	r3, [pc, #100]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	4916      	ldr	r1, [pc, #88]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004f16:	4313      	orrs	r3, r2
 8004f18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0308 	and.w	r3, r3, #8
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d009      	beq.n	8004f3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f26:	4b12      	ldr	r3, [pc, #72]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	00db      	lsls	r3, r3, #3
 8004f34:	490e      	ldr	r1, [pc, #56]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004f3a:	f000 f821 	bl	8004f80 <HAL_RCC_GetSysClockFreq>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	4b0b      	ldr	r3, [pc, #44]	; (8004f70 <HAL_RCC_ClockConfig+0x1bc>)
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	091b      	lsrs	r3, r3, #4
 8004f46:	f003 030f 	and.w	r3, r3, #15
 8004f4a:	490a      	ldr	r1, [pc, #40]	; (8004f74 <HAL_RCC_ClockConfig+0x1c0>)
 8004f4c:	5ccb      	ldrb	r3, [r1, r3]
 8004f4e:	fa22 f303 	lsr.w	r3, r2, r3
 8004f52:	4a09      	ldr	r2, [pc, #36]	; (8004f78 <HAL_RCC_ClockConfig+0x1c4>)
 8004f54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004f56:	4b09      	ldr	r3, [pc, #36]	; (8004f7c <HAL_RCC_ClockConfig+0x1c8>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f7fc fa5a 	bl	8001414 <HAL_InitTick>

  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3710      	adds	r7, #16
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	bf00      	nop
 8004f6c:	40023c00 	.word	0x40023c00
 8004f70:	40023800 	.word	0x40023800
 8004f74:	0800e340 	.word	0x0800e340
 8004f78:	20000000 	.word	0x20000000
 8004f7c:	20000004 	.word	0x20000004

08004f80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f80:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004f84:	b084      	sub	sp, #16
 8004f86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	607b      	str	r3, [r7, #4]
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	60fb      	str	r3, [r7, #12]
 8004f90:	2300      	movs	r3, #0
 8004f92:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004f94:	2300      	movs	r3, #0
 8004f96:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f98:	4b67      	ldr	r3, [pc, #412]	; (8005138 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f003 030c 	and.w	r3, r3, #12
 8004fa0:	2b08      	cmp	r3, #8
 8004fa2:	d00d      	beq.n	8004fc0 <HAL_RCC_GetSysClockFreq+0x40>
 8004fa4:	2b08      	cmp	r3, #8
 8004fa6:	f200 80bd 	bhi.w	8005124 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d002      	beq.n	8004fb4 <HAL_RCC_GetSysClockFreq+0x34>
 8004fae:	2b04      	cmp	r3, #4
 8004fb0:	d003      	beq.n	8004fba <HAL_RCC_GetSysClockFreq+0x3a>
 8004fb2:	e0b7      	b.n	8005124 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004fb4:	4b61      	ldr	r3, [pc, #388]	; (800513c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004fb6:	60bb      	str	r3, [r7, #8]
       break;
 8004fb8:	e0b7      	b.n	800512a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004fba:	4b61      	ldr	r3, [pc, #388]	; (8005140 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004fbc:	60bb      	str	r3, [r7, #8]
      break;
 8004fbe:	e0b4      	b.n	800512a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fc0:	4b5d      	ldr	r3, [pc, #372]	; (8005138 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fc8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fca:	4b5b      	ldr	r3, [pc, #364]	; (8005138 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d04d      	beq.n	8005072 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fd6:	4b58      	ldr	r3, [pc, #352]	; (8005138 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	099b      	lsrs	r3, r3, #6
 8004fdc:	461a      	mov	r2, r3
 8004fde:	f04f 0300 	mov.w	r3, #0
 8004fe2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004fe6:	f04f 0100 	mov.w	r1, #0
 8004fea:	ea02 0800 	and.w	r8, r2, r0
 8004fee:	ea03 0901 	and.w	r9, r3, r1
 8004ff2:	4640      	mov	r0, r8
 8004ff4:	4649      	mov	r1, r9
 8004ff6:	f04f 0200 	mov.w	r2, #0
 8004ffa:	f04f 0300 	mov.w	r3, #0
 8004ffe:	014b      	lsls	r3, r1, #5
 8005000:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005004:	0142      	lsls	r2, r0, #5
 8005006:	4610      	mov	r0, r2
 8005008:	4619      	mov	r1, r3
 800500a:	ebb0 0008 	subs.w	r0, r0, r8
 800500e:	eb61 0109 	sbc.w	r1, r1, r9
 8005012:	f04f 0200 	mov.w	r2, #0
 8005016:	f04f 0300 	mov.w	r3, #0
 800501a:	018b      	lsls	r3, r1, #6
 800501c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005020:	0182      	lsls	r2, r0, #6
 8005022:	1a12      	subs	r2, r2, r0
 8005024:	eb63 0301 	sbc.w	r3, r3, r1
 8005028:	f04f 0000 	mov.w	r0, #0
 800502c:	f04f 0100 	mov.w	r1, #0
 8005030:	00d9      	lsls	r1, r3, #3
 8005032:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005036:	00d0      	lsls	r0, r2, #3
 8005038:	4602      	mov	r2, r0
 800503a:	460b      	mov	r3, r1
 800503c:	eb12 0208 	adds.w	r2, r2, r8
 8005040:	eb43 0309 	adc.w	r3, r3, r9
 8005044:	f04f 0000 	mov.w	r0, #0
 8005048:	f04f 0100 	mov.w	r1, #0
 800504c:	0259      	lsls	r1, r3, #9
 800504e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005052:	0250      	lsls	r0, r2, #9
 8005054:	4602      	mov	r2, r0
 8005056:	460b      	mov	r3, r1
 8005058:	4610      	mov	r0, r2
 800505a:	4619      	mov	r1, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	461a      	mov	r2, r3
 8005060:	f04f 0300 	mov.w	r3, #0
 8005064:	f7fb f90c 	bl	8000280 <__aeabi_uldivmod>
 8005068:	4602      	mov	r2, r0
 800506a:	460b      	mov	r3, r1
 800506c:	4613      	mov	r3, r2
 800506e:	60fb      	str	r3, [r7, #12]
 8005070:	e04a      	b.n	8005108 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005072:	4b31      	ldr	r3, [pc, #196]	; (8005138 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	099b      	lsrs	r3, r3, #6
 8005078:	461a      	mov	r2, r3
 800507a:	f04f 0300 	mov.w	r3, #0
 800507e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005082:	f04f 0100 	mov.w	r1, #0
 8005086:	ea02 0400 	and.w	r4, r2, r0
 800508a:	ea03 0501 	and.w	r5, r3, r1
 800508e:	4620      	mov	r0, r4
 8005090:	4629      	mov	r1, r5
 8005092:	f04f 0200 	mov.w	r2, #0
 8005096:	f04f 0300 	mov.w	r3, #0
 800509a:	014b      	lsls	r3, r1, #5
 800509c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80050a0:	0142      	lsls	r2, r0, #5
 80050a2:	4610      	mov	r0, r2
 80050a4:	4619      	mov	r1, r3
 80050a6:	1b00      	subs	r0, r0, r4
 80050a8:	eb61 0105 	sbc.w	r1, r1, r5
 80050ac:	f04f 0200 	mov.w	r2, #0
 80050b0:	f04f 0300 	mov.w	r3, #0
 80050b4:	018b      	lsls	r3, r1, #6
 80050b6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80050ba:	0182      	lsls	r2, r0, #6
 80050bc:	1a12      	subs	r2, r2, r0
 80050be:	eb63 0301 	sbc.w	r3, r3, r1
 80050c2:	f04f 0000 	mov.w	r0, #0
 80050c6:	f04f 0100 	mov.w	r1, #0
 80050ca:	00d9      	lsls	r1, r3, #3
 80050cc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80050d0:	00d0      	lsls	r0, r2, #3
 80050d2:	4602      	mov	r2, r0
 80050d4:	460b      	mov	r3, r1
 80050d6:	1912      	adds	r2, r2, r4
 80050d8:	eb45 0303 	adc.w	r3, r5, r3
 80050dc:	f04f 0000 	mov.w	r0, #0
 80050e0:	f04f 0100 	mov.w	r1, #0
 80050e4:	0299      	lsls	r1, r3, #10
 80050e6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80050ea:	0290      	lsls	r0, r2, #10
 80050ec:	4602      	mov	r2, r0
 80050ee:	460b      	mov	r3, r1
 80050f0:	4610      	mov	r0, r2
 80050f2:	4619      	mov	r1, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	461a      	mov	r2, r3
 80050f8:	f04f 0300 	mov.w	r3, #0
 80050fc:	f7fb f8c0 	bl	8000280 <__aeabi_uldivmod>
 8005100:	4602      	mov	r2, r0
 8005102:	460b      	mov	r3, r1
 8005104:	4613      	mov	r3, r2
 8005106:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005108:	4b0b      	ldr	r3, [pc, #44]	; (8005138 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	0c1b      	lsrs	r3, r3, #16
 800510e:	f003 0303 	and.w	r3, r3, #3
 8005112:	3301      	adds	r3, #1
 8005114:	005b      	lsls	r3, r3, #1
 8005116:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005120:	60bb      	str	r3, [r7, #8]
      break;
 8005122:	e002      	b.n	800512a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005124:	4b05      	ldr	r3, [pc, #20]	; (800513c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005126:	60bb      	str	r3, [r7, #8]
      break;
 8005128:	bf00      	nop
    }
  }
  return sysclockfreq;
 800512a:	68bb      	ldr	r3, [r7, #8]
}
 800512c:	4618      	mov	r0, r3
 800512e:	3710      	adds	r7, #16
 8005130:	46bd      	mov	sp, r7
 8005132:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005136:	bf00      	nop
 8005138:	40023800 	.word	0x40023800
 800513c:	00f42400 	.word	0x00f42400
 8005140:	007a1200 	.word	0x007a1200

08005144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005144:	b480      	push	{r7}
 8005146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005148:	4b03      	ldr	r3, [pc, #12]	; (8005158 <HAL_RCC_GetHCLKFreq+0x14>)
 800514a:	681b      	ldr	r3, [r3, #0]
}
 800514c:	4618      	mov	r0, r3
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	20000000 	.word	0x20000000

0800515c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005160:	f7ff fff0 	bl	8005144 <HAL_RCC_GetHCLKFreq>
 8005164:	4602      	mov	r2, r0
 8005166:	4b05      	ldr	r3, [pc, #20]	; (800517c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	0a9b      	lsrs	r3, r3, #10
 800516c:	f003 0307 	and.w	r3, r3, #7
 8005170:	4903      	ldr	r1, [pc, #12]	; (8005180 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005172:	5ccb      	ldrb	r3, [r1, r3]
 8005174:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005178:	4618      	mov	r0, r3
 800517a:	bd80      	pop	{r7, pc}
 800517c:	40023800 	.word	0x40023800
 8005180:	0800e350 	.word	0x0800e350

08005184 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005188:	f7ff ffdc 	bl	8005144 <HAL_RCC_GetHCLKFreq>
 800518c:	4602      	mov	r2, r0
 800518e:	4b05      	ldr	r3, [pc, #20]	; (80051a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	0b5b      	lsrs	r3, r3, #13
 8005194:	f003 0307 	and.w	r3, r3, #7
 8005198:	4903      	ldr	r1, [pc, #12]	; (80051a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800519a:	5ccb      	ldrb	r3, [r1, r3]
 800519c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	40023800 	.word	0x40023800
 80051a8:	0800e350 	.word	0x0800e350

080051ac <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b086      	sub	sp, #24
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80051b4:	2300      	movs	r3, #0
 80051b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80051b8:	2300      	movs	r3, #0
 80051ba:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0301 	and.w	r3, r3, #1
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d105      	bne.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d035      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80051d4:	4b62      	ldr	r3, [pc, #392]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80051d6:	2200      	movs	r2, #0
 80051d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80051da:	f7fc f95f 	bl	800149c <HAL_GetTick>
 80051de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051e0:	e008      	b.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80051e2:	f7fc f95b 	bl	800149c <HAL_GetTick>
 80051e6:	4602      	mov	r2, r0
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	d901      	bls.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051f0:	2303      	movs	r3, #3
 80051f2:	e0b0      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051f4:	4b5b      	ldr	r3, [pc, #364]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1f0      	bne.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	019a      	lsls	r2, r3, #6
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	071b      	lsls	r3, r3, #28
 800520c:	4955      	ldr	r1, [pc, #340]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800520e:	4313      	orrs	r3, r2
 8005210:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005214:	4b52      	ldr	r3, [pc, #328]	; (8005360 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005216:	2201      	movs	r2, #1
 8005218:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800521a:	f7fc f93f 	bl	800149c <HAL_GetTick>
 800521e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005220:	e008      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005222:	f7fc f93b 	bl	800149c <HAL_GetTick>
 8005226:	4602      	mov	r2, r0
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	2b02      	cmp	r3, #2
 800522e:	d901      	bls.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e090      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005234:	4b4b      	ldr	r3, [pc, #300]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d0f0      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0302 	and.w	r3, r3, #2
 8005248:	2b00      	cmp	r3, #0
 800524a:	f000 8083 	beq.w	8005354 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800524e:	2300      	movs	r3, #0
 8005250:	60fb      	str	r3, [r7, #12]
 8005252:	4b44      	ldr	r3, [pc, #272]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005256:	4a43      	ldr	r2, [pc, #268]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005258:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800525c:	6413      	str	r3, [r2, #64]	; 0x40
 800525e:	4b41      	ldr	r3, [pc, #260]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005266:	60fb      	str	r3, [r7, #12]
 8005268:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800526a:	4b3f      	ldr	r3, [pc, #252]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a3e      	ldr	r2, [pc, #248]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005270:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005274:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005276:	f7fc f911 	bl	800149c <HAL_GetTick>
 800527a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800527c:	e008      	b.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800527e:	f7fc f90d 	bl	800149c <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	2b02      	cmp	r3, #2
 800528a:	d901      	bls.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800528c:	2303      	movs	r3, #3
 800528e:	e062      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005290:	4b35      	ldr	r3, [pc, #212]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005298:	2b00      	cmp	r3, #0
 800529a:	d0f0      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800529c:	4b31      	ldr	r3, [pc, #196]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800529e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052a4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d02f      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x160>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d028      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052ba:	4b2a      	ldr	r3, [pc, #168]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052c2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80052c4:	4b29      	ldr	r3, [pc, #164]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80052c6:	2201      	movs	r2, #1
 80052c8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052ca:	4b28      	ldr	r3, [pc, #160]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80052cc:	2200      	movs	r2, #0
 80052ce:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80052d0:	4a24      	ldr	r2, [pc, #144]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80052d6:	4b23      	ldr	r3, [pc, #140]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052da:	f003 0301 	and.w	r3, r3, #1
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d114      	bne.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80052e2:	f7fc f8db 	bl	800149c <HAL_GetTick>
 80052e6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052e8:	e00a      	b.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052ea:	f7fc f8d7 	bl	800149c <HAL_GetTick>
 80052ee:	4602      	mov	r2, r0
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d901      	bls.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80052fc:	2303      	movs	r3, #3
 80052fe:	e02a      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005300:	4b18      	ldr	r3, [pc, #96]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005302:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005304:	f003 0302 	and.w	r3, r3, #2
 8005308:	2b00      	cmp	r3, #0
 800530a:	d0ee      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005314:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005318:	d10d      	bne.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800531a:	4b12      	ldr	r3, [pc, #72]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800532a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800532e:	490d      	ldr	r1, [pc, #52]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005330:	4313      	orrs	r3, r2
 8005332:	608b      	str	r3, [r1, #8]
 8005334:	e005      	b.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005336:	4b0b      	ldr	r3, [pc, #44]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	4a0a      	ldr	r2, [pc, #40]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800533c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005340:	6093      	str	r3, [r2, #8]
 8005342:	4b08      	ldr	r3, [pc, #32]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005344:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800534e:	4905      	ldr	r1, [pc, #20]	; (8005364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005350:	4313      	orrs	r3, r2
 8005352:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3718      	adds	r7, #24
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	42470068 	.word	0x42470068
 8005364:	40023800 	.word	0x40023800
 8005368:	40007000 	.word	0x40007000
 800536c:	42470e40 	.word	0x42470e40

08005370 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005370:	b480      	push	{r7}
 8005372:	b087      	sub	sp, #28
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005378:	2300      	movs	r3, #0
 800537a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800537c:	2300      	movs	r3, #0
 800537e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005380:	2300      	movs	r3, #0
 8005382:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005384:	2300      	movs	r3, #0
 8005386:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2b01      	cmp	r3, #1
 800538c:	d13e      	bne.n	800540c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800538e:	4b23      	ldr	r3, [pc, #140]	; (800541c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005396:	60fb      	str	r3, [r7, #12]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d005      	beq.n	80053aa <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d12f      	bne.n	8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80053a4:	4b1e      	ldr	r3, [pc, #120]	; (8005420 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80053a6:	617b      	str	r3, [r7, #20]
          break;
 80053a8:	e02f      	b.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80053aa:	4b1c      	ldr	r3, [pc, #112]	; (800541c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053b6:	d108      	bne.n	80053ca <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80053b8:	4b18      	ldr	r3, [pc, #96]	; (800541c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80053c0:	4a18      	ldr	r2, [pc, #96]	; (8005424 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80053c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c6:	613b      	str	r3, [r7, #16]
 80053c8:	e007      	b.n	80053da <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80053ca:	4b14      	ldr	r3, [pc, #80]	; (800541c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80053d2:	4a15      	ldr	r2, [pc, #84]	; (8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80053d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80053d8:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80053da:	4b10      	ldr	r3, [pc, #64]	; (800541c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80053dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053e0:	099b      	lsrs	r3, r3, #6
 80053e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	fb02 f303 	mul.w	r3, r2, r3
 80053ec:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80053ee:	4b0b      	ldr	r3, [pc, #44]	; (800541c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80053f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053f4:	0f1b      	lsrs	r3, r3, #28
 80053f6:	f003 0307 	and.w	r3, r3, #7
 80053fa:	68ba      	ldr	r2, [r7, #8]
 80053fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005400:	617b      	str	r3, [r7, #20]
          break;
 8005402:	e002      	b.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005404:	2300      	movs	r3, #0
 8005406:	617b      	str	r3, [r7, #20]
          break;
 8005408:	bf00      	nop
        }
      }
      break;
 800540a:	bf00      	nop
    }
  }
  return frequency;
 800540c:	697b      	ldr	r3, [r7, #20]
}
 800540e:	4618      	mov	r0, r3
 8005410:	371c      	adds	r7, #28
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	40023800 	.word	0x40023800
 8005420:	00bb8000 	.word	0x00bb8000
 8005424:	007a1200 	.word	0x007a1200
 8005428:	00f42400 	.word	0x00f42400

0800542c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b082      	sub	sp, #8
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e056      	b.n	80054ec <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800544a:	b2db      	uxtb	r3, r3
 800544c:	2b00      	cmp	r3, #0
 800544e:	d106      	bne.n	800545e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f7fb fc09 	bl	8000c70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2202      	movs	r2, #2
 8005462:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005474:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	685a      	ldr	r2, [r3, #4]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	431a      	orrs	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	431a      	orrs	r2, r3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	691b      	ldr	r3, [r3, #16]
 800548a:	431a      	orrs	r2, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	695b      	ldr	r3, [r3, #20]
 8005490:	431a      	orrs	r2, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	699b      	ldr	r3, [r3, #24]
 8005496:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800549a:	431a      	orrs	r2, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	69db      	ldr	r3, [r3, #28]
 80054a0:	431a      	orrs	r2, r3
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a1b      	ldr	r3, [r3, #32]
 80054a6:	ea42 0103 	orr.w	r1, r2, r3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	430a      	orrs	r2, r1
 80054b4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	699b      	ldr	r3, [r3, #24]
 80054ba:	0c1b      	lsrs	r3, r3, #16
 80054bc:	f003 0104 	and.w	r1, r3, #4
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	430a      	orrs	r2, r1
 80054ca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	69da      	ldr	r2, [r3, #28]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054da:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2201      	movs	r2, #1
 80054e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80054ea:	2300      	movs	r3, #0
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3708      	adds	r7, #8
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b082      	sub	sp, #8
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d101      	bne.n	8005506 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e01d      	b.n	8005542 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800550c:	b2db      	uxtb	r3, r3
 800550e:	2b00      	cmp	r3, #0
 8005510:	d106      	bne.n	8005520 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f7fb fd38 	bl	8000f90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2202      	movs	r2, #2
 8005524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	3304      	adds	r3, #4
 8005530:	4619      	mov	r1, r3
 8005532:	4610      	mov	r0, r2
 8005534:	f000 fa22 	bl	800597c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2201      	movs	r2, #1
 800553c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3708      	adds	r7, #8
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}

0800554a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800554a:	b480      	push	{r7}
 800554c:	b085      	sub	sp, #20
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	68da      	ldr	r2, [r3, #12]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f042 0201 	orr.w	r2, r2, #1
 8005560:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f003 0307 	and.w	r3, r3, #7
 800556c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2b06      	cmp	r3, #6
 8005572:	d007      	beq.n	8005584 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f042 0201 	orr.w	r2, r2, #1
 8005582:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005584:	2300      	movs	r3, #0
}
 8005586:	4618      	mov	r0, r3
 8005588:	3714      	adds	r7, #20
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr

08005592 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005592:	b580      	push	{r7, lr}
 8005594:	b082      	sub	sp, #8
 8005596:	af00      	add	r7, sp, #0
 8005598:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	f003 0302 	and.w	r3, r3, #2
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	d122      	bne.n	80055ee <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	f003 0302 	and.w	r3, r3, #2
 80055b2:	2b02      	cmp	r3, #2
 80055b4:	d11b      	bne.n	80055ee <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f06f 0202 	mvn.w	r2, #2
 80055be:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	699b      	ldr	r3, [r3, #24]
 80055cc:	f003 0303 	and.w	r3, r3, #3
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d003      	beq.n	80055dc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f000 f9b2 	bl	800593e <HAL_TIM_IC_CaptureCallback>
 80055da:	e005      	b.n	80055e8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f000 f9a4 	bl	800592a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 f9b5 	bl	8005952 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2200      	movs	r2, #0
 80055ec:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	691b      	ldr	r3, [r3, #16]
 80055f4:	f003 0304 	and.w	r3, r3, #4
 80055f8:	2b04      	cmp	r3, #4
 80055fa:	d122      	bne.n	8005642 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	f003 0304 	and.w	r3, r3, #4
 8005606:	2b04      	cmp	r3, #4
 8005608:	d11b      	bne.n	8005642 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f06f 0204 	mvn.w	r2, #4
 8005612:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2202      	movs	r2, #2
 8005618:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	699b      	ldr	r3, [r3, #24]
 8005620:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005624:	2b00      	cmp	r3, #0
 8005626:	d003      	beq.n	8005630 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 f988 	bl	800593e <HAL_TIM_IC_CaptureCallback>
 800562e:	e005      	b.n	800563c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f000 f97a 	bl	800592a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 f98b 	bl	8005952 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	691b      	ldr	r3, [r3, #16]
 8005648:	f003 0308 	and.w	r3, r3, #8
 800564c:	2b08      	cmp	r3, #8
 800564e:	d122      	bne.n	8005696 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	f003 0308 	and.w	r3, r3, #8
 800565a:	2b08      	cmp	r3, #8
 800565c:	d11b      	bne.n	8005696 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f06f 0208 	mvn.w	r2, #8
 8005666:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2204      	movs	r2, #4
 800566c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	69db      	ldr	r3, [r3, #28]
 8005674:	f003 0303 	and.w	r3, r3, #3
 8005678:	2b00      	cmp	r3, #0
 800567a:	d003      	beq.n	8005684 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f000 f95e 	bl	800593e <HAL_TIM_IC_CaptureCallback>
 8005682:	e005      	b.n	8005690 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f000 f950 	bl	800592a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 f961 	bl	8005952 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	691b      	ldr	r3, [r3, #16]
 800569c:	f003 0310 	and.w	r3, r3, #16
 80056a0:	2b10      	cmp	r3, #16
 80056a2:	d122      	bne.n	80056ea <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	68db      	ldr	r3, [r3, #12]
 80056aa:	f003 0310 	and.w	r3, r3, #16
 80056ae:	2b10      	cmp	r3, #16
 80056b0:	d11b      	bne.n	80056ea <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f06f 0210 	mvn.w	r2, #16
 80056ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2208      	movs	r2, #8
 80056c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	69db      	ldr	r3, [r3, #28]
 80056c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d003      	beq.n	80056d8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 f934 	bl	800593e <HAL_TIM_IC_CaptureCallback>
 80056d6:	e005      	b.n	80056e4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f000 f926 	bl	800592a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f937 	bl	8005952 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	691b      	ldr	r3, [r3, #16]
 80056f0:	f003 0301 	and.w	r3, r3, #1
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d10e      	bne.n	8005716 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	68db      	ldr	r3, [r3, #12]
 80056fe:	f003 0301 	and.w	r3, r3, #1
 8005702:	2b01      	cmp	r3, #1
 8005704:	d107      	bne.n	8005716 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f06f 0201 	mvn.w	r2, #1
 800570e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f7fb fa5d 	bl	8000bd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005720:	2b80      	cmp	r3, #128	; 0x80
 8005722:	d10e      	bne.n	8005742 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800572e:	2b80      	cmp	r3, #128	; 0x80
 8005730:	d107      	bne.n	8005742 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800573a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f000 fadd 	bl	8005cfc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	691b      	ldr	r3, [r3, #16]
 8005748:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800574c:	2b40      	cmp	r3, #64	; 0x40
 800574e:	d10e      	bne.n	800576e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68db      	ldr	r3, [r3, #12]
 8005756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800575a:	2b40      	cmp	r3, #64	; 0x40
 800575c:	d107      	bne.n	800576e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005766:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f000 f8fc 	bl	8005966 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	691b      	ldr	r3, [r3, #16]
 8005774:	f003 0320 	and.w	r3, r3, #32
 8005778:	2b20      	cmp	r3, #32
 800577a:	d10e      	bne.n	800579a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	f003 0320 	and.w	r3, r3, #32
 8005786:	2b20      	cmp	r3, #32
 8005788:	d107      	bne.n	800579a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f06f 0220 	mvn.w	r2, #32
 8005792:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f000 faa7 	bl	8005ce8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800579a:	bf00      	nop
 800579c:	3708      	adds	r7, #8
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057a2:	b580      	push	{r7, lr}
 80057a4:	b084      	sub	sp, #16
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
 80057aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d101      	bne.n	80057ba <HAL_TIM_ConfigClockSource+0x18>
 80057b6:	2302      	movs	r3, #2
 80057b8:	e0b3      	b.n	8005922 <HAL_TIM_ConfigClockSource+0x180>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2201      	movs	r2, #1
 80057be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2202      	movs	r2, #2
 80057c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80057d8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057e0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68fa      	ldr	r2, [r7, #12]
 80057e8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057f2:	d03e      	beq.n	8005872 <HAL_TIM_ConfigClockSource+0xd0>
 80057f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057f8:	f200 8087 	bhi.w	800590a <HAL_TIM_ConfigClockSource+0x168>
 80057fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005800:	f000 8085 	beq.w	800590e <HAL_TIM_ConfigClockSource+0x16c>
 8005804:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005808:	d87f      	bhi.n	800590a <HAL_TIM_ConfigClockSource+0x168>
 800580a:	2b70      	cmp	r3, #112	; 0x70
 800580c:	d01a      	beq.n	8005844 <HAL_TIM_ConfigClockSource+0xa2>
 800580e:	2b70      	cmp	r3, #112	; 0x70
 8005810:	d87b      	bhi.n	800590a <HAL_TIM_ConfigClockSource+0x168>
 8005812:	2b60      	cmp	r3, #96	; 0x60
 8005814:	d050      	beq.n	80058b8 <HAL_TIM_ConfigClockSource+0x116>
 8005816:	2b60      	cmp	r3, #96	; 0x60
 8005818:	d877      	bhi.n	800590a <HAL_TIM_ConfigClockSource+0x168>
 800581a:	2b50      	cmp	r3, #80	; 0x50
 800581c:	d03c      	beq.n	8005898 <HAL_TIM_ConfigClockSource+0xf6>
 800581e:	2b50      	cmp	r3, #80	; 0x50
 8005820:	d873      	bhi.n	800590a <HAL_TIM_ConfigClockSource+0x168>
 8005822:	2b40      	cmp	r3, #64	; 0x40
 8005824:	d058      	beq.n	80058d8 <HAL_TIM_ConfigClockSource+0x136>
 8005826:	2b40      	cmp	r3, #64	; 0x40
 8005828:	d86f      	bhi.n	800590a <HAL_TIM_ConfigClockSource+0x168>
 800582a:	2b30      	cmp	r3, #48	; 0x30
 800582c:	d064      	beq.n	80058f8 <HAL_TIM_ConfigClockSource+0x156>
 800582e:	2b30      	cmp	r3, #48	; 0x30
 8005830:	d86b      	bhi.n	800590a <HAL_TIM_ConfigClockSource+0x168>
 8005832:	2b20      	cmp	r3, #32
 8005834:	d060      	beq.n	80058f8 <HAL_TIM_ConfigClockSource+0x156>
 8005836:	2b20      	cmp	r3, #32
 8005838:	d867      	bhi.n	800590a <HAL_TIM_ConfigClockSource+0x168>
 800583a:	2b00      	cmp	r3, #0
 800583c:	d05c      	beq.n	80058f8 <HAL_TIM_ConfigClockSource+0x156>
 800583e:	2b10      	cmp	r3, #16
 8005840:	d05a      	beq.n	80058f8 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005842:	e062      	b.n	800590a <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6818      	ldr	r0, [r3, #0]
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	6899      	ldr	r1, [r3, #8]
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	685a      	ldr	r2, [r3, #4]
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	f000 f9ac 	bl	8005bb0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005866:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68fa      	ldr	r2, [r7, #12]
 800586e:	609a      	str	r2, [r3, #8]
      break;
 8005870:	e04e      	b.n	8005910 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6818      	ldr	r0, [r3, #0]
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	6899      	ldr	r1, [r3, #8]
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	685a      	ldr	r2, [r3, #4]
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	f000 f995 	bl	8005bb0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	689a      	ldr	r2, [r3, #8]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005894:	609a      	str	r2, [r3, #8]
      break;
 8005896:	e03b      	b.n	8005910 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6818      	ldr	r0, [r3, #0]
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	6859      	ldr	r1, [r3, #4]
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	68db      	ldr	r3, [r3, #12]
 80058a4:	461a      	mov	r2, r3
 80058a6:	f000 f909 	bl	8005abc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	2150      	movs	r1, #80	; 0x50
 80058b0:	4618      	mov	r0, r3
 80058b2:	f000 f962 	bl	8005b7a <TIM_ITRx_SetConfig>
      break;
 80058b6:	e02b      	b.n	8005910 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6818      	ldr	r0, [r3, #0]
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	6859      	ldr	r1, [r3, #4]
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	461a      	mov	r2, r3
 80058c6:	f000 f928 	bl	8005b1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	2160      	movs	r1, #96	; 0x60
 80058d0:	4618      	mov	r0, r3
 80058d2:	f000 f952 	bl	8005b7a <TIM_ITRx_SetConfig>
      break;
 80058d6:	e01b      	b.n	8005910 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6818      	ldr	r0, [r3, #0]
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	6859      	ldr	r1, [r3, #4]
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	461a      	mov	r2, r3
 80058e6:	f000 f8e9 	bl	8005abc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2140      	movs	r1, #64	; 0x40
 80058f0:	4618      	mov	r0, r3
 80058f2:	f000 f942 	bl	8005b7a <TIM_ITRx_SetConfig>
      break;
 80058f6:	e00b      	b.n	8005910 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4619      	mov	r1, r3
 8005902:	4610      	mov	r0, r2
 8005904:	f000 f939 	bl	8005b7a <TIM_ITRx_SetConfig>
      break;
 8005908:	e002      	b.n	8005910 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800590a:	bf00      	nop
 800590c:	e000      	b.n	8005910 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800590e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2200      	movs	r2, #0
 800591c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3710      	adds	r7, #16
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}

0800592a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800592a:	b480      	push	{r7}
 800592c:	b083      	sub	sp, #12
 800592e:	af00      	add	r7, sp, #0
 8005930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005932:	bf00      	nop
 8005934:	370c      	adds	r7, #12
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr

0800593e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800593e:	b480      	push	{r7}
 8005940:	b083      	sub	sp, #12
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005946:	bf00      	nop
 8005948:	370c      	adds	r7, #12
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr

08005952 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005952:	b480      	push	{r7}
 8005954:	b083      	sub	sp, #12
 8005956:	af00      	add	r7, sp, #0
 8005958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800595a:	bf00      	nop
 800595c:	370c      	adds	r7, #12
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr

08005966 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005966:	b480      	push	{r7}
 8005968:	b083      	sub	sp, #12
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800596e:	bf00      	nop
 8005970:	370c      	adds	r7, #12
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr
	...

0800597c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800597c:	b480      	push	{r7}
 800597e:	b085      	sub	sp, #20
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a40      	ldr	r2, [pc, #256]	; (8005a90 <TIM_Base_SetConfig+0x114>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d013      	beq.n	80059bc <TIM_Base_SetConfig+0x40>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800599a:	d00f      	beq.n	80059bc <TIM_Base_SetConfig+0x40>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a3d      	ldr	r2, [pc, #244]	; (8005a94 <TIM_Base_SetConfig+0x118>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d00b      	beq.n	80059bc <TIM_Base_SetConfig+0x40>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4a3c      	ldr	r2, [pc, #240]	; (8005a98 <TIM_Base_SetConfig+0x11c>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d007      	beq.n	80059bc <TIM_Base_SetConfig+0x40>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a3b      	ldr	r2, [pc, #236]	; (8005a9c <TIM_Base_SetConfig+0x120>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d003      	beq.n	80059bc <TIM_Base_SetConfig+0x40>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a3a      	ldr	r2, [pc, #232]	; (8005aa0 <TIM_Base_SetConfig+0x124>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d108      	bne.n	80059ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a2f      	ldr	r2, [pc, #188]	; (8005a90 <TIM_Base_SetConfig+0x114>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d02b      	beq.n	8005a2e <TIM_Base_SetConfig+0xb2>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059dc:	d027      	beq.n	8005a2e <TIM_Base_SetConfig+0xb2>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a2c      	ldr	r2, [pc, #176]	; (8005a94 <TIM_Base_SetConfig+0x118>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d023      	beq.n	8005a2e <TIM_Base_SetConfig+0xb2>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a2b      	ldr	r2, [pc, #172]	; (8005a98 <TIM_Base_SetConfig+0x11c>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d01f      	beq.n	8005a2e <TIM_Base_SetConfig+0xb2>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a2a      	ldr	r2, [pc, #168]	; (8005a9c <TIM_Base_SetConfig+0x120>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d01b      	beq.n	8005a2e <TIM_Base_SetConfig+0xb2>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a29      	ldr	r2, [pc, #164]	; (8005aa0 <TIM_Base_SetConfig+0x124>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d017      	beq.n	8005a2e <TIM_Base_SetConfig+0xb2>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a28      	ldr	r2, [pc, #160]	; (8005aa4 <TIM_Base_SetConfig+0x128>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d013      	beq.n	8005a2e <TIM_Base_SetConfig+0xb2>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a27      	ldr	r2, [pc, #156]	; (8005aa8 <TIM_Base_SetConfig+0x12c>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d00f      	beq.n	8005a2e <TIM_Base_SetConfig+0xb2>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a26      	ldr	r2, [pc, #152]	; (8005aac <TIM_Base_SetConfig+0x130>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d00b      	beq.n	8005a2e <TIM_Base_SetConfig+0xb2>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a25      	ldr	r2, [pc, #148]	; (8005ab0 <TIM_Base_SetConfig+0x134>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d007      	beq.n	8005a2e <TIM_Base_SetConfig+0xb2>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a24      	ldr	r2, [pc, #144]	; (8005ab4 <TIM_Base_SetConfig+0x138>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d003      	beq.n	8005a2e <TIM_Base_SetConfig+0xb2>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a23      	ldr	r2, [pc, #140]	; (8005ab8 <TIM_Base_SetConfig+0x13c>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d108      	bne.n	8005a40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	695b      	ldr	r3, [r3, #20]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	689a      	ldr	r2, [r3, #8]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a0a      	ldr	r2, [pc, #40]	; (8005a90 <TIM_Base_SetConfig+0x114>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d003      	beq.n	8005a74 <TIM_Base_SetConfig+0xf8>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a0c      	ldr	r2, [pc, #48]	; (8005aa0 <TIM_Base_SetConfig+0x124>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d103      	bne.n	8005a7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	691a      	ldr	r2, [r3, #16]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	615a      	str	r2, [r3, #20]
}
 8005a82:	bf00      	nop
 8005a84:	3714      	adds	r7, #20
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr
 8005a8e:	bf00      	nop
 8005a90:	40010000 	.word	0x40010000
 8005a94:	40000400 	.word	0x40000400
 8005a98:	40000800 	.word	0x40000800
 8005a9c:	40000c00 	.word	0x40000c00
 8005aa0:	40010400 	.word	0x40010400
 8005aa4:	40014000 	.word	0x40014000
 8005aa8:	40014400 	.word	0x40014400
 8005aac:	40014800 	.word	0x40014800
 8005ab0:	40001800 	.word	0x40001800
 8005ab4:	40001c00 	.word	0x40001c00
 8005ab8:	40002000 	.word	0x40002000

08005abc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b087      	sub	sp, #28
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6a1b      	ldr	r3, [r3, #32]
 8005acc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6a1b      	ldr	r3, [r3, #32]
 8005ad2:	f023 0201 	bic.w	r2, r3, #1
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	699b      	ldr	r3, [r3, #24]
 8005ade:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ae6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	011b      	lsls	r3, r3, #4
 8005aec:	693a      	ldr	r2, [r7, #16]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	f023 030a 	bic.w	r3, r3, #10
 8005af8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005afa:	697a      	ldr	r2, [r7, #20]
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	693a      	ldr	r2, [r7, #16]
 8005b06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	697a      	ldr	r2, [r7, #20]
 8005b0c:	621a      	str	r2, [r3, #32]
}
 8005b0e:	bf00      	nop
 8005b10:	371c      	adds	r7, #28
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr

08005b1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b1a:	b480      	push	{r7}
 8005b1c:	b087      	sub	sp, #28
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	60f8      	str	r0, [r7, #12]
 8005b22:	60b9      	str	r1, [r7, #8]
 8005b24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	f023 0210 	bic.w	r2, r3, #16
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6a1b      	ldr	r3, [r3, #32]
 8005b3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	031b      	lsls	r3, r3, #12
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b56:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	011b      	lsls	r3, r3, #4
 8005b5c:	693a      	ldr	r2, [r7, #16]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	697a      	ldr	r2, [r7, #20]
 8005b66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	693a      	ldr	r2, [r7, #16]
 8005b6c:	621a      	str	r2, [r3, #32]
}
 8005b6e:	bf00      	nop
 8005b70:	371c      	adds	r7, #28
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr

08005b7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b7a:	b480      	push	{r7}
 8005b7c:	b085      	sub	sp, #20
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	6078      	str	r0, [r7, #4]
 8005b82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b92:	683a      	ldr	r2, [r7, #0]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	f043 0307 	orr.w	r3, r3, #7
 8005b9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	609a      	str	r2, [r3, #8]
}
 8005ba4:	bf00      	nop
 8005ba6:	3714      	adds	r7, #20
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr

08005bb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b087      	sub	sp, #28
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	60f8      	str	r0, [r7, #12]
 8005bb8:	60b9      	str	r1, [r7, #8]
 8005bba:	607a      	str	r2, [r7, #4]
 8005bbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005bca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	021a      	lsls	r2, r3, #8
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	431a      	orrs	r2, r3
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	697a      	ldr	r2, [r7, #20]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	697a      	ldr	r2, [r7, #20]
 8005be2:	609a      	str	r2, [r3, #8]
}
 8005be4:	bf00      	nop
 8005be6:	371c      	adds	r7, #28
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr

08005bf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b085      	sub	sp, #20
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d101      	bne.n	8005c08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c04:	2302      	movs	r3, #2
 8005c06:	e05a      	b.n	8005cbe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2202      	movs	r2, #2
 8005c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68fa      	ldr	r2, [r7, #12]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68fa      	ldr	r2, [r7, #12]
 8005c40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a21      	ldr	r2, [pc, #132]	; (8005ccc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d022      	beq.n	8005c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c54:	d01d      	beq.n	8005c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a1d      	ldr	r2, [pc, #116]	; (8005cd0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d018      	beq.n	8005c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a1b      	ldr	r2, [pc, #108]	; (8005cd4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d013      	beq.n	8005c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a1a      	ldr	r2, [pc, #104]	; (8005cd8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d00e      	beq.n	8005c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a18      	ldr	r2, [pc, #96]	; (8005cdc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d009      	beq.n	8005c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a17      	ldr	r2, [pc, #92]	; (8005ce0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d004      	beq.n	8005c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a15      	ldr	r2, [pc, #84]	; (8005ce4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d10c      	bne.n	8005cac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	68ba      	ldr	r2, [r7, #8]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3714      	adds	r7, #20
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr
 8005cca:	bf00      	nop
 8005ccc:	40010000 	.word	0x40010000
 8005cd0:	40000400 	.word	0x40000400
 8005cd4:	40000800 	.word	0x40000800
 8005cd8:	40000c00 	.word	0x40000c00
 8005cdc:	40010400 	.word	0x40010400
 8005ce0:	40014000 	.word	0x40014000
 8005ce4:	40001800 	.word	0x40001800

08005ce8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d04:	bf00      	nop
 8005d06:	370c      	adds	r7, #12
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b082      	sub	sp, #8
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d101      	bne.n	8005d22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e03f      	b.n	8005da2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d106      	bne.n	8005d3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f7fb f9a4 	bl	8001084 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2224      	movs	r2, #36	; 0x24
 8005d40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68da      	ldr	r2, [r3, #12]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f000 fcd3 	bl	8006700 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	691a      	ldr	r2, [r3, #16]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005d68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	695a      	ldr	r2, [r3, #20]
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005d78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	68da      	ldr	r2, [r3, #12]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2220      	movs	r2, #32
 8005d94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2220      	movs	r2, #32
 8005d9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005da0:	2300      	movs	r3, #0
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3708      	adds	r7, #8
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}

08005daa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005daa:	b580      	push	{r7, lr}
 8005dac:	b088      	sub	sp, #32
 8005dae:	af02      	add	r7, sp, #8
 8005db0:	60f8      	str	r0, [r7, #12]
 8005db2:	60b9      	str	r1, [r7, #8]
 8005db4:	603b      	str	r3, [r7, #0]
 8005db6:	4613      	mov	r3, r2
 8005db8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	2b20      	cmp	r3, #32
 8005dc8:	f040 8083 	bne.w	8005ed2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d002      	beq.n	8005dd8 <HAL_UART_Transmit+0x2e>
 8005dd2:	88fb      	ldrh	r3, [r7, #6]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d101      	bne.n	8005ddc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e07b      	b.n	8005ed4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d101      	bne.n	8005dea <HAL_UART_Transmit+0x40>
 8005de6:	2302      	movs	r3, #2
 8005de8:	e074      	b.n	8005ed4 <HAL_UART_Transmit+0x12a>
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2200      	movs	r2, #0
 8005df6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2221      	movs	r2, #33	; 0x21
 8005dfc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005e00:	f7fb fb4c 	bl	800149c <HAL_GetTick>
 8005e04:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	88fa      	ldrh	r2, [r7, #6]
 8005e0a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	88fa      	ldrh	r2, [r7, #6]
 8005e10:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005e1a:	e042      	b.n	8005ea2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	3b01      	subs	r3, #1
 8005e24:	b29a      	uxth	r2, r3
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e32:	d122      	bne.n	8005e7a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	2180      	movs	r1, #128	; 0x80
 8005e3e:	68f8      	ldr	r0, [r7, #12]
 8005e40:	f000 fadc 	bl	80063fc <UART_WaitOnFlagUntilTimeout>
 8005e44:	4603      	mov	r3, r0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d001      	beq.n	8005e4e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8005e4a:	2303      	movs	r3, #3
 8005e4c:	e042      	b.n	8005ed4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	881b      	ldrh	r3, [r3, #0]
 8005e56:	461a      	mov	r2, r3
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e60:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d103      	bne.n	8005e72 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	3302      	adds	r3, #2
 8005e6e:	60bb      	str	r3, [r7, #8]
 8005e70:	e017      	b.n	8005ea2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	3301      	adds	r3, #1
 8005e76:	60bb      	str	r3, [r7, #8]
 8005e78:	e013      	b.n	8005ea2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	9300      	str	r3, [sp, #0]
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	2200      	movs	r2, #0
 8005e82:	2180      	movs	r1, #128	; 0x80
 8005e84:	68f8      	ldr	r0, [r7, #12]
 8005e86:	f000 fab9 	bl	80063fc <UART_WaitOnFlagUntilTimeout>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d001      	beq.n	8005e94 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e01f      	b.n	8005ed4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	1c5a      	adds	r2, r3, #1
 8005e98:	60ba      	str	r2, [r7, #8]
 8005e9a:	781a      	ldrb	r2, [r3, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d1b7      	bne.n	8005e1c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	9300      	str	r3, [sp, #0]
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	2140      	movs	r1, #64	; 0x40
 8005eb6:	68f8      	ldr	r0, [r7, #12]
 8005eb8:	f000 faa0 	bl	80063fc <UART_WaitOnFlagUntilTimeout>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d001      	beq.n	8005ec6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e006      	b.n	8005ed4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2220      	movs	r2, #32
 8005eca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	e000      	b.n	8005ed4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005ed2:	2302      	movs	r3, #2
  }
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3718      	adds	r7, #24
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b086      	sub	sp, #24
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	60b9      	str	r1, [r7, #8]
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	2b20      	cmp	r3, #32
 8005ef4:	d166      	bne.n	8005fc4 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d002      	beq.n	8005f02 <HAL_UART_Receive_DMA+0x26>
 8005efc:	88fb      	ldrh	r3, [r7, #6]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e05f      	b.n	8005fc6 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d101      	bne.n	8005f14 <HAL_UART_Receive_DMA+0x38>
 8005f10:	2302      	movs	r3, #2
 8005f12:	e058      	b.n	8005fc6 <HAL_UART_Receive_DMA+0xea>
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005f1c:	68ba      	ldr	r2, [r7, #8]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	88fa      	ldrh	r2, [r7, #6]
 8005f26:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2222      	movs	r2, #34	; 0x22
 8005f32:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f3a:	4a25      	ldr	r2, [pc, #148]	; (8005fd0 <HAL_UART_Receive_DMA+0xf4>)
 8005f3c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f42:	4a24      	ldr	r2, [pc, #144]	; (8005fd4 <HAL_UART_Receive_DMA+0xf8>)
 8005f44:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f4a:	4a23      	ldr	r2, [pc, #140]	; (8005fd8 <HAL_UART_Receive_DMA+0xfc>)
 8005f4c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f52:	2200      	movs	r2, #0
 8005f54:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8005f56:	f107 0308 	add.w	r3, r7, #8
 8005f5a:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	3304      	adds	r3, #4
 8005f66:	4619      	mov	r1, r3
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	88fb      	ldrh	r3, [r7, #6]
 8005f6e:	f7fb fc85 	bl	800187c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8005f72:	2300      	movs	r3, #0
 8005f74:	613b      	str	r3, [r7, #16]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	613b      	str	r3, [r7, #16]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	613b      	str	r3, [r7, #16]
 8005f86:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	68da      	ldr	r2, [r3, #12]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f9e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	695a      	ldr	r2, [r3, #20]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f042 0201 	orr.w	r2, r2, #1
 8005fae:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	695a      	ldr	r2, [r3, #20]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fbe:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	e000      	b.n	8005fc6 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005fc4:	2302      	movs	r3, #2
  }
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3718      	adds	r7, #24
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	080062e5 	.word	0x080062e5
 8005fd4:	0800634d 	.word	0x0800634d
 8005fd8:	08006369 	.word	0x08006369

08005fdc <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	695b      	ldr	r3, [r3, #20]
 8005fee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ff2:	2b80      	cmp	r3, #128	; 0x80
 8005ff4:	bf0c      	ite	eq
 8005ff6:	2301      	moveq	r3, #1
 8005ff8:	2300      	movne	r3, #0
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006004:	b2db      	uxtb	r3, r3
 8006006:	2b21      	cmp	r3, #33	; 0x21
 8006008:	d116      	bne.n	8006038 <HAL_UART_DMAStop+0x5c>
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d013      	beq.n	8006038 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	695a      	ldr	r2, [r3, #20]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800601e:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006024:	2b00      	cmp	r3, #0
 8006026:	d004      	beq.n	8006032 <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800602c:	4618      	mov	r0, r3
 800602e:	f7fb fc7d 	bl	800192c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f000 fa2c 	bl	8006490 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	695b      	ldr	r3, [r3, #20]
 800603e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006042:	2b40      	cmp	r3, #64	; 0x40
 8006044:	bf0c      	ite	eq
 8006046:	2301      	moveq	r3, #1
 8006048:	2300      	movne	r3, #0
 800604a:	b2db      	uxtb	r3, r3
 800604c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006054:	b2db      	uxtb	r3, r3
 8006056:	2b22      	cmp	r3, #34	; 0x22
 8006058:	d116      	bne.n	8006088 <HAL_UART_DMAStop+0xac>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d013      	beq.n	8006088 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	695a      	ldr	r2, [r3, #20]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800606e:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006074:	2b00      	cmp	r3, #0
 8006076:	d004      	beq.n	8006082 <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800607c:	4618      	mov	r0, r3
 800607e:	f7fb fc55 	bl	800192c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f000 fa1a 	bl	80064bc <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006088:	2300      	movs	r3, #0
}
 800608a:	4618      	mov	r0, r3
 800608c:	3710      	adds	r7, #16
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
	...

08006094 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b088      	sub	sp, #32
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80060b4:	2300      	movs	r3, #0
 80060b6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80060b8:	2300      	movs	r3, #0
 80060ba:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	f003 030f 	and.w	r3, r3, #15
 80060c2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d10d      	bne.n	80060e6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060ca:	69fb      	ldr	r3, [r7, #28]
 80060cc:	f003 0320 	and.w	r3, r3, #32
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d008      	beq.n	80060e6 <HAL_UART_IRQHandler+0x52>
 80060d4:	69bb      	ldr	r3, [r7, #24]
 80060d6:	f003 0320 	and.w	r3, r3, #32
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d003      	beq.n	80060e6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 fa8c 	bl	80065fc <UART_Receive_IT>
      return;
 80060e4:	e0d0      	b.n	8006288 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	f000 80b0 	beq.w	800624e <HAL_UART_IRQHandler+0x1ba>
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	f003 0301 	and.w	r3, r3, #1
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d105      	bne.n	8006104 <HAL_UART_IRQHandler+0x70>
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80060fe:	2b00      	cmp	r3, #0
 8006100:	f000 80a5 	beq.w	800624e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	f003 0301 	and.w	r3, r3, #1
 800610a:	2b00      	cmp	r3, #0
 800610c:	d00a      	beq.n	8006124 <HAL_UART_IRQHandler+0x90>
 800610e:	69bb      	ldr	r3, [r7, #24]
 8006110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006114:	2b00      	cmp	r3, #0
 8006116:	d005      	beq.n	8006124 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800611c:	f043 0201 	orr.w	r2, r3, #1
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006124:	69fb      	ldr	r3, [r7, #28]
 8006126:	f003 0304 	and.w	r3, r3, #4
 800612a:	2b00      	cmp	r3, #0
 800612c:	d00a      	beq.n	8006144 <HAL_UART_IRQHandler+0xb0>
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	f003 0301 	and.w	r3, r3, #1
 8006134:	2b00      	cmp	r3, #0
 8006136:	d005      	beq.n	8006144 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800613c:	f043 0202 	orr.w	r2, r3, #2
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	f003 0302 	and.w	r3, r3, #2
 800614a:	2b00      	cmp	r3, #0
 800614c:	d00a      	beq.n	8006164 <HAL_UART_IRQHandler+0xd0>
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	f003 0301 	and.w	r3, r3, #1
 8006154:	2b00      	cmp	r3, #0
 8006156:	d005      	beq.n	8006164 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800615c:	f043 0204 	orr.w	r2, r3, #4
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006164:	69fb      	ldr	r3, [r7, #28]
 8006166:	f003 0308 	and.w	r3, r3, #8
 800616a:	2b00      	cmp	r3, #0
 800616c:	d00f      	beq.n	800618e <HAL_UART_IRQHandler+0xfa>
 800616e:	69bb      	ldr	r3, [r7, #24]
 8006170:	f003 0320 	and.w	r3, r3, #32
 8006174:	2b00      	cmp	r3, #0
 8006176:	d104      	bne.n	8006182 <HAL_UART_IRQHandler+0xee>
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	f003 0301 	and.w	r3, r3, #1
 800617e:	2b00      	cmp	r3, #0
 8006180:	d005      	beq.n	800618e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006186:	f043 0208 	orr.w	r2, r3, #8
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006192:	2b00      	cmp	r3, #0
 8006194:	d077      	beq.n	8006286 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	f003 0320 	and.w	r3, r3, #32
 800619c:	2b00      	cmp	r3, #0
 800619e:	d007      	beq.n	80061b0 <HAL_UART_IRQHandler+0x11c>
 80061a0:	69bb      	ldr	r3, [r7, #24]
 80061a2:	f003 0320 	and.w	r3, r3, #32
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d002      	beq.n	80061b0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 fa26 	bl	80065fc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	695b      	ldr	r3, [r3, #20]
 80061b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ba:	2b40      	cmp	r3, #64	; 0x40
 80061bc:	bf0c      	ite	eq
 80061be:	2301      	moveq	r3, #1
 80061c0:	2300      	movne	r3, #0
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ca:	f003 0308 	and.w	r3, r3, #8
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d102      	bne.n	80061d8 <HAL_UART_IRQHandler+0x144>
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d031      	beq.n	800623c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f000 f96f 	bl	80064bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061e8:	2b40      	cmp	r3, #64	; 0x40
 80061ea:	d123      	bne.n	8006234 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	695a      	ldr	r2, [r3, #20]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061fa:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006200:	2b00      	cmp	r3, #0
 8006202:	d013      	beq.n	800622c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006208:	4a21      	ldr	r2, [pc, #132]	; (8006290 <HAL_UART_IRQHandler+0x1fc>)
 800620a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006210:	4618      	mov	r0, r3
 8006212:	f7fb fbfb 	bl	8001a0c <HAL_DMA_Abort_IT>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d016      	beq.n	800624a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006220:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006226:	4610      	mov	r0, r2
 8006228:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800622a:	e00e      	b.n	800624a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f000 f84f 	bl	80062d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006232:	e00a      	b.n	800624a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f000 f84b 	bl	80062d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800623a:	e006      	b.n	800624a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f000 f847 	bl	80062d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006248:	e01d      	b.n	8006286 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800624a:	bf00      	nop
    return;
 800624c:	e01b      	b.n	8006286 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006254:	2b00      	cmp	r3, #0
 8006256:	d008      	beq.n	800626a <HAL_UART_IRQHandler+0x1d6>
 8006258:	69bb      	ldr	r3, [r7, #24]
 800625a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 f95c 	bl	8006520 <UART_Transmit_IT>
    return;
 8006268:	e00e      	b.n	8006288 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006270:	2b00      	cmp	r3, #0
 8006272:	d009      	beq.n	8006288 <HAL_UART_IRQHandler+0x1f4>
 8006274:	69bb      	ldr	r3, [r7, #24]
 8006276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800627a:	2b00      	cmp	r3, #0
 800627c:	d004      	beq.n	8006288 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f000 f9a4 	bl	80065cc <UART_EndTransmit_IT>
    return;
 8006284:	e000      	b.n	8006288 <HAL_UART_IRQHandler+0x1f4>
    return;
 8006286:	bf00      	nop
  }
}
 8006288:	3720      	adds	r7, #32
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop
 8006290:	080064f9 	.word	0x080064f9

08006294 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006294:	b480      	push	{r7}
 8006296:	b083      	sub	sp, #12
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800629c:	bf00      	nop
 800629e:	370c      	adds	r7, #12
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80062c4:	bf00      	nop
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80062d8:	bf00      	nop
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d11e      	bne.n	800633e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	68da      	ldr	r2, [r3, #12]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006314:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	695a      	ldr	r2, [r3, #20]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 0201 	bic.w	r2, r2, #1
 8006324:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	695a      	ldr	r2, [r3, #20]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006334:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2220      	movs	r2, #32
 800633a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800633e:	68f8      	ldr	r0, [r7, #12]
 8006340:	f7ff ffb2 	bl	80062a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006344:	bf00      	nop
 8006346:	3710      	adds	r7, #16
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b084      	sub	sp, #16
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006358:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800635a:	68f8      	ldr	r0, [r7, #12]
 800635c:	f7ff ffae 	bl	80062bc <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006360:	bf00      	nop
 8006362:	3710      	adds	r7, #16
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}

08006368 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006370:	2300      	movs	r3, #0
 8006372:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006378:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	695b      	ldr	r3, [r3, #20]
 8006380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006384:	2b80      	cmp	r3, #128	; 0x80
 8006386:	bf0c      	ite	eq
 8006388:	2301      	moveq	r3, #1
 800638a:	2300      	movne	r3, #0
 800638c:	b2db      	uxtb	r3, r3
 800638e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006396:	b2db      	uxtb	r3, r3
 8006398:	2b21      	cmp	r3, #33	; 0x21
 800639a:	d108      	bne.n	80063ae <UART_DMAError+0x46>
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d005      	beq.n	80063ae <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	2200      	movs	r2, #0
 80063a6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80063a8:	68b8      	ldr	r0, [r7, #8]
 80063aa:	f000 f871 	bl	8006490 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	695b      	ldr	r3, [r3, #20]
 80063b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063b8:	2b40      	cmp	r3, #64	; 0x40
 80063ba:	bf0c      	ite	eq
 80063bc:	2301      	moveq	r3, #1
 80063be:	2300      	movne	r3, #0
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	2b22      	cmp	r3, #34	; 0x22
 80063ce:	d108      	bne.n	80063e2 <UART_DMAError+0x7a>
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d005      	beq.n	80063e2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	2200      	movs	r2, #0
 80063da:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80063dc:	68b8      	ldr	r0, [r7, #8]
 80063de:	f000 f86d 	bl	80064bc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063e6:	f043 0210 	orr.w	r2, r3, #16
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063ee:	68b8      	ldr	r0, [r7, #8]
 80063f0:	f7ff ff6e 	bl	80062d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063f4:	bf00      	nop
 80063f6:	3710      	adds	r7, #16
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	60b9      	str	r1, [r7, #8]
 8006406:	603b      	str	r3, [r7, #0]
 8006408:	4613      	mov	r3, r2
 800640a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800640c:	e02c      	b.n	8006468 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800640e:	69bb      	ldr	r3, [r7, #24]
 8006410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006414:	d028      	beq.n	8006468 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006416:	69bb      	ldr	r3, [r7, #24]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d007      	beq.n	800642c <UART_WaitOnFlagUntilTimeout+0x30>
 800641c:	f7fb f83e 	bl	800149c <HAL_GetTick>
 8006420:	4602      	mov	r2, r0
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	1ad3      	subs	r3, r2, r3
 8006426:	69ba      	ldr	r2, [r7, #24]
 8006428:	429a      	cmp	r2, r3
 800642a:	d21d      	bcs.n	8006468 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	68da      	ldr	r2, [r3, #12]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800643a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	695a      	ldr	r2, [r3, #20]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f022 0201 	bic.w	r2, r2, #1
 800644a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2220      	movs	r2, #32
 8006450:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2220      	movs	r2, #32
 8006458:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	e00f      	b.n	8006488 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	4013      	ands	r3, r2
 8006472:	68ba      	ldr	r2, [r7, #8]
 8006474:	429a      	cmp	r2, r3
 8006476:	bf0c      	ite	eq
 8006478:	2301      	moveq	r3, #1
 800647a:	2300      	movne	r3, #0
 800647c:	b2db      	uxtb	r3, r3
 800647e:	461a      	mov	r2, r3
 8006480:	79fb      	ldrb	r3, [r7, #7]
 8006482:	429a      	cmp	r2, r3
 8006484:	d0c3      	beq.n	800640e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006486:	2300      	movs	r3, #0
}
 8006488:	4618      	mov	r0, r3
 800648a:	3710      	adds	r7, #16
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}

08006490 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	68da      	ldr	r2, [r3, #12]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80064a6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2220      	movs	r2, #32
 80064ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80064b0:	bf00      	nop
 80064b2:	370c      	adds	r7, #12
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr

080064bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	68da      	ldr	r2, [r3, #12]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80064d2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	695a      	ldr	r2, [r3, #20]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f022 0201 	bic.w	r2, r2, #1
 80064e2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2220      	movs	r2, #32
 80064e8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80064ec:	bf00      	nop
 80064ee:	370c      	adds	r7, #12
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr

080064f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006504:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2200      	movs	r2, #0
 800650a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2200      	movs	r2, #0
 8006510:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006512:	68f8      	ldr	r0, [r7, #12]
 8006514:	f7ff fedc 	bl	80062d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006518:	bf00      	nop
 800651a:	3710      	adds	r7, #16
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}

08006520 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006520:	b480      	push	{r7}
 8006522:	b085      	sub	sp, #20
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800652e:	b2db      	uxtb	r3, r3
 8006530:	2b21      	cmp	r3, #33	; 0x21
 8006532:	d144      	bne.n	80065be <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800653c:	d11a      	bne.n	8006574 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a1b      	ldr	r3, [r3, #32]
 8006542:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	881b      	ldrh	r3, [r3, #0]
 8006548:	461a      	mov	r2, r3
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006552:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	691b      	ldr	r3, [r3, #16]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d105      	bne.n	8006568 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a1b      	ldr	r3, [r3, #32]
 8006560:	1c9a      	adds	r2, r3, #2
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	621a      	str	r2, [r3, #32]
 8006566:	e00e      	b.n	8006586 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a1b      	ldr	r3, [r3, #32]
 800656c:	1c5a      	adds	r2, r3, #1
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	621a      	str	r2, [r3, #32]
 8006572:	e008      	b.n	8006586 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6a1b      	ldr	r3, [r3, #32]
 8006578:	1c59      	adds	r1, r3, #1
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	6211      	str	r1, [r2, #32]
 800657e:	781a      	ldrb	r2, [r3, #0]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800658a:	b29b      	uxth	r3, r3
 800658c:	3b01      	subs	r3, #1
 800658e:	b29b      	uxth	r3, r3
 8006590:	687a      	ldr	r2, [r7, #4]
 8006592:	4619      	mov	r1, r3
 8006594:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006596:	2b00      	cmp	r3, #0
 8006598:	d10f      	bne.n	80065ba <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68da      	ldr	r2, [r3, #12]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065a8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	68da      	ldr	r2, [r3, #12]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065b8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80065ba:	2300      	movs	r3, #0
 80065bc:	e000      	b.n	80065c0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80065be:	2302      	movs	r3, #2
  }
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3714      	adds	r7, #20
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b082      	sub	sp, #8
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68da      	ldr	r2, [r3, #12]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065e2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2220      	movs	r2, #32
 80065e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065ec:	6878      	ldr	r0, [r7, #4]
 80065ee:	f7ff fe51 	bl	8006294 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065f2:	2300      	movs	r3, #0
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	3708      	adds	r7, #8
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}

080065fc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800660a:	b2db      	uxtb	r3, r3
 800660c:	2b22      	cmp	r3, #34	; 0x22
 800660e:	d171      	bne.n	80066f4 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006618:	d123      	bne.n	8006662 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800661e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d10e      	bne.n	8006646 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	b29b      	uxth	r3, r3
 8006630:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006634:	b29a      	uxth	r2, r3
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800663e:	1c9a      	adds	r2, r3, #2
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	629a      	str	r2, [r3, #40]	; 0x28
 8006644:	e029      	b.n	800669a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	b29b      	uxth	r3, r3
 800664e:	b2db      	uxtb	r3, r3
 8006650:	b29a      	uxth	r2, r3
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800665a:	1c5a      	adds	r2, r3, #1
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	629a      	str	r2, [r3, #40]	; 0x28
 8006660:	e01b      	b.n	800669a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d10a      	bne.n	8006680 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	6858      	ldr	r0, [r3, #4]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006674:	1c59      	adds	r1, r3, #1
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	6291      	str	r1, [r2, #40]	; 0x28
 800667a:	b2c2      	uxtb	r2, r0
 800667c:	701a      	strb	r2, [r3, #0]
 800667e:	e00c      	b.n	800669a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	b2da      	uxtb	r2, r3
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800668c:	1c58      	adds	r0, r3, #1
 800668e:	6879      	ldr	r1, [r7, #4]
 8006690:	6288      	str	r0, [r1, #40]	; 0x28
 8006692:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006696:	b2d2      	uxtb	r2, r2
 8006698:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800669e:	b29b      	uxth	r3, r3
 80066a0:	3b01      	subs	r3, #1
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	4619      	mov	r1, r3
 80066a8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d120      	bne.n	80066f0 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	68da      	ldr	r2, [r3, #12]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f022 0220 	bic.w	r2, r2, #32
 80066bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68da      	ldr	r2, [r3, #12]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	695a      	ldr	r2, [r3, #20]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f022 0201 	bic.w	r2, r2, #1
 80066dc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2220      	movs	r2, #32
 80066e2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f7ff fdde 	bl	80062a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80066ec:	2300      	movs	r3, #0
 80066ee:	e002      	b.n	80066f6 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80066f0:	2300      	movs	r3, #0
 80066f2:	e000      	b.n	80066f6 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80066f4:	2302      	movs	r3, #2
  }
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3710      	adds	r7, #16
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
	...

08006700 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006704:	b0bd      	sub	sp, #244	; 0xf4
 8006706:	af00      	add	r7, sp, #0
 8006708:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800670c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	691b      	ldr	r3, [r3, #16]
 8006714:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006718:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800671c:	68d9      	ldr	r1, [r3, #12]
 800671e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006722:	681a      	ldr	r2, [r3, #0]
 8006724:	ea40 0301 	orr.w	r3, r0, r1
 8006728:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800672a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800672e:	689a      	ldr	r2, [r3, #8]
 8006730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006734:	691b      	ldr	r3, [r3, #16]
 8006736:	431a      	orrs	r2, r3
 8006738:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800673c:	695b      	ldr	r3, [r3, #20]
 800673e:	431a      	orrs	r2, r3
 8006740:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	4313      	orrs	r3, r2
 8006748:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800674c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006758:	f021 010c 	bic.w	r1, r1, #12
 800675c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006760:	681a      	ldr	r2, [r3, #0]
 8006762:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006766:	430b      	orrs	r3, r1
 8006768:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800676a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	695b      	ldr	r3, [r3, #20]
 8006772:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800677a:	6999      	ldr	r1, [r3, #24]
 800677c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	ea40 0301 	orr.w	r3, r0, r1
 8006786:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800678c:	69db      	ldr	r3, [r3, #28]
 800678e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006792:	f040 81a5 	bne.w	8006ae0 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	4bcd      	ldr	r3, [pc, #820]	; (8006ad4 <UART_SetConfig+0x3d4>)
 800679e:	429a      	cmp	r2, r3
 80067a0:	d006      	beq.n	80067b0 <UART_SetConfig+0xb0>
 80067a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	4bcb      	ldr	r3, [pc, #812]	; (8006ad8 <UART_SetConfig+0x3d8>)
 80067aa:	429a      	cmp	r2, r3
 80067ac:	f040 80cb 	bne.w	8006946 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067b0:	f7fe fce8 	bl	8005184 <HAL_RCC_GetPCLK2Freq>
 80067b4:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80067b8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80067bc:	461c      	mov	r4, r3
 80067be:	f04f 0500 	mov.w	r5, #0
 80067c2:	4622      	mov	r2, r4
 80067c4:	462b      	mov	r3, r5
 80067c6:	1891      	adds	r1, r2, r2
 80067c8:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80067cc:	415b      	adcs	r3, r3
 80067ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80067d2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80067d6:	1912      	adds	r2, r2, r4
 80067d8:	eb45 0303 	adc.w	r3, r5, r3
 80067dc:	f04f 0000 	mov.w	r0, #0
 80067e0:	f04f 0100 	mov.w	r1, #0
 80067e4:	00d9      	lsls	r1, r3, #3
 80067e6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80067ea:	00d0      	lsls	r0, r2, #3
 80067ec:	4602      	mov	r2, r0
 80067ee:	460b      	mov	r3, r1
 80067f0:	1911      	adds	r1, r2, r4
 80067f2:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 80067f6:	416b      	adcs	r3, r5
 80067f8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80067fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	461a      	mov	r2, r3
 8006804:	f04f 0300 	mov.w	r3, #0
 8006808:	1891      	adds	r1, r2, r2
 800680a:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800680e:	415b      	adcs	r3, r3
 8006810:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006814:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8006818:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800681c:	f7f9 fd30 	bl	8000280 <__aeabi_uldivmod>
 8006820:	4602      	mov	r2, r0
 8006822:	460b      	mov	r3, r1
 8006824:	4bad      	ldr	r3, [pc, #692]	; (8006adc <UART_SetConfig+0x3dc>)
 8006826:	fba3 2302 	umull	r2, r3, r3, r2
 800682a:	095b      	lsrs	r3, r3, #5
 800682c:	011e      	lsls	r6, r3, #4
 800682e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006832:	461c      	mov	r4, r3
 8006834:	f04f 0500 	mov.w	r5, #0
 8006838:	4622      	mov	r2, r4
 800683a:	462b      	mov	r3, r5
 800683c:	1891      	adds	r1, r2, r2
 800683e:	67b9      	str	r1, [r7, #120]	; 0x78
 8006840:	415b      	adcs	r3, r3
 8006842:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006844:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8006848:	1912      	adds	r2, r2, r4
 800684a:	eb45 0303 	adc.w	r3, r5, r3
 800684e:	f04f 0000 	mov.w	r0, #0
 8006852:	f04f 0100 	mov.w	r1, #0
 8006856:	00d9      	lsls	r1, r3, #3
 8006858:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800685c:	00d0      	lsls	r0, r2, #3
 800685e:	4602      	mov	r2, r0
 8006860:	460b      	mov	r3, r1
 8006862:	1911      	adds	r1, r2, r4
 8006864:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8006868:	416b      	adcs	r3, r5
 800686a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800686e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	461a      	mov	r2, r3
 8006876:	f04f 0300 	mov.w	r3, #0
 800687a:	1891      	adds	r1, r2, r2
 800687c:	6739      	str	r1, [r7, #112]	; 0x70
 800687e:	415b      	adcs	r3, r3
 8006880:	677b      	str	r3, [r7, #116]	; 0x74
 8006882:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8006886:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800688a:	f7f9 fcf9 	bl	8000280 <__aeabi_uldivmod>
 800688e:	4602      	mov	r2, r0
 8006890:	460b      	mov	r3, r1
 8006892:	4b92      	ldr	r3, [pc, #584]	; (8006adc <UART_SetConfig+0x3dc>)
 8006894:	fba3 1302 	umull	r1, r3, r3, r2
 8006898:	095b      	lsrs	r3, r3, #5
 800689a:	2164      	movs	r1, #100	; 0x64
 800689c:	fb01 f303 	mul.w	r3, r1, r3
 80068a0:	1ad3      	subs	r3, r2, r3
 80068a2:	00db      	lsls	r3, r3, #3
 80068a4:	3332      	adds	r3, #50	; 0x32
 80068a6:	4a8d      	ldr	r2, [pc, #564]	; (8006adc <UART_SetConfig+0x3dc>)
 80068a8:	fba2 2303 	umull	r2, r3, r2, r3
 80068ac:	095b      	lsrs	r3, r3, #5
 80068ae:	005b      	lsls	r3, r3, #1
 80068b0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80068b4:	441e      	add	r6, r3
 80068b6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80068ba:	4618      	mov	r0, r3
 80068bc:	f04f 0100 	mov.w	r1, #0
 80068c0:	4602      	mov	r2, r0
 80068c2:	460b      	mov	r3, r1
 80068c4:	1894      	adds	r4, r2, r2
 80068c6:	66bc      	str	r4, [r7, #104]	; 0x68
 80068c8:	415b      	adcs	r3, r3
 80068ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80068cc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80068d0:	1812      	adds	r2, r2, r0
 80068d2:	eb41 0303 	adc.w	r3, r1, r3
 80068d6:	f04f 0400 	mov.w	r4, #0
 80068da:	f04f 0500 	mov.w	r5, #0
 80068de:	00dd      	lsls	r5, r3, #3
 80068e0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80068e4:	00d4      	lsls	r4, r2, #3
 80068e6:	4622      	mov	r2, r4
 80068e8:	462b      	mov	r3, r5
 80068ea:	1814      	adds	r4, r2, r0
 80068ec:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 80068f0:	414b      	adcs	r3, r1
 80068f2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80068f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	461a      	mov	r2, r3
 80068fe:	f04f 0300 	mov.w	r3, #0
 8006902:	1891      	adds	r1, r2, r2
 8006904:	6639      	str	r1, [r7, #96]	; 0x60
 8006906:	415b      	adcs	r3, r3
 8006908:	667b      	str	r3, [r7, #100]	; 0x64
 800690a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800690e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006912:	f7f9 fcb5 	bl	8000280 <__aeabi_uldivmod>
 8006916:	4602      	mov	r2, r0
 8006918:	460b      	mov	r3, r1
 800691a:	4b70      	ldr	r3, [pc, #448]	; (8006adc <UART_SetConfig+0x3dc>)
 800691c:	fba3 1302 	umull	r1, r3, r3, r2
 8006920:	095b      	lsrs	r3, r3, #5
 8006922:	2164      	movs	r1, #100	; 0x64
 8006924:	fb01 f303 	mul.w	r3, r1, r3
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	00db      	lsls	r3, r3, #3
 800692c:	3332      	adds	r3, #50	; 0x32
 800692e:	4a6b      	ldr	r2, [pc, #428]	; (8006adc <UART_SetConfig+0x3dc>)
 8006930:	fba2 2303 	umull	r2, r3, r2, r3
 8006934:	095b      	lsrs	r3, r3, #5
 8006936:	f003 0207 	and.w	r2, r3, #7
 800693a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4432      	add	r2, r6
 8006942:	609a      	str	r2, [r3, #8]
 8006944:	e26d      	b.n	8006e22 <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006946:	f7fe fc09 	bl	800515c <HAL_RCC_GetPCLK1Freq>
 800694a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800694e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006952:	461c      	mov	r4, r3
 8006954:	f04f 0500 	mov.w	r5, #0
 8006958:	4622      	mov	r2, r4
 800695a:	462b      	mov	r3, r5
 800695c:	1891      	adds	r1, r2, r2
 800695e:	65b9      	str	r1, [r7, #88]	; 0x58
 8006960:	415b      	adcs	r3, r3
 8006962:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006964:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006968:	1912      	adds	r2, r2, r4
 800696a:	eb45 0303 	adc.w	r3, r5, r3
 800696e:	f04f 0000 	mov.w	r0, #0
 8006972:	f04f 0100 	mov.w	r1, #0
 8006976:	00d9      	lsls	r1, r3, #3
 8006978:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800697c:	00d0      	lsls	r0, r2, #3
 800697e:	4602      	mov	r2, r0
 8006980:	460b      	mov	r3, r1
 8006982:	1911      	adds	r1, r2, r4
 8006984:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8006988:	416b      	adcs	r3, r5
 800698a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800698e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	461a      	mov	r2, r3
 8006996:	f04f 0300 	mov.w	r3, #0
 800699a:	1891      	adds	r1, r2, r2
 800699c:	6539      	str	r1, [r7, #80]	; 0x50
 800699e:	415b      	adcs	r3, r3
 80069a0:	657b      	str	r3, [r7, #84]	; 0x54
 80069a2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80069a6:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80069aa:	f7f9 fc69 	bl	8000280 <__aeabi_uldivmod>
 80069ae:	4602      	mov	r2, r0
 80069b0:	460b      	mov	r3, r1
 80069b2:	4b4a      	ldr	r3, [pc, #296]	; (8006adc <UART_SetConfig+0x3dc>)
 80069b4:	fba3 2302 	umull	r2, r3, r3, r2
 80069b8:	095b      	lsrs	r3, r3, #5
 80069ba:	011e      	lsls	r6, r3, #4
 80069bc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80069c0:	461c      	mov	r4, r3
 80069c2:	f04f 0500 	mov.w	r5, #0
 80069c6:	4622      	mov	r2, r4
 80069c8:	462b      	mov	r3, r5
 80069ca:	1891      	adds	r1, r2, r2
 80069cc:	64b9      	str	r1, [r7, #72]	; 0x48
 80069ce:	415b      	adcs	r3, r3
 80069d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069d2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80069d6:	1912      	adds	r2, r2, r4
 80069d8:	eb45 0303 	adc.w	r3, r5, r3
 80069dc:	f04f 0000 	mov.w	r0, #0
 80069e0:	f04f 0100 	mov.w	r1, #0
 80069e4:	00d9      	lsls	r1, r3, #3
 80069e6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80069ea:	00d0      	lsls	r0, r2, #3
 80069ec:	4602      	mov	r2, r0
 80069ee:	460b      	mov	r3, r1
 80069f0:	1911      	adds	r1, r2, r4
 80069f2:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 80069f6:	416b      	adcs	r3, r5
 80069f8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80069fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	461a      	mov	r2, r3
 8006a04:	f04f 0300 	mov.w	r3, #0
 8006a08:	1891      	adds	r1, r2, r2
 8006a0a:	6439      	str	r1, [r7, #64]	; 0x40
 8006a0c:	415b      	adcs	r3, r3
 8006a0e:	647b      	str	r3, [r7, #68]	; 0x44
 8006a10:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006a14:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8006a18:	f7f9 fc32 	bl	8000280 <__aeabi_uldivmod>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	460b      	mov	r3, r1
 8006a20:	4b2e      	ldr	r3, [pc, #184]	; (8006adc <UART_SetConfig+0x3dc>)
 8006a22:	fba3 1302 	umull	r1, r3, r3, r2
 8006a26:	095b      	lsrs	r3, r3, #5
 8006a28:	2164      	movs	r1, #100	; 0x64
 8006a2a:	fb01 f303 	mul.w	r3, r1, r3
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	00db      	lsls	r3, r3, #3
 8006a32:	3332      	adds	r3, #50	; 0x32
 8006a34:	4a29      	ldr	r2, [pc, #164]	; (8006adc <UART_SetConfig+0x3dc>)
 8006a36:	fba2 2303 	umull	r2, r3, r2, r3
 8006a3a:	095b      	lsrs	r3, r3, #5
 8006a3c:	005b      	lsls	r3, r3, #1
 8006a3e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006a42:	441e      	add	r6, r3
 8006a44:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f04f 0100 	mov.w	r1, #0
 8006a4e:	4602      	mov	r2, r0
 8006a50:	460b      	mov	r3, r1
 8006a52:	1894      	adds	r4, r2, r2
 8006a54:	63bc      	str	r4, [r7, #56]	; 0x38
 8006a56:	415b      	adcs	r3, r3
 8006a58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a5a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006a5e:	1812      	adds	r2, r2, r0
 8006a60:	eb41 0303 	adc.w	r3, r1, r3
 8006a64:	f04f 0400 	mov.w	r4, #0
 8006a68:	f04f 0500 	mov.w	r5, #0
 8006a6c:	00dd      	lsls	r5, r3, #3
 8006a6e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006a72:	00d4      	lsls	r4, r2, #3
 8006a74:	4622      	mov	r2, r4
 8006a76:	462b      	mov	r3, r5
 8006a78:	1814      	adds	r4, r2, r0
 8006a7a:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 8006a7e:	414b      	adcs	r3, r1
 8006a80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006a84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	f04f 0300 	mov.w	r3, #0
 8006a90:	1891      	adds	r1, r2, r2
 8006a92:	6339      	str	r1, [r7, #48]	; 0x30
 8006a94:	415b      	adcs	r3, r3
 8006a96:	637b      	str	r3, [r7, #52]	; 0x34
 8006a98:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006a9c:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006aa0:	f7f9 fbee 	bl	8000280 <__aeabi_uldivmod>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	460b      	mov	r3, r1
 8006aa8:	4b0c      	ldr	r3, [pc, #48]	; (8006adc <UART_SetConfig+0x3dc>)
 8006aaa:	fba3 1302 	umull	r1, r3, r3, r2
 8006aae:	095b      	lsrs	r3, r3, #5
 8006ab0:	2164      	movs	r1, #100	; 0x64
 8006ab2:	fb01 f303 	mul.w	r3, r1, r3
 8006ab6:	1ad3      	subs	r3, r2, r3
 8006ab8:	00db      	lsls	r3, r3, #3
 8006aba:	3332      	adds	r3, #50	; 0x32
 8006abc:	4a07      	ldr	r2, [pc, #28]	; (8006adc <UART_SetConfig+0x3dc>)
 8006abe:	fba2 2303 	umull	r2, r3, r2, r3
 8006ac2:	095b      	lsrs	r3, r3, #5
 8006ac4:	f003 0207 	and.w	r2, r3, #7
 8006ac8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4432      	add	r2, r6
 8006ad0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006ad2:	e1a6      	b.n	8006e22 <UART_SetConfig+0x722>
 8006ad4:	40011000 	.word	0x40011000
 8006ad8:	40011400 	.word	0x40011400
 8006adc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	4bd1      	ldr	r3, [pc, #836]	; (8006e2c <UART_SetConfig+0x72c>)
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d006      	beq.n	8006afa <UART_SetConfig+0x3fa>
 8006aec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	4bcf      	ldr	r3, [pc, #828]	; (8006e30 <UART_SetConfig+0x730>)
 8006af4:	429a      	cmp	r2, r3
 8006af6:	f040 80ca 	bne.w	8006c8e <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006afa:	f7fe fb43 	bl	8005184 <HAL_RCC_GetPCLK2Freq>
 8006afe:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006b02:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006b06:	461c      	mov	r4, r3
 8006b08:	f04f 0500 	mov.w	r5, #0
 8006b0c:	4622      	mov	r2, r4
 8006b0e:	462b      	mov	r3, r5
 8006b10:	1891      	adds	r1, r2, r2
 8006b12:	62b9      	str	r1, [r7, #40]	; 0x28
 8006b14:	415b      	adcs	r3, r3
 8006b16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b1c:	1912      	adds	r2, r2, r4
 8006b1e:	eb45 0303 	adc.w	r3, r5, r3
 8006b22:	f04f 0000 	mov.w	r0, #0
 8006b26:	f04f 0100 	mov.w	r1, #0
 8006b2a:	00d9      	lsls	r1, r3, #3
 8006b2c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006b30:	00d0      	lsls	r0, r2, #3
 8006b32:	4602      	mov	r2, r0
 8006b34:	460b      	mov	r3, r1
 8006b36:	eb12 0a04 	adds.w	sl, r2, r4
 8006b3a:	eb43 0b05 	adc.w	fp, r3, r5
 8006b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	4618      	mov	r0, r3
 8006b46:	f04f 0100 	mov.w	r1, #0
 8006b4a:	f04f 0200 	mov.w	r2, #0
 8006b4e:	f04f 0300 	mov.w	r3, #0
 8006b52:	008b      	lsls	r3, r1, #2
 8006b54:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006b58:	0082      	lsls	r2, r0, #2
 8006b5a:	4650      	mov	r0, sl
 8006b5c:	4659      	mov	r1, fp
 8006b5e:	f7f9 fb8f 	bl	8000280 <__aeabi_uldivmod>
 8006b62:	4602      	mov	r2, r0
 8006b64:	460b      	mov	r3, r1
 8006b66:	4bb3      	ldr	r3, [pc, #716]	; (8006e34 <UART_SetConfig+0x734>)
 8006b68:	fba3 2302 	umull	r2, r3, r3, r2
 8006b6c:	095b      	lsrs	r3, r3, #5
 8006b6e:	011e      	lsls	r6, r3, #4
 8006b70:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006b74:	4618      	mov	r0, r3
 8006b76:	f04f 0100 	mov.w	r1, #0
 8006b7a:	4602      	mov	r2, r0
 8006b7c:	460b      	mov	r3, r1
 8006b7e:	1894      	adds	r4, r2, r2
 8006b80:	623c      	str	r4, [r7, #32]
 8006b82:	415b      	adcs	r3, r3
 8006b84:	627b      	str	r3, [r7, #36]	; 0x24
 8006b86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006b8a:	1812      	adds	r2, r2, r0
 8006b8c:	eb41 0303 	adc.w	r3, r1, r3
 8006b90:	f04f 0400 	mov.w	r4, #0
 8006b94:	f04f 0500 	mov.w	r5, #0
 8006b98:	00dd      	lsls	r5, r3, #3
 8006b9a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006b9e:	00d4      	lsls	r4, r2, #3
 8006ba0:	4622      	mov	r2, r4
 8006ba2:	462b      	mov	r3, r5
 8006ba4:	1814      	adds	r4, r2, r0
 8006ba6:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8006baa:	414b      	adcs	r3, r1
 8006bac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006bb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f04f 0100 	mov.w	r1, #0
 8006bbc:	f04f 0200 	mov.w	r2, #0
 8006bc0:	f04f 0300 	mov.w	r3, #0
 8006bc4:	008b      	lsls	r3, r1, #2
 8006bc6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006bca:	0082      	lsls	r2, r0, #2
 8006bcc:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8006bd0:	f7f9 fb56 	bl	8000280 <__aeabi_uldivmod>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	4b96      	ldr	r3, [pc, #600]	; (8006e34 <UART_SetConfig+0x734>)
 8006bda:	fba3 1302 	umull	r1, r3, r3, r2
 8006bde:	095b      	lsrs	r3, r3, #5
 8006be0:	2164      	movs	r1, #100	; 0x64
 8006be2:	fb01 f303 	mul.w	r3, r1, r3
 8006be6:	1ad3      	subs	r3, r2, r3
 8006be8:	011b      	lsls	r3, r3, #4
 8006bea:	3332      	adds	r3, #50	; 0x32
 8006bec:	4a91      	ldr	r2, [pc, #580]	; (8006e34 <UART_SetConfig+0x734>)
 8006bee:	fba2 2303 	umull	r2, r3, r2, r3
 8006bf2:	095b      	lsrs	r3, r3, #5
 8006bf4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006bf8:	441e      	add	r6, r3
 8006bfa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006bfe:	4618      	mov	r0, r3
 8006c00:	f04f 0100 	mov.w	r1, #0
 8006c04:	4602      	mov	r2, r0
 8006c06:	460b      	mov	r3, r1
 8006c08:	1894      	adds	r4, r2, r2
 8006c0a:	61bc      	str	r4, [r7, #24]
 8006c0c:	415b      	adcs	r3, r3
 8006c0e:	61fb      	str	r3, [r7, #28]
 8006c10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c14:	1812      	adds	r2, r2, r0
 8006c16:	eb41 0303 	adc.w	r3, r1, r3
 8006c1a:	f04f 0400 	mov.w	r4, #0
 8006c1e:	f04f 0500 	mov.w	r5, #0
 8006c22:	00dd      	lsls	r5, r3, #3
 8006c24:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006c28:	00d4      	lsls	r4, r2, #3
 8006c2a:	4622      	mov	r2, r4
 8006c2c:	462b      	mov	r3, r5
 8006c2e:	1814      	adds	r4, r2, r0
 8006c30:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8006c34:	414b      	adcs	r3, r1
 8006c36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006c3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	4618      	mov	r0, r3
 8006c42:	f04f 0100 	mov.w	r1, #0
 8006c46:	f04f 0200 	mov.w	r2, #0
 8006c4a:	f04f 0300 	mov.w	r3, #0
 8006c4e:	008b      	lsls	r3, r1, #2
 8006c50:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006c54:	0082      	lsls	r2, r0, #2
 8006c56:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8006c5a:	f7f9 fb11 	bl	8000280 <__aeabi_uldivmod>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	460b      	mov	r3, r1
 8006c62:	4b74      	ldr	r3, [pc, #464]	; (8006e34 <UART_SetConfig+0x734>)
 8006c64:	fba3 1302 	umull	r1, r3, r3, r2
 8006c68:	095b      	lsrs	r3, r3, #5
 8006c6a:	2164      	movs	r1, #100	; 0x64
 8006c6c:	fb01 f303 	mul.w	r3, r1, r3
 8006c70:	1ad3      	subs	r3, r2, r3
 8006c72:	011b      	lsls	r3, r3, #4
 8006c74:	3332      	adds	r3, #50	; 0x32
 8006c76:	4a6f      	ldr	r2, [pc, #444]	; (8006e34 <UART_SetConfig+0x734>)
 8006c78:	fba2 2303 	umull	r2, r3, r2, r3
 8006c7c:	095b      	lsrs	r3, r3, #5
 8006c7e:	f003 020f 	and.w	r2, r3, #15
 8006c82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4432      	add	r2, r6
 8006c8a:	609a      	str	r2, [r3, #8]
 8006c8c:	e0c9      	b.n	8006e22 <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c8e:	f7fe fa65 	bl	800515c <HAL_RCC_GetPCLK1Freq>
 8006c92:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006c96:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006c9a:	461c      	mov	r4, r3
 8006c9c:	f04f 0500 	mov.w	r5, #0
 8006ca0:	4622      	mov	r2, r4
 8006ca2:	462b      	mov	r3, r5
 8006ca4:	1891      	adds	r1, r2, r2
 8006ca6:	6139      	str	r1, [r7, #16]
 8006ca8:	415b      	adcs	r3, r3
 8006caa:	617b      	str	r3, [r7, #20]
 8006cac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006cb0:	1912      	adds	r2, r2, r4
 8006cb2:	eb45 0303 	adc.w	r3, r5, r3
 8006cb6:	f04f 0000 	mov.w	r0, #0
 8006cba:	f04f 0100 	mov.w	r1, #0
 8006cbe:	00d9      	lsls	r1, r3, #3
 8006cc0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006cc4:	00d0      	lsls	r0, r2, #3
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	460b      	mov	r3, r1
 8006cca:	eb12 0804 	adds.w	r8, r2, r4
 8006cce:	eb43 0905 	adc.w	r9, r3, r5
 8006cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f04f 0100 	mov.w	r1, #0
 8006cde:	f04f 0200 	mov.w	r2, #0
 8006ce2:	f04f 0300 	mov.w	r3, #0
 8006ce6:	008b      	lsls	r3, r1, #2
 8006ce8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006cec:	0082      	lsls	r2, r0, #2
 8006cee:	4640      	mov	r0, r8
 8006cf0:	4649      	mov	r1, r9
 8006cf2:	f7f9 fac5 	bl	8000280 <__aeabi_uldivmod>
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	460b      	mov	r3, r1
 8006cfa:	4b4e      	ldr	r3, [pc, #312]	; (8006e34 <UART_SetConfig+0x734>)
 8006cfc:	fba3 2302 	umull	r2, r3, r3, r2
 8006d00:	095b      	lsrs	r3, r3, #5
 8006d02:	011e      	lsls	r6, r3, #4
 8006d04:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f04f 0100 	mov.w	r1, #0
 8006d0e:	4602      	mov	r2, r0
 8006d10:	460b      	mov	r3, r1
 8006d12:	1894      	adds	r4, r2, r2
 8006d14:	60bc      	str	r4, [r7, #8]
 8006d16:	415b      	adcs	r3, r3
 8006d18:	60fb      	str	r3, [r7, #12]
 8006d1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d1e:	1812      	adds	r2, r2, r0
 8006d20:	eb41 0303 	adc.w	r3, r1, r3
 8006d24:	f04f 0400 	mov.w	r4, #0
 8006d28:	f04f 0500 	mov.w	r5, #0
 8006d2c:	00dd      	lsls	r5, r3, #3
 8006d2e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006d32:	00d4      	lsls	r4, r2, #3
 8006d34:	4622      	mov	r2, r4
 8006d36:	462b      	mov	r3, r5
 8006d38:	1814      	adds	r4, r2, r0
 8006d3a:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8006d3e:	414b      	adcs	r3, r1
 8006d40:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006d44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f04f 0100 	mov.w	r1, #0
 8006d50:	f04f 0200 	mov.w	r2, #0
 8006d54:	f04f 0300 	mov.w	r3, #0
 8006d58:	008b      	lsls	r3, r1, #2
 8006d5a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006d5e:	0082      	lsls	r2, r0, #2
 8006d60:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006d64:	f7f9 fa8c 	bl	8000280 <__aeabi_uldivmod>
 8006d68:	4602      	mov	r2, r0
 8006d6a:	460b      	mov	r3, r1
 8006d6c:	4b31      	ldr	r3, [pc, #196]	; (8006e34 <UART_SetConfig+0x734>)
 8006d6e:	fba3 1302 	umull	r1, r3, r3, r2
 8006d72:	095b      	lsrs	r3, r3, #5
 8006d74:	2164      	movs	r1, #100	; 0x64
 8006d76:	fb01 f303 	mul.w	r3, r1, r3
 8006d7a:	1ad3      	subs	r3, r2, r3
 8006d7c:	011b      	lsls	r3, r3, #4
 8006d7e:	3332      	adds	r3, #50	; 0x32
 8006d80:	4a2c      	ldr	r2, [pc, #176]	; (8006e34 <UART_SetConfig+0x734>)
 8006d82:	fba2 2303 	umull	r2, r3, r2, r3
 8006d86:	095b      	lsrs	r3, r3, #5
 8006d88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d8c:	441e      	add	r6, r3
 8006d8e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006d92:	4618      	mov	r0, r3
 8006d94:	f04f 0100 	mov.w	r1, #0
 8006d98:	4602      	mov	r2, r0
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	1894      	adds	r4, r2, r2
 8006d9e:	603c      	str	r4, [r7, #0]
 8006da0:	415b      	adcs	r3, r3
 8006da2:	607b      	str	r3, [r7, #4]
 8006da4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006da8:	1812      	adds	r2, r2, r0
 8006daa:	eb41 0303 	adc.w	r3, r1, r3
 8006dae:	f04f 0400 	mov.w	r4, #0
 8006db2:	f04f 0500 	mov.w	r5, #0
 8006db6:	00dd      	lsls	r5, r3, #3
 8006db8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006dbc:	00d4      	lsls	r4, r2, #3
 8006dbe:	4622      	mov	r2, r4
 8006dc0:	462b      	mov	r3, r5
 8006dc2:	1814      	adds	r4, r2, r0
 8006dc4:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8006dc8:	414b      	adcs	r3, r1
 8006dca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f04f 0100 	mov.w	r1, #0
 8006dda:	f04f 0200 	mov.w	r2, #0
 8006dde:	f04f 0300 	mov.w	r3, #0
 8006de2:	008b      	lsls	r3, r1, #2
 8006de4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006de8:	0082      	lsls	r2, r0, #2
 8006dea:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8006dee:	f7f9 fa47 	bl	8000280 <__aeabi_uldivmod>
 8006df2:	4602      	mov	r2, r0
 8006df4:	460b      	mov	r3, r1
 8006df6:	4b0f      	ldr	r3, [pc, #60]	; (8006e34 <UART_SetConfig+0x734>)
 8006df8:	fba3 1302 	umull	r1, r3, r3, r2
 8006dfc:	095b      	lsrs	r3, r3, #5
 8006dfe:	2164      	movs	r1, #100	; 0x64
 8006e00:	fb01 f303 	mul.w	r3, r1, r3
 8006e04:	1ad3      	subs	r3, r2, r3
 8006e06:	011b      	lsls	r3, r3, #4
 8006e08:	3332      	adds	r3, #50	; 0x32
 8006e0a:	4a0a      	ldr	r2, [pc, #40]	; (8006e34 <UART_SetConfig+0x734>)
 8006e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e10:	095b      	lsrs	r3, r3, #5
 8006e12:	f003 020f 	and.w	r2, r3, #15
 8006e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4432      	add	r2, r6
 8006e1e:	609a      	str	r2, [r3, #8]
}
 8006e20:	e7ff      	b.n	8006e22 <UART_SetConfig+0x722>
 8006e22:	bf00      	nop
 8006e24:	37f4      	adds	r7, #244	; 0xf4
 8006e26:	46bd      	mov	sp, r7
 8006e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e2c:	40011000 	.word	0x40011000
 8006e30:	40011400 	.word	0x40011400
 8006e34:	51eb851f 	.word	0x51eb851f

08006e38 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e38:	b084      	sub	sp, #16
 8006e3a:	b580      	push	{r7, lr}
 8006e3c:	b084      	sub	sp, #16
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
 8006e42:	f107 001c 	add.w	r0, r7, #28
 8006e46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d122      	bne.n	8006e96 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e54:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006e64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e68:	687a      	ldr	r2, [r7, #4]
 8006e6a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	68db      	ldr	r3, [r3, #12]
 8006e70:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d105      	bne.n	8006e8a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 f94a 	bl	8007124 <USB_CoreReset>
 8006e90:	4603      	mov	r3, r0
 8006e92:	73fb      	strb	r3, [r7, #15]
 8006e94:	e01a      	b.n	8006ecc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f000 f93e 	bl	8007124 <USB_CoreReset>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006eac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d106      	bne.n	8006ec0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	639a      	str	r2, [r3, #56]	; 0x38
 8006ebe:	e005      	b.n	8006ecc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ec4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	d10b      	bne.n	8006eea <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	f043 0206 	orr.w	r2, r3, #6
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	689b      	ldr	r3, [r3, #8]
 8006ee2:	f043 0220 	orr.w	r2, r3, #32
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3710      	adds	r7, #16
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ef6:	b004      	add	sp, #16
 8006ef8:	4770      	bx	lr

08006efa <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006efa:	b480      	push	{r7}
 8006efc:	b083      	sub	sp, #12
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	f043 0201 	orr.w	r2, r3, #1
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	370c      	adds	r7, #12
 8006f14:	46bd      	mov	sp, r7
 8006f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1a:	4770      	bx	lr

08006f1c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b083      	sub	sp, #12
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	f023 0201 	bic.w	r2, r3, #1
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006f30:	2300      	movs	r3, #0
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	370c      	adds	r7, #12
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr

08006f3e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006f3e:	b580      	push	{r7, lr}
 8006f40:	b082      	sub	sp, #8
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	6078      	str	r0, [r7, #4]
 8006f46:	460b      	mov	r3, r1
 8006f48:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006f56:	78fb      	ldrb	r3, [r7, #3]
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d106      	bne.n	8006f6a <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	60da      	str	r2, [r3, #12]
 8006f68:	e00b      	b.n	8006f82 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006f6a:	78fb      	ldrb	r3, [r7, #3]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d106      	bne.n	8006f7e <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	60da      	str	r2, [r3, #12]
 8006f7c:	e001      	b.n	8006f82 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e003      	b.n	8006f8a <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006f82:	2032      	movs	r0, #50	; 0x32
 8006f84:	f7fa fa96 	bl	80014b4 <HAL_Delay>

  return HAL_OK;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3708      	adds	r7, #8
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
	...

08006f94 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b085      	sub	sp, #20
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	019b      	lsls	r3, r3, #6
 8006fa6:	f043 0220 	orr.w	r2, r3, #32
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	3301      	adds	r3, #1
 8006fb2:	60fb      	str	r3, [r7, #12]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	4a09      	ldr	r2, [pc, #36]	; (8006fdc <USB_FlushTxFifo+0x48>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d901      	bls.n	8006fc0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006fbc:	2303      	movs	r3, #3
 8006fbe:	e006      	b.n	8006fce <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	691b      	ldr	r3, [r3, #16]
 8006fc4:	f003 0320 	and.w	r3, r3, #32
 8006fc8:	2b20      	cmp	r3, #32
 8006fca:	d0f0      	beq.n	8006fae <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006fcc:	2300      	movs	r3, #0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3714      	adds	r7, #20
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	00030d40 	.word	0x00030d40

08006fe0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b085      	sub	sp, #20
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2210      	movs	r2, #16
 8006ff0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	3301      	adds	r3, #1
 8006ff6:	60fb      	str	r3, [r7, #12]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	4a09      	ldr	r2, [pc, #36]	; (8007020 <USB_FlushRxFifo+0x40>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d901      	bls.n	8007004 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007000:	2303      	movs	r3, #3
 8007002:	e006      	b.n	8007012 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	691b      	ldr	r3, [r3, #16]
 8007008:	f003 0310 	and.w	r3, r3, #16
 800700c:	2b10      	cmp	r3, #16
 800700e:	d0f0      	beq.n	8006ff2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007010:	2300      	movs	r3, #0
}
 8007012:	4618      	mov	r0, r3
 8007014:	3714      	adds	r7, #20
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr
 800701e:	bf00      	nop
 8007020:	00030d40 	.word	0x00030d40

08007024 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007024:	b480      	push	{r7}
 8007026:	b089      	sub	sp, #36	; 0x24
 8007028:	af00      	add	r7, sp, #0
 800702a:	60f8      	str	r0, [r7, #12]
 800702c:	60b9      	str	r1, [r7, #8]
 800702e:	4611      	mov	r1, r2
 8007030:	461a      	mov	r2, r3
 8007032:	460b      	mov	r3, r1
 8007034:	71fb      	strb	r3, [r7, #7]
 8007036:	4613      	mov	r3, r2
 8007038:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8007042:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007046:	2b00      	cmp	r3, #0
 8007048:	d11a      	bne.n	8007080 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800704a:	88bb      	ldrh	r3, [r7, #4]
 800704c:	3303      	adds	r3, #3
 800704e:	089b      	lsrs	r3, r3, #2
 8007050:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007052:	2300      	movs	r3, #0
 8007054:	61bb      	str	r3, [r7, #24]
 8007056:	e00f      	b.n	8007078 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007058:	79fb      	ldrb	r3, [r7, #7]
 800705a:	031a      	lsls	r2, r3, #12
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	4413      	add	r3, r2
 8007060:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007064:	461a      	mov	r2, r3
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800706c:	69fb      	ldr	r3, [r7, #28]
 800706e:	3304      	adds	r3, #4
 8007070:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007072:	69bb      	ldr	r3, [r7, #24]
 8007074:	3301      	adds	r3, #1
 8007076:	61bb      	str	r3, [r7, #24]
 8007078:	69ba      	ldr	r2, [r7, #24]
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	429a      	cmp	r2, r3
 800707e:	d3eb      	bcc.n	8007058 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007080:	2300      	movs	r3, #0
}
 8007082:	4618      	mov	r0, r3
 8007084:	3724      	adds	r7, #36	; 0x24
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr

0800708e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800708e:	b480      	push	{r7}
 8007090:	b089      	sub	sp, #36	; 0x24
 8007092:	af00      	add	r7, sp, #0
 8007094:	60f8      	str	r0, [r7, #12]
 8007096:	60b9      	str	r1, [r7, #8]
 8007098:	4613      	mov	r3, r2
 800709a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80070a4:	88fb      	ldrh	r3, [r7, #6]
 80070a6:	3303      	adds	r3, #3
 80070a8:	089b      	lsrs	r3, r3, #2
 80070aa:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80070ac:	2300      	movs	r3, #0
 80070ae:	61bb      	str	r3, [r7, #24]
 80070b0:	e00b      	b.n	80070ca <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	69fb      	ldr	r3, [r7, #28]
 80070bc:	601a      	str	r2, [r3, #0]
    pDest++;
 80070be:	69fb      	ldr	r3, [r7, #28]
 80070c0:	3304      	adds	r3, #4
 80070c2:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80070c4:	69bb      	ldr	r3, [r7, #24]
 80070c6:	3301      	adds	r3, #1
 80070c8:	61bb      	str	r3, [r7, #24]
 80070ca:	69ba      	ldr	r2, [r7, #24]
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	429a      	cmp	r2, r3
 80070d0:	d3ef      	bcc.n	80070b2 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80070d2:	69fb      	ldr	r3, [r7, #28]
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3724      	adds	r7, #36	; 0x24
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr

080070e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b085      	sub	sp, #20
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	695b      	ldr	r3, [r3, #20]
 80070ec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	699b      	ldr	r3, [r3, #24]
 80070f2:	68fa      	ldr	r2, [r7, #12]
 80070f4:	4013      	ands	r3, r2
 80070f6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80070f8:	68fb      	ldr	r3, [r7, #12]
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3714      	adds	r7, #20
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr

08007106 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007106:	b480      	push	{r7}
 8007108:	b083      	sub	sp, #12
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	695b      	ldr	r3, [r3, #20]
 8007112:	f003 0301 	and.w	r3, r3, #1
}
 8007116:	4618      	mov	r0, r3
 8007118:	370c      	adds	r7, #12
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
	...

08007124 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007124:	b480      	push	{r7}
 8007126:	b085      	sub	sp, #20
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800712c:	2300      	movs	r3, #0
 800712e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	3301      	adds	r3, #1
 8007134:	60fb      	str	r3, [r7, #12]
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	4a13      	ldr	r2, [pc, #76]	; (8007188 <USB_CoreReset+0x64>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d901      	bls.n	8007142 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e01b      	b.n	800717a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	2b00      	cmp	r3, #0
 8007148:	daf2      	bge.n	8007130 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800714a:	2300      	movs	r3, #0
 800714c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	691b      	ldr	r3, [r3, #16]
 8007152:	f043 0201 	orr.w	r2, r3, #1
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	3301      	adds	r3, #1
 800715e:	60fb      	str	r3, [r7, #12]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	4a09      	ldr	r2, [pc, #36]	; (8007188 <USB_CoreReset+0x64>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d901      	bls.n	800716c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007168:	2303      	movs	r3, #3
 800716a:	e006      	b.n	800717a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	691b      	ldr	r3, [r3, #16]
 8007170:	f003 0301 	and.w	r3, r3, #1
 8007174:	2b01      	cmp	r3, #1
 8007176:	d0f0      	beq.n	800715a <USB_CoreReset+0x36>

  return HAL_OK;
 8007178:	2300      	movs	r3, #0
}
 800717a:	4618      	mov	r0, r3
 800717c:	3714      	adds	r7, #20
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr
 8007186:	bf00      	nop
 8007188:	00030d40 	.word	0x00030d40

0800718c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800718c:	b084      	sub	sp, #16
 800718e:	b580      	push	{r7, lr}
 8007190:	b084      	sub	sp, #16
 8007192:	af00      	add	r7, sp, #0
 8007194:	6078      	str	r0, [r7, #4]
 8007196:	f107 001c 	add.w	r0, r7, #28
 800719a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80071a8:	461a      	mov	r2, r3
 80071aa:	2300      	movs	r3, #0
 80071ac:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071b2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071be:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ca:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d018      	beq.n	8007210 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80071de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d10a      	bne.n	80071fa <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	68ba      	ldr	r2, [r7, #8]
 80071ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80071f2:	f043 0304 	orr.w	r3, r3, #4
 80071f6:	6013      	str	r3, [r2, #0]
 80071f8:	e014      	b.n	8007224 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	68ba      	ldr	r2, [r7, #8]
 8007204:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007208:	f023 0304 	bic.w	r3, r3, #4
 800720c:	6013      	str	r3, [r2, #0]
 800720e:	e009      	b.n	8007224 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68ba      	ldr	r2, [r7, #8]
 800721a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800721e:	f023 0304 	bic.w	r3, r3, #4
 8007222:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8007224:	2110      	movs	r1, #16
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f7ff feb4 	bl	8006f94 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f7ff fed7 	bl	8006fe0 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007232:	2300      	movs	r3, #0
 8007234:	60fb      	str	r3, [r7, #12]
 8007236:	e015      	b.n	8007264 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	015a      	lsls	r2, r3, #5
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	4413      	add	r3, r2
 8007240:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007244:	461a      	mov	r2, r3
 8007246:	f04f 33ff 	mov.w	r3, #4294967295
 800724a:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	015a      	lsls	r2, r3, #5
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	4413      	add	r3, r2
 8007254:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007258:	461a      	mov	r2, r3
 800725a:	2300      	movs	r3, #0
 800725c:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	3301      	adds	r3, #1
 8007262:	60fb      	str	r3, [r7, #12]
 8007264:	6a3b      	ldr	r3, [r7, #32]
 8007266:	68fa      	ldr	r2, [r7, #12]
 8007268:	429a      	cmp	r2, r3
 800726a:	d3e5      	bcc.n	8007238 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800726c:	2101      	movs	r1, #1
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f000 f8ac 	bl	80073cc <USB_DriveVbus>

  HAL_Delay(200U);
 8007274:	20c8      	movs	r0, #200	; 0xc8
 8007276:	f7fa f91d 	bl	80014b4 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	f04f 32ff 	mov.w	r2, #4294967295
 8007286:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800728c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007290:	2b00      	cmp	r3, #0
 8007292:	d00b      	beq.n	80072ac <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f44f 7200 	mov.w	r2, #512	; 0x200
 800729a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	4a14      	ldr	r2, [pc, #80]	; (80072f0 <USB_HostInit+0x164>)
 80072a0:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	4a13      	ldr	r2, [pc, #76]	; (80072f4 <USB_HostInit+0x168>)
 80072a6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80072aa:	e009      	b.n	80072c0 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2280      	movs	r2, #128	; 0x80
 80072b0:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	4a10      	ldr	r2, [pc, #64]	; (80072f8 <USB_HostInit+0x16c>)
 80072b6:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	4a10      	ldr	r2, [pc, #64]	; (80072fc <USB_HostInit+0x170>)
 80072bc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80072c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d105      	bne.n	80072d2 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	699b      	ldr	r3, [r3, #24]
 80072ca:	f043 0210 	orr.w	r2, r3, #16
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	699a      	ldr	r2, [r3, #24]
 80072d6:	4b0a      	ldr	r3, [pc, #40]	; (8007300 <USB_HostInit+0x174>)
 80072d8:	4313      	orrs	r3, r2
 80072da:	687a      	ldr	r2, [r7, #4]
 80072dc:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80072de:	2300      	movs	r3, #0
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3710      	adds	r7, #16
 80072e4:	46bd      	mov	sp, r7
 80072e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80072ea:	b004      	add	sp, #16
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop
 80072f0:	01000200 	.word	0x01000200
 80072f4:	00e00300 	.word	0x00e00300
 80072f8:	00600080 	.word	0x00600080
 80072fc:	004000e0 	.word	0x004000e0
 8007300:	a3200008 	.word	0xa3200008

08007304 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
 800730c:	460b      	mov	r3, r1
 800730e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	68fa      	ldr	r2, [r7, #12]
 800731e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007322:	f023 0303 	bic.w	r3, r3, #3
 8007326:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800732e:	681a      	ldr	r2, [r3, #0]
 8007330:	78fb      	ldrb	r3, [r7, #3]
 8007332:	f003 0303 	and.w	r3, r3, #3
 8007336:	68f9      	ldr	r1, [r7, #12]
 8007338:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800733c:	4313      	orrs	r3, r2
 800733e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007340:	78fb      	ldrb	r3, [r7, #3]
 8007342:	2b01      	cmp	r3, #1
 8007344:	d107      	bne.n	8007356 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800734c:	461a      	mov	r2, r3
 800734e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8007352:	6053      	str	r3, [r2, #4]
 8007354:	e009      	b.n	800736a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8007356:	78fb      	ldrb	r3, [r7, #3]
 8007358:	2b02      	cmp	r3, #2
 800735a:	d106      	bne.n	800736a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007362:	461a      	mov	r2, r3
 8007364:	f241 7370 	movw	r3, #6000	; 0x1770
 8007368:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800736a:	2300      	movs	r3, #0
}
 800736c:	4618      	mov	r0, r3
 800736e:	3714      	adds	r7, #20
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr

08007378 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007384:	2300      	movs	r3, #0
 8007386:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007398:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	68fa      	ldr	r2, [r7, #12]
 800739e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80073a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073a6:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80073a8:	2064      	movs	r0, #100	; 0x64
 80073aa:	f7fa f883 	bl	80014b4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	68fa      	ldr	r2, [r7, #12]
 80073b2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80073b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073ba:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80073bc:	200a      	movs	r0, #10
 80073be:	f7fa f879 	bl	80014b4 <HAL_Delay>

  return HAL_OK;
 80073c2:	2300      	movs	r3, #0
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3710      	adds	r7, #16
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}

080073cc <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b085      	sub	sp, #20
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	460b      	mov	r3, r1
 80073d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80073dc:	2300      	movs	r3, #0
 80073de:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80073f0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d109      	bne.n	8007410 <USB_DriveVbus+0x44>
 80073fc:	78fb      	ldrb	r3, [r7, #3]
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d106      	bne.n	8007410 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	68fa      	ldr	r2, [r7, #12]
 8007406:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800740a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800740e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007416:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800741a:	d109      	bne.n	8007430 <USB_DriveVbus+0x64>
 800741c:	78fb      	ldrb	r3, [r7, #3]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d106      	bne.n	8007430 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	68fa      	ldr	r2, [r7, #12]
 8007426:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800742a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800742e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007430:	2300      	movs	r3, #0
}
 8007432:	4618      	mov	r0, r3
 8007434:	3714      	adds	r7, #20
 8007436:	46bd      	mov	sp, r7
 8007438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743c:	4770      	bx	lr

0800743e <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800743e:	b480      	push	{r7}
 8007440:	b085      	sub	sp, #20
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800744a:	2300      	movs	r3, #0
 800744c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	0c5b      	lsrs	r3, r3, #17
 800745c:	f003 0303 	and.w	r3, r3, #3
}
 8007460:	4618      	mov	r0, r3
 8007462:	3714      	adds	r7, #20
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800746c:	b480      	push	{r7}
 800746e:	b085      	sub	sp, #20
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	b29b      	uxth	r3, r3
}
 8007482:	4618      	mov	r0, r3
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr
	...

08007490 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007490:	b480      	push	{r7}
 8007492:	b087      	sub	sp, #28
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
 8007498:	4608      	mov	r0, r1
 800749a:	4611      	mov	r1, r2
 800749c:	461a      	mov	r2, r3
 800749e:	4603      	mov	r3, r0
 80074a0:	70fb      	strb	r3, [r7, #3]
 80074a2:	460b      	mov	r3, r1
 80074a4:	70bb      	strb	r3, [r7, #2]
 80074a6:	4613      	mov	r3, r2
 80074a8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80074aa:	2300      	movs	r3, #0
 80074ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 80074b2:	78fb      	ldrb	r3, [r7, #3]
 80074b4:	015a      	lsls	r2, r3, #5
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	4413      	add	r3, r2
 80074ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074be:	461a      	mov	r2, r3
 80074c0:	f04f 33ff 	mov.w	r3, #4294967295
 80074c4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80074c6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80074ca:	2b03      	cmp	r3, #3
 80074cc:	d87e      	bhi.n	80075cc <USB_HC_Init+0x13c>
 80074ce:	a201      	add	r2, pc, #4	; (adr r2, 80074d4 <USB_HC_Init+0x44>)
 80074d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074d4:	080074e5 	.word	0x080074e5
 80074d8:	0800758f 	.word	0x0800758f
 80074dc:	080074e5 	.word	0x080074e5
 80074e0:	08007551 	.word	0x08007551
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80074e4:	78fb      	ldrb	r3, [r7, #3]
 80074e6:	015a      	lsls	r2, r3, #5
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	4413      	add	r3, r2
 80074ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074f0:	461a      	mov	r2, r3
 80074f2:	f240 439d 	movw	r3, #1181	; 0x49d
 80074f6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80074f8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	da10      	bge.n	8007522 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007500:	78fb      	ldrb	r3, [r7, #3]
 8007502:	015a      	lsls	r2, r3, #5
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	4413      	add	r3, r2
 8007508:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	78fa      	ldrb	r2, [r7, #3]
 8007510:	0151      	lsls	r1, r2, #5
 8007512:	68ba      	ldr	r2, [r7, #8]
 8007514:	440a      	add	r2, r1
 8007516:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800751a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800751e:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8007520:	e057      	b.n	80075d2 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007526:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800752a:	2b00      	cmp	r3, #0
 800752c:	d051      	beq.n	80075d2 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800752e:	78fb      	ldrb	r3, [r7, #3]
 8007530:	015a      	lsls	r2, r3, #5
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	4413      	add	r3, r2
 8007536:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800753a:	68db      	ldr	r3, [r3, #12]
 800753c:	78fa      	ldrb	r2, [r7, #3]
 800753e:	0151      	lsls	r1, r2, #5
 8007540:	68ba      	ldr	r2, [r7, #8]
 8007542:	440a      	add	r2, r1
 8007544:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007548:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800754c:	60d3      	str	r3, [r2, #12]
      break;
 800754e:	e040      	b.n	80075d2 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007550:	78fb      	ldrb	r3, [r7, #3]
 8007552:	015a      	lsls	r2, r3, #5
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	4413      	add	r3, r2
 8007558:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800755c:	461a      	mov	r2, r3
 800755e:	f240 639d 	movw	r3, #1693	; 0x69d
 8007562:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007564:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007568:	2b00      	cmp	r3, #0
 800756a:	da34      	bge.n	80075d6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800756c:	78fb      	ldrb	r3, [r7, #3]
 800756e:	015a      	lsls	r2, r3, #5
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	4413      	add	r3, r2
 8007574:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007578:	68db      	ldr	r3, [r3, #12]
 800757a:	78fa      	ldrb	r2, [r7, #3]
 800757c:	0151      	lsls	r1, r2, #5
 800757e:	68ba      	ldr	r2, [r7, #8]
 8007580:	440a      	add	r2, r1
 8007582:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007586:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800758a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800758c:	e023      	b.n	80075d6 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800758e:	78fb      	ldrb	r3, [r7, #3]
 8007590:	015a      	lsls	r2, r3, #5
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	4413      	add	r3, r2
 8007596:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800759a:	461a      	mov	r2, r3
 800759c:	f240 2325 	movw	r3, #549	; 0x225
 80075a0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80075a2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	da17      	bge.n	80075da <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80075aa:	78fb      	ldrb	r3, [r7, #3]
 80075ac:	015a      	lsls	r2, r3, #5
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	4413      	add	r3, r2
 80075b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075b6:	68db      	ldr	r3, [r3, #12]
 80075b8:	78fa      	ldrb	r2, [r7, #3]
 80075ba:	0151      	lsls	r1, r2, #5
 80075bc:	68ba      	ldr	r2, [r7, #8]
 80075be:	440a      	add	r2, r1
 80075c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80075c4:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80075c8:	60d3      	str	r3, [r2, #12]
      }
      break;
 80075ca:	e006      	b.n	80075da <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	75fb      	strb	r3, [r7, #23]
      break;
 80075d0:	e004      	b.n	80075dc <USB_HC_Init+0x14c>
      break;
 80075d2:	bf00      	nop
 80075d4:	e002      	b.n	80075dc <USB_HC_Init+0x14c>
      break;
 80075d6:	bf00      	nop
 80075d8:	e000      	b.n	80075dc <USB_HC_Init+0x14c>
      break;
 80075da:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80075e2:	699a      	ldr	r2, [r3, #24]
 80075e4:	78fb      	ldrb	r3, [r7, #3]
 80075e6:	f003 030f 	and.w	r3, r3, #15
 80075ea:	2101      	movs	r1, #1
 80075ec:	fa01 f303 	lsl.w	r3, r1, r3
 80075f0:	68b9      	ldr	r1, [r7, #8]
 80075f2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80075f6:	4313      	orrs	r3, r2
 80075f8:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	699b      	ldr	r3, [r3, #24]
 80075fe:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007606:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800760a:	2b00      	cmp	r3, #0
 800760c:	da03      	bge.n	8007616 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800760e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007612:	613b      	str	r3, [r7, #16]
 8007614:	e001      	b.n	800761a <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8007616:	2300      	movs	r3, #0
 8007618:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800761a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800761e:	2b02      	cmp	r3, #2
 8007620:	d103      	bne.n	800762a <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007622:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007626:	60fb      	str	r3, [r7, #12]
 8007628:	e001      	b.n	800762e <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800762a:	2300      	movs	r3, #0
 800762c:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800762e:	787b      	ldrb	r3, [r7, #1]
 8007630:	059b      	lsls	r3, r3, #22
 8007632:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007636:	78bb      	ldrb	r3, [r7, #2]
 8007638:	02db      	lsls	r3, r3, #11
 800763a:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800763e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007640:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007644:	049b      	lsls	r3, r3, #18
 8007646:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800764a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800764c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800764e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007652:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007658:	78fb      	ldrb	r3, [r7, #3]
 800765a:	0159      	lsls	r1, r3, #5
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	440b      	add	r3, r1
 8007660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007664:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800766a:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800766c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007670:	2b03      	cmp	r3, #3
 8007672:	d10f      	bne.n	8007694 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8007674:	78fb      	ldrb	r3, [r7, #3]
 8007676:	015a      	lsls	r2, r3, #5
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	4413      	add	r3, r2
 800767c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	78fa      	ldrb	r2, [r7, #3]
 8007684:	0151      	lsls	r1, r2, #5
 8007686:	68ba      	ldr	r2, [r7, #8]
 8007688:	440a      	add	r2, r1
 800768a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800768e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007692:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007694:	7dfb      	ldrb	r3, [r7, #23]
}
 8007696:	4618      	mov	r0, r3
 8007698:	371c      	adds	r7, #28
 800769a:	46bd      	mov	sp, r7
 800769c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a0:	4770      	bx	lr
 80076a2:	bf00      	nop

080076a4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b08c      	sub	sp, #48	; 0x30
 80076a8:	af02      	add	r7, sp, #8
 80076aa:	60f8      	str	r0, [r7, #12]
 80076ac:	60b9      	str	r1, [r7, #8]
 80076ae:	4613      	mov	r3, r2
 80076b0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	785b      	ldrb	r3, [r3, #1]
 80076ba:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80076bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076c0:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d028      	beq.n	8007720 <USB_HC_StartXfer+0x7c>
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	791b      	ldrb	r3, [r3, #4]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d124      	bne.n	8007720 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 80076d6:	79fb      	ldrb	r3, [r7, #7]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d10b      	bne.n	80076f4 <USB_HC_StartXfer+0x50>
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	795b      	ldrb	r3, [r3, #5]
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d107      	bne.n	80076f4 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	785b      	ldrb	r3, [r3, #1]
 80076e8:	4619      	mov	r1, r3
 80076ea:	68f8      	ldr	r0, [r7, #12]
 80076ec:	f000 fa2e 	bl	8007b4c <USB_DoPing>
      return HAL_OK;
 80076f0:	2300      	movs	r3, #0
 80076f2:	e113      	b.n	800791c <USB_HC_StartXfer+0x278>
    }
    else if (dma == 1U)
 80076f4:	79fb      	ldrb	r3, [r7, #7]
 80076f6:	2b01      	cmp	r3, #1
 80076f8:	d112      	bne.n	8007720 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	015a      	lsls	r2, r3, #5
 80076fe:	6a3b      	ldr	r3, [r7, #32]
 8007700:	4413      	add	r3, r2
 8007702:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007706:	68db      	ldr	r3, [r3, #12]
 8007708:	69fa      	ldr	r2, [r7, #28]
 800770a:	0151      	lsls	r1, r2, #5
 800770c:	6a3a      	ldr	r2, [r7, #32]
 800770e:	440a      	add	r2, r1
 8007710:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007714:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8007718:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	2200      	movs	r2, #0
 800771e:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	691b      	ldr	r3, [r3, #16]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d018      	beq.n	800775a <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	691b      	ldr	r3, [r3, #16]
 800772c:	68ba      	ldr	r2, [r7, #8]
 800772e:	8912      	ldrh	r2, [r2, #8]
 8007730:	4413      	add	r3, r2
 8007732:	3b01      	subs	r3, #1
 8007734:	68ba      	ldr	r2, [r7, #8]
 8007736:	8912      	ldrh	r2, [r2, #8]
 8007738:	fbb3 f3f2 	udiv	r3, r3, r2
 800773c:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800773e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007740:	8b7b      	ldrh	r3, [r7, #26]
 8007742:	429a      	cmp	r2, r3
 8007744:	d90b      	bls.n	800775e <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 8007746:	8b7b      	ldrh	r3, [r7, #26]
 8007748:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800774a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800774c:	68ba      	ldr	r2, [r7, #8]
 800774e:	8912      	ldrh	r2, [r2, #8]
 8007750:	fb02 f203 	mul.w	r2, r2, r3
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	611a      	str	r2, [r3, #16]
 8007758:	e001      	b.n	800775e <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 800775a:	2301      	movs	r3, #1
 800775c:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	78db      	ldrb	r3, [r3, #3]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d006      	beq.n	8007774 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8007766:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007768:	68ba      	ldr	r2, [r7, #8]
 800776a:	8912      	ldrh	r2, [r2, #8]
 800776c:	fb02 f203 	mul.w	r2, r2, r3
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	691b      	ldr	r3, [r3, #16]
 8007778:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800777c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800777e:	04d9      	lsls	r1, r3, #19
 8007780:	4b68      	ldr	r3, [pc, #416]	; (8007924 <USB_HC_StartXfer+0x280>)
 8007782:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8007784:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	7a9b      	ldrb	r3, [r3, #10]
 800778a:	075b      	lsls	r3, r3, #29
 800778c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8007790:	69f9      	ldr	r1, [r7, #28]
 8007792:	0148      	lsls	r0, r1, #5
 8007794:	6a39      	ldr	r1, [r7, #32]
 8007796:	4401      	add	r1, r0
 8007798:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800779c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800779e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80077a0:	79fb      	ldrb	r3, [r7, #7]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d009      	beq.n	80077ba <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	68d9      	ldr	r1, [r3, #12]
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	015a      	lsls	r2, r3, #5
 80077ae:	6a3b      	ldr	r3, [r7, #32]
 80077b0:	4413      	add	r3, r2
 80077b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077b6:	460a      	mov	r2, r1
 80077b8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80077ba:	6a3b      	ldr	r3, [r7, #32]
 80077bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	f003 0301 	and.w	r3, r3, #1
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	bf0c      	ite	eq
 80077ca:	2301      	moveq	r3, #1
 80077cc:	2300      	movne	r3, #0
 80077ce:	b2db      	uxtb	r3, r3
 80077d0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80077d2:	69fb      	ldr	r3, [r7, #28]
 80077d4:	015a      	lsls	r2, r3, #5
 80077d6:	6a3b      	ldr	r3, [r7, #32]
 80077d8:	4413      	add	r3, r2
 80077da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	69fa      	ldr	r2, [r7, #28]
 80077e2:	0151      	lsls	r1, r2, #5
 80077e4:	6a3a      	ldr	r2, [r7, #32]
 80077e6:	440a      	add	r2, r1
 80077e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80077ec:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80077f0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80077f2:	69fb      	ldr	r3, [r7, #28]
 80077f4:	015a      	lsls	r2, r3, #5
 80077f6:	6a3b      	ldr	r3, [r7, #32]
 80077f8:	4413      	add	r3, r2
 80077fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	7e7b      	ldrb	r3, [r7, #25]
 8007802:	075b      	lsls	r3, r3, #29
 8007804:	69f9      	ldr	r1, [r7, #28]
 8007806:	0148      	lsls	r0, r1, #5
 8007808:	6a39      	ldr	r1, [r7, #32]
 800780a:	4401      	add	r1, r0
 800780c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8007810:	4313      	orrs	r3, r2
 8007812:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007814:	69fb      	ldr	r3, [r7, #28]
 8007816:	015a      	lsls	r2, r3, #5
 8007818:	6a3b      	ldr	r3, [r7, #32]
 800781a:	4413      	add	r3, r2
 800781c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a41      	ldr	r2, [pc, #260]	; (8007928 <USB_HC_StartXfer+0x284>)
 8007824:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007826:	4b40      	ldr	r3, [pc, #256]	; (8007928 <USB_HC_StartXfer+0x284>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800782e:	4a3e      	ldr	r2, [pc, #248]	; (8007928 <USB_HC_StartXfer+0x284>)
 8007830:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	78db      	ldrb	r3, [r3, #3]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d006      	beq.n	8007848 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800783a:	4b3b      	ldr	r3, [pc, #236]	; (8007928 <USB_HC_StartXfer+0x284>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007842:	4a39      	ldr	r2, [pc, #228]	; (8007928 <USB_HC_StartXfer+0x284>)
 8007844:	6013      	str	r3, [r2, #0]
 8007846:	e005      	b.n	8007854 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007848:	4b37      	ldr	r3, [pc, #220]	; (8007928 <USB_HC_StartXfer+0x284>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007850:	4a35      	ldr	r2, [pc, #212]	; (8007928 <USB_HC_StartXfer+0x284>)
 8007852:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007854:	4b34      	ldr	r3, [pc, #208]	; (8007928 <USB_HC_StartXfer+0x284>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800785c:	4a32      	ldr	r2, [pc, #200]	; (8007928 <USB_HC_StartXfer+0x284>)
 800785e:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007860:	69fb      	ldr	r3, [r7, #28]
 8007862:	015a      	lsls	r2, r3, #5
 8007864:	6a3b      	ldr	r3, [r7, #32]
 8007866:	4413      	add	r3, r2
 8007868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800786c:	461a      	mov	r2, r3
 800786e:	4b2e      	ldr	r3, [pc, #184]	; (8007928 <USB_HC_StartXfer+0x284>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007874:	79fb      	ldrb	r3, [r7, #7]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d001      	beq.n	800787e <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800787a:	2300      	movs	r3, #0
 800787c:	e04e      	b.n	800791c <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	78db      	ldrb	r3, [r3, #3]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d149      	bne.n	800791a <USB_HC_StartXfer+0x276>
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	691b      	ldr	r3, [r3, #16]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d045      	beq.n	800791a <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	79db      	ldrb	r3, [r3, #7]
 8007892:	2b03      	cmp	r3, #3
 8007894:	d830      	bhi.n	80078f8 <USB_HC_StartXfer+0x254>
 8007896:	a201      	add	r2, pc, #4	; (adr r2, 800789c <USB_HC_StartXfer+0x1f8>)
 8007898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800789c:	080078ad 	.word	0x080078ad
 80078a0:	080078d1 	.word	0x080078d1
 80078a4:	080078ad 	.word	0x080078ad
 80078a8:	080078d1 	.word	0x080078d1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	691b      	ldr	r3, [r3, #16]
 80078b0:	3303      	adds	r3, #3
 80078b2:	089b      	lsrs	r3, r3, #2
 80078b4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80078b6:	8afa      	ldrh	r2, [r7, #22]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078bc:	b29b      	uxth	r3, r3
 80078be:	429a      	cmp	r2, r3
 80078c0:	d91c      	bls.n	80078fc <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	699b      	ldr	r3, [r3, #24]
 80078c6:	f043 0220 	orr.w	r2, r3, #32
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	619a      	str	r2, [r3, #24]
        }
        break;
 80078ce:	e015      	b.n	80078fc <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	691b      	ldr	r3, [r3, #16]
 80078d4:	3303      	adds	r3, #3
 80078d6:	089b      	lsrs	r3, r3, #2
 80078d8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80078da:	8afa      	ldrh	r2, [r7, #22]
 80078dc:	6a3b      	ldr	r3, [r7, #32]
 80078de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078e2:	691b      	ldr	r3, [r3, #16]
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d90a      	bls.n	8007900 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	699b      	ldr	r3, [r3, #24]
 80078ee:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	619a      	str	r2, [r3, #24]
        }
        break;
 80078f6:	e003      	b.n	8007900 <USB_HC_StartXfer+0x25c>

      default:
        break;
 80078f8:	bf00      	nop
 80078fa:	e002      	b.n	8007902 <USB_HC_StartXfer+0x25e>
        break;
 80078fc:	bf00      	nop
 80078fe:	e000      	b.n	8007902 <USB_HC_StartXfer+0x25e>
        break;
 8007900:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	68d9      	ldr	r1, [r3, #12]
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	785a      	ldrb	r2, [r3, #1]
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	691b      	ldr	r3, [r3, #16]
 800790e:	b29b      	uxth	r3, r3
 8007910:	2000      	movs	r0, #0
 8007912:	9000      	str	r0, [sp, #0]
 8007914:	68f8      	ldr	r0, [r7, #12]
 8007916:	f7ff fb85 	bl	8007024 <USB_WritePacket>
  }

  return HAL_OK;
 800791a:	2300      	movs	r3, #0
}
 800791c:	4618      	mov	r0, r3
 800791e:	3728      	adds	r7, #40	; 0x28
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}
 8007924:	1ff80000 	.word	0x1ff80000
 8007928:	200000b4 	.word	0x200000b4

0800792c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800792c:	b480      	push	{r7}
 800792e:	b085      	sub	sp, #20
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800793e:	695b      	ldr	r3, [r3, #20]
 8007940:	b29b      	uxth	r3, r3
}
 8007942:	4618      	mov	r0, r3
 8007944:	3714      	adds	r7, #20
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr

0800794e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800794e:	b480      	push	{r7}
 8007950:	b087      	sub	sp, #28
 8007952:	af00      	add	r7, sp, #0
 8007954:	6078      	str	r0, [r7, #4]
 8007956:	460b      	mov	r3, r1
 8007958:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800795e:	78fb      	ldrb	r3, [r7, #3]
 8007960:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8007962:	2300      	movs	r3, #0
 8007964:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	015a      	lsls	r2, r3, #5
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	4413      	add	r3, r2
 800796e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	0c9b      	lsrs	r3, r3, #18
 8007976:	f003 0303 	and.w	r3, r3, #3
 800797a:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d002      	beq.n	8007988 <USB_HC_Halt+0x3a>
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	2b02      	cmp	r3, #2
 8007986:	d16c      	bne.n	8007a62 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	015a      	lsls	r2, r3, #5
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	4413      	add	r3, r2
 8007990:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	68fa      	ldr	r2, [r7, #12]
 8007998:	0151      	lsls	r1, r2, #5
 800799a:	693a      	ldr	r2, [r7, #16]
 800799c:	440a      	add	r2, r1
 800799e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80079a2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80079a6:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ac:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d143      	bne.n	8007a3c <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	015a      	lsls	r2, r3, #5
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	4413      	add	r3, r2
 80079bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	68fa      	ldr	r2, [r7, #12]
 80079c4:	0151      	lsls	r1, r2, #5
 80079c6:	693a      	ldr	r2, [r7, #16]
 80079c8:	440a      	add	r2, r1
 80079ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80079ce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80079d2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	015a      	lsls	r2, r3, #5
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	4413      	add	r3, r2
 80079dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	68fa      	ldr	r2, [r7, #12]
 80079e4:	0151      	lsls	r1, r2, #5
 80079e6:	693a      	ldr	r2, [r7, #16]
 80079e8:	440a      	add	r2, r1
 80079ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80079ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80079f2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	015a      	lsls	r2, r3, #5
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	4413      	add	r3, r2
 80079fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	68fa      	ldr	r2, [r7, #12]
 8007a04:	0151      	lsls	r1, r2, #5
 8007a06:	693a      	ldr	r2, [r7, #16]
 8007a08:	440a      	add	r2, r1
 8007a0a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a0e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007a12:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	3301      	adds	r3, #1
 8007a18:	617b      	str	r3, [r7, #20]
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a20:	d81d      	bhi.n	8007a5e <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	015a      	lsls	r2, r3, #5
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	4413      	add	r3, r2
 8007a2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a34:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a38:	d0ec      	beq.n	8007a14 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007a3a:	e080      	b.n	8007b3e <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	015a      	lsls	r2, r3, #5
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	4413      	add	r3, r2
 8007a44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	68fa      	ldr	r2, [r7, #12]
 8007a4c:	0151      	lsls	r1, r2, #5
 8007a4e:	693a      	ldr	r2, [r7, #16]
 8007a50:	440a      	add	r2, r1
 8007a52:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a5a:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007a5c:	e06f      	b.n	8007b3e <USB_HC_Halt+0x1f0>
          break;
 8007a5e:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007a60:	e06d      	b.n	8007b3e <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	015a      	lsls	r2, r3, #5
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	4413      	add	r3, r2
 8007a6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	68fa      	ldr	r2, [r7, #12]
 8007a72:	0151      	lsls	r1, r2, #5
 8007a74:	693a      	ldr	r2, [r7, #16]
 8007a76:	440a      	add	r2, r1
 8007a78:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a7c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007a80:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a88:	691b      	ldr	r3, [r3, #16]
 8007a8a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d143      	bne.n	8007b1a <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	015a      	lsls	r2, r3, #5
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	4413      	add	r3, r2
 8007a9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	68fa      	ldr	r2, [r7, #12]
 8007aa2:	0151      	lsls	r1, r2, #5
 8007aa4:	693a      	ldr	r2, [r7, #16]
 8007aa6:	440a      	add	r2, r1
 8007aa8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007aac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ab0:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	015a      	lsls	r2, r3, #5
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	4413      	add	r3, r2
 8007aba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	68fa      	ldr	r2, [r7, #12]
 8007ac2:	0151      	lsls	r1, r2, #5
 8007ac4:	693a      	ldr	r2, [r7, #16]
 8007ac6:	440a      	add	r2, r1
 8007ac8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007acc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007ad0:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	015a      	lsls	r2, r3, #5
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	4413      	add	r3, r2
 8007ada:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	68fa      	ldr	r2, [r7, #12]
 8007ae2:	0151      	lsls	r1, r2, #5
 8007ae4:	693a      	ldr	r2, [r7, #16]
 8007ae6:	440a      	add	r2, r1
 8007ae8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007aec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007af0:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	3301      	adds	r3, #1
 8007af6:	617b      	str	r3, [r7, #20]
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007afe:	d81d      	bhi.n	8007b3c <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	015a      	lsls	r2, r3, #5
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	4413      	add	r3, r2
 8007b08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007b12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007b16:	d0ec      	beq.n	8007af2 <USB_HC_Halt+0x1a4>
 8007b18:	e011      	b.n	8007b3e <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	015a      	lsls	r2, r3, #5
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	4413      	add	r3, r2
 8007b22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	68fa      	ldr	r2, [r7, #12]
 8007b2a:	0151      	lsls	r1, r2, #5
 8007b2c:	693a      	ldr	r2, [r7, #16]
 8007b2e:	440a      	add	r2, r1
 8007b30:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007b34:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007b38:	6013      	str	r3, [r2, #0]
 8007b3a:	e000      	b.n	8007b3e <USB_HC_Halt+0x1f0>
          break;
 8007b3c:	bf00      	nop
    }
  }

  return HAL_OK;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	371c      	adds	r7, #28
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b087      	sub	sp, #28
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	460b      	mov	r3, r1
 8007b56:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007b5c:	78fb      	ldrb	r3, [r7, #3]
 8007b5e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007b60:	2301      	movs	r3, #1
 8007b62:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	04da      	lsls	r2, r3, #19
 8007b68:	4b15      	ldr	r3, [pc, #84]	; (8007bc0 <USB_DoPing+0x74>)
 8007b6a:	4013      	ands	r3, r2
 8007b6c:	693a      	ldr	r2, [r7, #16]
 8007b6e:	0151      	lsls	r1, r2, #5
 8007b70:	697a      	ldr	r2, [r7, #20]
 8007b72:	440a      	add	r2, r1
 8007b74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007b78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007b7c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	015a      	lsls	r2, r3, #5
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	4413      	add	r3, r2
 8007b86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007b94:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007b9c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	015a      	lsls	r2, r3, #5
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	4413      	add	r3, r2
 8007ba6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007baa:	461a      	mov	r2, r3
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007bb0:	2300      	movs	r3, #0
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	371c      	adds	r7, #28
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbc:	4770      	bx	lr
 8007bbe:	bf00      	nop
 8007bc0:	1ff80000 	.word	0x1ff80000

08007bc4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b086      	sub	sp, #24
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f7ff f9a1 	bl	8006f1c <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8007bda:	2110      	movs	r1, #16
 8007bdc:	6878      	ldr	r0, [r7, #4]
 8007bde:	f7ff f9d9 	bl	8006f94 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f7ff f9fc 	bl	8006fe0 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007be8:	2300      	movs	r3, #0
 8007bea:	613b      	str	r3, [r7, #16]
 8007bec:	e01f      	b.n	8007c2e <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	015a      	lsls	r2, r3, #5
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	4413      	add	r3, r2
 8007bf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007c04:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007c0c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007c14:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	015a      	lsls	r2, r3, #5
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c22:	461a      	mov	r2, r3
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007c28:	693b      	ldr	r3, [r7, #16]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	613b      	str	r3, [r7, #16]
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	2b0f      	cmp	r3, #15
 8007c32:	d9dc      	bls.n	8007bee <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007c34:	2300      	movs	r3, #0
 8007c36:	613b      	str	r3, [r7, #16]
 8007c38:	e034      	b.n	8007ca4 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	015a      	lsls	r2, r3, #5
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	4413      	add	r3, r2
 8007c42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007c50:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007c58:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007c60:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8007c62:	693b      	ldr	r3, [r7, #16]
 8007c64:	015a      	lsls	r2, r3, #5
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	4413      	add	r3, r2
 8007c6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c6e:	461a      	mov	r2, r3
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	3301      	adds	r3, #1
 8007c78:	617b      	str	r3, [r7, #20]
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007c80:	d80c      	bhi.n	8007c9c <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	015a      	lsls	r2, r3, #5
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	4413      	add	r3, r2
 8007c8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007c94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007c98:	d0ec      	beq.n	8007c74 <USB_StopHost+0xb0>
 8007c9a:	e000      	b.n	8007c9e <USB_StopHost+0xda>
        break;
 8007c9c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	3301      	adds	r3, #1
 8007ca2:	613b      	str	r3, [r7, #16]
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	2b0f      	cmp	r3, #15
 8007ca8:	d9c7      	bls.n	8007c3a <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8007cb6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f04f 32ff 	mov.w	r2, #4294967295
 8007cbe:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f7ff f91a 	bl	8006efa <USB_EnableGlobalInt>

  return HAL_OK;
 8007cc6:	2300      	movs	r3, #0
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	3718      	adds	r7, #24
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007cd0:	b590      	push	{r4, r7, lr}
 8007cd2:	b089      	sub	sp, #36	; 0x24
 8007cd4:	af04      	add	r7, sp, #16
 8007cd6:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007cd8:	2301      	movs	r3, #1
 8007cda:	2202      	movs	r2, #2
 8007cdc:	2102      	movs	r1, #2
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f000 fc66 	bl	80085b0 <USBH_FindInterface>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007ce8:	7bfb      	ldrb	r3, [r7, #15]
 8007cea:	2bff      	cmp	r3, #255	; 0xff
 8007cec:	d002      	beq.n	8007cf4 <USBH_CDC_InterfaceInit+0x24>
 8007cee:	7bfb      	ldrb	r3, [r7, #15]
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d901      	bls.n	8007cf8 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007cf4:	2302      	movs	r3, #2
 8007cf6:	e13d      	b.n	8007f74 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007cf8:	7bfb      	ldrb	r3, [r7, #15]
 8007cfa:	4619      	mov	r1, r3
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f000 fc3b 	bl	8008578 <USBH_SelectInterface>
 8007d02:	4603      	mov	r3, r0
 8007d04:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007d06:	7bbb      	ldrb	r3, [r7, #14]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d001      	beq.n	8007d10 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007d0c:	2302      	movs	r3, #2
 8007d0e:	e131      	b.n	8007f74 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8007d16:	2050      	movs	r0, #80	; 0x50
 8007d18:	f005 fab0 	bl	800d27c <malloc>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007d26:	69db      	ldr	r3, [r3, #28]
 8007d28:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d101      	bne.n	8007d34 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007d30:	2302      	movs	r3, #2
 8007d32:	e11f      	b.n	8007f74 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007d34:	2250      	movs	r2, #80	; 0x50
 8007d36:	2100      	movs	r1, #0
 8007d38:	68b8      	ldr	r0, [r7, #8]
 8007d3a:	f005 fabd 	bl	800d2b8 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8007d3e:	7bfb      	ldrb	r3, [r7, #15]
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	211a      	movs	r1, #26
 8007d44:	fb01 f303 	mul.w	r3, r1, r3
 8007d48:	4413      	add	r3, r2
 8007d4a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007d4e:	781b      	ldrb	r3, [r3, #0]
 8007d50:	b25b      	sxtb	r3, r3
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	da15      	bge.n	8007d82 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007d56:	7bfb      	ldrb	r3, [r7, #15]
 8007d58:	687a      	ldr	r2, [r7, #4]
 8007d5a:	211a      	movs	r1, #26
 8007d5c:	fb01 f303 	mul.w	r3, r1, r3
 8007d60:	4413      	add	r3, r2
 8007d62:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007d66:	781a      	ldrb	r2, [r3, #0]
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007d6c:	7bfb      	ldrb	r3, [r7, #15]
 8007d6e:	687a      	ldr	r2, [r7, #4]
 8007d70:	211a      	movs	r1, #26
 8007d72:	fb01 f303 	mul.w	r3, r1, r3
 8007d76:	4413      	add	r3, r2
 8007d78:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007d7c:	881a      	ldrh	r2, [r3, #0]
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	785b      	ldrb	r3, [r3, #1]
 8007d86:	4619      	mov	r1, r3
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f001 fe32 	bl	80099f2 <USBH_AllocPipe>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	461a      	mov	r2, r3
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	7819      	ldrb	r1, [r3, #0]
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	7858      	ldrb	r0, [r3, #1]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007daa:	68ba      	ldr	r2, [r7, #8]
 8007dac:	8952      	ldrh	r2, [r2, #10]
 8007dae:	9202      	str	r2, [sp, #8]
 8007db0:	2203      	movs	r2, #3
 8007db2:	9201      	str	r2, [sp, #4]
 8007db4:	9300      	str	r3, [sp, #0]
 8007db6:	4623      	mov	r3, r4
 8007db8:	4602      	mov	r2, r0
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f001 fdea 	bl	8009994 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	781b      	ldrb	r3, [r3, #0]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	f005 f9a7 	bl	800d11c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007dce:	2300      	movs	r3, #0
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	210a      	movs	r1, #10
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f000 fbeb 	bl	80085b0 <USBH_FindInterface>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007dde:	7bfb      	ldrb	r3, [r7, #15]
 8007de0:	2bff      	cmp	r3, #255	; 0xff
 8007de2:	d002      	beq.n	8007dea <USBH_CDC_InterfaceInit+0x11a>
 8007de4:	7bfb      	ldrb	r3, [r7, #15]
 8007de6:	2b01      	cmp	r3, #1
 8007de8:	d901      	bls.n	8007dee <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007dea:	2302      	movs	r3, #2
 8007dec:	e0c2      	b.n	8007f74 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8007dee:	7bfb      	ldrb	r3, [r7, #15]
 8007df0:	687a      	ldr	r2, [r7, #4]
 8007df2:	211a      	movs	r1, #26
 8007df4:	fb01 f303 	mul.w	r3, r1, r3
 8007df8:	4413      	add	r3, r2
 8007dfa:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007dfe:	781b      	ldrb	r3, [r3, #0]
 8007e00:	b25b      	sxtb	r3, r3
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	da16      	bge.n	8007e34 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007e06:	7bfb      	ldrb	r3, [r7, #15]
 8007e08:	687a      	ldr	r2, [r7, #4]
 8007e0a:	211a      	movs	r1, #26
 8007e0c:	fb01 f303 	mul.w	r3, r1, r3
 8007e10:	4413      	add	r3, r2
 8007e12:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007e16:	781a      	ldrb	r2, [r3, #0]
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007e1c:	7bfb      	ldrb	r3, [r7, #15]
 8007e1e:	687a      	ldr	r2, [r7, #4]
 8007e20:	211a      	movs	r1, #26
 8007e22:	fb01 f303 	mul.w	r3, r1, r3
 8007e26:	4413      	add	r3, r2
 8007e28:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007e2c:	881a      	ldrh	r2, [r3, #0]
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	835a      	strh	r2, [r3, #26]
 8007e32:	e015      	b.n	8007e60 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007e34:	7bfb      	ldrb	r3, [r7, #15]
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	211a      	movs	r1, #26
 8007e3a:	fb01 f303 	mul.w	r3, r1, r3
 8007e3e:	4413      	add	r3, r2
 8007e40:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007e44:	781a      	ldrb	r2, [r3, #0]
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007e4a:	7bfb      	ldrb	r3, [r7, #15]
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	211a      	movs	r1, #26
 8007e50:	fb01 f303 	mul.w	r3, r1, r3
 8007e54:	4413      	add	r3, r2
 8007e56:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007e5a:	881a      	ldrh	r2, [r3, #0]
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8007e60:	7bfb      	ldrb	r3, [r7, #15]
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	211a      	movs	r1, #26
 8007e66:	fb01 f303 	mul.w	r3, r1, r3
 8007e6a:	4413      	add	r3, r2
 8007e6c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	b25b      	sxtb	r3, r3
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	da16      	bge.n	8007ea6 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007e78:	7bfb      	ldrb	r3, [r7, #15]
 8007e7a:	687a      	ldr	r2, [r7, #4]
 8007e7c:	211a      	movs	r1, #26
 8007e7e:	fb01 f303 	mul.w	r3, r1, r3
 8007e82:	4413      	add	r3, r2
 8007e84:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007e88:	781a      	ldrb	r2, [r3, #0]
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007e8e:	7bfb      	ldrb	r3, [r7, #15]
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	211a      	movs	r1, #26
 8007e94:	fb01 f303 	mul.w	r3, r1, r3
 8007e98:	4413      	add	r3, r2
 8007e9a:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007e9e:	881a      	ldrh	r2, [r3, #0]
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	835a      	strh	r2, [r3, #26]
 8007ea4:	e015      	b.n	8007ed2 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007ea6:	7bfb      	ldrb	r3, [r7, #15]
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	211a      	movs	r1, #26
 8007eac:	fb01 f303 	mul.w	r3, r1, r3
 8007eb0:	4413      	add	r3, r2
 8007eb2:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007eb6:	781a      	ldrb	r2, [r3, #0]
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007ebc:	7bfb      	ldrb	r3, [r7, #15]
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	211a      	movs	r1, #26
 8007ec2:	fb01 f303 	mul.w	r3, r1, r3
 8007ec6:	4413      	add	r3, r2
 8007ec8:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007ecc:	881a      	ldrh	r2, [r3, #0]
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	7b9b      	ldrb	r3, [r3, #14]
 8007ed6:	4619      	mov	r1, r3
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f001 fd8a 	bl	80099f2 <USBH_AllocPipe>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	461a      	mov	r2, r3
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	7bdb      	ldrb	r3, [r3, #15]
 8007eea:	4619      	mov	r1, r3
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f001 fd80 	bl	80099f2 <USBH_AllocPipe>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	461a      	mov	r2, r3
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	7b59      	ldrb	r1, [r3, #13]
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	7b98      	ldrb	r0, [r3, #14]
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007f0e:	68ba      	ldr	r2, [r7, #8]
 8007f10:	8b12      	ldrh	r2, [r2, #24]
 8007f12:	9202      	str	r2, [sp, #8]
 8007f14:	2202      	movs	r2, #2
 8007f16:	9201      	str	r2, [sp, #4]
 8007f18:	9300      	str	r3, [sp, #0]
 8007f1a:	4623      	mov	r3, r4
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f001 fd38 	bl	8009994 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	7b19      	ldrb	r1, [r3, #12]
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	7bd8      	ldrb	r0, [r3, #15]
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007f38:	68ba      	ldr	r2, [r7, #8]
 8007f3a:	8b52      	ldrh	r2, [r2, #26]
 8007f3c:	9202      	str	r2, [sp, #8]
 8007f3e:	2202      	movs	r2, #2
 8007f40:	9201      	str	r2, [sp, #4]
 8007f42:	9300      	str	r3, [sp, #0]
 8007f44:	4623      	mov	r3, r4
 8007f46:	4602      	mov	r2, r0
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f001 fd23 	bl	8009994 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	2200      	movs	r2, #0
 8007f52:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	7b5b      	ldrb	r3, [r3, #13]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	4619      	mov	r1, r3
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f005 f8dc 	bl	800d11c <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	7b1b      	ldrb	r3, [r3, #12]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f005 f8d5 	bl	800d11c <USBH_LL_SetToggle>

  return USBH_OK;
 8007f72:	2300      	movs	r3, #0
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	3714      	adds	r7, #20
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd90      	pop	{r4, r7, pc}

08007f7c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b084      	sub	sp, #16
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007f8a:	69db      	ldr	r3, [r3, #28]
 8007f8c:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d00e      	beq.n	8007fb4 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	781b      	ldrb	r3, [r3, #0]
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f001 fd18 	bl	80099d2 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	781b      	ldrb	r3, [r3, #0]
 8007fa6:	4619      	mov	r1, r3
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f001 fd43 	bl	8009a34 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	7b1b      	ldrb	r3, [r3, #12]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d00e      	beq.n	8007fda <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	7b1b      	ldrb	r3, [r3, #12]
 8007fc0:	4619      	mov	r1, r3
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f001 fd05 	bl	80099d2 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	7b1b      	ldrb	r3, [r3, #12]
 8007fcc:	4619      	mov	r1, r3
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	f001 fd30 	bl	8009a34 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	7b5b      	ldrb	r3, [r3, #13]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d00e      	beq.n	8008000 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	7b5b      	ldrb	r3, [r3, #13]
 8007fe6:	4619      	mov	r1, r3
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f001 fcf2 	bl	80099d2 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	7b5b      	ldrb	r3, [r3, #13]
 8007ff2:	4619      	mov	r1, r3
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	f001 fd1d 	bl	8009a34 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008006:	69db      	ldr	r3, [r3, #28]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d00b      	beq.n	8008024 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008012:	69db      	ldr	r3, [r3, #28]
 8008014:	4618      	mov	r0, r3
 8008016:	f005 f939 	bl	800d28c <free>
    phost->pActiveClass->pData = 0U;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008020:	2200      	movs	r2, #0
 8008022:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008024:	2300      	movs	r3, #0
}
 8008026:	4618      	mov	r0, r3
 8008028:	3710      	adds	r7, #16
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}

0800802e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800802e:	b580      	push	{r7, lr}
 8008030:	b084      	sub	sp, #16
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800803c:	69db      	ldr	r3, [r3, #28]
 800803e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	3340      	adds	r3, #64	; 0x40
 8008044:	4619      	mov	r1, r3
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f000 f8b1 	bl	80081ae <GetLineCoding>
 800804c:	4603      	mov	r3, r0
 800804e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008050:	7afb      	ldrb	r3, [r7, #11]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d105      	bne.n	8008062 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800805c:	2102      	movs	r1, #2
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008062:	7afb      	ldrb	r3, [r7, #11]
}
 8008064:	4618      	mov	r0, r3
 8008066:	3710      	adds	r7, #16
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008074:	2301      	movs	r3, #1
 8008076:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008078:	2300      	movs	r3, #0
 800807a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008082:	69db      	ldr	r3, [r3, #28]
 8008084:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800808c:	2b04      	cmp	r3, #4
 800808e:	d877      	bhi.n	8008180 <USBH_CDC_Process+0x114>
 8008090:	a201      	add	r2, pc, #4	; (adr r2, 8008098 <USBH_CDC_Process+0x2c>)
 8008092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008096:	bf00      	nop
 8008098:	080080ad 	.word	0x080080ad
 800809c:	080080b3 	.word	0x080080b3
 80080a0:	080080e3 	.word	0x080080e3
 80080a4:	08008157 	.word	0x08008157
 80080a8:	08008165 	.word	0x08008165
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80080ac:	2300      	movs	r3, #0
 80080ae:	73fb      	strb	r3, [r7, #15]
      break;
 80080b0:	e06d      	b.n	800818e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80080b6:	4619      	mov	r1, r3
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 f897 	bl	80081ec <SetLineCoding>
 80080be:	4603      	mov	r3, r0
 80080c0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80080c2:	7bbb      	ldrb	r3, [r7, #14]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d104      	bne.n	80080d2 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	2202      	movs	r2, #2
 80080cc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80080d0:	e058      	b.n	8008184 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80080d2:	7bbb      	ldrb	r3, [r7, #14]
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d055      	beq.n	8008184 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	2204      	movs	r2, #4
 80080dc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80080e0:	e050      	b.n	8008184 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	3340      	adds	r3, #64	; 0x40
 80080e6:	4619      	mov	r1, r3
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f000 f860 	bl	80081ae <GetLineCoding>
 80080ee:	4603      	mov	r3, r0
 80080f0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80080f2:	7bbb      	ldrb	r3, [r7, #14]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d126      	bne.n	8008146 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	2200      	movs	r2, #0
 80080fc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800810a:	791b      	ldrb	r3, [r3, #4]
 800810c:	429a      	cmp	r2, r3
 800810e:	d13b      	bne.n	8008188 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800811a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800811c:	429a      	cmp	r2, r3
 800811e:	d133      	bne.n	8008188 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800812a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800812c:	429a      	cmp	r2, r3
 800812e:	d12b      	bne.n	8008188 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008138:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800813a:	429a      	cmp	r2, r3
 800813c:	d124      	bne.n	8008188 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f000 f958 	bl	80083f4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008144:	e020      	b.n	8008188 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008146:	7bbb      	ldrb	r3, [r7, #14]
 8008148:	2b01      	cmp	r3, #1
 800814a:	d01d      	beq.n	8008188 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	2204      	movs	r2, #4
 8008150:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008154:	e018      	b.n	8008188 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 f867 	bl	800822a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f000 f8da 	bl	8008316 <CDC_ProcessReception>
      break;
 8008162:	e014      	b.n	800818e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008164:	2100      	movs	r1, #0
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 ffe3 	bl	8009132 <USBH_ClrFeature>
 800816c:	4603      	mov	r3, r0
 800816e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008170:	7bbb      	ldrb	r3, [r7, #14]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d10a      	bne.n	800818c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	2200      	movs	r2, #0
 800817a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800817e:	e005      	b.n	800818c <USBH_CDC_Process+0x120>

    default:
      break;
 8008180:	bf00      	nop
 8008182:	e004      	b.n	800818e <USBH_CDC_Process+0x122>
      break;
 8008184:	bf00      	nop
 8008186:	e002      	b.n	800818e <USBH_CDC_Process+0x122>
      break;
 8008188:	bf00      	nop
 800818a:	e000      	b.n	800818e <USBH_CDC_Process+0x122>
      break;
 800818c:	bf00      	nop

  }

  return status;
 800818e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008190:	4618      	mov	r0, r3
 8008192:	3710      	adds	r7, #16
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}

08008198 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008198:	b480      	push	{r7}
 800819a:	b083      	sub	sp, #12
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80081a0:	2300      	movs	r3, #0
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	370c      	adds	r7, #12
 80081a6:	46bd      	mov	sp, r7
 80081a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ac:	4770      	bx	lr

080081ae <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80081ae:	b580      	push	{r7, lr}
 80081b0:	b082      	sub	sp, #8
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
 80081b6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	22a1      	movs	r2, #161	; 0xa1
 80081bc:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2221      	movs	r2, #33	; 0x21
 80081c2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2200      	movs	r2, #0
 80081c8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2207      	movs	r2, #7
 80081d4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	2207      	movs	r2, #7
 80081da:	4619      	mov	r1, r3
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f001 f988 	bl	80094f2 <USBH_CtlReq>
 80081e2:	4603      	mov	r3, r0
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3708      	adds	r7, #8
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b082      	sub	sp, #8
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2221      	movs	r2, #33	; 0x21
 80081fa:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2220      	movs	r2, #32
 8008200:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2200      	movs	r2, #0
 8008206:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2200      	movs	r2, #0
 800820c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2207      	movs	r2, #7
 8008212:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	2207      	movs	r2, #7
 8008218:	4619      	mov	r1, r3
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f001 f969 	bl	80094f2 <USBH_CtlReq>
 8008220:	4603      	mov	r3, r0
}
 8008222:	4618      	mov	r0, r3
 8008224:	3708      	adds	r7, #8
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}

0800822a <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800822a:	b580      	push	{r7, lr}
 800822c:	b086      	sub	sp, #24
 800822e:	af02      	add	r7, sp, #8
 8008230:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008238:	69db      	ldr	r3, [r3, #28]
 800823a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800823c:	2300      	movs	r3, #0
 800823e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8008246:	2b01      	cmp	r3, #1
 8008248:	d002      	beq.n	8008250 <CDC_ProcessTransmission+0x26>
 800824a:	2b02      	cmp	r3, #2
 800824c:	d023      	beq.n	8008296 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800824e:	e05e      	b.n	800830e <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008254:	68fa      	ldr	r2, [r7, #12]
 8008256:	8b12      	ldrh	r2, [r2, #24]
 8008258:	4293      	cmp	r3, r2
 800825a:	d90b      	bls.n	8008274 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	69d9      	ldr	r1, [r3, #28]
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	8b1a      	ldrh	r2, [r3, #24]
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	7b5b      	ldrb	r3, [r3, #13]
 8008268:	2001      	movs	r0, #1
 800826a:	9000      	str	r0, [sp, #0]
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f001 fb4e 	bl	800990e <USBH_BulkSendData>
 8008272:	e00b      	b.n	800828c <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 800827c:	b29a      	uxth	r2, r3
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	7b5b      	ldrb	r3, [r3, #13]
 8008282:	2001      	movs	r0, #1
 8008284:	9000      	str	r0, [sp, #0]
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f001 fb41 	bl	800990e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2202      	movs	r2, #2
 8008290:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008294:	e03b      	b.n	800830e <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	7b5b      	ldrb	r3, [r3, #13]
 800829a:	4619      	mov	r1, r3
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f004 ff13 	bl	800d0c8 <USBH_LL_GetURBState>
 80082a2:	4603      	mov	r3, r0
 80082a4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80082a6:	7afb      	ldrb	r3, [r7, #11]
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	d128      	bne.n	80082fe <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082b0:	68fa      	ldr	r2, [r7, #12]
 80082b2:	8b12      	ldrh	r2, [r2, #24]
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d90e      	bls.n	80082d6 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082bc:	68fa      	ldr	r2, [r7, #12]
 80082be:	8b12      	ldrh	r2, [r2, #24]
 80082c0:	1a9a      	subs	r2, r3, r2
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	69db      	ldr	r3, [r3, #28]
 80082ca:	68fa      	ldr	r2, [r7, #12]
 80082cc:	8b12      	ldrh	r2, [r2, #24]
 80082ce:	441a      	add	r2, r3
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	61da      	str	r2, [r3, #28]
 80082d4:	e002      	b.n	80082dc <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2200      	movs	r2, #0
 80082da:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d004      	beq.n	80082ee <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2201      	movs	r2, #1
 80082e8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80082ec:	e00e      	b.n	800830c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	2200      	movs	r2, #0
 80082f2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 f868 	bl	80083cc <USBH_CDC_TransmitCallback>
      break;
 80082fc:	e006      	b.n	800830c <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80082fe:	7afb      	ldrb	r3, [r7, #11]
 8008300:	2b02      	cmp	r3, #2
 8008302:	d103      	bne.n	800830c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2201      	movs	r2, #1
 8008308:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800830c:	bf00      	nop
  }
}
 800830e:	bf00      	nop
 8008310:	3710      	adds	r7, #16
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}

08008316 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008316:	b580      	push	{r7, lr}
 8008318:	b086      	sub	sp, #24
 800831a:	af00      	add	r7, sp, #0
 800831c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008324:	69db      	ldr	r3, [r3, #28]
 8008326:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008328:	2300      	movs	r3, #0
 800832a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8008332:	2b03      	cmp	r3, #3
 8008334:	d002      	beq.n	800833c <CDC_ProcessReception+0x26>
 8008336:	2b04      	cmp	r3, #4
 8008338:	d00e      	beq.n	8008358 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800833a:	e043      	b.n	80083c4 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	6a19      	ldr	r1, [r3, #32]
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	8b5a      	ldrh	r2, [r3, #26]
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	7b1b      	ldrb	r3, [r3, #12]
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f001 fb05 	bl	8009958 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	2204      	movs	r2, #4
 8008352:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8008356:	e035      	b.n	80083c4 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	7b1b      	ldrb	r3, [r3, #12]
 800835c:	4619      	mov	r1, r3
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f004 feb2 	bl	800d0c8 <USBH_LL_GetURBState>
 8008364:	4603      	mov	r3, r0
 8008366:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008368:	7cfb      	ldrb	r3, [r7, #19]
 800836a:	2b01      	cmp	r3, #1
 800836c:	d129      	bne.n	80083c2 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	7b1b      	ldrb	r3, [r3, #12]
 8008372:	4619      	mov	r1, r3
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f004 fe15 	bl	800cfa4 <USBH_LL_GetLastXferSize>
 800837a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008380:	68fa      	ldr	r2, [r7, #12]
 8008382:	429a      	cmp	r2, r3
 8008384:	d016      	beq.n	80083b4 <CDC_ProcessReception+0x9e>
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	8b5b      	ldrh	r3, [r3, #26]
 800838a:	461a      	mov	r2, r3
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	4293      	cmp	r3, r2
 8008390:	d910      	bls.n	80083b4 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	1ad2      	subs	r2, r2, r3
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	6a1a      	ldr	r2, [r3, #32]
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	441a      	add	r2, r3
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	2203      	movs	r2, #3
 80083ae:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80083b2:	e006      	b.n	80083c2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80083b4:	697b      	ldr	r3, [r7, #20]
 80083b6:	2200      	movs	r2, #0
 80083b8:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 f80f 	bl	80083e0 <USBH_CDC_ReceiveCallback>
      break;
 80083c2:	bf00      	nop
  }
}
 80083c4:	bf00      	nop
 80083c6:	3718      	adds	r7, #24
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}

080083cc <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b083      	sub	sp, #12
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80083d4:	bf00      	nop
 80083d6:	370c      	adds	r7, #12
 80083d8:	46bd      	mov	sp, r7
 80083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083de:	4770      	bx	lr

080083e0 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80083e8:	bf00      	nop
 80083ea:	370c      	adds	r7, #12
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr

080083f4 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b083      	sub	sp, #12
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80083fc:	bf00      	nop
 80083fe:	370c      	adds	r7, #12
 8008400:	46bd      	mov	sp, r7
 8008402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008406:	4770      	bx	lr

08008408 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b084      	sub	sp, #16
 800840c:	af00      	add	r7, sp, #0
 800840e:	60f8      	str	r0, [r7, #12]
 8008410:	60b9      	str	r1, [r7, #8]
 8008412:	4613      	mov	r3, r2
 8008414:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d101      	bne.n	8008420 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800841c:	2302      	movs	r3, #2
 800841e:	e029      	b.n	8008474 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	79fa      	ldrb	r2, [r7, #7]
 8008424:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2200      	movs	r2, #0
 800842c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	2200      	movs	r2, #0
 8008434:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8008438:	68f8      	ldr	r0, [r7, #12]
 800843a:	f000 f81f 	bl	800847c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2200      	movs	r2, #0
 8008442:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2200      	movs	r2, #0
 800844a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2200      	movs	r2, #0
 8008452:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2200      	movs	r2, #0
 800845a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d003      	beq.n	800846c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	68ba      	ldr	r2, [r7, #8]
 8008468:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800846c:	68f8      	ldr	r0, [r7, #12]
 800846e:	f004 fce5 	bl	800ce3c <USBH_LL_Init>

  return USBH_OK;
 8008472:	2300      	movs	r3, #0
}
 8008474:	4618      	mov	r0, r3
 8008476:	3710      	adds	r7, #16
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800847c:	b480      	push	{r7}
 800847e:	b085      	sub	sp, #20
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008484:	2300      	movs	r3, #0
 8008486:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008488:	2300      	movs	r3, #0
 800848a:	60fb      	str	r3, [r7, #12]
 800848c:	e009      	b.n	80084a2 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800848e:	687a      	ldr	r2, [r7, #4]
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	33e0      	adds	r3, #224	; 0xe0
 8008494:	009b      	lsls	r3, r3, #2
 8008496:	4413      	add	r3, r2
 8008498:	2200      	movs	r2, #0
 800849a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	3301      	adds	r3, #1
 80084a0:	60fb      	str	r3, [r7, #12]
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	2b0e      	cmp	r3, #14
 80084a6:	d9f2      	bls.n	800848e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80084a8:	2300      	movs	r3, #0
 80084aa:	60fb      	str	r3, [r7, #12]
 80084ac:	e009      	b.n	80084c2 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80084ae:	687a      	ldr	r2, [r7, #4]
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	4413      	add	r3, r2
 80084b4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80084b8:	2200      	movs	r2, #0
 80084ba:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	3301      	adds	r3, #1
 80084c0:	60fb      	str	r3, [r7, #12]
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084c8:	d3f1      	bcc.n	80084ae <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2200      	movs	r2, #0
 80084ce:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2200      	movs	r2, #0
 80084d4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2201      	movs	r2, #1
 80084da:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2200      	movs	r2, #0
 80084e0:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2201      	movs	r2, #1
 80084e8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2240      	movs	r2, #64	; 0x40
 80084ee:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2200      	movs	r2, #0
 80084f4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2200      	movs	r2, #0
 80084fa:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2201      	movs	r2, #1
 8008502:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2200      	movs	r2, #0
 800850a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2200      	movs	r2, #0
 8008512:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8008516:	2300      	movs	r3, #0
}
 8008518:	4618      	mov	r0, r3
 800851a:	3714      	adds	r7, #20
 800851c:	46bd      	mov	sp, r7
 800851e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008522:	4770      	bx	lr

08008524 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008524:	b480      	push	{r7}
 8008526:	b085      	sub	sp, #20
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
 800852c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800852e:	2300      	movs	r3, #0
 8008530:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d016      	beq.n	8008566 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800853e:	2b00      	cmp	r3, #0
 8008540:	d10e      	bne.n	8008560 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8008548:	1c59      	adds	r1, r3, #1
 800854a:	687a      	ldr	r2, [r7, #4]
 800854c:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8008550:	687a      	ldr	r2, [r7, #4]
 8008552:	33de      	adds	r3, #222	; 0xde
 8008554:	6839      	ldr	r1, [r7, #0]
 8008556:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800855a:	2300      	movs	r3, #0
 800855c:	73fb      	strb	r3, [r7, #15]
 800855e:	e004      	b.n	800856a <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008560:	2302      	movs	r3, #2
 8008562:	73fb      	strb	r3, [r7, #15]
 8008564:	e001      	b.n	800856a <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008566:	2302      	movs	r3, #2
 8008568:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800856a:	7bfb      	ldrb	r3, [r7, #15]
}
 800856c:	4618      	mov	r0, r3
 800856e:	3714      	adds	r7, #20
 8008570:	46bd      	mov	sp, r7
 8008572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008576:	4770      	bx	lr

08008578 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008578:	b480      	push	{r7}
 800857a:	b085      	sub	sp, #20
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	460b      	mov	r3, r1
 8008582:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008584:	2300      	movs	r3, #0
 8008586:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800858e:	78fa      	ldrb	r2, [r7, #3]
 8008590:	429a      	cmp	r2, r3
 8008592:	d204      	bcs.n	800859e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	78fa      	ldrb	r2, [r7, #3]
 8008598:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800859c:	e001      	b.n	80085a2 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800859e:	2302      	movs	r3, #2
 80085a0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80085a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3714      	adds	r7, #20
 80085a8:	46bd      	mov	sp, r7
 80085aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ae:	4770      	bx	lr

080085b0 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80085b0:	b480      	push	{r7}
 80085b2:	b087      	sub	sp, #28
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
 80085b8:	4608      	mov	r0, r1
 80085ba:	4611      	mov	r1, r2
 80085bc:	461a      	mov	r2, r3
 80085be:	4603      	mov	r3, r0
 80085c0:	70fb      	strb	r3, [r7, #3]
 80085c2:	460b      	mov	r3, r1
 80085c4:	70bb      	strb	r3, [r7, #2]
 80085c6:	4613      	mov	r3, r2
 80085c8:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80085ca:	2300      	movs	r3, #0
 80085cc:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 80085ce:	2300      	movs	r3, #0
 80085d0:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80085d8:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80085da:	e025      	b.n	8008628 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80085dc:	7dfb      	ldrb	r3, [r7, #23]
 80085de:	221a      	movs	r2, #26
 80085e0:	fb02 f303 	mul.w	r3, r2, r3
 80085e4:	3308      	adds	r3, #8
 80085e6:	68fa      	ldr	r2, [r7, #12]
 80085e8:	4413      	add	r3, r2
 80085ea:	3302      	adds	r3, #2
 80085ec:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80085ee:	693b      	ldr	r3, [r7, #16]
 80085f0:	795b      	ldrb	r3, [r3, #5]
 80085f2:	78fa      	ldrb	r2, [r7, #3]
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d002      	beq.n	80085fe <USBH_FindInterface+0x4e>
 80085f8:	78fb      	ldrb	r3, [r7, #3]
 80085fa:	2bff      	cmp	r3, #255	; 0xff
 80085fc:	d111      	bne.n	8008622 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008602:	78ba      	ldrb	r2, [r7, #2]
 8008604:	429a      	cmp	r2, r3
 8008606:	d002      	beq.n	800860e <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008608:	78bb      	ldrb	r3, [r7, #2]
 800860a:	2bff      	cmp	r3, #255	; 0xff
 800860c:	d109      	bne.n	8008622 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800860e:	693b      	ldr	r3, [r7, #16]
 8008610:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008612:	787a      	ldrb	r2, [r7, #1]
 8008614:	429a      	cmp	r2, r3
 8008616:	d002      	beq.n	800861e <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008618:	787b      	ldrb	r3, [r7, #1]
 800861a:	2bff      	cmp	r3, #255	; 0xff
 800861c:	d101      	bne.n	8008622 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800861e:	7dfb      	ldrb	r3, [r7, #23]
 8008620:	e006      	b.n	8008630 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008622:	7dfb      	ldrb	r3, [r7, #23]
 8008624:	3301      	adds	r3, #1
 8008626:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008628:	7dfb      	ldrb	r3, [r7, #23]
 800862a:	2b01      	cmp	r3, #1
 800862c:	d9d6      	bls.n	80085dc <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800862e:	23ff      	movs	r3, #255	; 0xff
}
 8008630:	4618      	mov	r0, r3
 8008632:	371c      	adds	r7, #28
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr

0800863c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b082      	sub	sp, #8
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f004 fc35 	bl	800ceb4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800864a:	2101      	movs	r1, #1
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f004 fd4e 	bl	800d0ee <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008652:	2300      	movs	r3, #0
}
 8008654:	4618      	mov	r0, r3
 8008656:	3708      	adds	r7, #8
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b088      	sub	sp, #32
 8008660:	af04      	add	r7, sp, #16
 8008662:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008664:	2302      	movs	r3, #2
 8008666:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008668:	2300      	movs	r3, #0
 800866a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8008672:	b2db      	uxtb	r3, r3
 8008674:	2b01      	cmp	r3, #1
 8008676:	d102      	bne.n	800867e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2203      	movs	r2, #3
 800867c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	781b      	ldrb	r3, [r3, #0]
 8008682:	b2db      	uxtb	r3, r3
 8008684:	2b0b      	cmp	r3, #11
 8008686:	f200 81b3 	bhi.w	80089f0 <USBH_Process+0x394>
 800868a:	a201      	add	r2, pc, #4	; (adr r2, 8008690 <USBH_Process+0x34>)
 800868c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008690:	080086c1 	.word	0x080086c1
 8008694:	080086f3 	.word	0x080086f3
 8008698:	0800875b 	.word	0x0800875b
 800869c:	0800898b 	.word	0x0800898b
 80086a0:	080089f1 	.word	0x080089f1
 80086a4:	080087ff 	.word	0x080087ff
 80086a8:	08008931 	.word	0x08008931
 80086ac:	08008835 	.word	0x08008835
 80086b0:	08008855 	.word	0x08008855
 80086b4:	08008875 	.word	0x08008875
 80086b8:	080088a3 	.word	0x080088a3
 80086bc:	08008973 	.word	0x08008973
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80086c6:	b2db      	uxtb	r3, r3
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	f000 8193 	beq.w	80089f4 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2201      	movs	r2, #1
 80086d2:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80086d4:	20c8      	movs	r0, #200	; 0xc8
 80086d6:	f004 fd54 	bl	800d182 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f004 fc47 	bl	800cf6e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80086f0:	e180      	b.n	80089f4 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 80086f8:	2b01      	cmp	r3, #1
 80086fa:	d107      	bne.n	800870c <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2200      	movs	r2, #0
 8008700:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2202      	movs	r2, #2
 8008708:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800870a:	e182      	b.n	8008a12 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008712:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008716:	d914      	bls.n	8008742 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800871e:	3301      	adds	r3, #1
 8008720:	b2da      	uxtb	r2, r3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800872e:	2b03      	cmp	r3, #3
 8008730:	d903      	bls.n	800873a <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	220d      	movs	r2, #13
 8008736:	701a      	strb	r2, [r3, #0]
      break;
 8008738:	e16b      	b.n	8008a12 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2200      	movs	r2, #0
 800873e:	701a      	strb	r2, [r3, #0]
      break;
 8008740:	e167      	b.n	8008a12 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008748:	f103 020a 	add.w	r2, r3, #10
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8008752:	200a      	movs	r0, #10
 8008754:	f004 fd15 	bl	800d182 <USBH_Delay>
      break;
 8008758:	e15b      	b.n	8008a12 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008760:	2b00      	cmp	r3, #0
 8008762:	d005      	beq.n	8008770 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800876a:	2104      	movs	r1, #4
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008770:	2064      	movs	r0, #100	; 0x64
 8008772:	f004 fd06 	bl	800d182 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f004 fbd2 	bl	800cf20 <USBH_LL_GetSpeed>
 800877c:	4603      	mov	r3, r0
 800877e:	461a      	mov	r2, r3
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2205      	movs	r2, #5
 800878a:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800878c:	2100      	movs	r1, #0
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f001 f92f 	bl	80099f2 <USBH_AllocPipe>
 8008794:	4603      	mov	r3, r0
 8008796:	461a      	mov	r2, r3
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800879c:	2180      	movs	r1, #128	; 0x80
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f001 f927 	bl	80099f2 <USBH_AllocPipe>
 80087a4:	4603      	mov	r3, r0
 80087a6:	461a      	mov	r2, r3
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	7919      	ldrb	r1, [r3, #4]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80087bc:	687a      	ldr	r2, [r7, #4]
 80087be:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80087c0:	b292      	uxth	r2, r2
 80087c2:	9202      	str	r2, [sp, #8]
 80087c4:	2200      	movs	r2, #0
 80087c6:	9201      	str	r2, [sp, #4]
 80087c8:	9300      	str	r3, [sp, #0]
 80087ca:	4603      	mov	r3, r0
 80087cc:	2280      	movs	r2, #128	; 0x80
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f001 f8e0 	bl	8009994 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	7959      	ldrb	r1, [r3, #5]
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80087e4:	687a      	ldr	r2, [r7, #4]
 80087e6:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80087e8:	b292      	uxth	r2, r2
 80087ea:	9202      	str	r2, [sp, #8]
 80087ec:	2200      	movs	r2, #0
 80087ee:	9201      	str	r2, [sp, #4]
 80087f0:	9300      	str	r3, [sp, #0]
 80087f2:	4603      	mov	r3, r0
 80087f4:	2200      	movs	r2, #0
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f001 f8cc 	bl	8009994 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80087fc:	e109      	b.n	8008a12 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 f90c 	bl	8008a1c <USBH_HandleEnum>
 8008804:	4603      	mov	r3, r0
 8008806:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008808:	7bbb      	ldrb	r3, [r7, #14]
 800880a:	b2db      	uxtb	r3, r3
 800880c:	2b00      	cmp	r3, #0
 800880e:	f040 80f3 	bne.w	80089f8 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8008820:	2b01      	cmp	r3, #1
 8008822:	d103      	bne.n	800882c <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2208      	movs	r2, #8
 8008828:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800882a:	e0e5      	b.n	80089f8 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2207      	movs	r2, #7
 8008830:	701a      	strb	r2, [r3, #0]
      break;
 8008832:	e0e1      	b.n	80089f8 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800883a:	2b00      	cmp	r3, #0
 800883c:	f000 80de 	beq.w	80089fc <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008846:	2101      	movs	r1, #1
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2208      	movs	r2, #8
 8008850:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8008852:	e0d3      	b.n	80089fc <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800885a:	b29b      	uxth	r3, r3
 800885c:	4619      	mov	r1, r3
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f000 fc20 	bl	80090a4 <USBH_SetCfg>
 8008864:	4603      	mov	r3, r0
 8008866:	2b00      	cmp	r3, #0
 8008868:	f040 80ca 	bne.w	8008a00 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2209      	movs	r2, #9
 8008870:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8008872:	e0c5      	b.n	8008a00 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800887a:	f003 0320 	and.w	r3, r3, #32
 800887e:	2b00      	cmp	r3, #0
 8008880:	d00b      	beq.n	800889a <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8008882:	2101      	movs	r1, #1
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f000 fc30 	bl	80090ea <USBH_SetFeature>
 800888a:	4603      	mov	r3, r0
 800888c:	2b00      	cmp	r3, #0
 800888e:	f040 80b9 	bne.w	8008a04 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	220a      	movs	r2, #10
 8008896:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8008898:	e0b4      	b.n	8008a04 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	220a      	movs	r2, #10
 800889e:	701a      	strb	r2, [r3, #0]
      break;
 80088a0:	e0b0      	b.n	8008a04 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f000 80ad 	beq.w	8008a08 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2200      	movs	r2, #0
 80088b2:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80088b6:	2300      	movs	r3, #0
 80088b8:	73fb      	strb	r3, [r7, #15]
 80088ba:	e016      	b.n	80088ea <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80088bc:	7bfa      	ldrb	r2, [r7, #15]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	32de      	adds	r2, #222	; 0xde
 80088c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088c6:	791a      	ldrb	r2, [r3, #4]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80088ce:	429a      	cmp	r2, r3
 80088d0:	d108      	bne.n	80088e4 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 80088d2:	7bfa      	ldrb	r2, [r7, #15]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	32de      	adds	r2, #222	; 0xde
 80088d8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 80088e2:	e005      	b.n	80088f0 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80088e4:	7bfb      	ldrb	r3, [r7, #15]
 80088e6:	3301      	adds	r3, #1
 80088e8:	73fb      	strb	r3, [r7, #15]
 80088ea:	7bfb      	ldrb	r3, [r7, #15]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d0e5      	beq.n	80088bc <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d016      	beq.n	8008928 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008900:	689b      	ldr	r3, [r3, #8]
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	4798      	blx	r3
 8008906:	4603      	mov	r3, r0
 8008908:	2b00      	cmp	r3, #0
 800890a:	d109      	bne.n	8008920 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2206      	movs	r2, #6
 8008910:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008918:	2103      	movs	r1, #3
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800891e:	e073      	b.n	8008a08 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	220d      	movs	r2, #13
 8008924:	701a      	strb	r2, [r3, #0]
      break;
 8008926:	e06f      	b.n	8008a08 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	220d      	movs	r2, #13
 800892c:	701a      	strb	r2, [r3, #0]
      break;
 800892e:	e06b      	b.n	8008a08 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008936:	2b00      	cmp	r3, #0
 8008938:	d017      	beq.n	800896a <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008940:	691b      	ldr	r3, [r3, #16]
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	4798      	blx	r3
 8008946:	4603      	mov	r3, r0
 8008948:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800894a:	7bbb      	ldrb	r3, [r7, #14]
 800894c:	b2db      	uxtb	r3, r3
 800894e:	2b00      	cmp	r3, #0
 8008950:	d103      	bne.n	800895a <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	220b      	movs	r2, #11
 8008956:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8008958:	e058      	b.n	8008a0c <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 800895a:	7bbb      	ldrb	r3, [r7, #14]
 800895c:	b2db      	uxtb	r3, r3
 800895e:	2b02      	cmp	r3, #2
 8008960:	d154      	bne.n	8008a0c <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	220d      	movs	r2, #13
 8008966:	701a      	strb	r2, [r3, #0]
      break;
 8008968:	e050      	b.n	8008a0c <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	220d      	movs	r2, #13
 800896e:	701a      	strb	r2, [r3, #0]
      break;
 8008970:	e04c      	b.n	8008a0c <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008978:	2b00      	cmp	r3, #0
 800897a:	d049      	beq.n	8008a10 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008982:	695b      	ldr	r3, [r3, #20]
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	4798      	blx	r3
      }
      break;
 8008988:	e042      	b.n	8008a10 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2200      	movs	r2, #0
 800898e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f7ff fd72 	bl	800847c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d009      	beq.n	80089b6 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80089a8:	68db      	ldr	r3, [r3, #12]
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2200      	movs	r2, #0
 80089b2:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d005      	beq.n	80089cc <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80089c6:	2105      	movs	r1, #5
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 80089d2:	b2db      	uxtb	r3, r3
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d107      	bne.n	80089e8 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2200      	movs	r2, #0
 80089dc:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f7ff fe2b 	bl	800863c <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80089e6:	e014      	b.n	8008a12 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f004 fa63 	bl	800ceb4 <USBH_LL_Start>
      break;
 80089ee:	e010      	b.n	8008a12 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 80089f0:	bf00      	nop
 80089f2:	e00e      	b.n	8008a12 <USBH_Process+0x3b6>
      break;
 80089f4:	bf00      	nop
 80089f6:	e00c      	b.n	8008a12 <USBH_Process+0x3b6>
      break;
 80089f8:	bf00      	nop
 80089fa:	e00a      	b.n	8008a12 <USBH_Process+0x3b6>
    break;
 80089fc:	bf00      	nop
 80089fe:	e008      	b.n	8008a12 <USBH_Process+0x3b6>
      break;
 8008a00:	bf00      	nop
 8008a02:	e006      	b.n	8008a12 <USBH_Process+0x3b6>
      break;
 8008a04:	bf00      	nop
 8008a06:	e004      	b.n	8008a12 <USBH_Process+0x3b6>
      break;
 8008a08:	bf00      	nop
 8008a0a:	e002      	b.n	8008a12 <USBH_Process+0x3b6>
      break;
 8008a0c:	bf00      	nop
 8008a0e:	e000      	b.n	8008a12 <USBH_Process+0x3b6>
      break;
 8008a10:	bf00      	nop
  }
  return USBH_OK;
 8008a12:	2300      	movs	r3, #0
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	3710      	adds	r7, #16
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd80      	pop	{r7, pc}

08008a1c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b088      	sub	sp, #32
 8008a20:	af04      	add	r7, sp, #16
 8008a22:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008a24:	2301      	movs	r3, #1
 8008a26:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008a28:	2301      	movs	r3, #1
 8008a2a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	785b      	ldrb	r3, [r3, #1]
 8008a30:	2b07      	cmp	r3, #7
 8008a32:	f200 81c1 	bhi.w	8008db8 <USBH_HandleEnum+0x39c>
 8008a36:	a201      	add	r2, pc, #4	; (adr r2, 8008a3c <USBH_HandleEnum+0x20>)
 8008a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a3c:	08008a5d 	.word	0x08008a5d
 8008a40:	08008b1b 	.word	0x08008b1b
 8008a44:	08008b85 	.word	0x08008b85
 8008a48:	08008c13 	.word	0x08008c13
 8008a4c:	08008c7d 	.word	0x08008c7d
 8008a50:	08008ced 	.word	0x08008ced
 8008a54:	08008d33 	.word	0x08008d33
 8008a58:	08008d79 	.word	0x08008d79
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008a5c:	2108      	movs	r1, #8
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 fa50 	bl	8008f04 <USBH_Get_DevDesc>
 8008a64:	4603      	mov	r3, r0
 8008a66:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008a68:	7bbb      	ldrb	r3, [r7, #14]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d130      	bne.n	8008ad0 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2201      	movs	r2, #1
 8008a7c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	7919      	ldrb	r1, [r3, #4]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008a92:	b292      	uxth	r2, r2
 8008a94:	9202      	str	r2, [sp, #8]
 8008a96:	2200      	movs	r2, #0
 8008a98:	9201      	str	r2, [sp, #4]
 8008a9a:	9300      	str	r3, [sp, #0]
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	2280      	movs	r2, #128	; 0x80
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f000 ff77 	bl	8009994 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	7959      	ldrb	r1, [r3, #5]
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8008ab6:	687a      	ldr	r2, [r7, #4]
 8008ab8:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008aba:	b292      	uxth	r2, r2
 8008abc:	9202      	str	r2, [sp, #8]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	9201      	str	r2, [sp, #4]
 8008ac2:	9300      	str	r3, [sp, #0]
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 ff63 	bl	8009994 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008ace:	e175      	b.n	8008dbc <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008ad0:	7bbb      	ldrb	r3, [r7, #14]
 8008ad2:	2b03      	cmp	r3, #3
 8008ad4:	f040 8172 	bne.w	8008dbc <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008ade:	3301      	adds	r3, #1
 8008ae0:	b2da      	uxtb	r2, r3
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008aee:	2b03      	cmp	r3, #3
 8008af0:	d903      	bls.n	8008afa <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	220d      	movs	r2, #13
 8008af6:	701a      	strb	r2, [r3, #0]
      break;
 8008af8:	e160      	b.n	8008dbc <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	795b      	ldrb	r3, [r3, #5]
 8008afe:	4619      	mov	r1, r3
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f000 ff97 	bl	8009a34 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	791b      	ldrb	r3, [r3, #4]
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f000 ff91 	bl	8009a34 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2200      	movs	r2, #0
 8008b16:	701a      	strb	r2, [r3, #0]
      break;
 8008b18:	e150      	b.n	8008dbc <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008b1a:	2112      	movs	r1, #18
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 f9f1 	bl	8008f04 <USBH_Get_DevDesc>
 8008b22:	4603      	mov	r3, r0
 8008b24:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008b26:	7bbb      	ldrb	r3, [r7, #14]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d103      	bne.n	8008b34 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2202      	movs	r2, #2
 8008b30:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008b32:	e145      	b.n	8008dc0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b34:	7bbb      	ldrb	r3, [r7, #14]
 8008b36:	2b03      	cmp	r3, #3
 8008b38:	f040 8142 	bne.w	8008dc0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008b42:	3301      	adds	r3, #1
 8008b44:	b2da      	uxtb	r2, r3
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008b52:	2b03      	cmp	r3, #3
 8008b54:	d903      	bls.n	8008b5e <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	220d      	movs	r2, #13
 8008b5a:	701a      	strb	r2, [r3, #0]
      break;
 8008b5c:	e130      	b.n	8008dc0 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	795b      	ldrb	r3, [r3, #5]
 8008b62:	4619      	mov	r1, r3
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 ff65 	bl	8009a34 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	791b      	ldrb	r3, [r3, #4]
 8008b6e:	4619      	mov	r1, r3
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f000 ff5f 	bl	8009a34 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	701a      	strb	r2, [r3, #0]
      break;
 8008b82:	e11d      	b.n	8008dc0 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008b84:	2101      	movs	r1, #1
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 fa68 	bl	800905c <USBH_SetAddress>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008b90:	7bbb      	ldrb	r3, [r7, #14]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d132      	bne.n	8008bfc <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8008b96:	2002      	movs	r0, #2
 8008b98:	f004 faf3 	bl	800d182 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2203      	movs	r2, #3
 8008ba8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	7919      	ldrb	r1, [r3, #4]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8008bba:	687a      	ldr	r2, [r7, #4]
 8008bbc:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008bbe:	b292      	uxth	r2, r2
 8008bc0:	9202      	str	r2, [sp, #8]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	9201      	str	r2, [sp, #4]
 8008bc6:	9300      	str	r3, [sp, #0]
 8008bc8:	4603      	mov	r3, r0
 8008bca:	2280      	movs	r2, #128	; 0x80
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 fee1 	bl	8009994 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	7959      	ldrb	r1, [r3, #5]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8008be2:	687a      	ldr	r2, [r7, #4]
 8008be4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008be6:	b292      	uxth	r2, r2
 8008be8:	9202      	str	r2, [sp, #8]
 8008bea:	2200      	movs	r2, #0
 8008bec:	9201      	str	r2, [sp, #4]
 8008bee:	9300      	str	r3, [sp, #0]
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f000 fecd 	bl	8009994 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008bfa:	e0e3      	b.n	8008dc4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008bfc:	7bbb      	ldrb	r3, [r7, #14]
 8008bfe:	2b03      	cmp	r3, #3
 8008c00:	f040 80e0 	bne.w	8008dc4 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	220d      	movs	r2, #13
 8008c08:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	705a      	strb	r2, [r3, #1]
      break;
 8008c10:	e0d8      	b.n	8008dc4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008c12:	2109      	movs	r1, #9
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f000 f99d 	bl	8008f54 <USBH_Get_CfgDesc>
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008c1e:	7bbb      	ldrb	r3, [r7, #14]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d103      	bne.n	8008c2c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2204      	movs	r2, #4
 8008c28:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008c2a:	e0cd      	b.n	8008dc8 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c2c:	7bbb      	ldrb	r3, [r7, #14]
 8008c2e:	2b03      	cmp	r3, #3
 8008c30:	f040 80ca 	bne.w	8008dc8 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008c3a:	3301      	adds	r3, #1
 8008c3c:	b2da      	uxtb	r2, r3
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008c4a:	2b03      	cmp	r3, #3
 8008c4c:	d903      	bls.n	8008c56 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	220d      	movs	r2, #13
 8008c52:	701a      	strb	r2, [r3, #0]
      break;
 8008c54:	e0b8      	b.n	8008dc8 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	795b      	ldrb	r3, [r3, #5]
 8008c5a:	4619      	mov	r1, r3
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 fee9 	bl	8009a34 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	791b      	ldrb	r3, [r3, #4]
 8008c66:	4619      	mov	r1, r3
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f000 fee3 	bl	8009a34 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2200      	movs	r2, #0
 8008c72:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2200      	movs	r2, #0
 8008c78:	701a      	strb	r2, [r3, #0]
      break;
 8008c7a:	e0a5      	b.n	8008dc8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8008c82:	4619      	mov	r1, r3
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 f965 	bl	8008f54 <USBH_Get_CfgDesc>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008c8e:	7bbb      	ldrb	r3, [r7, #14]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d103      	bne.n	8008c9c <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2205      	movs	r2, #5
 8008c98:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008c9a:	e097      	b.n	8008dcc <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c9c:	7bbb      	ldrb	r3, [r7, #14]
 8008c9e:	2b03      	cmp	r3, #3
 8008ca0:	f040 8094 	bne.w	8008dcc <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008caa:	3301      	adds	r3, #1
 8008cac:	b2da      	uxtb	r2, r3
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008cba:	2b03      	cmp	r3, #3
 8008cbc:	d903      	bls.n	8008cc6 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	220d      	movs	r2, #13
 8008cc2:	701a      	strb	r2, [r3, #0]
      break;
 8008cc4:	e082      	b.n	8008dcc <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	795b      	ldrb	r3, [r3, #5]
 8008cca:	4619      	mov	r1, r3
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 feb1 	bl	8009a34 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	791b      	ldrb	r3, [r3, #4]
 8008cd6:	4619      	mov	r1, r3
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f000 feab 	bl	8009a34 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	701a      	strb	r2, [r3, #0]
      break;
 8008cea:	e06f      	b.n	8008dcc <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d019      	beq.n	8008d2a <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008d02:	23ff      	movs	r3, #255	; 0xff
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f000 f949 	bl	8008f9c <USBH_Get_StringDesc>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008d0e:	7bbb      	ldrb	r3, [r7, #14]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d103      	bne.n	8008d1c <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2206      	movs	r2, #6
 8008d18:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8008d1a:	e059      	b.n	8008dd0 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d1c:	7bbb      	ldrb	r3, [r7, #14]
 8008d1e:	2b03      	cmp	r3, #3
 8008d20:	d156      	bne.n	8008dd0 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2206      	movs	r2, #6
 8008d26:	705a      	strb	r2, [r3, #1]
      break;
 8008d28:	e052      	b.n	8008dd0 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2206      	movs	r2, #6
 8008d2e:	705a      	strb	r2, [r3, #1]
      break;
 8008d30:	e04e      	b.n	8008dd0 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d019      	beq.n	8008d70 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008d48:	23ff      	movs	r3, #255	; 0xff
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 f926 	bl	8008f9c <USBH_Get_StringDesc>
 8008d50:	4603      	mov	r3, r0
 8008d52:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008d54:	7bbb      	ldrb	r3, [r7, #14]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d103      	bne.n	8008d62 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2207      	movs	r2, #7
 8008d5e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8008d60:	e038      	b.n	8008dd4 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d62:	7bbb      	ldrb	r3, [r7, #14]
 8008d64:	2b03      	cmp	r3, #3
 8008d66:	d135      	bne.n	8008dd4 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2207      	movs	r2, #7
 8008d6c:	705a      	strb	r2, [r3, #1]
      break;
 8008d6e:	e031      	b.n	8008dd4 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2207      	movs	r2, #7
 8008d74:	705a      	strb	r2, [r3, #1]
      break;
 8008d76:	e02d      	b.n	8008dd4 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d017      	beq.n	8008db2 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008d8e:	23ff      	movs	r3, #255	; 0xff
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 f903 	bl	8008f9c <USBH_Get_StringDesc>
 8008d96:	4603      	mov	r3, r0
 8008d98:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008d9a:	7bbb      	ldrb	r3, [r7, #14]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d102      	bne.n	8008da6 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008da0:	2300      	movs	r3, #0
 8008da2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008da4:	e018      	b.n	8008dd8 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008da6:	7bbb      	ldrb	r3, [r7, #14]
 8008da8:	2b03      	cmp	r3, #3
 8008daa:	d115      	bne.n	8008dd8 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8008dac:	2300      	movs	r3, #0
 8008dae:	73fb      	strb	r3, [r7, #15]
      break;
 8008db0:	e012      	b.n	8008dd8 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8008db2:	2300      	movs	r3, #0
 8008db4:	73fb      	strb	r3, [r7, #15]
      break;
 8008db6:	e00f      	b.n	8008dd8 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8008db8:	bf00      	nop
 8008dba:	e00e      	b.n	8008dda <USBH_HandleEnum+0x3be>
      break;
 8008dbc:	bf00      	nop
 8008dbe:	e00c      	b.n	8008dda <USBH_HandleEnum+0x3be>
      break;
 8008dc0:	bf00      	nop
 8008dc2:	e00a      	b.n	8008dda <USBH_HandleEnum+0x3be>
      break;
 8008dc4:	bf00      	nop
 8008dc6:	e008      	b.n	8008dda <USBH_HandleEnum+0x3be>
      break;
 8008dc8:	bf00      	nop
 8008dca:	e006      	b.n	8008dda <USBH_HandleEnum+0x3be>
      break;
 8008dcc:	bf00      	nop
 8008dce:	e004      	b.n	8008dda <USBH_HandleEnum+0x3be>
      break;
 8008dd0:	bf00      	nop
 8008dd2:	e002      	b.n	8008dda <USBH_HandleEnum+0x3be>
      break;
 8008dd4:	bf00      	nop
 8008dd6:	e000      	b.n	8008dda <USBH_HandleEnum+0x3be>
      break;
 8008dd8:	bf00      	nop
  }
  return Status;
 8008dda:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	3710      	adds	r7, #16
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bd80      	pop	{r7, pc}

08008de4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b083      	sub	sp, #12
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
 8008dec:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	683a      	ldr	r2, [r7, #0]
 8008df2:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8008df6:	bf00      	nop
 8008df8:	370c      	adds	r7, #12
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e00:	4770      	bx	lr

08008e02 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008e02:	b580      	push	{r7, lr}
 8008e04:	b082      	sub	sp, #8
 8008e06:	af00      	add	r7, sp, #0
 8008e08:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008e10:	1c5a      	adds	r2, r3, #1
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f000 f804 	bl	8008e26 <USBH_HandleSof>
}
 8008e1e:	bf00      	nop
 8008e20:	3708      	adds	r7, #8
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}

08008e26 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008e26:	b580      	push	{r7, lr}
 8008e28:	b082      	sub	sp, #8
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	781b      	ldrb	r3, [r3, #0]
 8008e32:	b2db      	uxtb	r3, r3
 8008e34:	2b0b      	cmp	r3, #11
 8008e36:	d10a      	bne.n	8008e4e <USBH_HandleSof+0x28>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d005      	beq.n	8008e4e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008e48:	699b      	ldr	r3, [r3, #24]
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	4798      	blx	r3
  }
}
 8008e4e:	bf00      	nop
 8008e50:	3708      	adds	r7, #8
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}

08008e56 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008e56:	b480      	push	{r7}
 8008e58:	b083      	sub	sp, #12
 8008e5a:	af00      	add	r7, sp, #0
 8008e5c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2201      	movs	r2, #1
 8008e62:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8008e66:	bf00      	nop
}
 8008e68:	370c      	adds	r7, #12
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr

08008e72 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008e72:	b480      	push	{r7}
 8008e74:	b083      	sub	sp, #12
 8008e76:	af00      	add	r7, sp, #0
 8008e78:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8008e82:	bf00      	nop
}
 8008e84:	370c      	adds	r7, #12
 8008e86:	46bd      	mov	sp, r7
 8008e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8c:	4770      	bx	lr

08008e8e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008e8e:	b480      	push	{r7}
 8008e90:	b083      	sub	sp, #12
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2201      	movs	r2, #1
 8008e9a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8008eae:	2300      	movs	r3, #0
}
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	370c      	adds	r7, #12
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr

08008ebc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b082      	sub	sp, #8
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f004 f804 	bl	800ceea <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	791b      	ldrb	r3, [r3, #4]
 8008ee6:	4619      	mov	r1, r3
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f000 fda3 	bl	8009a34 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	795b      	ldrb	r3, [r3, #5]
 8008ef2:	4619      	mov	r1, r3
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f000 fd9d 	bl	8009a34 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8008efa:	2300      	movs	r3, #0
}
 8008efc:	4618      	mov	r0, r3
 8008efe:	3708      	adds	r7, #8
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b086      	sub	sp, #24
 8008f08:	af02      	add	r7, sp, #8
 8008f0a:	6078      	str	r0, [r7, #4]
 8008f0c:	460b      	mov	r3, r1
 8008f0e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8008f16:	78fb      	ldrb	r3, [r7, #3]
 8008f18:	b29b      	uxth	r3, r3
 8008f1a:	9300      	str	r3, [sp, #0]
 8008f1c:	4613      	mov	r3, r2
 8008f1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008f22:	2100      	movs	r1, #0
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f000 f864 	bl	8008ff2 <USBH_GetDescriptor>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	73fb      	strb	r3, [r7, #15]
 8008f2e:	7bfb      	ldrb	r3, [r7, #15]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d10a      	bne.n	8008f4a <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f203 3026 	addw	r0, r3, #806	; 0x326
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008f40:	78fa      	ldrb	r2, [r7, #3]
 8008f42:	b292      	uxth	r2, r2
 8008f44:	4619      	mov	r1, r3
 8008f46:	f000 f918 	bl	800917a <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8008f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	3710      	adds	r7, #16
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b086      	sub	sp, #24
 8008f58:	af02      	add	r7, sp, #8
 8008f5a:	6078      	str	r0, [r7, #4]
 8008f5c:	460b      	mov	r3, r1
 8008f5e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	331c      	adds	r3, #28
 8008f64:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008f66:	887b      	ldrh	r3, [r7, #2]
 8008f68:	9300      	str	r3, [sp, #0]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f70:	2100      	movs	r1, #0
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 f83d 	bl	8008ff2 <USBH_GetDescriptor>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	72fb      	strb	r3, [r7, #11]
 8008f7c:	7afb      	ldrb	r3, [r7, #11]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d107      	bne.n	8008f92 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8008f88:	887a      	ldrh	r2, [r7, #2]
 8008f8a:	68f9      	ldr	r1, [r7, #12]
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f000 f964 	bl	800925a <USBH_ParseCfgDesc>
  }

  return status;
 8008f92:	7afb      	ldrb	r3, [r7, #11]
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3710      	adds	r7, #16
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b088      	sub	sp, #32
 8008fa0:	af02      	add	r7, sp, #8
 8008fa2:	60f8      	str	r0, [r7, #12]
 8008fa4:	607a      	str	r2, [r7, #4]
 8008fa6:	461a      	mov	r2, r3
 8008fa8:	460b      	mov	r3, r1
 8008faa:	72fb      	strb	r3, [r7, #11]
 8008fac:	4613      	mov	r3, r2
 8008fae:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8008fb0:	7afb      	ldrb	r3, [r7, #11]
 8008fb2:	b29b      	uxth	r3, r3
 8008fb4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8008fb8:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8008fc0:	893b      	ldrh	r3, [r7, #8]
 8008fc2:	9300      	str	r3, [sp, #0]
 8008fc4:	460b      	mov	r3, r1
 8008fc6:	2100      	movs	r1, #0
 8008fc8:	68f8      	ldr	r0, [r7, #12]
 8008fca:	f000 f812 	bl	8008ff2 <USBH_GetDescriptor>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	75fb      	strb	r3, [r7, #23]
 8008fd2:	7dfb      	ldrb	r3, [r7, #23]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d107      	bne.n	8008fe8 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008fde:	893a      	ldrh	r2, [r7, #8]
 8008fe0:	6879      	ldr	r1, [r7, #4]
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	f000 fa37 	bl	8009456 <USBH_ParseStringDesc>
  }

  return status;
 8008fe8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	3718      	adds	r7, #24
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}

08008ff2 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8008ff2:	b580      	push	{r7, lr}
 8008ff4:	b084      	sub	sp, #16
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	60f8      	str	r0, [r7, #12]
 8008ffa:	607b      	str	r3, [r7, #4]
 8008ffc:	460b      	mov	r3, r1
 8008ffe:	72fb      	strb	r3, [r7, #11]
 8009000:	4613      	mov	r3, r2
 8009002:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	789b      	ldrb	r3, [r3, #2]
 8009008:	2b01      	cmp	r3, #1
 800900a:	d11c      	bne.n	8009046 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800900c:	7afb      	ldrb	r3, [r7, #11]
 800900e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009012:	b2da      	uxtb	r2, r3
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	2206      	movs	r2, #6
 800901c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	893a      	ldrh	r2, [r7, #8]
 8009022:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009024:	893b      	ldrh	r3, [r7, #8]
 8009026:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800902a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800902e:	d104      	bne.n	800903a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	f240 4209 	movw	r2, #1033	; 0x409
 8009036:	829a      	strh	r2, [r3, #20]
 8009038:	e002      	b.n	8009040 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2200      	movs	r2, #0
 800903e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	8b3a      	ldrh	r2, [r7, #24]
 8009044:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009046:	8b3b      	ldrh	r3, [r7, #24]
 8009048:	461a      	mov	r2, r3
 800904a:	6879      	ldr	r1, [r7, #4]
 800904c:	68f8      	ldr	r0, [r7, #12]
 800904e:	f000 fa50 	bl	80094f2 <USBH_CtlReq>
 8009052:	4603      	mov	r3, r0
}
 8009054:	4618      	mov	r0, r3
 8009056:	3710      	adds	r7, #16
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}

0800905c <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b082      	sub	sp, #8
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
 8009064:	460b      	mov	r3, r1
 8009066:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	789b      	ldrb	r3, [r3, #2]
 800906c:	2b01      	cmp	r3, #1
 800906e:	d10f      	bne.n	8009090 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2200      	movs	r2, #0
 8009074:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	2205      	movs	r2, #5
 800907a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800907c:	78fb      	ldrb	r3, [r7, #3]
 800907e:	b29a      	uxth	r2, r3
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2200      	movs	r2, #0
 8009088:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2200      	movs	r2, #0
 800908e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009090:	2200      	movs	r2, #0
 8009092:	2100      	movs	r1, #0
 8009094:	6878      	ldr	r0, [r7, #4]
 8009096:	f000 fa2c 	bl	80094f2 <USBH_CtlReq>
 800909a:	4603      	mov	r3, r0
}
 800909c:	4618      	mov	r0, r3
 800909e:	3708      	adds	r7, #8
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}

080090a4 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b082      	sub	sp, #8
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	460b      	mov	r3, r1
 80090ae:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	789b      	ldrb	r3, [r3, #2]
 80090b4:	2b01      	cmp	r3, #1
 80090b6:	d10e      	bne.n	80090d6 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2200      	movs	r2, #0
 80090bc:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2209      	movs	r2, #9
 80090c2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	887a      	ldrh	r2, [r7, #2]
 80090c8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2200      	movs	r2, #0
 80090ce:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80090d6:	2200      	movs	r2, #0
 80090d8:	2100      	movs	r1, #0
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f000 fa09 	bl	80094f2 <USBH_CtlReq>
 80090e0:	4603      	mov	r3, r0
}
 80090e2:	4618      	mov	r0, r3
 80090e4:	3708      	adds	r7, #8
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}

080090ea <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80090ea:	b580      	push	{r7, lr}
 80090ec:	b082      	sub	sp, #8
 80090ee:	af00      	add	r7, sp, #0
 80090f0:	6078      	str	r0, [r7, #4]
 80090f2:	460b      	mov	r3, r1
 80090f4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	789b      	ldrb	r3, [r3, #2]
 80090fa:	2b01      	cmp	r3, #1
 80090fc:	d10f      	bne.n	800911e <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2200      	movs	r2, #0
 8009102:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2203      	movs	r2, #3
 8009108:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800910a:	78fb      	ldrb	r3, [r7, #3]
 800910c:	b29a      	uxth	r2, r3
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2200      	movs	r2, #0
 8009116:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2200      	movs	r2, #0
 800911c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800911e:	2200      	movs	r2, #0
 8009120:	2100      	movs	r1, #0
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f000 f9e5 	bl	80094f2 <USBH_CtlReq>
 8009128:	4603      	mov	r3, r0
}
 800912a:	4618      	mov	r0, r3
 800912c:	3708      	adds	r7, #8
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}

08009132 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009132:	b580      	push	{r7, lr}
 8009134:	b082      	sub	sp, #8
 8009136:	af00      	add	r7, sp, #0
 8009138:	6078      	str	r0, [r7, #4]
 800913a:	460b      	mov	r3, r1
 800913c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	789b      	ldrb	r3, [r3, #2]
 8009142:	2b01      	cmp	r3, #1
 8009144:	d10f      	bne.n	8009166 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2202      	movs	r2, #2
 800914a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2201      	movs	r2, #1
 8009150:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2200      	movs	r2, #0
 8009156:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009158:	78fb      	ldrb	r3, [r7, #3]
 800915a:	b29a      	uxth	r2, r3
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8009166:	2200      	movs	r2, #0
 8009168:	2100      	movs	r1, #0
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	f000 f9c1 	bl	80094f2 <USBH_CtlReq>
 8009170:	4603      	mov	r3, r0
}
 8009172:	4618      	mov	r0, r3
 8009174:	3708      	adds	r7, #8
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}

0800917a <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800917a:	b480      	push	{r7}
 800917c:	b085      	sub	sp, #20
 800917e:	af00      	add	r7, sp, #0
 8009180:	60f8      	str	r0, [r7, #12]
 8009182:	60b9      	str	r1, [r7, #8]
 8009184:	4613      	mov	r3, r2
 8009186:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8009188:	68bb      	ldr	r3, [r7, #8]
 800918a:	781a      	ldrb	r2, [r3, #0]
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	785a      	ldrb	r2, [r3, #1]
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	3302      	adds	r3, #2
 800919c:	781b      	ldrb	r3, [r3, #0]
 800919e:	b29a      	uxth	r2, r3
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	3303      	adds	r3, #3
 80091a4:	781b      	ldrb	r3, [r3, #0]
 80091a6:	b29b      	uxth	r3, r3
 80091a8:	021b      	lsls	r3, r3, #8
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	4313      	orrs	r3, r2
 80091ae:	b29a      	uxth	r2, r3
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	791a      	ldrb	r2, [r3, #4]
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	795a      	ldrb	r2, [r3, #5]
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	799a      	ldrb	r2, [r3, #6]
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	79da      	ldrb	r2, [r3, #7]
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 80091d4:	88fb      	ldrh	r3, [r7, #6]
 80091d6:	2b08      	cmp	r3, #8
 80091d8:	d939      	bls.n	800924e <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	3308      	adds	r3, #8
 80091de:	781b      	ldrb	r3, [r3, #0]
 80091e0:	b29a      	uxth	r2, r3
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	3309      	adds	r3, #9
 80091e6:	781b      	ldrb	r3, [r3, #0]
 80091e8:	b29b      	uxth	r3, r3
 80091ea:	021b      	lsls	r3, r3, #8
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	4313      	orrs	r3, r2
 80091f0:	b29a      	uxth	r2, r3
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	330a      	adds	r3, #10
 80091fa:	781b      	ldrb	r3, [r3, #0]
 80091fc:	b29a      	uxth	r2, r3
 80091fe:	68bb      	ldr	r3, [r7, #8]
 8009200:	330b      	adds	r3, #11
 8009202:	781b      	ldrb	r3, [r3, #0]
 8009204:	b29b      	uxth	r3, r3
 8009206:	021b      	lsls	r3, r3, #8
 8009208:	b29b      	uxth	r3, r3
 800920a:	4313      	orrs	r3, r2
 800920c:	b29a      	uxth	r2, r3
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	330c      	adds	r3, #12
 8009216:	781b      	ldrb	r3, [r3, #0]
 8009218:	b29a      	uxth	r2, r3
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	330d      	adds	r3, #13
 800921e:	781b      	ldrb	r3, [r3, #0]
 8009220:	b29b      	uxth	r3, r3
 8009222:	021b      	lsls	r3, r3, #8
 8009224:	b29b      	uxth	r3, r3
 8009226:	4313      	orrs	r3, r2
 8009228:	b29a      	uxth	r2, r3
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	7b9a      	ldrb	r2, [r3, #14]
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	7bda      	ldrb	r2, [r3, #15]
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	7c1a      	ldrb	r2, [r3, #16]
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	7c5a      	ldrb	r2, [r3, #17]
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	745a      	strb	r2, [r3, #17]
  }
}
 800924e:	bf00      	nop
 8009250:	3714      	adds	r7, #20
 8009252:	46bd      	mov	sp, r7
 8009254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009258:	4770      	bx	lr

0800925a <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800925a:	b580      	push	{r7, lr}
 800925c:	b08a      	sub	sp, #40	; 0x28
 800925e:	af00      	add	r7, sp, #0
 8009260:	60f8      	str	r0, [r7, #12]
 8009262:	60b9      	str	r1, [r7, #8]
 8009264:	4613      	mov	r3, r2
 8009266:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800926c:	2300      	movs	r3, #0
 800926e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8009272:	2300      	movs	r3, #0
 8009274:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	781a      	ldrb	r2, [r3, #0]
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	785a      	ldrb	r2, [r3, #1]
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	3302      	adds	r3, #2
 8009290:	781b      	ldrb	r3, [r3, #0]
 8009292:	b29a      	uxth	r2, r3
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	3303      	adds	r3, #3
 8009298:	781b      	ldrb	r3, [r3, #0]
 800929a:	b29b      	uxth	r3, r3
 800929c:	021b      	lsls	r3, r3, #8
 800929e:	b29b      	uxth	r3, r3
 80092a0:	4313      	orrs	r3, r2
 80092a2:	b29a      	uxth	r2, r3
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	791a      	ldrb	r2, [r3, #4]
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 80092b0:	68bb      	ldr	r3, [r7, #8]
 80092b2:	795a      	ldrb	r2, [r3, #5]
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	799a      	ldrb	r2, [r3, #6]
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	79da      	ldrb	r2, [r3, #7]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	7a1a      	ldrb	r2, [r3, #8]
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80092d0:	88fb      	ldrh	r3, [r7, #6]
 80092d2:	2b09      	cmp	r3, #9
 80092d4:	d95f      	bls.n	8009396 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 80092d6:	2309      	movs	r3, #9
 80092d8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 80092da:	2300      	movs	r3, #0
 80092dc:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80092de:	e051      	b.n	8009384 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80092e0:	f107 0316 	add.w	r3, r7, #22
 80092e4:	4619      	mov	r1, r3
 80092e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80092e8:	f000 f8e8 	bl	80094bc <USBH_GetNextDesc>
 80092ec:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 80092ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092f0:	785b      	ldrb	r3, [r3, #1]
 80092f2:	2b04      	cmp	r3, #4
 80092f4:	d146      	bne.n	8009384 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 80092f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80092fa:	221a      	movs	r2, #26
 80092fc:	fb02 f303 	mul.w	r3, r2, r3
 8009300:	3308      	adds	r3, #8
 8009302:	68fa      	ldr	r2, [r7, #12]
 8009304:	4413      	add	r3, r2
 8009306:	3302      	adds	r3, #2
 8009308:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800930a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800930c:	69f8      	ldr	r0, [r7, #28]
 800930e:	f000 f846 	bl	800939e <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009312:	2300      	movs	r3, #0
 8009314:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8009318:	2300      	movs	r3, #0
 800931a:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800931c:	e022      	b.n	8009364 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800931e:	f107 0316 	add.w	r3, r7, #22
 8009322:	4619      	mov	r1, r3
 8009324:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009326:	f000 f8c9 	bl	80094bc <USBH_GetNextDesc>
 800932a:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800932c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800932e:	785b      	ldrb	r3, [r3, #1]
 8009330:	2b05      	cmp	r3, #5
 8009332:	d117      	bne.n	8009364 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009334:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009338:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800933c:	3201      	adds	r2, #1
 800933e:	00d2      	lsls	r2, r2, #3
 8009340:	211a      	movs	r1, #26
 8009342:	fb01 f303 	mul.w	r3, r1, r3
 8009346:	4413      	add	r3, r2
 8009348:	3308      	adds	r3, #8
 800934a:	68fa      	ldr	r2, [r7, #12]
 800934c:	4413      	add	r3, r2
 800934e:	3304      	adds	r3, #4
 8009350:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8009352:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009354:	69b8      	ldr	r0, [r7, #24]
 8009356:	f000 f851 	bl	80093fc <USBH_ParseEPDesc>
            ep_ix++;
 800935a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800935e:	3301      	adds	r3, #1
 8009360:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009364:	69fb      	ldr	r3, [r7, #28]
 8009366:	791b      	ldrb	r3, [r3, #4]
 8009368:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800936c:	429a      	cmp	r2, r3
 800936e:	d204      	bcs.n	800937a <USBH_ParseCfgDesc+0x120>
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	885a      	ldrh	r2, [r3, #2]
 8009374:	8afb      	ldrh	r3, [r7, #22]
 8009376:	429a      	cmp	r2, r3
 8009378:	d8d1      	bhi.n	800931e <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800937a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800937e:	3301      	adds	r3, #1
 8009380:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009384:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009388:	2b01      	cmp	r3, #1
 800938a:	d804      	bhi.n	8009396 <USBH_ParseCfgDesc+0x13c>
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	885a      	ldrh	r2, [r3, #2]
 8009390:	8afb      	ldrh	r3, [r7, #22]
 8009392:	429a      	cmp	r2, r3
 8009394:	d8a4      	bhi.n	80092e0 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8009396:	bf00      	nop
 8009398:	3728      	adds	r7, #40	; 0x28
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}

0800939e <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800939e:	b480      	push	{r7}
 80093a0:	b083      	sub	sp, #12
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	6078      	str	r0, [r7, #4]
 80093a6:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	781a      	ldrb	r2, [r3, #0]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	785a      	ldrb	r2, [r3, #1]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	789a      	ldrb	r2, [r3, #2]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	78da      	ldrb	r2, [r3, #3]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	791a      	ldrb	r2, [r3, #4]
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	795a      	ldrb	r2, [r3, #5]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	799a      	ldrb	r2, [r3, #6]
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	79da      	ldrb	r2, [r3, #7]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	7a1a      	ldrb	r2, [r3, #8]
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	721a      	strb	r2, [r3, #8]
}
 80093f0:	bf00      	nop
 80093f2:	370c      	adds	r7, #12
 80093f4:	46bd      	mov	sp, r7
 80093f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fa:	4770      	bx	lr

080093fc <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b083      	sub	sp, #12
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
 8009404:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	781a      	ldrb	r2, [r3, #0]
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	785a      	ldrb	r2, [r3, #1]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	789a      	ldrb	r2, [r3, #2]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	78da      	ldrb	r2, [r3, #3]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	3304      	adds	r3, #4
 800942a:	781b      	ldrb	r3, [r3, #0]
 800942c:	b29a      	uxth	r2, r3
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	3305      	adds	r3, #5
 8009432:	781b      	ldrb	r3, [r3, #0]
 8009434:	b29b      	uxth	r3, r3
 8009436:	021b      	lsls	r3, r3, #8
 8009438:	b29b      	uxth	r3, r3
 800943a:	4313      	orrs	r3, r2
 800943c:	b29a      	uxth	r2, r3
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	799a      	ldrb	r2, [r3, #6]
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	719a      	strb	r2, [r3, #6]
}
 800944a:	bf00      	nop
 800944c:	370c      	adds	r7, #12
 800944e:	46bd      	mov	sp, r7
 8009450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009454:	4770      	bx	lr

08009456 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009456:	b480      	push	{r7}
 8009458:	b087      	sub	sp, #28
 800945a:	af00      	add	r7, sp, #0
 800945c:	60f8      	str	r0, [r7, #12]
 800945e:	60b9      	str	r1, [r7, #8]
 8009460:	4613      	mov	r3, r2
 8009462:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	3301      	adds	r3, #1
 8009468:	781b      	ldrb	r3, [r3, #0]
 800946a:	2b03      	cmp	r3, #3
 800946c:	d120      	bne.n	80094b0 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	781b      	ldrb	r3, [r3, #0]
 8009472:	1e9a      	subs	r2, r3, #2
 8009474:	88fb      	ldrh	r3, [r7, #6]
 8009476:	4293      	cmp	r3, r2
 8009478:	bf28      	it	cs
 800947a:	4613      	movcs	r3, r2
 800947c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	3302      	adds	r3, #2
 8009482:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009484:	2300      	movs	r3, #0
 8009486:	82fb      	strh	r3, [r7, #22]
 8009488:	e00b      	b.n	80094a2 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800948a:	8afb      	ldrh	r3, [r7, #22]
 800948c:	68fa      	ldr	r2, [r7, #12]
 800948e:	4413      	add	r3, r2
 8009490:	781a      	ldrb	r2, [r3, #0]
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	3301      	adds	r3, #1
 800949a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800949c:	8afb      	ldrh	r3, [r7, #22]
 800949e:	3302      	adds	r3, #2
 80094a0:	82fb      	strh	r3, [r7, #22]
 80094a2:	8afa      	ldrh	r2, [r7, #22]
 80094a4:	8abb      	ldrh	r3, [r7, #20]
 80094a6:	429a      	cmp	r2, r3
 80094a8:	d3ef      	bcc.n	800948a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	2200      	movs	r2, #0
 80094ae:	701a      	strb	r2, [r3, #0]
  }
}
 80094b0:	bf00      	nop
 80094b2:	371c      	adds	r7, #28
 80094b4:	46bd      	mov	sp, r7
 80094b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ba:	4770      	bx	lr

080094bc <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 80094bc:	b480      	push	{r7}
 80094be:	b085      	sub	sp, #20
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
 80094c4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	881a      	ldrh	r2, [r3, #0]
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	781b      	ldrb	r3, [r3, #0]
 80094ce:	b29b      	uxth	r3, r3
 80094d0:	4413      	add	r3, r2
 80094d2:	b29a      	uxth	r2, r3
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	781b      	ldrb	r3, [r3, #0]
 80094dc:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	4413      	add	r3, r2
 80094e2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80094e4:	68fb      	ldr	r3, [r7, #12]
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	3714      	adds	r7, #20
 80094ea:	46bd      	mov	sp, r7
 80094ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f0:	4770      	bx	lr

080094f2 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80094f2:	b580      	push	{r7, lr}
 80094f4:	b086      	sub	sp, #24
 80094f6:	af00      	add	r7, sp, #0
 80094f8:	60f8      	str	r0, [r7, #12]
 80094fa:	60b9      	str	r1, [r7, #8]
 80094fc:	4613      	mov	r3, r2
 80094fe:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009500:	2301      	movs	r3, #1
 8009502:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	789b      	ldrb	r3, [r3, #2]
 8009508:	2b01      	cmp	r3, #1
 800950a:	d002      	beq.n	8009512 <USBH_CtlReq+0x20>
 800950c:	2b02      	cmp	r3, #2
 800950e:	d00f      	beq.n	8009530 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8009510:	e027      	b.n	8009562 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	68ba      	ldr	r2, [r7, #8]
 8009516:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	88fa      	ldrh	r2, [r7, #6]
 800951c:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	2201      	movs	r2, #1
 8009522:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	2202      	movs	r2, #2
 8009528:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800952a:	2301      	movs	r3, #1
 800952c:	75fb      	strb	r3, [r7, #23]
      break;
 800952e:	e018      	b.n	8009562 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009530:	68f8      	ldr	r0, [r7, #12]
 8009532:	f000 f81b 	bl	800956c <USBH_HandleControl>
 8009536:	4603      	mov	r3, r0
 8009538:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800953a:	7dfb      	ldrb	r3, [r7, #23]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d002      	beq.n	8009546 <USBH_CtlReq+0x54>
 8009540:	7dfb      	ldrb	r3, [r7, #23]
 8009542:	2b03      	cmp	r3, #3
 8009544:	d106      	bne.n	8009554 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2201      	movs	r2, #1
 800954a:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	2200      	movs	r2, #0
 8009550:	761a      	strb	r2, [r3, #24]
      break;
 8009552:	e005      	b.n	8009560 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009554:	7dfb      	ldrb	r3, [r7, #23]
 8009556:	2b02      	cmp	r3, #2
 8009558:	d102      	bne.n	8009560 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	2201      	movs	r2, #1
 800955e:	709a      	strb	r2, [r3, #2]
      break;
 8009560:	bf00      	nop
  }
  return status;
 8009562:	7dfb      	ldrb	r3, [r7, #23]
}
 8009564:	4618      	mov	r0, r3
 8009566:	3718      	adds	r7, #24
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}

0800956c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b086      	sub	sp, #24
 8009570:	af02      	add	r7, sp, #8
 8009572:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009574:	2301      	movs	r3, #1
 8009576:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009578:	2300      	movs	r3, #0
 800957a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	7e1b      	ldrb	r3, [r3, #24]
 8009580:	3b01      	subs	r3, #1
 8009582:	2b0a      	cmp	r3, #10
 8009584:	f200 8156 	bhi.w	8009834 <USBH_HandleControl+0x2c8>
 8009588:	a201      	add	r2, pc, #4	; (adr r2, 8009590 <USBH_HandleControl+0x24>)
 800958a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800958e:	bf00      	nop
 8009590:	080095bd 	.word	0x080095bd
 8009594:	080095d7 	.word	0x080095d7
 8009598:	08009641 	.word	0x08009641
 800959c:	08009667 	.word	0x08009667
 80095a0:	0800969f 	.word	0x0800969f
 80095a4:	080096c9 	.word	0x080096c9
 80095a8:	0800971b 	.word	0x0800971b
 80095ac:	0800973d 	.word	0x0800973d
 80095b0:	08009779 	.word	0x08009779
 80095b4:	0800979f 	.word	0x0800979f
 80095b8:	080097dd 	.word	0x080097dd
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f103 0110 	add.w	r1, r3, #16
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	795b      	ldrb	r3, [r3, #5]
 80095c6:	461a      	mov	r2, r3
 80095c8:	6878      	ldr	r0, [r7, #4]
 80095ca:	f000 f943 	bl	8009854 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	2202      	movs	r2, #2
 80095d2:	761a      	strb	r2, [r3, #24]
      break;
 80095d4:	e139      	b.n	800984a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	795b      	ldrb	r3, [r3, #5]
 80095da:	4619      	mov	r1, r3
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f003 fd73 	bl	800d0c8 <USBH_LL_GetURBState>
 80095e2:	4603      	mov	r3, r0
 80095e4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80095e6:	7bbb      	ldrb	r3, [r7, #14]
 80095e8:	2b01      	cmp	r3, #1
 80095ea:	d11e      	bne.n	800962a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	7c1b      	ldrb	r3, [r3, #16]
 80095f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80095f4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	8adb      	ldrh	r3, [r3, #22]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d00a      	beq.n	8009614 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80095fe:	7b7b      	ldrb	r3, [r7, #13]
 8009600:	2b80      	cmp	r3, #128	; 0x80
 8009602:	d103      	bne.n	800960c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2203      	movs	r2, #3
 8009608:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800960a:	e115      	b.n	8009838 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2205      	movs	r2, #5
 8009610:	761a      	strb	r2, [r3, #24]
      break;
 8009612:	e111      	b.n	8009838 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8009614:	7b7b      	ldrb	r3, [r7, #13]
 8009616:	2b80      	cmp	r3, #128	; 0x80
 8009618:	d103      	bne.n	8009622 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	2209      	movs	r2, #9
 800961e:	761a      	strb	r2, [r3, #24]
      break;
 8009620:	e10a      	b.n	8009838 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2207      	movs	r2, #7
 8009626:	761a      	strb	r2, [r3, #24]
      break;
 8009628:	e106      	b.n	8009838 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800962a:	7bbb      	ldrb	r3, [r7, #14]
 800962c:	2b04      	cmp	r3, #4
 800962e:	d003      	beq.n	8009638 <USBH_HandleControl+0xcc>
 8009630:	7bbb      	ldrb	r3, [r7, #14]
 8009632:	2b02      	cmp	r3, #2
 8009634:	f040 8100 	bne.w	8009838 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	220b      	movs	r2, #11
 800963c:	761a      	strb	r2, [r3, #24]
      break;
 800963e:	e0fb      	b.n	8009838 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009646:	b29a      	uxth	r2, r3
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	6899      	ldr	r1, [r3, #8]
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	899a      	ldrh	r2, [r3, #12]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	791b      	ldrb	r3, [r3, #4]
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f000 f93a 	bl	80098d2 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2204      	movs	r2, #4
 8009662:	761a      	strb	r2, [r3, #24]
      break;
 8009664:	e0f1      	b.n	800984a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	791b      	ldrb	r3, [r3, #4]
 800966a:	4619      	mov	r1, r3
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f003 fd2b 	bl	800d0c8 <USBH_LL_GetURBState>
 8009672:	4603      	mov	r3, r0
 8009674:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009676:	7bbb      	ldrb	r3, [r7, #14]
 8009678:	2b01      	cmp	r3, #1
 800967a:	d102      	bne.n	8009682 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2209      	movs	r2, #9
 8009680:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8009682:	7bbb      	ldrb	r3, [r7, #14]
 8009684:	2b05      	cmp	r3, #5
 8009686:	d102      	bne.n	800968e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8009688:	2303      	movs	r3, #3
 800968a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800968c:	e0d6      	b.n	800983c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800968e:	7bbb      	ldrb	r3, [r7, #14]
 8009690:	2b04      	cmp	r3, #4
 8009692:	f040 80d3 	bne.w	800983c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	220b      	movs	r2, #11
 800969a:	761a      	strb	r2, [r3, #24]
      break;
 800969c:	e0ce      	b.n	800983c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6899      	ldr	r1, [r3, #8]
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	899a      	ldrh	r2, [r3, #12]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	795b      	ldrb	r3, [r3, #5]
 80096aa:	2001      	movs	r0, #1
 80096ac:	9000      	str	r0, [sp, #0]
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f000 f8ea 	bl	8009888 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80096ba:	b29a      	uxth	r2, r3
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2206      	movs	r2, #6
 80096c4:	761a      	strb	r2, [r3, #24]
      break;
 80096c6:	e0c0      	b.n	800984a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	795b      	ldrb	r3, [r3, #5]
 80096cc:	4619      	mov	r1, r3
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f003 fcfa 	bl	800d0c8 <USBH_LL_GetURBState>
 80096d4:	4603      	mov	r3, r0
 80096d6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80096d8:	7bbb      	ldrb	r3, [r7, #14]
 80096da:	2b01      	cmp	r3, #1
 80096dc:	d103      	bne.n	80096e6 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2207      	movs	r2, #7
 80096e2:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80096e4:	e0ac      	b.n	8009840 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 80096e6:	7bbb      	ldrb	r3, [r7, #14]
 80096e8:	2b05      	cmp	r3, #5
 80096ea:	d105      	bne.n	80096f8 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	220c      	movs	r2, #12
 80096f0:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80096f2:	2303      	movs	r3, #3
 80096f4:	73fb      	strb	r3, [r7, #15]
      break;
 80096f6:	e0a3      	b.n	8009840 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 80096f8:	7bbb      	ldrb	r3, [r7, #14]
 80096fa:	2b02      	cmp	r3, #2
 80096fc:	d103      	bne.n	8009706 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2205      	movs	r2, #5
 8009702:	761a      	strb	r2, [r3, #24]
      break;
 8009704:	e09c      	b.n	8009840 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8009706:	7bbb      	ldrb	r3, [r7, #14]
 8009708:	2b04      	cmp	r3, #4
 800970a:	f040 8099 	bne.w	8009840 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	220b      	movs	r2, #11
 8009712:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009714:	2302      	movs	r3, #2
 8009716:	73fb      	strb	r3, [r7, #15]
      break;
 8009718:	e092      	b.n	8009840 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	791b      	ldrb	r3, [r3, #4]
 800971e:	2200      	movs	r2, #0
 8009720:	2100      	movs	r1, #0
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f000 f8d5 	bl	80098d2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800972e:	b29a      	uxth	r2, r3
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2208      	movs	r2, #8
 8009738:	761a      	strb	r2, [r3, #24]

      break;
 800973a:	e086      	b.n	800984a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	791b      	ldrb	r3, [r3, #4]
 8009740:	4619      	mov	r1, r3
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	f003 fcc0 	bl	800d0c8 <USBH_LL_GetURBState>
 8009748:	4603      	mov	r3, r0
 800974a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800974c:	7bbb      	ldrb	r3, [r7, #14]
 800974e:	2b01      	cmp	r3, #1
 8009750:	d105      	bne.n	800975e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	220d      	movs	r2, #13
 8009756:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009758:	2300      	movs	r3, #0
 800975a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800975c:	e072      	b.n	8009844 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800975e:	7bbb      	ldrb	r3, [r7, #14]
 8009760:	2b04      	cmp	r3, #4
 8009762:	d103      	bne.n	800976c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	220b      	movs	r2, #11
 8009768:	761a      	strb	r2, [r3, #24]
      break;
 800976a:	e06b      	b.n	8009844 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800976c:	7bbb      	ldrb	r3, [r7, #14]
 800976e:	2b05      	cmp	r3, #5
 8009770:	d168      	bne.n	8009844 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8009772:	2303      	movs	r3, #3
 8009774:	73fb      	strb	r3, [r7, #15]
      break;
 8009776:	e065      	b.n	8009844 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	795b      	ldrb	r3, [r3, #5]
 800977c:	2201      	movs	r2, #1
 800977e:	9200      	str	r2, [sp, #0]
 8009780:	2200      	movs	r2, #0
 8009782:	2100      	movs	r1, #0
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f000 f87f 	bl	8009888 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009790:	b29a      	uxth	r2, r3
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	220a      	movs	r2, #10
 800979a:	761a      	strb	r2, [r3, #24]
      break;
 800979c:	e055      	b.n	800984a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	795b      	ldrb	r3, [r3, #5]
 80097a2:	4619      	mov	r1, r3
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f003 fc8f 	bl	800d0c8 <USBH_LL_GetURBState>
 80097aa:	4603      	mov	r3, r0
 80097ac:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80097ae:	7bbb      	ldrb	r3, [r7, #14]
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	d105      	bne.n	80097c0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 80097b4:	2300      	movs	r3, #0
 80097b6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	220d      	movs	r2, #13
 80097bc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80097be:	e043      	b.n	8009848 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 80097c0:	7bbb      	ldrb	r3, [r7, #14]
 80097c2:	2b02      	cmp	r3, #2
 80097c4:	d103      	bne.n	80097ce <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2209      	movs	r2, #9
 80097ca:	761a      	strb	r2, [r3, #24]
      break;
 80097cc:	e03c      	b.n	8009848 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 80097ce:	7bbb      	ldrb	r3, [r7, #14]
 80097d0:	2b04      	cmp	r3, #4
 80097d2:	d139      	bne.n	8009848 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	220b      	movs	r2, #11
 80097d8:	761a      	strb	r2, [r3, #24]
      break;
 80097da:	e035      	b.n	8009848 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	7e5b      	ldrb	r3, [r3, #25]
 80097e0:	3301      	adds	r3, #1
 80097e2:	b2da      	uxtb	r2, r3
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	765a      	strb	r2, [r3, #25]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	7e5b      	ldrb	r3, [r3, #25]
 80097ec:	2b02      	cmp	r3, #2
 80097ee:	d806      	bhi.n	80097fe <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2201      	movs	r2, #1
 80097f4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2201      	movs	r2, #1
 80097fa:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80097fc:	e025      	b.n	800984a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009804:	2106      	movs	r1, #6
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2200      	movs	r2, #0
 800980e:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	795b      	ldrb	r3, [r3, #5]
 8009814:	4619      	mov	r1, r3
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f000 f90c 	bl	8009a34 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	791b      	ldrb	r3, [r3, #4]
 8009820:	4619      	mov	r1, r3
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 f906 	bl	8009a34 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2200      	movs	r2, #0
 800982c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800982e:	2302      	movs	r3, #2
 8009830:	73fb      	strb	r3, [r7, #15]
      break;
 8009832:	e00a      	b.n	800984a <USBH_HandleControl+0x2de>

    default:
      break;
 8009834:	bf00      	nop
 8009836:	e008      	b.n	800984a <USBH_HandleControl+0x2de>
      break;
 8009838:	bf00      	nop
 800983a:	e006      	b.n	800984a <USBH_HandleControl+0x2de>
      break;
 800983c:	bf00      	nop
 800983e:	e004      	b.n	800984a <USBH_HandleControl+0x2de>
      break;
 8009840:	bf00      	nop
 8009842:	e002      	b.n	800984a <USBH_HandleControl+0x2de>
      break;
 8009844:	bf00      	nop
 8009846:	e000      	b.n	800984a <USBH_HandleControl+0x2de>
      break;
 8009848:	bf00      	nop
  }

  return status;
 800984a:	7bfb      	ldrb	r3, [r7, #15]
}
 800984c:	4618      	mov	r0, r3
 800984e:	3710      	adds	r7, #16
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}

08009854 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b088      	sub	sp, #32
 8009858:	af04      	add	r7, sp, #16
 800985a:	60f8      	str	r0, [r7, #12]
 800985c:	60b9      	str	r1, [r7, #8]
 800985e:	4613      	mov	r3, r2
 8009860:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8009862:	79f9      	ldrb	r1, [r7, #7]
 8009864:	2300      	movs	r3, #0
 8009866:	9303      	str	r3, [sp, #12]
 8009868:	2308      	movs	r3, #8
 800986a:	9302      	str	r3, [sp, #8]
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	9301      	str	r3, [sp, #4]
 8009870:	2300      	movs	r3, #0
 8009872:	9300      	str	r3, [sp, #0]
 8009874:	2300      	movs	r3, #0
 8009876:	2200      	movs	r2, #0
 8009878:	68f8      	ldr	r0, [r7, #12]
 800987a:	f003 fbf4 	bl	800d066 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800987e:	2300      	movs	r3, #0
}
 8009880:	4618      	mov	r0, r3
 8009882:	3710      	adds	r7, #16
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}

08009888 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b088      	sub	sp, #32
 800988c:	af04      	add	r7, sp, #16
 800988e:	60f8      	str	r0, [r7, #12]
 8009890:	60b9      	str	r1, [r7, #8]
 8009892:	4611      	mov	r1, r2
 8009894:	461a      	mov	r2, r3
 8009896:	460b      	mov	r3, r1
 8009898:	80fb      	strh	r3, [r7, #6]
 800989a:	4613      	mov	r3, r2
 800989c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d001      	beq.n	80098ac <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80098a8:	2300      	movs	r3, #0
 80098aa:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80098ac:	7979      	ldrb	r1, [r7, #5]
 80098ae:	7e3b      	ldrb	r3, [r7, #24]
 80098b0:	9303      	str	r3, [sp, #12]
 80098b2:	88fb      	ldrh	r3, [r7, #6]
 80098b4:	9302      	str	r3, [sp, #8]
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	9301      	str	r3, [sp, #4]
 80098ba:	2301      	movs	r3, #1
 80098bc:	9300      	str	r3, [sp, #0]
 80098be:	2300      	movs	r3, #0
 80098c0:	2200      	movs	r2, #0
 80098c2:	68f8      	ldr	r0, [r7, #12]
 80098c4:	f003 fbcf 	bl	800d066 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80098c8:	2300      	movs	r3, #0
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	3710      	adds	r7, #16
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd80      	pop	{r7, pc}

080098d2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80098d2:	b580      	push	{r7, lr}
 80098d4:	b088      	sub	sp, #32
 80098d6:	af04      	add	r7, sp, #16
 80098d8:	60f8      	str	r0, [r7, #12]
 80098da:	60b9      	str	r1, [r7, #8]
 80098dc:	4611      	mov	r1, r2
 80098de:	461a      	mov	r2, r3
 80098e0:	460b      	mov	r3, r1
 80098e2:	80fb      	strh	r3, [r7, #6]
 80098e4:	4613      	mov	r3, r2
 80098e6:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80098e8:	7979      	ldrb	r1, [r7, #5]
 80098ea:	2300      	movs	r3, #0
 80098ec:	9303      	str	r3, [sp, #12]
 80098ee:	88fb      	ldrh	r3, [r7, #6]
 80098f0:	9302      	str	r3, [sp, #8]
 80098f2:	68bb      	ldr	r3, [r7, #8]
 80098f4:	9301      	str	r3, [sp, #4]
 80098f6:	2301      	movs	r3, #1
 80098f8:	9300      	str	r3, [sp, #0]
 80098fa:	2300      	movs	r3, #0
 80098fc:	2201      	movs	r2, #1
 80098fe:	68f8      	ldr	r0, [r7, #12]
 8009900:	f003 fbb1 	bl	800d066 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8009904:	2300      	movs	r3, #0

}
 8009906:	4618      	mov	r0, r3
 8009908:	3710      	adds	r7, #16
 800990a:	46bd      	mov	sp, r7
 800990c:	bd80      	pop	{r7, pc}

0800990e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800990e:	b580      	push	{r7, lr}
 8009910:	b088      	sub	sp, #32
 8009912:	af04      	add	r7, sp, #16
 8009914:	60f8      	str	r0, [r7, #12]
 8009916:	60b9      	str	r1, [r7, #8]
 8009918:	4611      	mov	r1, r2
 800991a:	461a      	mov	r2, r3
 800991c:	460b      	mov	r3, r1
 800991e:	80fb      	strh	r3, [r7, #6]
 8009920:	4613      	mov	r3, r2
 8009922:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800992a:	2b00      	cmp	r3, #0
 800992c:	d001      	beq.n	8009932 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800992e:	2300      	movs	r3, #0
 8009930:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8009932:	7979      	ldrb	r1, [r7, #5]
 8009934:	7e3b      	ldrb	r3, [r7, #24]
 8009936:	9303      	str	r3, [sp, #12]
 8009938:	88fb      	ldrh	r3, [r7, #6]
 800993a:	9302      	str	r3, [sp, #8]
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	9301      	str	r3, [sp, #4]
 8009940:	2301      	movs	r3, #1
 8009942:	9300      	str	r3, [sp, #0]
 8009944:	2302      	movs	r3, #2
 8009946:	2200      	movs	r2, #0
 8009948:	68f8      	ldr	r0, [r7, #12]
 800994a:	f003 fb8c 	bl	800d066 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800994e:	2300      	movs	r3, #0
}
 8009950:	4618      	mov	r0, r3
 8009952:	3710      	adds	r7, #16
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}

08009958 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b088      	sub	sp, #32
 800995c:	af04      	add	r7, sp, #16
 800995e:	60f8      	str	r0, [r7, #12]
 8009960:	60b9      	str	r1, [r7, #8]
 8009962:	4611      	mov	r1, r2
 8009964:	461a      	mov	r2, r3
 8009966:	460b      	mov	r3, r1
 8009968:	80fb      	strh	r3, [r7, #6]
 800996a:	4613      	mov	r3, r2
 800996c:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800996e:	7979      	ldrb	r1, [r7, #5]
 8009970:	2300      	movs	r3, #0
 8009972:	9303      	str	r3, [sp, #12]
 8009974:	88fb      	ldrh	r3, [r7, #6]
 8009976:	9302      	str	r3, [sp, #8]
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	9301      	str	r3, [sp, #4]
 800997c:	2301      	movs	r3, #1
 800997e:	9300      	str	r3, [sp, #0]
 8009980:	2302      	movs	r3, #2
 8009982:	2201      	movs	r2, #1
 8009984:	68f8      	ldr	r0, [r7, #12]
 8009986:	f003 fb6e 	bl	800d066 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800998a:	2300      	movs	r3, #0
}
 800998c:	4618      	mov	r0, r3
 800998e:	3710      	adds	r7, #16
 8009990:	46bd      	mov	sp, r7
 8009992:	bd80      	pop	{r7, pc}

08009994 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b086      	sub	sp, #24
 8009998:	af04      	add	r7, sp, #16
 800999a:	6078      	str	r0, [r7, #4]
 800999c:	4608      	mov	r0, r1
 800999e:	4611      	mov	r1, r2
 80099a0:	461a      	mov	r2, r3
 80099a2:	4603      	mov	r3, r0
 80099a4:	70fb      	strb	r3, [r7, #3]
 80099a6:	460b      	mov	r3, r1
 80099a8:	70bb      	strb	r3, [r7, #2]
 80099aa:	4613      	mov	r3, r2
 80099ac:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80099ae:	7878      	ldrb	r0, [r7, #1]
 80099b0:	78ba      	ldrb	r2, [r7, #2]
 80099b2:	78f9      	ldrb	r1, [r7, #3]
 80099b4:	8b3b      	ldrh	r3, [r7, #24]
 80099b6:	9302      	str	r3, [sp, #8]
 80099b8:	7d3b      	ldrb	r3, [r7, #20]
 80099ba:	9301      	str	r3, [sp, #4]
 80099bc:	7c3b      	ldrb	r3, [r7, #16]
 80099be:	9300      	str	r3, [sp, #0]
 80099c0:	4603      	mov	r3, r0
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f003 fb01 	bl	800cfca <USBH_LL_OpenPipe>

  return USBH_OK;
 80099c8:	2300      	movs	r3, #0
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3708      	adds	r7, #8
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}

080099d2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80099d2:	b580      	push	{r7, lr}
 80099d4:	b082      	sub	sp, #8
 80099d6:	af00      	add	r7, sp, #0
 80099d8:	6078      	str	r0, [r7, #4]
 80099da:	460b      	mov	r3, r1
 80099dc:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 80099de:	78fb      	ldrb	r3, [r7, #3]
 80099e0:	4619      	mov	r1, r3
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f003 fb20 	bl	800d028 <USBH_LL_ClosePipe>

  return USBH_OK;
 80099e8:	2300      	movs	r3, #0
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3708      	adds	r7, #8
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}

080099f2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80099f2:	b580      	push	{r7, lr}
 80099f4:	b084      	sub	sp, #16
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	6078      	str	r0, [r7, #4]
 80099fa:	460b      	mov	r3, r1
 80099fc:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f000 f836 	bl	8009a70 <USBH_GetFreePipe>
 8009a04:	4603      	mov	r3, r0
 8009a06:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009a08:	89fb      	ldrh	r3, [r7, #14]
 8009a0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d00a      	beq.n	8009a28 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8009a12:	78fa      	ldrb	r2, [r7, #3]
 8009a14:	89fb      	ldrh	r3, [r7, #14]
 8009a16:	f003 030f 	and.w	r3, r3, #15
 8009a1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009a1e:	6879      	ldr	r1, [r7, #4]
 8009a20:	33e0      	adds	r3, #224	; 0xe0
 8009a22:	009b      	lsls	r3, r3, #2
 8009a24:	440b      	add	r3, r1
 8009a26:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009a28:	89fb      	ldrh	r3, [r7, #14]
 8009a2a:	b2db      	uxtb	r3, r3
}
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	3710      	adds	r7, #16
 8009a30:	46bd      	mov	sp, r7
 8009a32:	bd80      	pop	{r7, pc}

08009a34 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009a34:	b480      	push	{r7}
 8009a36:	b083      	sub	sp, #12
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
 8009a3c:	460b      	mov	r3, r1
 8009a3e:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 8009a40:	78fb      	ldrb	r3, [r7, #3]
 8009a42:	2b0a      	cmp	r3, #10
 8009a44:	d80d      	bhi.n	8009a62 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009a46:	78fb      	ldrb	r3, [r7, #3]
 8009a48:	687a      	ldr	r2, [r7, #4]
 8009a4a:	33e0      	adds	r3, #224	; 0xe0
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	4413      	add	r3, r2
 8009a50:	685a      	ldr	r2, [r3, #4]
 8009a52:	78fb      	ldrb	r3, [r7, #3]
 8009a54:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009a58:	6879      	ldr	r1, [r7, #4]
 8009a5a:	33e0      	adds	r3, #224	; 0xe0
 8009a5c:	009b      	lsls	r3, r3, #2
 8009a5e:	440b      	add	r3, r1
 8009a60:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009a62:	2300      	movs	r3, #0
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	370c      	adds	r7, #12
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6e:	4770      	bx	lr

08009a70 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009a70:	b480      	push	{r7}
 8009a72:	b085      	sub	sp, #20
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	73fb      	strb	r3, [r7, #15]
 8009a80:	e00f      	b.n	8009aa2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009a82:	7bfb      	ldrb	r3, [r7, #15]
 8009a84:	687a      	ldr	r2, [r7, #4]
 8009a86:	33e0      	adds	r3, #224	; 0xe0
 8009a88:	009b      	lsls	r3, r3, #2
 8009a8a:	4413      	add	r3, r2
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d102      	bne.n	8009a9c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009a96:	7bfb      	ldrb	r3, [r7, #15]
 8009a98:	b29b      	uxth	r3, r3
 8009a9a:	e007      	b.n	8009aac <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8009a9c:	7bfb      	ldrb	r3, [r7, #15]
 8009a9e:	3301      	adds	r3, #1
 8009aa0:	73fb      	strb	r3, [r7, #15]
 8009aa2:	7bfb      	ldrb	r3, [r7, #15]
 8009aa4:	2b0a      	cmp	r3, #10
 8009aa6:	d9ec      	bls.n	8009a82 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009aa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	3714      	adds	r7, #20
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab6:	4770      	bx	lr

08009ab8 <ESP8266_DefineValue>:
 * ·µ »Ø Öµ: ÎÞ
 * Ëµ    Ã÷£ºÊ¹ÓÃÔÚmy_uart.cµÄÓÃ»§º¯ÊýÇø
 */

void ESP8266_DefineValue(uint32_t rxLenth,char * RxDMABuffx)
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b082      	sub	sp, #8
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
 8009ac0:	6039      	str	r1, [r7, #0]
	UsartType.RX_Size = rxLenth;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	b29a      	uxth	r2, r3
 8009ac6:	4b0d      	ldr	r3, [pc, #52]	; (8009afc <ESP8266_DefineValue+0x44>)
 8009ac8:	805a      	strh	r2, [r3, #2]
	UsartType.RX_flag =1;
 8009aca:	4b0c      	ldr	r3, [pc, #48]	; (8009afc <ESP8266_DefineValue+0x44>)
 8009acc:	2201      	movs	r2, #1
 8009ace:	701a      	strb	r2, [r3, #0]
	memcpy(UsartType.RX_pData,RxDMABuffx,rxLenth);
 8009ad0:	687a      	ldr	r2, [r7, #4]
 8009ad2:	6839      	ldr	r1, [r7, #0]
 8009ad4:	480a      	ldr	r0, [pc, #40]	; (8009b00 <ESP8266_DefineValue+0x48>)
 8009ad6:	f003 fbe1 	bl	800d29c <memcpy>
	memset(RxDMABuffx,0,rxLenth);
 8009ada:	687a      	ldr	r2, [r7, #4]
 8009adc:	2100      	movs	r1, #0
 8009ade:	6838      	ldr	r0, [r7, #0]
 8009ae0:	f003 fbea 	bl	800d2b8 <memset>
	UsartType.RX_pData[UsartType.RX_Size]='\0';
 8009ae4:	4b05      	ldr	r3, [pc, #20]	; (8009afc <ESP8266_DefineValue+0x44>)
 8009ae6:	885b      	ldrh	r3, [r3, #2]
 8009ae8:	461a      	mov	r2, r3
 8009aea:	4b04      	ldr	r3, [pc, #16]	; (8009afc <ESP8266_DefineValue+0x44>)
 8009aec:	4413      	add	r3, r2
 8009aee:	2200      	movs	r2, #0
 8009af0:	711a      	strb	r2, [r3, #4]
}
 8009af2:	bf00      	nop
 8009af4:	3708      	adds	r7, #8
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}
 8009afa:	bf00      	nop
 8009afc:	20000c70 	.word	0x20000c70
 8009b00:	20000c74 	.word	0x20000c74

08009b04 <ESP_UartSendCmd>:
 * 										UartSendString(&huartx, UsartType.RX_pData);
 * ×¢	Òâ£ºÊ¹ÓÃºó½«UartSendCmd_Flag	ÖÃ1
 *
 */
void ESP_UartSendCmd(UART_HandleTypeDef *huart)
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b082      	sub	sp, #8
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
	if(UartSendCmd_Flag)
 8009b0c:	4b0b      	ldr	r3, [pc, #44]	; (8009b3c <ESP_UartSendCmd+0x38>)
 8009b0e:	781b      	ldrb	r3, [r3, #0]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d00b      	beq.n	8009b2c <ESP_UartSendCmd+0x28>
	{
		HAL_UART_Transmit(huart, UsartType.RX_pData, UsartType.RX_Size, 1000);
 8009b14:	4b0a      	ldr	r3, [pc, #40]	; (8009b40 <ESP_UartSendCmd+0x3c>)
 8009b16:	885a      	ldrh	r2, [r3, #2]
 8009b18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009b1c:	4909      	ldr	r1, [pc, #36]	; (8009b44 <ESP_UartSendCmd+0x40>)
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f7fc f943 	bl	8005daa <HAL_UART_Transmit>
		UartSendCmd_Flag=0;
 8009b24:	4b05      	ldr	r3, [pc, #20]	; (8009b3c <ESP_UartSendCmd+0x38>)
 8009b26:	2200      	movs	r2, #0
 8009b28:	701a      	strb	r2, [r3, #0]
//		HAL_UART_Transmit(huart, UsartType.RX_pData, UsartType.RX_Size, 1000);
//		HAL_UART_Transmit(huart, "\"//\r\n", 4, 1000);
//	}
	else
		UartSendCmd_Flag=0;
}
 8009b2a:	e002      	b.n	8009b32 <ESP_UartSendCmd+0x2e>
		UartSendCmd_Flag=0;
 8009b2c:	4b03      	ldr	r3, [pc, #12]	; (8009b3c <ESP_UartSendCmd+0x38>)
 8009b2e:	2200      	movs	r2, #0
 8009b30:	701a      	strb	r2, [r3, #0]
}
 8009b32:	bf00      	nop
 8009b34:	3708      	adds	r7, #8
 8009b36:	46bd      	mov	sp, r7
 8009b38:	bd80      	pop	{r7, pc}
 8009b3a:	bf00      	nop
 8009b3c:	200000b8 	.word	0x200000b8
 8009b40:	20000c70 	.word	0x20000c70
 8009b44:	20000c74 	.word	0x20000c74

08009b48 <ESP8266_Cmd>:
 * ·µ »Ø Öµ: 1£¬Ö¸Áî·¢ËÍ³É¹¦
 *           0£¬Ö¸Áî·¢ËÍÊ§°Ü
 * Ëµ    Ã÷£ºÎÞ
 */
bool ESP8266_Cmd ( char * cmd, char * reply1, char * reply2, uint32_t waittime )
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b084      	sub	sp, #16
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	60f8      	str	r0, [r7, #12]
 8009b50:	60b9      	str	r1, [r7, #8]
 8009b52:	607a      	str	r2, [r7, #4]
 8009b54:	603b      	str	r3, [r7, #0]
	UsartType.RX_flag = 0;
 8009b56:	4b2a      	ldr	r3, [pc, #168]	; (8009c00 <ESP8266_Cmd+0xb8>)
 8009b58:	2200      	movs	r2, #0
 8009b5a:	701a      	strb	r2, [r3, #0]
	UsartType.RX_Size = 0;               //´ÓÐÂ¿ªÊ¼½ÓÊÕÐÂµÄÊý¾Ý°ü
 8009b5c:	4b28      	ldr	r3, [pc, #160]	; (8009c00 <ESP8266_Cmd+0xb8>)
 8009b5e:	2200      	movs	r2, #0
 8009b60:	805a      	strh	r2, [r3, #2]
	UartSendString(&EspUart, cmd);
 8009b62:	68f9      	ldr	r1, [r7, #12]
 8009b64:	4827      	ldr	r0, [pc, #156]	; (8009c04 <ESP8266_Cmd+0xbc>)
 8009b66:	f002 ff67 	bl	800ca38 <UartSendString>
	UartSendString(&EspUart, "\r\n");
 8009b6a:	4927      	ldr	r1, [pc, #156]	; (8009c08 <ESP8266_Cmd+0xc0>)
 8009b6c:	4825      	ldr	r0, [pc, #148]	; (8009c04 <ESP8266_Cmd+0xbc>)
 8009b6e:	f002 ff63 	bl	800ca38 <UartSendString>
	if ( ( reply1 == 0 ) && ( reply2 == 0 ) )                      //²»ÐèÒª½ÓÊÕÊý¾Ý
 8009b72:	68bb      	ldr	r3, [r7, #8]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d104      	bne.n	8009b82 <ESP8266_Cmd+0x3a>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d101      	bne.n	8009b82 <ESP8266_Cmd+0x3a>
		return true;
 8009b7e:	2301      	movs	r3, #1
 8009b80:	e039      	b.n	8009bf6 <ESP8266_Cmd+0xae>

	HAL_Delay( waittime );
 8009b82:	6838      	ldr	r0, [r7, #0]
 8009b84:	f7f7 fc96 	bl	80014b4 <HAL_Delay>
	UartSendString(&PcUart,UsartType.RX_pData);	//´òÓ¡esp8266·µ»ØµÄÐÅÏ¢
 8009b88:	4920      	ldr	r1, [pc, #128]	; (8009c0c <ESP8266_Cmd+0xc4>)
 8009b8a:	4821      	ldr	r0, [pc, #132]	; (8009c10 <ESP8266_Cmd+0xc8>)
 8009b8c:	f002 ff54 	bl	800ca38 <UartSendString>

	if ( ( reply1 != 0 ) && ( reply2 != 0 ) )
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d017      	beq.n	8009bc6 <ESP8266_Cmd+0x7e>
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d014      	beq.n	8009bc6 <ESP8266_Cmd+0x7e>
		return ( ( bool ) strstr ( UsartType.RX_pData, reply1 ) || ( bool ) strstr ( UsartType.RX_pData, reply2 ) );
 8009b9c:	68b9      	ldr	r1, [r7, #8]
 8009b9e:	481b      	ldr	r0, [pc, #108]	; (8009c0c <ESP8266_Cmd+0xc4>)
 8009ba0:	f003 fc6c 	bl	800d47c <strstr>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d106      	bne.n	8009bb8 <ESP8266_Cmd+0x70>
 8009baa:	6879      	ldr	r1, [r7, #4]
 8009bac:	4817      	ldr	r0, [pc, #92]	; (8009c0c <ESP8266_Cmd+0xc4>)
 8009bae:	f003 fc65 	bl	800d47c <strstr>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d001      	beq.n	8009bbc <ESP8266_Cmd+0x74>
 8009bb8:	2301      	movs	r3, #1
 8009bba:	e000      	b.n	8009bbe <ESP8266_Cmd+0x76>
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	f003 0301 	and.w	r3, r3, #1
 8009bc2:	b2db      	uxtb	r3, r3
 8009bc4:	e017      	b.n	8009bf6 <ESP8266_Cmd+0xae>

	else if ( reply1 != 0 )
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d00a      	beq.n	8009be2 <ESP8266_Cmd+0x9a>
		return ( ( bool ) strstr ( UsartType.RX_pData, reply1 ) );
 8009bcc:	68b9      	ldr	r1, [r7, #8]
 8009bce:	480f      	ldr	r0, [pc, #60]	; (8009c0c <ESP8266_Cmd+0xc4>)
 8009bd0:	f003 fc54 	bl	800d47c <strstr>
 8009bd4:	4603      	mov	r3, r0
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	bf14      	ite	ne
 8009bda:	2301      	movne	r3, #1
 8009bdc:	2300      	moveq	r3, #0
 8009bde:	b2db      	uxtb	r3, r3
 8009be0:	e009      	b.n	8009bf6 <ESP8266_Cmd+0xae>
	else
		return ( ( bool ) strstr ( UsartType.RX_pData, reply2 ) );
 8009be2:	6879      	ldr	r1, [r7, #4]
 8009be4:	4809      	ldr	r0, [pc, #36]	; (8009c0c <ESP8266_Cmd+0xc4>)
 8009be6:	f003 fc49 	bl	800d47c <strstr>
 8009bea:	4603      	mov	r3, r0
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	bf14      	ite	ne
 8009bf0:	2301      	movne	r3, #1
 8009bf2:	2300      	moveq	r3, #0
 8009bf4:	b2db      	uxtb	r3, r3

}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3710      	adds	r7, #16
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}
 8009bfe:	bf00      	nop
 8009c00:	20000c70 	.word	0x20000c70
 8009c04:	20000c2c 	.word	0x20000c2c
 8009c08:	0800dbfc 	.word	0x0800dbfc
 8009c0c:	20000c74 	.word	0x20000c74
 8009c10:	20000b2c 	.word	0x20000b2c

08009c14 <ESP8266_Rst>:
 * ·µ »Ø Öµ: ÎÞ
 * Ëµ    Ã÷£ºÎÞ
 */

void ESP8266_Rst(void)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ESP_RST_GPIO_Port,ESP_RST_Pin,GPIO_PIN_RESET);
 8009c18:	2200      	movs	r2, #0
 8009c1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009c1e:	4809      	ldr	r0, [pc, #36]	; (8009c44 <ESP8266_Rst+0x30>)
 8009c20:	f7f8 fb34 	bl	800228c <HAL_GPIO_WritePin>
	HAL_Delay(250);
 8009c24:	20fa      	movs	r0, #250	; 0xfa
 8009c26:	f7f7 fc45 	bl	80014b4 <HAL_Delay>
	HAL_GPIO_WritePin(ESP_RST_GPIO_Port,ESP_RST_Pin,GPIO_PIN_SET);
 8009c2a:	2201      	movs	r2, #1
 8009c2c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009c30:	4804      	ldr	r0, [pc, #16]	; (8009c44 <ESP8266_Rst+0x30>)
 8009c32:	f7f8 fb2b 	bl	800228c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8009c36:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009c3a:	f7f7 fc3b 	bl	80014b4 <HAL_Delay>
}
 8009c3e:	bf00      	nop
 8009c40:	bd80      	pop	{r7, pc}
 8009c42:	bf00      	nop
 8009c44:	40020c00 	.word	0x40020c00

08009c48 <ESP8266_AT_Test>:
 * ·µ »Ø Öµ: 1£¬Ñ¡Ôñ³É¹¦
 *           0£¬Ñ¡ÔñÊ§°Ü
 * Ëµ    Ã÷£ºÎÞ
 */
bool ESP8266_AT_Test ( void )
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b082      	sub	sp, #8
 8009c4c:	af00      	add	r7, sp, #0
	char count=0;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	71fb      	strb	r3, [r7, #7]
	ESP8266_Rst();
 8009c52:	f7ff ffdf 	bl	8009c14 <ESP8266_Rst>
	HAL_Delay(1000);
 8009c56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009c5a:	f7f7 fc2b 	bl	80014b4 <HAL_Delay>
	while(count<10)
 8009c5e:	e012      	b.n	8009c86 <ESP8266_AT_Test+0x3e>
	{
		if(ESP8266_Cmd("AT","OK",NULL,1000))return 1;
 8009c60:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009c64:	2200      	movs	r2, #0
 8009c66:	490c      	ldr	r1, [pc, #48]	; (8009c98 <ESP8266_AT_Test+0x50>)
 8009c68:	480c      	ldr	r0, [pc, #48]	; (8009c9c <ESP8266_AT_Test+0x54>)
 8009c6a:	f7ff ff6d 	bl	8009b48 <ESP8266_Cmd>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d001      	beq.n	8009c78 <ESP8266_AT_Test+0x30>
 8009c74:	2301      	movs	r3, #1
 8009c76:	e00a      	b.n	8009c8e <ESP8266_AT_Test+0x46>
		HAL_Delay(1000);
 8009c78:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009c7c:	f7f7 fc1a 	bl	80014b4 <HAL_Delay>
		++count;
 8009c80:	79fb      	ldrb	r3, [r7, #7]
 8009c82:	3301      	adds	r3, #1
 8009c84:	71fb      	strb	r3, [r7, #7]
	while(count<10)
 8009c86:	79fb      	ldrb	r3, [r7, #7]
 8009c88:	2b09      	cmp	r3, #9
 8009c8a:	d9e9      	bls.n	8009c60 <ESP8266_AT_Test+0x18>
	}
	return 0;
 8009c8c:	2300      	movs	r3, #0
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3708      	adds	r7, #8
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}
 8009c96:	bf00      	nop
 8009c98:	0800dc00 	.word	0x0800dc00
 8009c9c:	0800dc04 	.word	0x0800dc04

08009ca0 <ESP8266_Net_Mode_Choose>:
 * ·µ »Ø Öµ: 1£¬Ñ¡Ôñ³É¹¦
 *           0£¬Ñ¡ÔñÊ§°Ü
 * Ëµ    Ã÷£ºÎÞ
 */
bool ESP8266_Net_Mode_Choose ( ENUM_Net_ModeTypeDef enumMode )
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b084      	sub	sp, #16
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	71fb      	strb	r3, [r7, #7]
	bool result=0;
 8009caa:	2300      	movs	r3, #0
 8009cac:	73fb      	strb	r3, [r7, #15]
	char count=0;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	73bb      	strb	r3, [r7, #14]
	while(count<10)
 8009cb2:	e032      	b.n	8009d1a <ESP8266_Net_Mode_Choose+0x7a>
	{
		switch ( enumMode )
 8009cb4:	79fb      	ldrb	r3, [r7, #7]
 8009cb6:	2b02      	cmp	r3, #2
 8009cb8:	d01a      	beq.n	8009cf0 <ESP8266_Net_Mode_Choose+0x50>
 8009cba:	2b02      	cmp	r3, #2
 8009cbc:	dc22      	bgt.n	8009d04 <ESP8266_Net_Mode_Choose+0x64>
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d002      	beq.n	8009cc8 <ESP8266_Net_Mode_Choose+0x28>
 8009cc2:	2b01      	cmp	r3, #1
 8009cc4:	d00a      	beq.n	8009cdc <ESP8266_Net_Mode_Choose+0x3c>
 8009cc6:	e01d      	b.n	8009d04 <ESP8266_Net_Mode_Choose+0x64>
		{
		case STA:
			result=ESP8266_Cmd ( "AT+CWMODE=1", "OK", "no change", 2500 );
 8009cc8:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8009ccc:	4a17      	ldr	r2, [pc, #92]	; (8009d2c <ESP8266_Net_Mode_Choose+0x8c>)
 8009cce:	4918      	ldr	r1, [pc, #96]	; (8009d30 <ESP8266_Net_Mode_Choose+0x90>)
 8009cd0:	4818      	ldr	r0, [pc, #96]	; (8009d34 <ESP8266_Net_Mode_Choose+0x94>)
 8009cd2:	f7ff ff39 	bl	8009b48 <ESP8266_Cmd>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	73fb      	strb	r3, [r7, #15]
			break;
 8009cda:	e016      	b.n	8009d0a <ESP8266_Net_Mode_Choose+0x6a>
		case AP:
			result=ESP8266_Cmd ( "AT+CWMODE=2", "OK", "no change", 2500 );
 8009cdc:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8009ce0:	4a12      	ldr	r2, [pc, #72]	; (8009d2c <ESP8266_Net_Mode_Choose+0x8c>)
 8009ce2:	4913      	ldr	r1, [pc, #76]	; (8009d30 <ESP8266_Net_Mode_Choose+0x90>)
 8009ce4:	4814      	ldr	r0, [pc, #80]	; (8009d38 <ESP8266_Net_Mode_Choose+0x98>)
 8009ce6:	f7ff ff2f 	bl	8009b48 <ESP8266_Cmd>
 8009cea:	4603      	mov	r3, r0
 8009cec:	73fb      	strb	r3, [r7, #15]
			break;
 8009cee:	e00c      	b.n	8009d0a <ESP8266_Net_Mode_Choose+0x6a>
		case STA_AP:
			result=ESP8266_Cmd ( "AT+CWMODE=3", "OK", "no change", 2500 );
 8009cf0:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8009cf4:	4a0d      	ldr	r2, [pc, #52]	; (8009d2c <ESP8266_Net_Mode_Choose+0x8c>)
 8009cf6:	490e      	ldr	r1, [pc, #56]	; (8009d30 <ESP8266_Net_Mode_Choose+0x90>)
 8009cf8:	4810      	ldr	r0, [pc, #64]	; (8009d3c <ESP8266_Net_Mode_Choose+0x9c>)
 8009cfa:	f7ff ff25 	bl	8009b48 <ESP8266_Cmd>
 8009cfe:	4603      	mov	r3, r0
 8009d00:	73fb      	strb	r3, [r7, #15]
			break;
 8009d02:	e002      	b.n	8009d0a <ESP8266_Net_Mode_Choose+0x6a>
		default:
			result=false;
 8009d04:	2300      	movs	r3, #0
 8009d06:	73fb      	strb	r3, [r7, #15]
			break;
 8009d08:	bf00      	nop
		}
		if(result) return result;
 8009d0a:	7bfb      	ldrb	r3, [r7, #15]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d001      	beq.n	8009d14 <ESP8266_Net_Mode_Choose+0x74>
 8009d10:	7bfb      	ldrb	r3, [r7, #15]
 8009d12:	e006      	b.n	8009d22 <ESP8266_Net_Mode_Choose+0x82>
		++count;
 8009d14:	7bbb      	ldrb	r3, [r7, #14]
 8009d16:	3301      	adds	r3, #1
 8009d18:	73bb      	strb	r3, [r7, #14]
	while(count<10)
 8009d1a:	7bbb      	ldrb	r3, [r7, #14]
 8009d1c:	2b09      	cmp	r3, #9
 8009d1e:	d9c9      	bls.n	8009cb4 <ESP8266_Net_Mode_Choose+0x14>
	}
	return 0;
 8009d20:	2300      	movs	r3, #0
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	3710      	adds	r7, #16
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}
 8009d2a:	bf00      	nop
 8009d2c:	0800dc08 	.word	0x0800dc08
 8009d30:	0800dc00 	.word	0x0800dc00
 8009d34:	0800dc14 	.word	0x0800dc14
 8009d38:	0800dc20 	.word	0x0800dc20
 8009d3c:	0800dc2c 	.word	0x0800dc2c

08009d40 <ESP8266_JoinAP>:
 * ·µ »Ø Öµ: 1£¬Á¬½Ó³É¹¦
 *           0£¬Á¬½ÓÊ§°Ü
 * Ëµ    Ã÷£ºÎÞ
 */
bool ESP8266_JoinAP ( char * pSSID, char * pPassWord )
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b0a2      	sub	sp, #136	; 0x88
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
 8009d48:	6039      	str	r1, [r7, #0]
	char cCmd [120];
	char count=0;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	sprintf ( cCmd, "AT+CWJAP=\"%s\",\"%s\"", pSSID, pPassWord );
 8009d50:	f107 000c 	add.w	r0, r7, #12
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	687a      	ldr	r2, [r7, #4]
 8009d58:	4911      	ldr	r1, [pc, #68]	; (8009da0 <ESP8266_JoinAP+0x60>)
 8009d5a:	f003 fb6f 	bl	800d43c <siprintf>
	while(count<5 )
 8009d5e:	e015      	b.n	8009d8c <ESP8266_JoinAP+0x4c>
	{
		if(ESP8266_Cmd(cCmd,"OK","WIFI GOT IP",2000))return 1;
 8009d60:	f107 000c 	add.w	r0, r7, #12
 8009d64:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8009d68:	4a0e      	ldr	r2, [pc, #56]	; (8009da4 <ESP8266_JoinAP+0x64>)
 8009d6a:	490f      	ldr	r1, [pc, #60]	; (8009da8 <ESP8266_JoinAP+0x68>)
 8009d6c:	f7ff feec 	bl	8009b48 <ESP8266_Cmd>
 8009d70:	4603      	mov	r3, r0
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d001      	beq.n	8009d7a <ESP8266_JoinAP+0x3a>
 8009d76:	2301      	movs	r3, #1
 8009d78:	e00d      	b.n	8009d96 <ESP8266_JoinAP+0x56>
		HAL_Delay(500);
 8009d7a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009d7e:	f7f7 fb99 	bl	80014b4 <HAL_Delay>
		++count;
 8009d82:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8009d86:	3301      	adds	r3, #1
 8009d88:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	while(count<5 )
 8009d8c:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8009d90:	2b04      	cmp	r3, #4
 8009d92:	d9e5      	bls.n	8009d60 <ESP8266_JoinAP+0x20>
	}
	return 0;
 8009d94:	2300      	movs	r3, #0
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3788      	adds	r7, #136	; 0x88
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}
 8009d9e:	bf00      	nop
 8009da0:	0800dc38 	.word	0x0800dc38
 8009da4:	0800dc4c 	.word	0x0800dc4c
 8009da8:	0800dc00 	.word	0x0800dc00

08009dac <ESP8266_Link_Server>:
 * ·µ »Ø Öµ: 1£¬Á¬½Ó³É¹¦
 *           0£¬Á¬½ÓÊ§°Ü
 * Ëµ    Ã÷£ºid<5Îª¶àÂ·Á¬½Ó£¬id=5Îªµ¥Â·Á¬½Ó
 */
bool ESP8266_Link_Server ( ENUM_NetPro_TypeDef enumE, char * ip, char * ComNum, ENUM_ID_NO_TypeDef id)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b0be      	sub	sp, #248	; 0xf8
 8009db0:	af02      	add	r7, sp, #8
 8009db2:	60b9      	str	r1, [r7, #8]
 8009db4:	607a      	str	r2, [r7, #4]
 8009db6:	461a      	mov	r2, r3
 8009db8:	4603      	mov	r3, r0
 8009dba:	73fb      	strb	r3, [r7, #15]
 8009dbc:	4613      	mov	r3, r2
 8009dbe:	73bb      	strb	r3, [r7, #14]
	char count=0;
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
	char cStr [100] = { 0 }, cCmd [120];
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009dcc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8009dd0:	2260      	movs	r2, #96	; 0x60
 8009dd2:	2100      	movs	r1, #0
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f003 fa6f 	bl	800d2b8 <memset>

	switch (  enumE )
 8009dda:	7bfb      	ldrb	r3, [r7, #15]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d002      	beq.n	8009de6 <ESP8266_Link_Server+0x3a>
 8009de0:	2b01      	cmp	r3, #1
 8009de2:	d00a      	beq.n	8009dfa <ESP8266_Link_Server+0x4e>
	case enumUDP:
		sprintf ( cStr, "\"%s\",\"%s\",%s", "UDP", ip, ComNum );
		break;

	default:
		break;
 8009de4:	e013      	b.n	8009e0e <ESP8266_Link_Server+0x62>
		sprintf ( cStr, "\"%s\",\"%s\",%s", "TCP", ip, ComNum );
 8009de6:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	9300      	str	r3, [sp, #0]
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	4a1f      	ldr	r2, [pc, #124]	; (8009e70 <ESP8266_Link_Server+0xc4>)
 8009df2:	4920      	ldr	r1, [pc, #128]	; (8009e74 <ESP8266_Link_Server+0xc8>)
 8009df4:	f003 fb22 	bl	800d43c <siprintf>
		break;
 8009df8:	e009      	b.n	8009e0e <ESP8266_Link_Server+0x62>
		sprintf ( cStr, "\"%s\",\"%s\",%s", "UDP", ip, ComNum );
 8009dfa:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	9300      	str	r3, [sp, #0]
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	4a1c      	ldr	r2, [pc, #112]	; (8009e78 <ESP8266_Link_Server+0xcc>)
 8009e06:	491b      	ldr	r1, [pc, #108]	; (8009e74 <ESP8266_Link_Server+0xc8>)
 8009e08:	f003 fb18 	bl	800d43c <siprintf>
		break;
 8009e0c:	bf00      	nop
	}

	if ( id < 5 )
 8009e0e:	7bbb      	ldrb	r3, [r7, #14]
 8009e10:	2b04      	cmp	r3, #4
 8009e12:	d808      	bhi.n	8009e26 <ESP8266_Link_Server+0x7a>
		sprintf ( cCmd, "AT+CIPSTART=%d,%s", id, cStr);
 8009e14:	7bba      	ldrb	r2, [r7, #14]
 8009e16:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8009e1a:	f107 0010 	add.w	r0, r7, #16
 8009e1e:	4917      	ldr	r1, [pc, #92]	; (8009e7c <ESP8266_Link_Server+0xd0>)
 8009e20:	f003 fb0c 	bl	800d43c <siprintf>
 8009e24:	e01a      	b.n	8009e5c <ESP8266_Link_Server+0xb0>
	else
		sprintf ( cCmd, "AT+CIPSTART=%s", cStr );
 8009e26:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8009e2a:	f107 0310 	add.w	r3, r7, #16
 8009e2e:	4914      	ldr	r1, [pc, #80]	; (8009e80 <ESP8266_Link_Server+0xd4>)
 8009e30:	4618      	mov	r0, r3
 8009e32:	f003 fb03 	bl	800d43c <siprintf>

	while(count<5)
 8009e36:	e011      	b.n	8009e5c <ESP8266_Link_Server+0xb0>
	{
		if(ESP8266_Cmd ( cCmd, "OK", NULL, 2000 ))return 1;
 8009e38:	f107 0010 	add.w	r0, r7, #16
 8009e3c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8009e40:	2200      	movs	r2, #0
 8009e42:	4910      	ldr	r1, [pc, #64]	; (8009e84 <ESP8266_Link_Server+0xd8>)
 8009e44:	f7ff fe80 	bl	8009b48 <ESP8266_Cmd>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d001      	beq.n	8009e52 <ESP8266_Link_Server+0xa6>
 8009e4e:	2301      	movs	r3, #1
 8009e50:	e009      	b.n	8009e66 <ESP8266_Link_Server+0xba>
		++count;
 8009e52:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 8009e56:	3301      	adds	r3, #1
 8009e58:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
	while(count<5)
 8009e5c:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 8009e60:	2b04      	cmp	r3, #4
 8009e62:	d9e9      	bls.n	8009e38 <ESP8266_Link_Server+0x8c>
	}
	return 0;
 8009e64:	2300      	movs	r3, #0
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	37f0      	adds	r7, #240	; 0xf0
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}
 8009e6e:	bf00      	nop
 8009e70:	0800dc80 	.word	0x0800dc80
 8009e74:	0800dc84 	.word	0x0800dc84
 8009e78:	0800dc94 	.word	0x0800dc94
 8009e7c:	0800dc98 	.word	0x0800dc98
 8009e80:	0800dcac 	.word	0x0800dcac
 8009e84:	0800dc00 	.word	0x0800dc00

08009e88 <ESP8266_UnvarnishSend>:
 * ·µ »Ø Öµ: 1£¬ÅäÖÃ³É¹¦
 *           0£¬ÅäÖÃÊ§°Ü
 * Ëµ    Ã÷£ºÎÞ
 */
bool ESP8266_UnvarnishSend ( void )
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	af00      	add	r7, sp, #0

	if ( ! ESP8266_Cmd ( "AT+CIPMODE=1", "OK", 0, 1000 ) )
 8009e8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009e90:	2200      	movs	r2, #0
 8009e92:	490c      	ldr	r1, [pc, #48]	; (8009ec4 <ESP8266_UnvarnishSend+0x3c>)
 8009e94:	480c      	ldr	r0, [pc, #48]	; (8009ec8 <ESP8266_UnvarnishSend+0x40>)
 8009e96:	f7ff fe57 	bl	8009b48 <ESP8266_Cmd>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	f083 0301 	eor.w	r3, r3, #1
 8009ea0:	b2db      	uxtb	r3, r3
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d001      	beq.n	8009eaa <ESP8266_UnvarnishSend+0x22>
		return false;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	e00a      	b.n	8009ec0 <ESP8266_UnvarnishSend+0x38>

	ESP8266_Cmd ( "AT+CIPSEND", "OK", ">", 1000 );
 8009eaa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009eae:	4a07      	ldr	r2, [pc, #28]	; (8009ecc <ESP8266_UnvarnishSend+0x44>)
 8009eb0:	4904      	ldr	r1, [pc, #16]	; (8009ec4 <ESP8266_UnvarnishSend+0x3c>)
 8009eb2:	4807      	ldr	r0, [pc, #28]	; (8009ed0 <ESP8266_UnvarnishSend+0x48>)
 8009eb4:	f7ff fe48 	bl	8009b48 <ESP8266_Cmd>
	UnvarnishSend_Flag = 1;
 8009eb8:	4b06      	ldr	r3, [pc, #24]	; (8009ed4 <ESP8266_UnvarnishSend+0x4c>)
 8009eba:	2201      	movs	r2, #1
 8009ebc:	701a      	strb	r2, [r3, #0]
	return  1;
 8009ebe:	2301      	movs	r3, #1

}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	bd80      	pop	{r7, pc}
 8009ec4:	0800dc00 	.word	0x0800dc00
 8009ec8:	0800dd78 	.word	0x0800dd78
 8009ecc:	0800dd88 	.word	0x0800dd88
 8009ed0:	0800dd8c 	.word	0x0800dd8c
 8009ed4:	200000b9 	.word	0x200000b9

08009ed8 <ESP8266_Init>:
 * ·µ »Ø Öµ: 0 Ê§°Ü
 * 			1 ³É¹¦
 * Ëµ    Ã÷£ºÄ¬ÈÏÎªSTA/APÄ£Ê½µ¥Â·Á¬½Ó£» 	ÐèÒªÅäÖÃÁ¬½ÓÅäÖÃÁ¬½ÓAPµÄssidºÍpassword £» ÐèÒªÅäÖÃÁ¬½Ó·þÎñÆ÷µÄIPºÍ¶Ë¿ÚºÅ
 */
bool ESP8266_Init(void)
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	af00      	add	r7, sp, #0
	UartSendString(&PcUart, "×¼±¸²âÊÔESPÄ£¿é\r\n");
 8009edc:	4964      	ldr	r1, [pc, #400]	; (800a070 <ESP8266_Init+0x198>)
 8009ede:	4865      	ldr	r0, [pc, #404]	; (800a074 <ESP8266_Init+0x19c>)
 8009ee0:	f002 fdaa 	bl	800ca38 <UartSendString>
	if(!ESP8266_AT_Test())
 8009ee4:	f7ff feb0 	bl	8009c48 <ESP8266_AT_Test>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	f083 0301 	eor.w	r3, r3, #1
 8009eee:	b2db      	uxtb	r3, r3
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d005      	beq.n	8009f00 <ESP8266_Init+0x28>
	{
		UartSendString(&PcUart, "²âÊÔÊ§°Ü£¬µÈ´ýÖØÆô»òÊÖ¶¯ÊäÈëÖ¸Áî\r\n");
 8009ef4:	4960      	ldr	r1, [pc, #384]	; (800a078 <ESP8266_Init+0x1a0>)
 8009ef6:	485f      	ldr	r0, [pc, #380]	; (800a074 <ESP8266_Init+0x19c>)
 8009ef8:	f002 fd9e 	bl	800ca38 <UartSendString>
		return 0;
 8009efc:	2300      	movs	r3, #0
 8009efe:	e0b4      	b.n	800a06a <ESP8266_Init+0x192>
	}
	else
		UartSendString(&PcUart, "²âÊÔ³É¹¦\r\n");
 8009f00:	495e      	ldr	r1, [pc, #376]	; (800a07c <ESP8266_Init+0x1a4>)
 8009f02:	485c      	ldr	r0, [pc, #368]	; (800a074 <ESP8266_Init+0x19c>)
 8009f04:	f002 fd98 	bl	800ca38 <UartSendString>
	UartSendString(&PcUart, "×¼±¸ÉèÖÃSTAÄ£Ê½\r\n");
 8009f08:	495d      	ldr	r1, [pc, #372]	; (800a080 <ESP8266_Init+0x1a8>)
 8009f0a:	485a      	ldr	r0, [pc, #360]	; (800a074 <ESP8266_Init+0x19c>)
 8009f0c:	f002 fd94 	bl	800ca38 <UartSendString>
	if(!ESP8266_Net_Mode_Choose(STA)) //Ñ¡ÔñSTAÄ£Ê½
 8009f10:	2000      	movs	r0, #0
 8009f12:	f7ff fec5 	bl	8009ca0 <ESP8266_Net_Mode_Choose>
 8009f16:	4603      	mov	r3, r0
 8009f18:	f083 0301 	eor.w	r3, r3, #1
 8009f1c:	b2db      	uxtb	r3, r3
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d005      	beq.n	8009f2e <ESP8266_Init+0x56>
	{
		UartSendString(&PcUart, "ÉèÖÃSTAÄ£Ê½Ê§°Ü£¬µÈ´ýÖØÆô»òÊÖ¶¯ÊäÈëÖ¸Áî\r\n");
 8009f22:	4958      	ldr	r1, [pc, #352]	; (800a084 <ESP8266_Init+0x1ac>)
 8009f24:	4853      	ldr	r0, [pc, #332]	; (800a074 <ESP8266_Init+0x19c>)
 8009f26:	f002 fd87 	bl	800ca38 <UartSendString>
		return 0;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	e09d      	b.n	800a06a <ESP8266_Init+0x192>
	}
	else
		UartSendString(&PcUart, "ÉèÖÃSTAÄ£Ê½³É¹¦\r\n");
 8009f2e:	4956      	ldr	r1, [pc, #344]	; (800a088 <ESP8266_Init+0x1b0>)
 8009f30:	4850      	ldr	r0, [pc, #320]	; (800a074 <ESP8266_Init+0x19c>)
 8009f32:	f002 fd81 	bl	800ca38 <UartSendString>

	HAL_Delay(100);
 8009f36:	2064      	movs	r0, #100	; 0x64
 8009f38:	f7f7 fabc 	bl	80014b4 <HAL_Delay>
	UartSendString(&PcUart, "×¼±¸ÖØÆô£¬ÇëµÈ´ý\r\n");
 8009f3c:	4953      	ldr	r1, [pc, #332]	; (800a08c <ESP8266_Init+0x1b4>)
 8009f3e:	484d      	ldr	r0, [pc, #308]	; (800a074 <ESP8266_Init+0x19c>)
 8009f40:	f002 fd7a 	bl	800ca38 <UartSendString>
	ESP8266_Cmd("AT+RST", "OK", NULL, 1000);
 8009f44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009f48:	2200      	movs	r2, #0
 8009f4a:	4951      	ldr	r1, [pc, #324]	; (800a090 <ESP8266_Init+0x1b8>)
 8009f4c:	4851      	ldr	r0, [pc, #324]	; (800a094 <ESP8266_Init+0x1bc>)
 8009f4e:	f7ff fdfb 	bl	8009b48 <ESP8266_Cmd>
	HAL_Delay(1000);
 8009f52:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009f56:	f7f7 faad 	bl	80014b4 <HAL_Delay>

	UartSendString(&PcUart, "×¼±¸Á¬½ÓWIFI\r\n");
 8009f5a:	494f      	ldr	r1, [pc, #316]	; (800a098 <ESP8266_Init+0x1c0>)
 8009f5c:	4845      	ldr	r0, [pc, #276]	; (800a074 <ESP8266_Init+0x19c>)
 8009f5e:	f002 fd6b 	bl	800ca38 <UartSendString>
	if(ESP8266_JoinAP(WifiName, WifiPassword)) //ÅäÖÃÁ¬½ÓAPµÄssidºÍpassword
 8009f62:	494e      	ldr	r1, [pc, #312]	; (800a09c <ESP8266_Init+0x1c4>)
 8009f64:	484e      	ldr	r0, [pc, #312]	; (800a0a0 <ESP8266_Init+0x1c8>)
 8009f66:	f7ff feeb 	bl	8009d40 <ESP8266_JoinAP>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d018      	beq.n	8009fa2 <ESP8266_Init+0xca>
		UartSendString(&PcUart, "wifi Á¬½Ó³É¹¦\r\n");
 8009f70:	494c      	ldr	r1, [pc, #304]	; (800a0a4 <ESP8266_Init+0x1cc>)
 8009f72:	4840      	ldr	r0, [pc, #256]	; (800a074 <ESP8266_Init+0x19c>)
 8009f74:	f002 fd60 	bl	800ca38 <UartSendString>
		UartSendString(&PcUart, "wifi Á¬½ÓÊ§°Ü£¬µÈ´ýÖØÆô»òÊÖ¶¯ÊäÈëÖ¸Áî\r\n");
		return 0;
	}


	UartSendString(&PcUart, "²éÑ¯±¾µØIPµØÖ·\r\n");
 8009f78:	494b      	ldr	r1, [pc, #300]	; (800a0a8 <ESP8266_Init+0x1d0>)
 8009f7a:	483e      	ldr	r0, [pc, #248]	; (800a074 <ESP8266_Init+0x19c>)
 8009f7c:	f002 fd5c 	bl	800ca38 <UartSendString>
	HAL_Delay(100);
 8009f80:	2064      	movs	r0, #100	; 0x64
 8009f82:	f7f7 fa97 	bl	80014b4 <HAL_Delay>
	if (!ESP8266_Cmd("AT+CIFSR", "OK", NULL, 1000))
 8009f86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	4940      	ldr	r1, [pc, #256]	; (800a090 <ESP8266_Init+0x1b8>)
 8009f8e:	4847      	ldr	r0, [pc, #284]	; (800a0ac <ESP8266_Init+0x1d4>)
 8009f90:	f7ff fdda 	bl	8009b48 <ESP8266_Cmd>
 8009f94:	4603      	mov	r3, r0
 8009f96:	f083 0301 	eor.w	r3, r3, #1
 8009f9a:	b2db      	uxtb	r3, r3
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d00a      	beq.n	8009fb6 <ESP8266_Init+0xde>
 8009fa0:	e005      	b.n	8009fae <ESP8266_Init+0xd6>
		UartSendString(&PcUart, "wifi Á¬½ÓÊ§°Ü£¬µÈ´ýÖØÆô»òÊÖ¶¯ÊäÈëÖ¸Áî\r\n");
 8009fa2:	4943      	ldr	r1, [pc, #268]	; (800a0b0 <ESP8266_Init+0x1d8>)
 8009fa4:	4833      	ldr	r0, [pc, #204]	; (800a074 <ESP8266_Init+0x19c>)
 8009fa6:	f002 fd47 	bl	800ca38 <UartSendString>
		return 0;
 8009faa:	2300      	movs	r3, #0
 8009fac:	e05d      	b.n	800a06a <ESP8266_Init+0x192>
		UartSendString(&PcUart, "²éÑ¯Ê§°Ü\r\n");
 8009fae:	4941      	ldr	r1, [pc, #260]	; (800a0b4 <ESP8266_Init+0x1dc>)
 8009fb0:	4830      	ldr	r0, [pc, #192]	; (800a074 <ESP8266_Init+0x19c>)
 8009fb2:	f002 fd41 	bl	800ca38 <UartSendString>

	HAL_Delay(100);
 8009fb6:	2064      	movs	r0, #100	; 0x64
 8009fb8:	f7f7 fa7c 	bl	80014b4 <HAL_Delay>
	UartSendString(&PcUart, "×¼±¸ÉèÖÃµ¥Á¬½Ó\r\n");
 8009fbc:	493e      	ldr	r1, [pc, #248]	; (800a0b8 <ESP8266_Init+0x1e0>)
 8009fbe:	482d      	ldr	r0, [pc, #180]	; (800a074 <ESP8266_Init+0x19c>)
 8009fc0:	f002 fd3a 	bl	800ca38 <UartSendString>
	HAL_Delay(100);
 8009fc4:	2064      	movs	r0, #100	; 0x64
 8009fc6:	f7f7 fa75 	bl	80014b4 <HAL_Delay>
	if(!ESP8266_Cmd("AT+CIPMUX=0", "OK", NULL, 1000))
 8009fca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009fce:	2200      	movs	r2, #0
 8009fd0:	492f      	ldr	r1, [pc, #188]	; (800a090 <ESP8266_Init+0x1b8>)
 8009fd2:	483a      	ldr	r0, [pc, #232]	; (800a0bc <ESP8266_Init+0x1e4>)
 8009fd4:	f7ff fdb8 	bl	8009b48 <ESP8266_Cmd>
 8009fd8:	4603      	mov	r3, r0
 8009fda:	f083 0301 	eor.w	r3, r3, #1
 8009fde:	b2db      	uxtb	r3, r3
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d005      	beq.n	8009ff0 <ESP8266_Init+0x118>
	{
		UartSendString(&PcUart, "ÉèÖÃµ¥Á¬½ÓÊ§°Ü,µÈ´ýÖØÆô»òÊÖ¶¯ÊäÈëÖ¸Áî\r\n");
 8009fe4:	4936      	ldr	r1, [pc, #216]	; (800a0c0 <ESP8266_Init+0x1e8>)
 8009fe6:	4823      	ldr	r0, [pc, #140]	; (800a074 <ESP8266_Init+0x19c>)
 8009fe8:	f002 fd26 	bl	800ca38 <UartSendString>
		return 0;
 8009fec:	2300      	movs	r3, #0
 8009fee:	e03c      	b.n	800a06a <ESP8266_Init+0x192>
	}
	else
		UartSendString(&PcUart, "ÉèÖÃµ¥Á¬½Ó³É¹¦\r\n");
 8009ff0:	4934      	ldr	r1, [pc, #208]	; (800a0c4 <ESP8266_Init+0x1ec>)
 8009ff2:	4820      	ldr	r0, [pc, #128]	; (800a074 <ESP8266_Init+0x19c>)
 8009ff4:	f002 fd20 	bl	800ca38 <UartSendString>

	UartSendString(&PcUart, "×¼±¸Á¬½ÓTCP·þÎñÆ÷\r\n");
 8009ff8:	4933      	ldr	r1, [pc, #204]	; (800a0c8 <ESP8266_Init+0x1f0>)
 8009ffa:	481e      	ldr	r0, [pc, #120]	; (800a074 <ESP8266_Init+0x19c>)
 8009ffc:	f002 fd1c 	bl	800ca38 <UartSendString>
	HAL_Delay(100);
 800a000:	2064      	movs	r0, #100	; 0x64
 800a002:	f7f7 fa57 	bl	80014b4 <HAL_Delay>
	if(ESP8266_Link_Server(enumTCP, IOT_DOMAIN_NAME, IOT_PORTNUM, 5))	//Á¬½Ó°¢ÀïÔÆ·þÎñÆ÷
 800a006:	2305      	movs	r3, #5
 800a008:	4a30      	ldr	r2, [pc, #192]	; (800a0cc <ESP8266_Init+0x1f4>)
 800a00a:	4931      	ldr	r1, [pc, #196]	; (800a0d0 <ESP8266_Init+0x1f8>)
 800a00c:	2000      	movs	r0, #0
 800a00e:	f7ff fecd 	bl	8009dac <ESP8266_Link_Server>
 800a012:	4603      	mov	r3, r0
 800a014:	2b00      	cmp	r3, #0
 800a016:	d010      	beq.n	800a03a <ESP8266_Init+0x162>
//		if(ESP8266_Link_Server(enumTCP, LocalAddress, LocalPort, 5))	//Á¬½Ó±¾µØTCP·þÎñÆ÷
		UartSendString(&PcUart, "TCPÁ¬½Ó³É¹¦\r\n");
 800a018:	492e      	ldr	r1, [pc, #184]	; (800a0d4 <ESP8266_Init+0x1fc>)
 800a01a:	4816      	ldr	r0, [pc, #88]	; (800a074 <ESP8266_Init+0x19c>)
 800a01c:	f002 fd0c 	bl	800ca38 <UartSendString>
	{
		UartSendString(&PcUart, "TCPÁ¬½ÓÊ§°Ü£¬µÈ´ýÖØÆô»òÊÖ¶¯ÊäÈëÖ¸Áî\r\n");
		return 0;
	}

	UartSendString(&PcUart, "×¼±¸ÉèÖÃÍ¸´«Ä£Ê½\r\n");
 800a020:	492d      	ldr	r1, [pc, #180]	; (800a0d8 <ESP8266_Init+0x200>)
 800a022:	4814      	ldr	r0, [pc, #80]	; (800a074 <ESP8266_Init+0x19c>)
 800a024:	f002 fd08 	bl	800ca38 <UartSendString>
	HAL_Delay(100);
 800a028:	2064      	movs	r0, #100	; 0x64
 800a02a:	f7f7 fa43 	bl	80014b4 <HAL_Delay>
	if(ESP8266_UnvarnishSend ())
 800a02e:	f7ff ff2b 	bl	8009e88 <ESP8266_UnvarnishSend>
 800a032:	4603      	mov	r3, r0
 800a034:	2b00      	cmp	r3, #0
 800a036:	d013      	beq.n	800a060 <ESP8266_Init+0x188>
 800a038:	e005      	b.n	800a046 <ESP8266_Init+0x16e>
		UartSendString(&PcUart, "TCPÁ¬½ÓÊ§°Ü£¬µÈ´ýÖØÆô»òÊÖ¶¯ÊäÈëÖ¸Áî\r\n");
 800a03a:	4928      	ldr	r1, [pc, #160]	; (800a0dc <ESP8266_Init+0x204>)
 800a03c:	480d      	ldr	r0, [pc, #52]	; (800a074 <ESP8266_Init+0x19c>)
 800a03e:	f002 fcfb 	bl	800ca38 <UartSendString>
		return 0;
 800a042:	2300      	movs	r3, #0
 800a044:	e011      	b.n	800a06a <ESP8266_Init+0x192>
		UartSendString(&PcUart, "Í¸´«Ä£Ê½ÉèÖÃ³É¹¦\r\n");
 800a046:	4926      	ldr	r1, [pc, #152]	; (800a0e0 <ESP8266_Init+0x208>)
 800a048:	480a      	ldr	r0, [pc, #40]	; (800a074 <ESP8266_Init+0x19c>)
 800a04a:	f002 fcf5 	bl	800ca38 <UartSendString>
	{
		UartSendString(&PcUart, "Í¸´«Ä£Ê½ÉèÖÃÊ§°Ü£¬µÈ´ýÖØÆô»òÊÖ¶¯ÊäÈëÖ¸Áî\r\n");
		return 0;
	}

	HAL_Delay(100);
 800a04e:	2064      	movs	r0, #100	; 0x64
 800a050:	f7f7 fa30 	bl	80014b4 <HAL_Delay>
	UartSendString(&PcUart, "ESP8266 ³õÊ¼»¯Íê³É£¡\r\n");
 800a054:	4923      	ldr	r1, [pc, #140]	; (800a0e4 <ESP8266_Init+0x20c>)
 800a056:	4807      	ldr	r0, [pc, #28]	; (800a074 <ESP8266_Init+0x19c>)
 800a058:	f002 fcee 	bl	800ca38 <UartSendString>
	return 1;
 800a05c:	2301      	movs	r3, #1
 800a05e:	e004      	b.n	800a06a <ESP8266_Init+0x192>
		UartSendString(&PcUart, "Í¸´«Ä£Ê½ÉèÖÃÊ§°Ü£¬µÈ´ýÖØÆô»òÊÖ¶¯ÊäÈëÖ¸Áî\r\n");
 800a060:	4921      	ldr	r1, [pc, #132]	; (800a0e8 <ESP8266_Init+0x210>)
 800a062:	4804      	ldr	r0, [pc, #16]	; (800a074 <ESP8266_Init+0x19c>)
 800a064:	f002 fce8 	bl	800ca38 <UartSendString>
		return 0;
 800a068:	2300      	movs	r3, #0

}
 800a06a:	4618      	mov	r0, r3
 800a06c:	bd80      	pop	{r7, pc}
 800a06e:	bf00      	nop
 800a070:	0800ddd0 	.word	0x0800ddd0
 800a074:	20000b2c 	.word	0x20000b2c
 800a078:	0800dde4 	.word	0x0800dde4
 800a07c:	0800de08 	.word	0x0800de08
 800a080:	0800de14 	.word	0x0800de14
 800a084:	0800de28 	.word	0x0800de28
 800a088:	0800de54 	.word	0x0800de54
 800a08c:	0800de68 	.word	0x0800de68
 800a090:	0800dc00 	.word	0x0800dc00
 800a094:	0800de7c 	.word	0x0800de7c
 800a098:	0800de84 	.word	0x0800de84
 800a09c:	0800de94 	.word	0x0800de94
 800a0a0:	0800dea0 	.word	0x0800dea0
 800a0a4:	0800deac 	.word	0x0800deac
 800a0a8:	0800dee4 	.word	0x0800dee4
 800a0ac:	0800dd64 	.word	0x0800dd64
 800a0b0:	0800debc 	.word	0x0800debc
 800a0b4:	0800def8 	.word	0x0800def8
 800a0b8:	0800df04 	.word	0x0800df04
 800a0bc:	0800df18 	.word	0x0800df18
 800a0c0:	0800df24 	.word	0x0800df24
 800a0c4:	0800df4c 	.word	0x0800df4c
 800a0c8:	0800df60 	.word	0x0800df60
 800a0cc:	0800df74 	.word	0x0800df74
 800a0d0:	0800df7c 	.word	0x0800df7c
 800a0d4:	0800dfb0 	.word	0x0800dfb0
 800a0d8:	0800dfe8 	.word	0x0800dfe8
 800a0dc:	0800dfc0 	.word	0x0800dfc0
 800a0e0:	0800dffc 	.word	0x0800dffc
 800a0e4:	0800e03c 	.word	0x0800e03c
 800a0e8:	0800e010 	.word	0x0800e010

0800a0ec <utils_hmac_sha1>:
/*-------------------------------------------------*/
/*º¯ÊýÃû£ºhmacsha1±àÂë                             */
/*ÍøÉÏÑ°ÕÒµÄ¿ªÔ´³ÌÐò                               */
/*-------------------------------------------------*/
void utils_hmac_sha1(const char *msg, int msg_len, char *digest, const char *key, int key_len)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b0c2      	sub	sp, #264	; 0x108
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	60f8      	str	r0, [r7, #12]
 800a0f4:	f107 0008 	add.w	r0, r7, #8
 800a0f8:	6001      	str	r1, [r0, #0]
 800a0fa:	1d39      	adds	r1, r7, #4
 800a0fc:	600a      	str	r2, [r1, #0]
 800a0fe:	463a      	mov	r2, r7
 800a100:	6013      	str	r3, [r2, #0]
    unsigned char k_ipad[KEY_IOPAD_SIZE];    /* inner padding - key XORd with ipad  */
    unsigned char k_opad[KEY_IOPAD_SIZE];    /* outer padding - key XORd with opad */
    unsigned char out[SHA1_DIGEST_SIZE];
    int i;
	
	if((NULL == msg) || (NULL == digest) || (NULL == key)) {
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2b00      	cmp	r3, #0
 800a106:	f000 80d7 	beq.w	800a2b8 <utils_hmac_sha1+0x1cc>
 800a10a:	1d3b      	adds	r3, r7, #4
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	f000 80d2 	beq.w	800a2b8 <utils_hmac_sha1+0x1cc>
 800a114:	463b      	mov	r3, r7
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	f000 80cd 	beq.w	800a2b8 <utils_hmac_sha1+0x1cc>
        return;
    }

    if(key_len > KEY_IOPAD_SIZE) {
 800a11e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800a122:	2b40      	cmp	r3, #64	; 0x40
 800a124:	f300 80ca 	bgt.w	800a2bc <utils_hmac_sha1+0x1d0>
        return;
    }
	
    /* start out by storing key in pads */
    memset(k_ipad, 0, sizeof(k_ipad));
 800a128:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800a12c:	2240      	movs	r2, #64	; 0x40
 800a12e:	2100      	movs	r1, #0
 800a130:	4618      	mov	r0, r3
 800a132:	f003 f8c1 	bl	800d2b8 <memset>
    memset(k_opad, 0, sizeof(k_opad));
 800a136:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a13a:	2240      	movs	r2, #64	; 0x40
 800a13c:	2100      	movs	r1, #0
 800a13e:	4618      	mov	r0, r3
 800a140:	f003 f8ba 	bl	800d2b8 <memset>
    memcpy(k_ipad, key, key_len);
 800a144:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800a148:	463b      	mov	r3, r7
 800a14a:	f107 0068 	add.w	r0, r7, #104	; 0x68
 800a14e:	6819      	ldr	r1, [r3, #0]
 800a150:	f003 f8a4 	bl	800d29c <memcpy>
    memcpy(k_opad, key, key_len);
 800a154:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800a158:	463b      	mov	r3, r7
 800a15a:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800a15e:	6819      	ldr	r1, [r3, #0]
 800a160:	f003 f89c 	bl	800d29c <memcpy>

    /* XOR key with ipad and opad values */
    for (i = 0; i < KEY_IOPAD_SIZE; i++) {
 800a164:	2300      	movs	r3, #0
 800a166:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800a16a:	e024      	b.n	800a1b6 <utils_hmac_sha1+0xca>
        k_ipad[i] ^= 0x36;
 800a16c:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800a170:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a174:	4413      	add	r3, r2
 800a176:	781b      	ldrb	r3, [r3, #0]
 800a178:	f083 0336 	eor.w	r3, r3, #54	; 0x36
 800a17c:	b2d9      	uxtb	r1, r3
 800a17e:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800a182:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a186:	4413      	add	r3, r2
 800a188:	460a      	mov	r2, r1
 800a18a:	701a      	strb	r2, [r3, #0]
        k_opad[i] ^= 0x5c;
 800a18c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800a190:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a194:	4413      	add	r3, r2
 800a196:	781b      	ldrb	r3, [r3, #0]
 800a198:	f083 035c 	eor.w	r3, r3, #92	; 0x5c
 800a19c:	b2d9      	uxtb	r1, r3
 800a19e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800a1a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a1a6:	4413      	add	r3, r2
 800a1a8:	460a      	mov	r2, r1
 800a1aa:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < KEY_IOPAD_SIZE; i++) {
 800a1ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a1b0:	3301      	adds	r3, #1
 800a1b2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800a1b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a1ba:	2b3f      	cmp	r3, #63	; 0x3f
 800a1bc:	ddd6      	ble.n	800a16c <utils_hmac_sha1+0x80>
    }

    /* perform inner SHA */
    utils_sha1_init(&context);                                      /* init context for 1st pass */
 800a1be:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f000 f89a 	bl	800a2fc <utils_sha1_init>
    utils_sha1_starts(&context);                                    /* setup context for 1st pass */
 800a1c8:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	f000 f8a3 	bl	800a318 <utils_sha1_starts>
    utils_sha1_update(&context, k_ipad, KEY_IOPAD_SIZE);            /* start with inner pad */
 800a1d2:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800a1d6:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800a1da:	2240      	movs	r2, #64	; 0x40
 800a1dc:	4618      	mov	r0, r3
 800a1de:	f001 fc03 	bl	800b9e8 <utils_sha1_update>
    utils_sha1_update(&context, (unsigned char *) msg, msg_len);    /* then text of datagram */
 800a1e2:	f107 0308 	add.w	r3, r7, #8
 800a1e6:	681a      	ldr	r2, [r3, #0]
 800a1e8:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800a1ec:	68f9      	ldr	r1, [r7, #12]
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	f001 fbfa 	bl	800b9e8 <utils_sha1_update>
    utils_sha1_finish(&context, out);                               /* finish up 1st pass */
 800a1f4:	f107 0214 	add.w	r2, r7, #20
 800a1f8:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800a1fc:	4611      	mov	r1, r2
 800a1fe:	4618      	mov	r0, r3
 800a200:	f001 fc5a 	bl	800bab8 <utils_sha1_finish>

    /* perform outer SHA */
    utils_sha1_init(&context);                              /* init context for 2nd pass */
 800a204:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800a208:	4618      	mov	r0, r3
 800a20a:	f000 f877 	bl	800a2fc <utils_sha1_init>
    utils_sha1_starts(&context);                            /* setup context for 2nd pass */
 800a20e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800a212:	4618      	mov	r0, r3
 800a214:	f000 f880 	bl	800a318 <utils_sha1_starts>
    utils_sha1_update(&context, k_opad, KEY_IOPAD_SIZE);    /* start with outer pad */
 800a218:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800a21c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800a220:	2240      	movs	r2, #64	; 0x40
 800a222:	4618      	mov	r0, r3
 800a224:	f001 fbe0 	bl	800b9e8 <utils_sha1_update>
    utils_sha1_update(&context, out, SHA1_DIGEST_SIZE);     /* then results of 1st hash */
 800a228:	f107 0114 	add.w	r1, r7, #20
 800a22c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800a230:	2214      	movs	r2, #20
 800a232:	4618      	mov	r0, r3
 800a234:	f001 fbd8 	bl	800b9e8 <utils_sha1_update>
    utils_sha1_finish(&context, out);                       /* finish up 2nd pass */
 800a238:	f107 0214 	add.w	r2, r7, #20
 800a23c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800a240:	4611      	mov	r1, r2
 800a242:	4618      	mov	r0, r3
 800a244:	f001 fc38 	bl	800bab8 <utils_sha1_finish>

    for (i = 0; i < SHA1_DIGEST_SIZE; ++i) {
 800a248:	2300      	movs	r3, #0
 800a24a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800a24e:	e02e      	b.n	800a2ae <utils_hmac_sha1+0x1c2>
        digest[i * 2] = utils_hb2hex(out[i] >> 4);
 800a250:	f107 0214 	add.w	r2, r7, #20
 800a254:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a258:	4413      	add	r3, r2
 800a25a:	781b      	ldrb	r3, [r3, #0]
 800a25c:	091b      	lsrs	r3, r3, #4
 800a25e:	b2db      	uxtb	r3, r3
 800a260:	4618      	mov	r0, r3
 800a262:	f000 f830 	bl	800a2c6 <utils_hb2hex>
 800a266:	4603      	mov	r3, r0
 800a268:	4619      	mov	r1, r3
 800a26a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a26e:	005b      	lsls	r3, r3, #1
 800a270:	461a      	mov	r2, r3
 800a272:	1d3b      	adds	r3, r7, #4
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4413      	add	r3, r2
 800a278:	b2ca      	uxtb	r2, r1
 800a27a:	701a      	strb	r2, [r3, #0]
        digest[i * 2 + 1] = utils_hb2hex(out[i]);
 800a27c:	f107 0214 	add.w	r2, r7, #20
 800a280:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a284:	4413      	add	r3, r2
 800a286:	781b      	ldrb	r3, [r3, #0]
 800a288:	4618      	mov	r0, r3
 800a28a:	f000 f81c 	bl	800a2c6 <utils_hb2hex>
 800a28e:	4603      	mov	r3, r0
 800a290:	4619      	mov	r1, r3
 800a292:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a296:	005b      	lsls	r3, r3, #1
 800a298:	3301      	adds	r3, #1
 800a29a:	1d3a      	adds	r2, r7, #4
 800a29c:	6812      	ldr	r2, [r2, #0]
 800a29e:	4413      	add	r3, r2
 800a2a0:	b2ca      	uxtb	r2, r1
 800a2a2:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < SHA1_DIGEST_SIZE; ++i) {
 800a2a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a2a8:	3301      	adds	r3, #1
 800a2aa:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800a2ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a2b2:	2b13      	cmp	r3, #19
 800a2b4:	ddcc      	ble.n	800a250 <utils_hmac_sha1+0x164>
 800a2b6:	e002      	b.n	800a2be <utils_hmac_sha1+0x1d2>
        return;
 800a2b8:	bf00      	nop
 800a2ba:	e000      	b.n	800a2be <utils_hmac_sha1+0x1d2>
        return;
 800a2bc:	bf00      	nop
    }
}
 800a2be:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}

0800a2c6 <utils_hb2hex>:
    utils_md5_finish(&ctx, output);
    utils_md5_free(&ctx);
}

int8_t utils_hb2hex(uint8_t hb)
{
 800a2c6:	b480      	push	{r7}
 800a2c8:	b083      	sub	sp, #12
 800a2ca:	af00      	add	r7, sp, #0
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	71fb      	strb	r3, [r7, #7]
    hb = hb & 0xF;
 800a2d0:	79fb      	ldrb	r3, [r7, #7]
 800a2d2:	f003 030f 	and.w	r3, r3, #15
 800a2d6:	71fb      	strb	r3, [r7, #7]
    return (int8_t)(hb < 10 ? '0' + hb : hb - 10 + 'a');
 800a2d8:	79fb      	ldrb	r3, [r7, #7]
 800a2da:	2b09      	cmp	r3, #9
 800a2dc:	d804      	bhi.n	800a2e8 <utils_hb2hex+0x22>
 800a2de:	79fb      	ldrb	r3, [r7, #7]
 800a2e0:	3330      	adds	r3, #48	; 0x30
 800a2e2:	b2db      	uxtb	r3, r3
 800a2e4:	b25b      	sxtb	r3, r3
 800a2e6:	e003      	b.n	800a2f0 <utils_hb2hex+0x2a>
 800a2e8:	79fb      	ldrb	r3, [r7, #7]
 800a2ea:	3357      	adds	r3, #87	; 0x57
 800a2ec:	b2db      	uxtb	r3, r3
 800a2ee:	b25b      	sxtb	r3, r3
}
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	370c      	adds	r7, #12
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fa:	4770      	bx	lr

0800a2fc <utils_sha1_init>:
        (b)[(i) + 3] = (unsigned char) ( (n)       );       \
    }
#endif

void utils_sha1_init(iot_sha1_context *ctx)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b082      	sub	sp, #8
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
    memset(ctx, 0, sizeof(iot_sha1_context));
 800a304:	225c      	movs	r2, #92	; 0x5c
 800a306:	2100      	movs	r1, #0
 800a308:	6878      	ldr	r0, [r7, #4]
 800a30a:	f002 ffd5 	bl	800d2b8 <memset>
}
 800a30e:	bf00      	nop
 800a310:	3708      	adds	r7, #8
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}
	...

0800a318 <utils_sha1_starts>:

/*
 * SHA-1 context setup
 */
void utils_sha1_starts(iot_sha1_context *ctx)
{
 800a318:	b480      	push	{r7}
 800a31a:	b083      	sub	sp, #12
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
    ctx->total[0] = 0;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2200      	movs	r2, #0
 800a324:	601a      	str	r2, [r3, #0]
    ctx->total[1] = 0;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2200      	movs	r2, #0
 800a32a:	605a      	str	r2, [r3, #4]

    ctx->state[0] = 0x67452301;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	4a0a      	ldr	r2, [pc, #40]	; (800a358 <utils_sha1_starts+0x40>)
 800a330:	609a      	str	r2, [r3, #8]
    ctx->state[1] = 0xEFCDAB89;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	4a09      	ldr	r2, [pc, #36]	; (800a35c <utils_sha1_starts+0x44>)
 800a336:	60da      	str	r2, [r3, #12]
    ctx->state[2] = 0x98BADCFE;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	4a09      	ldr	r2, [pc, #36]	; (800a360 <utils_sha1_starts+0x48>)
 800a33c:	611a      	str	r2, [r3, #16]
    ctx->state[3] = 0x10325476;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	4a08      	ldr	r2, [pc, #32]	; (800a364 <utils_sha1_starts+0x4c>)
 800a342:	615a      	str	r2, [r3, #20]
    ctx->state[4] = 0xC3D2E1F0;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	4a08      	ldr	r2, [pc, #32]	; (800a368 <utils_sha1_starts+0x50>)
 800a348:	619a      	str	r2, [r3, #24]
}
 800a34a:	bf00      	nop
 800a34c:	370c      	adds	r7, #12
 800a34e:	46bd      	mov	sp, r7
 800a350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a354:	4770      	bx	lr
 800a356:	bf00      	nop
 800a358:	67452301 	.word	0x67452301
 800a35c:	efcdab89 	.word	0xefcdab89
 800a360:	98badcfe 	.word	0x98badcfe
 800a364:	10325476 	.word	0x10325476
 800a368:	c3d2e1f0 	.word	0xc3d2e1f0

0800a36c <utils_sha1_process>:

void utils_sha1_process(iot_sha1_context *ctx, const unsigned char data[64])
{
 800a36c:	b480      	push	{r7}
 800a36e:	b099      	sub	sp, #100	; 0x64
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
 800a374:	6039      	str	r1, [r7, #0]
    uint32_t temp, W[16], A, B, C, D, E;

    IOT_SHA1_GET_UINT32_BE(W[ 0], data,  0);
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	781b      	ldrb	r3, [r3, #0]
 800a37a:	061a      	lsls	r2, r3, #24
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	3301      	adds	r3, #1
 800a380:	781b      	ldrb	r3, [r3, #0]
 800a382:	041b      	lsls	r3, r3, #16
 800a384:	431a      	orrs	r2, r3
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	3302      	adds	r3, #2
 800a38a:	781b      	ldrb	r3, [r3, #0]
 800a38c:	021b      	lsls	r3, r3, #8
 800a38e:	4313      	orrs	r3, r2
 800a390:	683a      	ldr	r2, [r7, #0]
 800a392:	3203      	adds	r2, #3
 800a394:	7812      	ldrb	r2, [r2, #0]
 800a396:	4313      	orrs	r3, r2
 800a398:	60bb      	str	r3, [r7, #8]
    IOT_SHA1_GET_UINT32_BE(W[ 1], data,  4);
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	3304      	adds	r3, #4
 800a39e:	781b      	ldrb	r3, [r3, #0]
 800a3a0:	061a      	lsls	r2, r3, #24
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	3305      	adds	r3, #5
 800a3a6:	781b      	ldrb	r3, [r3, #0]
 800a3a8:	041b      	lsls	r3, r3, #16
 800a3aa:	431a      	orrs	r2, r3
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	3306      	adds	r3, #6
 800a3b0:	781b      	ldrb	r3, [r3, #0]
 800a3b2:	021b      	lsls	r3, r3, #8
 800a3b4:	4313      	orrs	r3, r2
 800a3b6:	683a      	ldr	r2, [r7, #0]
 800a3b8:	3207      	adds	r2, #7
 800a3ba:	7812      	ldrb	r2, [r2, #0]
 800a3bc:	4313      	orrs	r3, r2
 800a3be:	60fb      	str	r3, [r7, #12]
    IOT_SHA1_GET_UINT32_BE(W[ 2], data,  8);
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	3308      	adds	r3, #8
 800a3c4:	781b      	ldrb	r3, [r3, #0]
 800a3c6:	061a      	lsls	r2, r3, #24
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	3309      	adds	r3, #9
 800a3cc:	781b      	ldrb	r3, [r3, #0]
 800a3ce:	041b      	lsls	r3, r3, #16
 800a3d0:	431a      	orrs	r2, r3
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	330a      	adds	r3, #10
 800a3d6:	781b      	ldrb	r3, [r3, #0]
 800a3d8:	021b      	lsls	r3, r3, #8
 800a3da:	4313      	orrs	r3, r2
 800a3dc:	683a      	ldr	r2, [r7, #0]
 800a3de:	320b      	adds	r2, #11
 800a3e0:	7812      	ldrb	r2, [r2, #0]
 800a3e2:	4313      	orrs	r3, r2
 800a3e4:	613b      	str	r3, [r7, #16]
    IOT_SHA1_GET_UINT32_BE(W[ 3], data, 12);
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	330c      	adds	r3, #12
 800a3ea:	781b      	ldrb	r3, [r3, #0]
 800a3ec:	061a      	lsls	r2, r3, #24
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	330d      	adds	r3, #13
 800a3f2:	781b      	ldrb	r3, [r3, #0]
 800a3f4:	041b      	lsls	r3, r3, #16
 800a3f6:	431a      	orrs	r2, r3
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	330e      	adds	r3, #14
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	021b      	lsls	r3, r3, #8
 800a400:	4313      	orrs	r3, r2
 800a402:	683a      	ldr	r2, [r7, #0]
 800a404:	320f      	adds	r2, #15
 800a406:	7812      	ldrb	r2, [r2, #0]
 800a408:	4313      	orrs	r3, r2
 800a40a:	617b      	str	r3, [r7, #20]
    IOT_SHA1_GET_UINT32_BE(W[ 4], data, 16);
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	3310      	adds	r3, #16
 800a410:	781b      	ldrb	r3, [r3, #0]
 800a412:	061a      	lsls	r2, r3, #24
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	3311      	adds	r3, #17
 800a418:	781b      	ldrb	r3, [r3, #0]
 800a41a:	041b      	lsls	r3, r3, #16
 800a41c:	431a      	orrs	r2, r3
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	3312      	adds	r3, #18
 800a422:	781b      	ldrb	r3, [r3, #0]
 800a424:	021b      	lsls	r3, r3, #8
 800a426:	4313      	orrs	r3, r2
 800a428:	683a      	ldr	r2, [r7, #0]
 800a42a:	3213      	adds	r2, #19
 800a42c:	7812      	ldrb	r2, [r2, #0]
 800a42e:	4313      	orrs	r3, r2
 800a430:	61bb      	str	r3, [r7, #24]
    IOT_SHA1_GET_UINT32_BE(W[ 5], data, 20);
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	3314      	adds	r3, #20
 800a436:	781b      	ldrb	r3, [r3, #0]
 800a438:	061a      	lsls	r2, r3, #24
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	3315      	adds	r3, #21
 800a43e:	781b      	ldrb	r3, [r3, #0]
 800a440:	041b      	lsls	r3, r3, #16
 800a442:	431a      	orrs	r2, r3
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	3316      	adds	r3, #22
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	021b      	lsls	r3, r3, #8
 800a44c:	4313      	orrs	r3, r2
 800a44e:	683a      	ldr	r2, [r7, #0]
 800a450:	3217      	adds	r2, #23
 800a452:	7812      	ldrb	r2, [r2, #0]
 800a454:	4313      	orrs	r3, r2
 800a456:	61fb      	str	r3, [r7, #28]
    IOT_SHA1_GET_UINT32_BE(W[ 6], data, 24);
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	3318      	adds	r3, #24
 800a45c:	781b      	ldrb	r3, [r3, #0]
 800a45e:	061a      	lsls	r2, r3, #24
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	3319      	adds	r3, #25
 800a464:	781b      	ldrb	r3, [r3, #0]
 800a466:	041b      	lsls	r3, r3, #16
 800a468:	431a      	orrs	r2, r3
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	331a      	adds	r3, #26
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	021b      	lsls	r3, r3, #8
 800a472:	4313      	orrs	r3, r2
 800a474:	683a      	ldr	r2, [r7, #0]
 800a476:	321b      	adds	r2, #27
 800a478:	7812      	ldrb	r2, [r2, #0]
 800a47a:	4313      	orrs	r3, r2
 800a47c:	623b      	str	r3, [r7, #32]
    IOT_SHA1_GET_UINT32_BE(W[ 7], data, 28);
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	331c      	adds	r3, #28
 800a482:	781b      	ldrb	r3, [r3, #0]
 800a484:	061a      	lsls	r2, r3, #24
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	331d      	adds	r3, #29
 800a48a:	781b      	ldrb	r3, [r3, #0]
 800a48c:	041b      	lsls	r3, r3, #16
 800a48e:	431a      	orrs	r2, r3
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	331e      	adds	r3, #30
 800a494:	781b      	ldrb	r3, [r3, #0]
 800a496:	021b      	lsls	r3, r3, #8
 800a498:	4313      	orrs	r3, r2
 800a49a:	683a      	ldr	r2, [r7, #0]
 800a49c:	321f      	adds	r2, #31
 800a49e:	7812      	ldrb	r2, [r2, #0]
 800a4a0:	4313      	orrs	r3, r2
 800a4a2:	627b      	str	r3, [r7, #36]	; 0x24
    IOT_SHA1_GET_UINT32_BE(W[ 8], data, 32);
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	3320      	adds	r3, #32
 800a4a8:	781b      	ldrb	r3, [r3, #0]
 800a4aa:	061a      	lsls	r2, r3, #24
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	3321      	adds	r3, #33	; 0x21
 800a4b0:	781b      	ldrb	r3, [r3, #0]
 800a4b2:	041b      	lsls	r3, r3, #16
 800a4b4:	431a      	orrs	r2, r3
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	3322      	adds	r3, #34	; 0x22
 800a4ba:	781b      	ldrb	r3, [r3, #0]
 800a4bc:	021b      	lsls	r3, r3, #8
 800a4be:	4313      	orrs	r3, r2
 800a4c0:	683a      	ldr	r2, [r7, #0]
 800a4c2:	3223      	adds	r2, #35	; 0x23
 800a4c4:	7812      	ldrb	r2, [r2, #0]
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	62bb      	str	r3, [r7, #40]	; 0x28
    IOT_SHA1_GET_UINT32_BE(W[ 9], data, 36);
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	3324      	adds	r3, #36	; 0x24
 800a4ce:	781b      	ldrb	r3, [r3, #0]
 800a4d0:	061a      	lsls	r2, r3, #24
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	3325      	adds	r3, #37	; 0x25
 800a4d6:	781b      	ldrb	r3, [r3, #0]
 800a4d8:	041b      	lsls	r3, r3, #16
 800a4da:	431a      	orrs	r2, r3
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	3326      	adds	r3, #38	; 0x26
 800a4e0:	781b      	ldrb	r3, [r3, #0]
 800a4e2:	021b      	lsls	r3, r3, #8
 800a4e4:	4313      	orrs	r3, r2
 800a4e6:	683a      	ldr	r2, [r7, #0]
 800a4e8:	3227      	adds	r2, #39	; 0x27
 800a4ea:	7812      	ldrb	r2, [r2, #0]
 800a4ec:	4313      	orrs	r3, r2
 800a4ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    IOT_SHA1_GET_UINT32_BE(W[10], data, 40);
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	3328      	adds	r3, #40	; 0x28
 800a4f4:	781b      	ldrb	r3, [r3, #0]
 800a4f6:	061a      	lsls	r2, r3, #24
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	3329      	adds	r3, #41	; 0x29
 800a4fc:	781b      	ldrb	r3, [r3, #0]
 800a4fe:	041b      	lsls	r3, r3, #16
 800a500:	431a      	orrs	r2, r3
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	332a      	adds	r3, #42	; 0x2a
 800a506:	781b      	ldrb	r3, [r3, #0]
 800a508:	021b      	lsls	r3, r3, #8
 800a50a:	4313      	orrs	r3, r2
 800a50c:	683a      	ldr	r2, [r7, #0]
 800a50e:	322b      	adds	r2, #43	; 0x2b
 800a510:	7812      	ldrb	r2, [r2, #0]
 800a512:	4313      	orrs	r3, r2
 800a514:	633b      	str	r3, [r7, #48]	; 0x30
    IOT_SHA1_GET_UINT32_BE(W[11], data, 44);
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	332c      	adds	r3, #44	; 0x2c
 800a51a:	781b      	ldrb	r3, [r3, #0]
 800a51c:	061a      	lsls	r2, r3, #24
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	332d      	adds	r3, #45	; 0x2d
 800a522:	781b      	ldrb	r3, [r3, #0]
 800a524:	041b      	lsls	r3, r3, #16
 800a526:	431a      	orrs	r2, r3
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	332e      	adds	r3, #46	; 0x2e
 800a52c:	781b      	ldrb	r3, [r3, #0]
 800a52e:	021b      	lsls	r3, r3, #8
 800a530:	4313      	orrs	r3, r2
 800a532:	683a      	ldr	r2, [r7, #0]
 800a534:	322f      	adds	r2, #47	; 0x2f
 800a536:	7812      	ldrb	r2, [r2, #0]
 800a538:	4313      	orrs	r3, r2
 800a53a:	637b      	str	r3, [r7, #52]	; 0x34
    IOT_SHA1_GET_UINT32_BE(W[12], data, 48);
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	3330      	adds	r3, #48	; 0x30
 800a540:	781b      	ldrb	r3, [r3, #0]
 800a542:	061a      	lsls	r2, r3, #24
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	3331      	adds	r3, #49	; 0x31
 800a548:	781b      	ldrb	r3, [r3, #0]
 800a54a:	041b      	lsls	r3, r3, #16
 800a54c:	431a      	orrs	r2, r3
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	3332      	adds	r3, #50	; 0x32
 800a552:	781b      	ldrb	r3, [r3, #0]
 800a554:	021b      	lsls	r3, r3, #8
 800a556:	4313      	orrs	r3, r2
 800a558:	683a      	ldr	r2, [r7, #0]
 800a55a:	3233      	adds	r2, #51	; 0x33
 800a55c:	7812      	ldrb	r2, [r2, #0]
 800a55e:	4313      	orrs	r3, r2
 800a560:	63bb      	str	r3, [r7, #56]	; 0x38
    IOT_SHA1_GET_UINT32_BE(W[13], data, 52);
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	3334      	adds	r3, #52	; 0x34
 800a566:	781b      	ldrb	r3, [r3, #0]
 800a568:	061a      	lsls	r2, r3, #24
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	3335      	adds	r3, #53	; 0x35
 800a56e:	781b      	ldrb	r3, [r3, #0]
 800a570:	041b      	lsls	r3, r3, #16
 800a572:	431a      	orrs	r2, r3
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	3336      	adds	r3, #54	; 0x36
 800a578:	781b      	ldrb	r3, [r3, #0]
 800a57a:	021b      	lsls	r3, r3, #8
 800a57c:	4313      	orrs	r3, r2
 800a57e:	683a      	ldr	r2, [r7, #0]
 800a580:	3237      	adds	r2, #55	; 0x37
 800a582:	7812      	ldrb	r2, [r2, #0]
 800a584:	4313      	orrs	r3, r2
 800a586:	63fb      	str	r3, [r7, #60]	; 0x3c
    IOT_SHA1_GET_UINT32_BE(W[14], data, 56);
 800a588:	683b      	ldr	r3, [r7, #0]
 800a58a:	3338      	adds	r3, #56	; 0x38
 800a58c:	781b      	ldrb	r3, [r3, #0]
 800a58e:	061a      	lsls	r2, r3, #24
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	3339      	adds	r3, #57	; 0x39
 800a594:	781b      	ldrb	r3, [r3, #0]
 800a596:	041b      	lsls	r3, r3, #16
 800a598:	431a      	orrs	r2, r3
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	333a      	adds	r3, #58	; 0x3a
 800a59e:	781b      	ldrb	r3, [r3, #0]
 800a5a0:	021b      	lsls	r3, r3, #8
 800a5a2:	4313      	orrs	r3, r2
 800a5a4:	683a      	ldr	r2, [r7, #0]
 800a5a6:	323b      	adds	r2, #59	; 0x3b
 800a5a8:	7812      	ldrb	r2, [r2, #0]
 800a5aa:	4313      	orrs	r3, r2
 800a5ac:	643b      	str	r3, [r7, #64]	; 0x40
    IOT_SHA1_GET_UINT32_BE(W[15], data, 60);
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	333c      	adds	r3, #60	; 0x3c
 800a5b2:	781b      	ldrb	r3, [r3, #0]
 800a5b4:	061a      	lsls	r2, r3, #24
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	333d      	adds	r3, #61	; 0x3d
 800a5ba:	781b      	ldrb	r3, [r3, #0]
 800a5bc:	041b      	lsls	r3, r3, #16
 800a5be:	431a      	orrs	r2, r3
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	333e      	adds	r3, #62	; 0x3e
 800a5c4:	781b      	ldrb	r3, [r3, #0]
 800a5c6:	021b      	lsls	r3, r3, #8
 800a5c8:	4313      	orrs	r3, r2
 800a5ca:	683a      	ldr	r2, [r7, #0]
 800a5cc:	323f      	adds	r2, #63	; 0x3f
 800a5ce:	7812      	ldrb	r2, [r2, #0]
 800a5d0:	4313      	orrs	r3, r2
 800a5d2:	647b      	str	r3, [r7, #68]	; 0x44
#define P(a,b,c,d,e,x)                                  \
    {                                                       \
        e += S(a,5) + F(b,c,d) + K + x; b = S(b,30);        \
    }

    A = ctx->state[0];
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	689b      	ldr	r3, [r3, #8]
 800a5d8:	65fb      	str	r3, [r7, #92]	; 0x5c
    B = ctx->state[1];
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	68db      	ldr	r3, [r3, #12]
 800a5de:	65bb      	str	r3, [r7, #88]	; 0x58
    C = ctx->state[2];
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	691b      	ldr	r3, [r3, #16]
 800a5e4:	657b      	str	r3, [r7, #84]	; 0x54
    D = ctx->state[3];
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	695b      	ldr	r3, [r3, #20]
 800a5ea:	653b      	str	r3, [r7, #80]	; 0x50
    E = ctx->state[4];
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	699b      	ldr	r3, [r3, #24]
 800a5f0:	64fb      	str	r3, [r7, #76]	; 0x4c

#define F(x,y,z) (z ^ (x & (y ^ z)))
#define K 0x5A827999

    P(A, B, C, D, E, W[0]);
 800a5f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a5f4:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a5f8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a5fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a5fc:	4059      	eors	r1, r3
 800a5fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a600:	4019      	ands	r1, r3
 800a602:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a604:	404b      	eors	r3, r1
 800a606:	441a      	add	r2, r3
 800a608:	68bb      	ldr	r3, [r7, #8]
 800a60a:	441a      	add	r2, r3
 800a60c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a60e:	441a      	add	r2, r3
 800a610:	4ba9      	ldr	r3, [pc, #676]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a612:	4413      	add	r3, r2
 800a614:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a616:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a618:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a61c:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, W[1]);
 800a61e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a620:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a624:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a626:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a628:	4059      	eors	r1, r3
 800a62a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a62c:	4019      	ands	r1, r3
 800a62e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a630:	404b      	eors	r3, r1
 800a632:	441a      	add	r2, r3
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	441a      	add	r2, r3
 800a638:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a63a:	441a      	add	r2, r3
 800a63c:	4b9e      	ldr	r3, [pc, #632]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a63e:	4413      	add	r3, r2
 800a640:	653b      	str	r3, [r7, #80]	; 0x50
 800a642:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a644:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a648:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, W[2]);
 800a64a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a64c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a650:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800a652:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a654:	4059      	eors	r1, r3
 800a656:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a658:	4019      	ands	r1, r3
 800a65a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a65c:	404b      	eors	r3, r1
 800a65e:	441a      	add	r2, r3
 800a660:	693b      	ldr	r3, [r7, #16]
 800a662:	441a      	add	r2, r3
 800a664:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a666:	441a      	add	r2, r3
 800a668:	4b93      	ldr	r3, [pc, #588]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a66a:	4413      	add	r3, r2
 800a66c:	657b      	str	r3, [r7, #84]	; 0x54
 800a66e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a670:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a674:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, W[3]);
 800a676:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a678:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a67c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800a67e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a680:	4059      	eors	r1, r3
 800a682:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a684:	4019      	ands	r1, r3
 800a686:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a688:	404b      	eors	r3, r1
 800a68a:	441a      	add	r2, r3
 800a68c:	697b      	ldr	r3, [r7, #20]
 800a68e:	441a      	add	r2, r3
 800a690:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a692:	441a      	add	r2, r3
 800a694:	4b88      	ldr	r3, [pc, #544]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a696:	4413      	add	r3, r2
 800a698:	65bb      	str	r3, [r7, #88]	; 0x58
 800a69a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a69c:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a6a0:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, W[4]);
 800a6a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a6a4:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a6a8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a6aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6ac:	4059      	eors	r1, r3
 800a6ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a6b0:	4019      	ands	r1, r3
 800a6b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6b4:	404b      	eors	r3, r1
 800a6b6:	441a      	add	r2, r3
 800a6b8:	69bb      	ldr	r3, [r7, #24]
 800a6ba:	441a      	add	r2, r3
 800a6bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a6be:	441a      	add	r2, r3
 800a6c0:	4b7d      	ldr	r3, [pc, #500]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a6c2:	4413      	add	r3, r2
 800a6c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a6c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a6c8:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a6cc:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, W[5]);
 800a6ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a6d0:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a6d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a6d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a6d8:	4059      	eors	r1, r3
 800a6da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a6dc:	4019      	ands	r1, r3
 800a6de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a6e0:	404b      	eors	r3, r1
 800a6e2:	441a      	add	r2, r3
 800a6e4:	69fb      	ldr	r3, [r7, #28]
 800a6e6:	441a      	add	r2, r3
 800a6e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6ea:	441a      	add	r2, r3
 800a6ec:	4b72      	ldr	r3, [pc, #456]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a6ee:	4413      	add	r3, r2
 800a6f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a6f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a6f4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a6f8:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, W[6]);
 800a6fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6fc:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a700:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a702:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a704:	4059      	eors	r1, r3
 800a706:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a708:	4019      	ands	r1, r3
 800a70a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a70c:	404b      	eors	r3, r1
 800a70e:	441a      	add	r2, r3
 800a710:	6a3b      	ldr	r3, [r7, #32]
 800a712:	441a      	add	r2, r3
 800a714:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a716:	441a      	add	r2, r3
 800a718:	4b67      	ldr	r3, [pc, #412]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a71a:	4413      	add	r3, r2
 800a71c:	653b      	str	r3, [r7, #80]	; 0x50
 800a71e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a720:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a724:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, W[7]);
 800a726:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a728:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a72c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800a72e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a730:	4059      	eors	r1, r3
 800a732:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a734:	4019      	ands	r1, r3
 800a736:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a738:	404b      	eors	r3, r1
 800a73a:	441a      	add	r2, r3
 800a73c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a73e:	441a      	add	r2, r3
 800a740:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a742:	441a      	add	r2, r3
 800a744:	4b5c      	ldr	r3, [pc, #368]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a746:	4413      	add	r3, r2
 800a748:	657b      	str	r3, [r7, #84]	; 0x54
 800a74a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a74c:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a750:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, W[8]);
 800a752:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a754:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a758:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800a75a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a75c:	4059      	eors	r1, r3
 800a75e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a760:	4019      	ands	r1, r3
 800a762:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a764:	404b      	eors	r3, r1
 800a766:	441a      	add	r2, r3
 800a768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a76a:	441a      	add	r2, r3
 800a76c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a76e:	441a      	add	r2, r3
 800a770:	4b51      	ldr	r3, [pc, #324]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a772:	4413      	add	r3, r2
 800a774:	65bb      	str	r3, [r7, #88]	; 0x58
 800a776:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a778:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a77c:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, W[9]);
 800a77e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a780:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a784:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a786:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a788:	4059      	eors	r1, r3
 800a78a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a78c:	4019      	ands	r1, r3
 800a78e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a790:	404b      	eors	r3, r1
 800a792:	441a      	add	r2, r3
 800a794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a796:	441a      	add	r2, r3
 800a798:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a79a:	441a      	add	r2, r3
 800a79c:	4b46      	ldr	r3, [pc, #280]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a79e:	4413      	add	r3, r2
 800a7a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a7a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a7a4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a7a8:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, W[10]);
 800a7aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a7ac:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a7b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a7b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a7b4:	4059      	eors	r1, r3
 800a7b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a7b8:	4019      	ands	r1, r3
 800a7ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a7bc:	404b      	eors	r3, r1
 800a7be:	441a      	add	r2, r3
 800a7c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7c2:	441a      	add	r2, r3
 800a7c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7c6:	441a      	add	r2, r3
 800a7c8:	4b3b      	ldr	r3, [pc, #236]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a7ca:	4413      	add	r3, r2
 800a7cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a7ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a7d0:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a7d4:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, W[11]);
 800a7d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7d8:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a7dc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a7de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a7e0:	4059      	eors	r1, r3
 800a7e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a7e4:	4019      	ands	r1, r3
 800a7e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a7e8:	404b      	eors	r3, r1
 800a7ea:	441a      	add	r2, r3
 800a7ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7ee:	441a      	add	r2, r3
 800a7f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a7f2:	441a      	add	r2, r3
 800a7f4:	4b30      	ldr	r3, [pc, #192]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a7f6:	4413      	add	r3, r2
 800a7f8:	653b      	str	r3, [r7, #80]	; 0x50
 800a7fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a7fc:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a800:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, W[12]);
 800a802:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a804:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a808:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800a80a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a80c:	4059      	eors	r1, r3
 800a80e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a810:	4019      	ands	r1, r3
 800a812:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a814:	404b      	eors	r3, r1
 800a816:	441a      	add	r2, r3
 800a818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a81a:	441a      	add	r2, r3
 800a81c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a81e:	441a      	add	r2, r3
 800a820:	4b25      	ldr	r3, [pc, #148]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a822:	4413      	add	r3, r2
 800a824:	657b      	str	r3, [r7, #84]	; 0x54
 800a826:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a828:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a82c:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, W[13]);
 800a82e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a830:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a834:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800a836:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a838:	4059      	eors	r1, r3
 800a83a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a83c:	4019      	ands	r1, r3
 800a83e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a840:	404b      	eors	r3, r1
 800a842:	441a      	add	r2, r3
 800a844:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a846:	441a      	add	r2, r3
 800a848:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a84a:	441a      	add	r2, r3
 800a84c:	4b1a      	ldr	r3, [pc, #104]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a84e:	4413      	add	r3, r2
 800a850:	65bb      	str	r3, [r7, #88]	; 0x58
 800a852:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a854:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a858:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, W[14]);
 800a85a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a85c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a860:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a862:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a864:	4059      	eors	r1, r3
 800a866:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a868:	4019      	ands	r1, r3
 800a86a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a86c:	404b      	eors	r3, r1
 800a86e:	441a      	add	r2, r3
 800a870:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a872:	441a      	add	r2, r3
 800a874:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a876:	441a      	add	r2, r3
 800a878:	4b0f      	ldr	r3, [pc, #60]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a87a:	4413      	add	r3, r2
 800a87c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a87e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a880:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a884:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, W[15]);
 800a886:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a888:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a88c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a88e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a890:	4059      	eors	r1, r3
 800a892:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a894:	4019      	ands	r1, r3
 800a896:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a898:	404b      	eors	r3, r1
 800a89a:	441a      	add	r2, r3
 800a89c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a89e:	441a      	add	r2, r3
 800a8a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a8a2:	441a      	add	r2, r3
 800a8a4:	4b04      	ldr	r3, [pc, #16]	; (800a8b8 <utils_sha1_process+0x54c>)
 800a8a6:	4413      	add	r3, r2
 800a8a8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a8aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a8ac:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a8b0:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(16));
 800a8b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a8b4:	e002      	b.n	800a8bc <utils_sha1_process+0x550>
 800a8b6:	bf00      	nop
 800a8b8:	5a827999 	.word	0x5a827999
 800a8bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8be:	405a      	eors	r2, r3
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	405a      	eors	r2, r3
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	4053      	eors	r3, r2
 800a8c8:	64bb      	str	r3, [r7, #72]	; 0x48
 800a8ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a8cc:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a8d0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a8d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a8d4:	4059      	eors	r1, r3
 800a8d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a8d8:	4019      	ands	r1, r3
 800a8da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a8dc:	404b      	eors	r3, r1
 800a8de:	441a      	add	r2, r3
 800a8e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a8e2:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800a8e6:	60bb      	str	r3, [r7, #8]
 800a8e8:	68bb      	ldr	r3, [r7, #8]
 800a8ea:	441a      	add	r2, r3
 800a8ec:	4ba5      	ldr	r3, [pc, #660]	; (800ab84 <utils_sha1_process+0x818>)
 800a8ee:	4413      	add	r3, r2
 800a8f0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a8f2:	4413      	add	r3, r2
 800a8f4:	653b      	str	r3, [r7, #80]	; 0x50
 800a8f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a8f8:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a8fc:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(17));
 800a8fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a902:	405a      	eors	r2, r3
 800a904:	697b      	ldr	r3, [r7, #20]
 800a906:	405a      	eors	r2, r3
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	4053      	eors	r3, r2
 800a90c:	64bb      	str	r3, [r7, #72]	; 0x48
 800a90e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a910:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a914:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800a916:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a918:	4059      	eors	r1, r3
 800a91a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a91c:	4019      	ands	r1, r3
 800a91e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a920:	404b      	eors	r3, r1
 800a922:	441a      	add	r2, r3
 800a924:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a926:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800a92a:	60fb      	str	r3, [r7, #12]
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	441a      	add	r2, r3
 800a930:	4b94      	ldr	r3, [pc, #592]	; (800ab84 <utils_sha1_process+0x818>)
 800a932:	4413      	add	r3, r2
 800a934:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a936:	4413      	add	r3, r2
 800a938:	657b      	str	r3, [r7, #84]	; 0x54
 800a93a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a93c:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a940:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(18));
 800a942:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a946:	405a      	eors	r2, r3
 800a948:	69bb      	ldr	r3, [r7, #24]
 800a94a:	405a      	eors	r2, r3
 800a94c:	693b      	ldr	r3, [r7, #16]
 800a94e:	4053      	eors	r3, r2
 800a950:	64bb      	str	r3, [r7, #72]	; 0x48
 800a952:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a954:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a958:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800a95a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a95c:	4059      	eors	r1, r3
 800a95e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a960:	4019      	ands	r1, r3
 800a962:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a964:	404b      	eors	r3, r1
 800a966:	441a      	add	r2, r3
 800a968:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a96a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800a96e:	613b      	str	r3, [r7, #16]
 800a970:	693b      	ldr	r3, [r7, #16]
 800a972:	441a      	add	r2, r3
 800a974:	4b83      	ldr	r3, [pc, #524]	; (800ab84 <utils_sha1_process+0x818>)
 800a976:	4413      	add	r3, r2
 800a978:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a97a:	4413      	add	r3, r2
 800a97c:	65bb      	str	r3, [r7, #88]	; 0x58
 800a97e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a980:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a984:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(19));
 800a986:	68ba      	ldr	r2, [r7, #8]
 800a988:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a98a:	405a      	eors	r2, r3
 800a98c:	69fb      	ldr	r3, [r7, #28]
 800a98e:	405a      	eors	r2, r3
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	4053      	eors	r3, r2
 800a994:	64bb      	str	r3, [r7, #72]	; 0x48
 800a996:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a998:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a99c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a99e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a9a0:	4059      	eors	r1, r3
 800a9a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a9a4:	4019      	ands	r1, r3
 800a9a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a9a8:	404b      	eors	r3, r1
 800a9aa:	441a      	add	r2, r3
 800a9ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a9ae:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800a9b2:	617b      	str	r3, [r7, #20]
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	441a      	add	r2, r3
 800a9b8:	4b72      	ldr	r3, [pc, #456]	; (800ab84 <utils_sha1_process+0x818>)
 800a9ba:	4413      	add	r3, r2
 800a9bc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a9be:	4413      	add	r3, r2
 800a9c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a9c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a9c4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800a9c8:	657b      	str	r3, [r7, #84]	; 0x54
#undef F

#define F(x,y,z) (x ^ y ^ z)
#define K 0x6ED9EBA1

    P(A, B, C, D, E, R(20));
 800a9ca:	68fa      	ldr	r2, [r7, #12]
 800a9cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9ce:	405a      	eors	r2, r3
 800a9d0:	6a3b      	ldr	r3, [r7, #32]
 800a9d2:	405a      	eors	r2, r3
 800a9d4:	69bb      	ldr	r3, [r7, #24]
 800a9d6:	4053      	eors	r3, r2
 800a9d8:	64bb      	str	r3, [r7, #72]	; 0x48
 800a9da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a9dc:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800a9e0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a9e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a9e4:	4059      	eors	r1, r3
 800a9e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a9e8:	404b      	eors	r3, r1
 800a9ea:	441a      	add	r2, r3
 800a9ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a9ee:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800a9f2:	61bb      	str	r3, [r7, #24]
 800a9f4:	69bb      	ldr	r3, [r7, #24]
 800a9f6:	441a      	add	r2, r3
 800a9f8:	4b63      	ldr	r3, [pc, #396]	; (800ab88 <utils_sha1_process+0x81c>)
 800a9fa:	4413      	add	r3, r2
 800a9fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a9fe:	4413      	add	r3, r2
 800aa00:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aa02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800aa04:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800aa08:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(21));
 800aa0a:	693a      	ldr	r2, [r7, #16]
 800aa0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa0e:	405a      	eors	r2, r3
 800aa10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa12:	405a      	eors	r2, r3
 800aa14:	69fb      	ldr	r3, [r7, #28]
 800aa16:	4053      	eors	r3, r2
 800aa18:	64bb      	str	r3, [r7, #72]	; 0x48
 800aa1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa1c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800aa20:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800aa22:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800aa24:	4059      	eors	r1, r3
 800aa26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa28:	404b      	eors	r3, r1
 800aa2a:	441a      	add	r2, r3
 800aa2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aa2e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800aa32:	61fb      	str	r3, [r7, #28]
 800aa34:	69fb      	ldr	r3, [r7, #28]
 800aa36:	441a      	add	r2, r3
 800aa38:	4b53      	ldr	r3, [pc, #332]	; (800ab88 <utils_sha1_process+0x81c>)
 800aa3a:	4413      	add	r3, r2
 800aa3c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800aa3e:	4413      	add	r3, r2
 800aa40:	653b      	str	r3, [r7, #80]	; 0x50
 800aa42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aa44:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800aa48:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(22));
 800aa4a:	697a      	ldr	r2, [r7, #20]
 800aa4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aa4e:	405a      	eors	r2, r3
 800aa50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa52:	405a      	eors	r2, r3
 800aa54:	6a3b      	ldr	r3, [r7, #32]
 800aa56:	4053      	eors	r3, r2
 800aa58:	64bb      	str	r3, [r7, #72]	; 0x48
 800aa5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aa5c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800aa60:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800aa62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aa64:	4059      	eors	r1, r3
 800aa66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800aa68:	404b      	eors	r3, r1
 800aa6a:	441a      	add	r2, r3
 800aa6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aa6e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800aa72:	623b      	str	r3, [r7, #32]
 800aa74:	6a3b      	ldr	r3, [r7, #32]
 800aa76:	441a      	add	r2, r3
 800aa78:	4b43      	ldr	r3, [pc, #268]	; (800ab88 <utils_sha1_process+0x81c>)
 800aa7a:	4413      	add	r3, r2
 800aa7c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800aa7e:	4413      	add	r3, r2
 800aa80:	657b      	str	r3, [r7, #84]	; 0x54
 800aa82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa84:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800aa88:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(23));
 800aa8a:	69ba      	ldr	r2, [r7, #24]
 800aa8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aa8e:	405a      	eors	r2, r3
 800aa90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa92:	405a      	eors	r2, r3
 800aa94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa96:	4053      	eors	r3, r2
 800aa98:	64bb      	str	r3, [r7, #72]	; 0x48
 800aa9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa9c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800aaa0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800aaa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aaa4:	4059      	eors	r1, r3
 800aaa6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aaa8:	404b      	eors	r3, r1
 800aaaa:	441a      	add	r2, r3
 800aaac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aaae:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800aab2:	627b      	str	r3, [r7, #36]	; 0x24
 800aab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aab6:	441a      	add	r2, r3
 800aab8:	4b33      	ldr	r3, [pc, #204]	; (800ab88 <utils_sha1_process+0x81c>)
 800aaba:	4413      	add	r3, r2
 800aabc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800aabe:	4413      	add	r3, r2
 800aac0:	65bb      	str	r3, [r7, #88]	; 0x58
 800aac2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aac4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800aac8:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(24));
 800aaca:	69fa      	ldr	r2, [r7, #28]
 800aacc:	68bb      	ldr	r3, [r7, #8]
 800aace:	405a      	eors	r2, r3
 800aad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aad2:	405a      	eors	r2, r3
 800aad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aad6:	4053      	eors	r3, r2
 800aad8:	64bb      	str	r3, [r7, #72]	; 0x48
 800aada:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800aadc:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800aae0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800aae2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aae4:	4059      	eors	r1, r3
 800aae6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aae8:	404b      	eors	r3, r1
 800aaea:	441a      	add	r2, r3
 800aaec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aaee:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800aaf2:	62bb      	str	r3, [r7, #40]	; 0x28
 800aaf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaf6:	441a      	add	r2, r3
 800aaf8:	4b23      	ldr	r3, [pc, #140]	; (800ab88 <utils_sha1_process+0x81c>)
 800aafa:	4413      	add	r3, r2
 800aafc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800aafe:	4413      	add	r3, r2
 800ab00:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ab02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab04:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800ab08:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(25));
 800ab0a:	6a3a      	ldr	r2, [r7, #32]
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	405a      	eors	r2, r3
 800ab10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab12:	405a      	eors	r2, r3
 800ab14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab16:	4053      	eors	r3, r2
 800ab18:	64bb      	str	r3, [r7, #72]	; 0x48
 800ab1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ab1c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800ab20:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ab22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab24:	4059      	eors	r1, r3
 800ab26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab28:	404b      	eors	r3, r1
 800ab2a:	441a      	add	r2, r3
 800ab2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab2e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800ab32:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ab34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab36:	441a      	add	r2, r3
 800ab38:	4b13      	ldr	r3, [pc, #76]	; (800ab88 <utils_sha1_process+0x81c>)
 800ab3a:	4413      	add	r3, r2
 800ab3c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ab3e:	4413      	add	r3, r2
 800ab40:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab42:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ab44:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800ab48:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(26));
 800ab4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	405a      	eors	r2, r3
 800ab50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab52:	405a      	eors	r2, r3
 800ab54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab56:	4053      	eors	r3, r2
 800ab58:	64bb      	str	r3, [r7, #72]	; 0x48
 800ab5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab5c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800ab60:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800ab62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ab64:	4059      	eors	r1, r3
 800ab66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab68:	404b      	eors	r3, r1
 800ab6a:	441a      	add	r2, r3
 800ab6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab6e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800ab72:	633b      	str	r3, [r7, #48]	; 0x30
 800ab74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab76:	441a      	add	r2, r3
 800ab78:	4b03      	ldr	r3, [pc, #12]	; (800ab88 <utils_sha1_process+0x81c>)
 800ab7a:	4413      	add	r3, r2
 800ab7c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ab7e:	4413      	add	r3, r2
 800ab80:	653b      	str	r3, [r7, #80]	; 0x50
 800ab82:	e003      	b.n	800ab8c <utils_sha1_process+0x820>
 800ab84:	5a827999 	.word	0x5a827999
 800ab88:	6ed9eba1 	.word	0x6ed9eba1
 800ab8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ab8e:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800ab92:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(27));
 800ab94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab96:	697b      	ldr	r3, [r7, #20]
 800ab98:	405a      	eors	r2, r3
 800ab9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab9c:	405a      	eors	r2, r3
 800ab9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aba0:	4053      	eors	r3, r2
 800aba2:	64bb      	str	r3, [r7, #72]	; 0x48
 800aba4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aba6:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800abaa:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800abac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800abae:	4059      	eors	r1, r3
 800abb0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800abb2:	404b      	eors	r3, r1
 800abb4:	441a      	add	r2, r3
 800abb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800abb8:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800abbc:	637b      	str	r3, [r7, #52]	; 0x34
 800abbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abc0:	441a      	add	r2, r3
 800abc2:	4ba6      	ldr	r3, [pc, #664]	; (800ae5c <utils_sha1_process+0xaf0>)
 800abc4:	4413      	add	r3, r2
 800abc6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800abc8:	4413      	add	r3, r2
 800abca:	657b      	str	r3, [r7, #84]	; 0x54
 800abcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800abce:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800abd2:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(28));
 800abd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800abd6:	69bb      	ldr	r3, [r7, #24]
 800abd8:	405a      	eors	r2, r3
 800abda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abdc:	405a      	eors	r2, r3
 800abde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abe0:	4053      	eors	r3, r2
 800abe2:	64bb      	str	r3, [r7, #72]	; 0x48
 800abe4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abe6:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800abea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800abec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800abee:	4059      	eors	r1, r3
 800abf0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800abf2:	404b      	eors	r3, r1
 800abf4:	441a      	add	r2, r3
 800abf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800abf8:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800abfc:	63bb      	str	r3, [r7, #56]	; 0x38
 800abfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac00:	441a      	add	r2, r3
 800ac02:	4b96      	ldr	r3, [pc, #600]	; (800ae5c <utils_sha1_process+0xaf0>)
 800ac04:	4413      	add	r3, r2
 800ac06:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ac08:	4413      	add	r3, r2
 800ac0a:	65bb      	str	r3, [r7, #88]	; 0x58
 800ac0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac0e:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800ac12:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(29));
 800ac14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ac16:	69fb      	ldr	r3, [r7, #28]
 800ac18:	405a      	eors	r2, r3
 800ac1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac1c:	405a      	eors	r2, r3
 800ac1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac20:	4053      	eors	r3, r2
 800ac22:	64bb      	str	r3, [r7, #72]	; 0x48
 800ac24:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ac26:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800ac2a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ac2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac2e:	4059      	eors	r1, r3
 800ac30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac32:	404b      	eors	r3, r1
 800ac34:	441a      	add	r2, r3
 800ac36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac38:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800ac3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ac3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac40:	441a      	add	r2, r3
 800ac42:	4b86      	ldr	r3, [pc, #536]	; (800ae5c <utils_sha1_process+0xaf0>)
 800ac44:	4413      	add	r3, r2
 800ac46:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ac48:	4413      	add	r3, r2
 800ac4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ac4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac4e:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800ac52:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(30));
 800ac54:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ac56:	6a3b      	ldr	r3, [r7, #32]
 800ac58:	405a      	eors	r2, r3
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	405a      	eors	r2, r3
 800ac5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac60:	4053      	eors	r3, r2
 800ac62:	64bb      	str	r3, [r7, #72]	; 0x48
 800ac64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ac66:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800ac6a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ac6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac6e:	4059      	eors	r1, r3
 800ac70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac72:	404b      	eors	r3, r1
 800ac74:	441a      	add	r2, r3
 800ac76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac78:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800ac7c:	643b      	str	r3, [r7, #64]	; 0x40
 800ac7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac80:	441a      	add	r2, r3
 800ac82:	4b76      	ldr	r3, [pc, #472]	; (800ae5c <utils_sha1_process+0xaf0>)
 800ac84:	4413      	add	r3, r2
 800ac86:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ac88:	4413      	add	r3, r2
 800ac8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ac8c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ac8e:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800ac92:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(31));
 800ac94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ac96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac98:	405a      	eors	r2, r3
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	405a      	eors	r2, r3
 800ac9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aca0:	4053      	eors	r3, r2
 800aca2:	64bb      	str	r3, [r7, #72]	; 0x48
 800aca4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aca6:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800acaa:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800acac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800acae:	4059      	eors	r1, r3
 800acb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800acb2:	404b      	eors	r3, r1
 800acb4:	441a      	add	r2, r3
 800acb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800acb8:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800acbc:	647b      	str	r3, [r7, #68]	; 0x44
 800acbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800acc0:	441a      	add	r2, r3
 800acc2:	4b66      	ldr	r3, [pc, #408]	; (800ae5c <utils_sha1_process+0xaf0>)
 800acc4:	4413      	add	r3, r2
 800acc6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800acc8:	4413      	add	r3, r2
 800acca:	653b      	str	r3, [r7, #80]	; 0x50
 800accc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800acce:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800acd2:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(32));
 800acd4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800acd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acd8:	405a      	eors	r2, r3
 800acda:	693b      	ldr	r3, [r7, #16]
 800acdc:	405a      	eors	r2, r3
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	4053      	eors	r3, r2
 800ace2:	64bb      	str	r3, [r7, #72]	; 0x48
 800ace4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ace6:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800acea:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800acec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800acee:	4059      	eors	r1, r3
 800acf0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800acf2:	404b      	eors	r3, r1
 800acf4:	441a      	add	r2, r3
 800acf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800acf8:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800acfc:	60bb      	str	r3, [r7, #8]
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	441a      	add	r2, r3
 800ad02:	4b56      	ldr	r3, [pc, #344]	; (800ae5c <utils_sha1_process+0xaf0>)
 800ad04:	4413      	add	r3, r2
 800ad06:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ad08:	4413      	add	r3, r2
 800ad0a:	657b      	str	r3, [r7, #84]	; 0x54
 800ad0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ad0e:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800ad12:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(33));
 800ad14:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ad16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad18:	405a      	eors	r2, r3
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	405a      	eors	r2, r3
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	4053      	eors	r3, r2
 800ad22:	64bb      	str	r3, [r7, #72]	; 0x48
 800ad24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ad26:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800ad2a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ad2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ad2e:	4059      	eors	r1, r3
 800ad30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ad32:	404b      	eors	r3, r1
 800ad34:	441a      	add	r2, r3
 800ad36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ad38:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800ad3c:	60fb      	str	r3, [r7, #12]
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	441a      	add	r2, r3
 800ad42:	4b46      	ldr	r3, [pc, #280]	; (800ae5c <utils_sha1_process+0xaf0>)
 800ad44:	4413      	add	r3, r2
 800ad46:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ad48:	4413      	add	r3, r2
 800ad4a:	65bb      	str	r3, [r7, #88]	; 0x58
 800ad4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ad4e:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800ad52:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(34));
 800ad54:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ad56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad58:	405a      	eors	r2, r3
 800ad5a:	69bb      	ldr	r3, [r7, #24]
 800ad5c:	405a      	eors	r2, r3
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	4053      	eors	r3, r2
 800ad62:	64bb      	str	r3, [r7, #72]	; 0x48
 800ad64:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ad66:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800ad6a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ad6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ad6e:	4059      	eors	r1, r3
 800ad70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ad72:	404b      	eors	r3, r1
 800ad74:	441a      	add	r2, r3
 800ad76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ad78:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800ad7c:	613b      	str	r3, [r7, #16]
 800ad7e:	693b      	ldr	r3, [r7, #16]
 800ad80:	441a      	add	r2, r3
 800ad82:	4b36      	ldr	r3, [pc, #216]	; (800ae5c <utils_sha1_process+0xaf0>)
 800ad84:	4413      	add	r3, r2
 800ad86:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ad88:	4413      	add	r3, r2
 800ad8a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ad8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ad8e:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800ad92:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(35));
 800ad94:	68ba      	ldr	r2, [r7, #8]
 800ad96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad98:	405a      	eors	r2, r3
 800ad9a:	69fb      	ldr	r3, [r7, #28]
 800ad9c:	405a      	eors	r2, r3
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	4053      	eors	r3, r2
 800ada2:	64bb      	str	r3, [r7, #72]	; 0x48
 800ada4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ada6:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800adaa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800adac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800adae:	4059      	eors	r1, r3
 800adb0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800adb2:	404b      	eors	r3, r1
 800adb4:	441a      	add	r2, r3
 800adb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800adb8:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800adbc:	617b      	str	r3, [r7, #20]
 800adbe:	697b      	ldr	r3, [r7, #20]
 800adc0:	441a      	add	r2, r3
 800adc2:	4b26      	ldr	r3, [pc, #152]	; (800ae5c <utils_sha1_process+0xaf0>)
 800adc4:	4413      	add	r3, r2
 800adc6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800adc8:	4413      	add	r3, r2
 800adca:	64fb      	str	r3, [r7, #76]	; 0x4c
 800adcc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800adce:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800add2:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(36));
 800add4:	68fa      	ldr	r2, [r7, #12]
 800add6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800add8:	405a      	eors	r2, r3
 800adda:	6a3b      	ldr	r3, [r7, #32]
 800addc:	405a      	eors	r2, r3
 800adde:	69bb      	ldr	r3, [r7, #24]
 800ade0:	4053      	eors	r3, r2
 800ade2:	64bb      	str	r3, [r7, #72]	; 0x48
 800ade4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ade6:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800adea:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800adec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800adee:	4059      	eors	r1, r3
 800adf0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800adf2:	404b      	eors	r3, r1
 800adf4:	441a      	add	r2, r3
 800adf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800adf8:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800adfc:	61bb      	str	r3, [r7, #24]
 800adfe:	69bb      	ldr	r3, [r7, #24]
 800ae00:	441a      	add	r2, r3
 800ae02:	4b16      	ldr	r3, [pc, #88]	; (800ae5c <utils_sha1_process+0xaf0>)
 800ae04:	4413      	add	r3, r2
 800ae06:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ae08:	4413      	add	r3, r2
 800ae0a:	653b      	str	r3, [r7, #80]	; 0x50
 800ae0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ae0e:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800ae12:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(37));
 800ae14:	693a      	ldr	r2, [r7, #16]
 800ae16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae18:	405a      	eors	r2, r3
 800ae1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae1c:	405a      	eors	r2, r3
 800ae1e:	69fb      	ldr	r3, [r7, #28]
 800ae20:	4053      	eors	r3, r2
 800ae22:	64bb      	str	r3, [r7, #72]	; 0x48
 800ae24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ae26:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800ae2a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ae2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ae2e:	4059      	eors	r1, r3
 800ae30:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ae32:	404b      	eors	r3, r1
 800ae34:	441a      	add	r2, r3
 800ae36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ae38:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800ae3c:	61fb      	str	r3, [r7, #28]
 800ae3e:	69fb      	ldr	r3, [r7, #28]
 800ae40:	441a      	add	r2, r3
 800ae42:	4b06      	ldr	r3, [pc, #24]	; (800ae5c <utils_sha1_process+0xaf0>)
 800ae44:	4413      	add	r3, r2
 800ae46:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ae48:	4413      	add	r3, r2
 800ae4a:	657b      	str	r3, [r7, #84]	; 0x54
 800ae4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae4e:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800ae52:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(38));
 800ae54:	697a      	ldr	r2, [r7, #20]
 800ae56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae58:	e002      	b.n	800ae60 <utils_sha1_process+0xaf4>
 800ae5a:	bf00      	nop
 800ae5c:	6ed9eba1 	.word	0x6ed9eba1
 800ae60:	405a      	eors	r2, r3
 800ae62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae64:	405a      	eors	r2, r3
 800ae66:	6a3b      	ldr	r3, [r7, #32]
 800ae68:	4053      	eors	r3, r2
 800ae6a:	64bb      	str	r3, [r7, #72]	; 0x48
 800ae6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ae6e:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800ae72:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ae74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae76:	4059      	eors	r1, r3
 800ae78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ae7a:	404b      	eors	r3, r1
 800ae7c:	441a      	add	r2, r3
 800ae7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ae80:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800ae84:	623b      	str	r3, [r7, #32]
 800ae86:	6a3b      	ldr	r3, [r7, #32]
 800ae88:	441a      	add	r2, r3
 800ae8a:	4ba6      	ldr	r3, [pc, #664]	; (800b124 <utils_sha1_process+0xdb8>)
 800ae8c:	4413      	add	r3, r2
 800ae8e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ae90:	4413      	add	r3, r2
 800ae92:	65bb      	str	r3, [r7, #88]	; 0x58
 800ae94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ae96:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800ae9a:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(39));
 800ae9c:	69ba      	ldr	r2, [r7, #24]
 800ae9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aea0:	405a      	eors	r2, r3
 800aea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aea4:	405a      	eors	r2, r3
 800aea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aea8:	4053      	eors	r3, r2
 800aeaa:	64bb      	str	r3, [r7, #72]	; 0x48
 800aeac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800aeae:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800aeb2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800aeb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aeb6:	4059      	eors	r1, r3
 800aeb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aeba:	404b      	eors	r3, r1
 800aebc:	441a      	add	r2, r3
 800aebe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aec0:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800aec4:	627b      	str	r3, [r7, #36]	; 0x24
 800aec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aec8:	441a      	add	r2, r3
 800aeca:	4b96      	ldr	r3, [pc, #600]	; (800b124 <utils_sha1_process+0xdb8>)
 800aecc:	4413      	add	r3, r2
 800aece:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800aed0:	4413      	add	r3, r2
 800aed2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aed4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aed6:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800aeda:	657b      	str	r3, [r7, #84]	; 0x54
#undef F

#define F(x,y,z) ((x & y) | (z & (x | y)))
#define K 0x8F1BBCDC

    P(A, B, C, D, E, R(40));
 800aedc:	69fa      	ldr	r2, [r7, #28]
 800aede:	68bb      	ldr	r3, [r7, #8]
 800aee0:	405a      	eors	r2, r3
 800aee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aee4:	405a      	eors	r2, r3
 800aee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aee8:	4053      	eors	r3, r2
 800aeea:	64bb      	str	r3, [r7, #72]	; 0x48
 800aeec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aeee:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800aef2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aef4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aef6:	4019      	ands	r1, r3
 800aef8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800aefa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aefc:	4318      	orrs	r0, r3
 800aefe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af00:	4003      	ands	r3, r0
 800af02:	430b      	orrs	r3, r1
 800af04:	441a      	add	r2, r3
 800af06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af08:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800af0c:	62bb      	str	r3, [r7, #40]	; 0x28
 800af0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af10:	441a      	add	r2, r3
 800af12:	4b85      	ldr	r3, [pc, #532]	; (800b128 <utils_sha1_process+0xdbc>)
 800af14:	4413      	add	r3, r2
 800af16:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800af18:	4413      	add	r3, r2
 800af1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800af1c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800af1e:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800af22:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(41));
 800af24:	6a3a      	ldr	r2, [r7, #32]
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	405a      	eors	r2, r3
 800af2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af2c:	405a      	eors	r2, r3
 800af2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af30:	4053      	eors	r3, r2
 800af32:	64bb      	str	r3, [r7, #72]	; 0x48
 800af34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af36:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800af3a:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800af3c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800af3e:	4019      	ands	r1, r3
 800af40:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800af42:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800af44:	4318      	orrs	r0, r3
 800af46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800af48:	4003      	ands	r3, r0
 800af4a:	430b      	orrs	r3, r1
 800af4c:	441a      	add	r2, r3
 800af4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af50:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800af54:	62fb      	str	r3, [r7, #44]	; 0x2c
 800af56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af58:	441a      	add	r2, r3
 800af5a:	4b73      	ldr	r3, [pc, #460]	; (800b128 <utils_sha1_process+0xdbc>)
 800af5c:	4413      	add	r3, r2
 800af5e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800af60:	4413      	add	r3, r2
 800af62:	653b      	str	r3, [r7, #80]	; 0x50
 800af64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800af66:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800af6a:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(42));
 800af6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af6e:	693b      	ldr	r3, [r7, #16]
 800af70:	405a      	eors	r2, r3
 800af72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af74:	405a      	eors	r2, r3
 800af76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af78:	4053      	eors	r3, r2
 800af7a:	64bb      	str	r3, [r7, #72]	; 0x48
 800af7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af7e:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800af82:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800af84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800af86:	4019      	ands	r1, r3
 800af88:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800af8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800af8c:	4318      	orrs	r0, r3
 800af8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800af90:	4003      	ands	r3, r0
 800af92:	430b      	orrs	r3, r1
 800af94:	441a      	add	r2, r3
 800af96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af98:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800af9c:	633b      	str	r3, [r7, #48]	; 0x30
 800af9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afa0:	441a      	add	r2, r3
 800afa2:	4b61      	ldr	r3, [pc, #388]	; (800b128 <utils_sha1_process+0xdbc>)
 800afa4:	4413      	add	r3, r2
 800afa6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800afa8:	4413      	add	r3, r2
 800afaa:	657b      	str	r3, [r7, #84]	; 0x54
 800afac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800afae:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800afb2:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(43));
 800afb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	405a      	eors	r2, r3
 800afba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afbc:	405a      	eors	r2, r3
 800afbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afc0:	4053      	eors	r3, r2
 800afc2:	64bb      	str	r3, [r7, #72]	; 0x48
 800afc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800afc6:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800afca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800afcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800afce:	4019      	ands	r1, r3
 800afd0:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800afd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800afd4:	4318      	orrs	r0, r3
 800afd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800afd8:	4003      	ands	r3, r0
 800afda:	430b      	orrs	r3, r1
 800afdc:	441a      	add	r2, r3
 800afde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800afe0:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800afe4:	637b      	str	r3, [r7, #52]	; 0x34
 800afe6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afe8:	441a      	add	r2, r3
 800afea:	4b4f      	ldr	r3, [pc, #316]	; (800b128 <utils_sha1_process+0xdbc>)
 800afec:	4413      	add	r3, r2
 800afee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800aff0:	4413      	add	r3, r2
 800aff2:	65bb      	str	r3, [r7, #88]	; 0x58
 800aff4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aff6:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800affa:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(44));
 800affc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800affe:	69bb      	ldr	r3, [r7, #24]
 800b000:	405a      	eors	r2, r3
 800b002:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b004:	405a      	eors	r2, r3
 800b006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b008:	4053      	eors	r3, r2
 800b00a:	64bb      	str	r3, [r7, #72]	; 0x48
 800b00c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b00e:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b012:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b014:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b016:	4019      	ands	r1, r3
 800b018:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800b01a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b01c:	4318      	orrs	r0, r3
 800b01e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b020:	4003      	ands	r3, r0
 800b022:	430b      	orrs	r3, r1
 800b024:	441a      	add	r2, r3
 800b026:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b028:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b02c:	63bb      	str	r3, [r7, #56]	; 0x38
 800b02e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b030:	441a      	add	r2, r3
 800b032:	4b3d      	ldr	r3, [pc, #244]	; (800b128 <utils_sha1_process+0xdbc>)
 800b034:	4413      	add	r3, r2
 800b036:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b038:	4413      	add	r3, r2
 800b03a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b03c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b03e:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b042:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(45));
 800b044:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b046:	69fb      	ldr	r3, [r7, #28]
 800b048:	405a      	eors	r2, r3
 800b04a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b04c:	405a      	eors	r2, r3
 800b04e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b050:	4053      	eors	r3, r2
 800b052:	64bb      	str	r3, [r7, #72]	; 0x48
 800b054:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b056:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b05a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b05c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b05e:	4019      	ands	r1, r3
 800b060:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b062:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b064:	4318      	orrs	r0, r3
 800b066:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b068:	4003      	ands	r3, r0
 800b06a:	430b      	orrs	r3, r1
 800b06c:	441a      	add	r2, r3
 800b06e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b070:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b074:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b076:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b078:	441a      	add	r2, r3
 800b07a:	4b2b      	ldr	r3, [pc, #172]	; (800b128 <utils_sha1_process+0xdbc>)
 800b07c:	4413      	add	r3, r2
 800b07e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b080:	4413      	add	r3, r2
 800b082:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b084:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b086:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b08a:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(46));
 800b08c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b08e:	6a3b      	ldr	r3, [r7, #32]
 800b090:	405a      	eors	r2, r3
 800b092:	68bb      	ldr	r3, [r7, #8]
 800b094:	405a      	eors	r2, r3
 800b096:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b098:	4053      	eors	r3, r2
 800b09a:	64bb      	str	r3, [r7, #72]	; 0x48
 800b09c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b09e:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b0a2:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800b0a4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b0a6:	4019      	ands	r1, r3
 800b0a8:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800b0aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b0ac:	4318      	orrs	r0, r3
 800b0ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b0b0:	4003      	ands	r3, r0
 800b0b2:	430b      	orrs	r3, r1
 800b0b4:	441a      	add	r2, r3
 800b0b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b0b8:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b0bc:	643b      	str	r3, [r7, #64]	; 0x40
 800b0be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b0c0:	441a      	add	r2, r3
 800b0c2:	4b19      	ldr	r3, [pc, #100]	; (800b128 <utils_sha1_process+0xdbc>)
 800b0c4:	4413      	add	r3, r2
 800b0c6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b0c8:	4413      	add	r3, r2
 800b0ca:	653b      	str	r3, [r7, #80]	; 0x50
 800b0cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b0ce:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b0d2:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(47));
 800b0d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b0d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0d8:	405a      	eors	r2, r3
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	405a      	eors	r2, r3
 800b0de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b0e0:	4053      	eors	r3, r2
 800b0e2:	64bb      	str	r3, [r7, #72]	; 0x48
 800b0e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b0e6:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b0ea:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b0ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b0ee:	4019      	ands	r1, r3
 800b0f0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800b0f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b0f4:	4318      	orrs	r0, r3
 800b0f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b0f8:	4003      	ands	r3, r0
 800b0fa:	430b      	orrs	r3, r1
 800b0fc:	441a      	add	r2, r3
 800b0fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b100:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b104:	647b      	str	r3, [r7, #68]	; 0x44
 800b106:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b108:	441a      	add	r2, r3
 800b10a:	4b07      	ldr	r3, [pc, #28]	; (800b128 <utils_sha1_process+0xdbc>)
 800b10c:	4413      	add	r3, r2
 800b10e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b110:	4413      	add	r3, r2
 800b112:	657b      	str	r3, [r7, #84]	; 0x54
 800b114:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b116:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b11a:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(48));
 800b11c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b11e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b120:	405a      	eors	r2, r3
 800b122:	e003      	b.n	800b12c <utils_sha1_process+0xdc0>
 800b124:	6ed9eba1 	.word	0x6ed9eba1
 800b128:	8f1bbcdc 	.word	0x8f1bbcdc
 800b12c:	693b      	ldr	r3, [r7, #16]
 800b12e:	405a      	eors	r2, r3
 800b130:	68bb      	ldr	r3, [r7, #8]
 800b132:	4053      	eors	r3, r2
 800b134:	64bb      	str	r3, [r7, #72]	; 0x48
 800b136:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b138:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b13c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b13e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b140:	4019      	ands	r1, r3
 800b142:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800b144:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b146:	4318      	orrs	r0, r3
 800b148:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b14a:	4003      	ands	r3, r0
 800b14c:	430b      	orrs	r3, r1
 800b14e:	441a      	add	r2, r3
 800b150:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b152:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b156:	60bb      	str	r3, [r7, #8]
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	441a      	add	r2, r3
 800b15c:	4ba6      	ldr	r3, [pc, #664]	; (800b3f8 <utils_sha1_process+0x108c>)
 800b15e:	4413      	add	r3, r2
 800b160:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b162:	4413      	add	r3, r2
 800b164:	65bb      	str	r3, [r7, #88]	; 0x58
 800b166:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b168:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b16c:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(49));
 800b16e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b172:	405a      	eors	r2, r3
 800b174:	697b      	ldr	r3, [r7, #20]
 800b176:	405a      	eors	r2, r3
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	4053      	eors	r3, r2
 800b17c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b17e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b180:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b184:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b186:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b188:	4019      	ands	r1, r3
 800b18a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800b18c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b18e:	4318      	orrs	r0, r3
 800b190:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b192:	4003      	ands	r3, r0
 800b194:	430b      	orrs	r3, r1
 800b196:	441a      	add	r2, r3
 800b198:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b19a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b19e:	60fb      	str	r3, [r7, #12]
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	441a      	add	r2, r3
 800b1a4:	4b94      	ldr	r3, [pc, #592]	; (800b3f8 <utils_sha1_process+0x108c>)
 800b1a6:	4413      	add	r3, r2
 800b1a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b1aa:	4413      	add	r3, r2
 800b1ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b1ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b1b0:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b1b4:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(50));
 800b1b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b1b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1ba:	405a      	eors	r2, r3
 800b1bc:	69bb      	ldr	r3, [r7, #24]
 800b1be:	405a      	eors	r2, r3
 800b1c0:	693b      	ldr	r3, [r7, #16]
 800b1c2:	4053      	eors	r3, r2
 800b1c4:	64bb      	str	r3, [r7, #72]	; 0x48
 800b1c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b1c8:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b1cc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b1ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b1d0:	4019      	ands	r1, r3
 800b1d2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b1d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b1d6:	4318      	orrs	r0, r3
 800b1d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b1da:	4003      	ands	r3, r0
 800b1dc:	430b      	orrs	r3, r1
 800b1de:	441a      	add	r2, r3
 800b1e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b1e2:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b1e6:	613b      	str	r3, [r7, #16]
 800b1e8:	693b      	ldr	r3, [r7, #16]
 800b1ea:	441a      	add	r2, r3
 800b1ec:	4b82      	ldr	r3, [pc, #520]	; (800b3f8 <utils_sha1_process+0x108c>)
 800b1ee:	4413      	add	r3, r2
 800b1f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b1f2:	4413      	add	r3, r2
 800b1f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b1f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b1f8:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b1fc:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(51));
 800b1fe:	68ba      	ldr	r2, [r7, #8]
 800b200:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b202:	405a      	eors	r2, r3
 800b204:	69fb      	ldr	r3, [r7, #28]
 800b206:	405a      	eors	r2, r3
 800b208:	697b      	ldr	r3, [r7, #20]
 800b20a:	4053      	eors	r3, r2
 800b20c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b20e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b210:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b214:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800b216:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b218:	4019      	ands	r1, r3
 800b21a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800b21c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b21e:	4318      	orrs	r0, r3
 800b220:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b222:	4003      	ands	r3, r0
 800b224:	430b      	orrs	r3, r1
 800b226:	441a      	add	r2, r3
 800b228:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b22a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b22e:	617b      	str	r3, [r7, #20]
 800b230:	697b      	ldr	r3, [r7, #20]
 800b232:	441a      	add	r2, r3
 800b234:	4b70      	ldr	r3, [pc, #448]	; (800b3f8 <utils_sha1_process+0x108c>)
 800b236:	4413      	add	r3, r2
 800b238:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b23a:	4413      	add	r3, r2
 800b23c:	653b      	str	r3, [r7, #80]	; 0x50
 800b23e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b240:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b244:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(52));
 800b246:	68fa      	ldr	r2, [r7, #12]
 800b248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b24a:	405a      	eors	r2, r3
 800b24c:	6a3b      	ldr	r3, [r7, #32]
 800b24e:	405a      	eors	r2, r3
 800b250:	69bb      	ldr	r3, [r7, #24]
 800b252:	4053      	eors	r3, r2
 800b254:	64bb      	str	r3, [r7, #72]	; 0x48
 800b256:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b258:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b25c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b25e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b260:	4019      	ands	r1, r3
 800b262:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800b264:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b266:	4318      	orrs	r0, r3
 800b268:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b26a:	4003      	ands	r3, r0
 800b26c:	430b      	orrs	r3, r1
 800b26e:	441a      	add	r2, r3
 800b270:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b272:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b276:	61bb      	str	r3, [r7, #24]
 800b278:	69bb      	ldr	r3, [r7, #24]
 800b27a:	441a      	add	r2, r3
 800b27c:	4b5e      	ldr	r3, [pc, #376]	; (800b3f8 <utils_sha1_process+0x108c>)
 800b27e:	4413      	add	r3, r2
 800b280:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b282:	4413      	add	r3, r2
 800b284:	657b      	str	r3, [r7, #84]	; 0x54
 800b286:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b288:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b28c:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(53));
 800b28e:	693a      	ldr	r2, [r7, #16]
 800b290:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b292:	405a      	eors	r2, r3
 800b294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b296:	405a      	eors	r2, r3
 800b298:	69fb      	ldr	r3, [r7, #28]
 800b29a:	4053      	eors	r3, r2
 800b29c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b29e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b2a0:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b2a4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b2a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2a8:	4019      	ands	r1, r3
 800b2aa:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800b2ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2ae:	4318      	orrs	r0, r3
 800b2b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b2b2:	4003      	ands	r3, r0
 800b2b4:	430b      	orrs	r3, r1
 800b2b6:	441a      	add	r2, r3
 800b2b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b2ba:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b2be:	61fb      	str	r3, [r7, #28]
 800b2c0:	69fb      	ldr	r3, [r7, #28]
 800b2c2:	441a      	add	r2, r3
 800b2c4:	4b4c      	ldr	r3, [pc, #304]	; (800b3f8 <utils_sha1_process+0x108c>)
 800b2c6:	4413      	add	r3, r2
 800b2c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b2ca:	4413      	add	r3, r2
 800b2cc:	65bb      	str	r3, [r7, #88]	; 0x58
 800b2ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2d0:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b2d4:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(54));
 800b2d6:	697a      	ldr	r2, [r7, #20]
 800b2d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b2da:	405a      	eors	r2, r3
 800b2dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2de:	405a      	eors	r2, r3
 800b2e0:	6a3b      	ldr	r3, [r7, #32]
 800b2e2:	4053      	eors	r3, r2
 800b2e4:	64bb      	str	r3, [r7, #72]	; 0x48
 800b2e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b2e8:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b2ec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b2ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2f0:	4019      	ands	r1, r3
 800b2f2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800b2f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2f6:	4318      	orrs	r0, r3
 800b2f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2fa:	4003      	ands	r3, r0
 800b2fc:	430b      	orrs	r3, r1
 800b2fe:	441a      	add	r2, r3
 800b300:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b302:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b306:	623b      	str	r3, [r7, #32]
 800b308:	6a3b      	ldr	r3, [r7, #32]
 800b30a:	441a      	add	r2, r3
 800b30c:	4b3a      	ldr	r3, [pc, #232]	; (800b3f8 <utils_sha1_process+0x108c>)
 800b30e:	4413      	add	r3, r2
 800b310:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b312:	4413      	add	r3, r2
 800b314:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b316:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b318:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b31c:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(55));
 800b31e:	69ba      	ldr	r2, [r7, #24]
 800b320:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b322:	405a      	eors	r2, r3
 800b324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b326:	405a      	eors	r2, r3
 800b328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b32a:	4053      	eors	r3, r2
 800b32c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b32e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b330:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b334:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b336:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b338:	4019      	ands	r1, r3
 800b33a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b33c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b33e:	4318      	orrs	r0, r3
 800b340:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b342:	4003      	ands	r3, r0
 800b344:	430b      	orrs	r3, r1
 800b346:	441a      	add	r2, r3
 800b348:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b34a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b34e:	627b      	str	r3, [r7, #36]	; 0x24
 800b350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b352:	441a      	add	r2, r3
 800b354:	4b28      	ldr	r3, [pc, #160]	; (800b3f8 <utils_sha1_process+0x108c>)
 800b356:	4413      	add	r3, r2
 800b358:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b35a:	4413      	add	r3, r2
 800b35c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b35e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b360:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b364:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(56));
 800b366:	69fa      	ldr	r2, [r7, #28]
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	405a      	eors	r2, r3
 800b36c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b36e:	405a      	eors	r2, r3
 800b370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b372:	4053      	eors	r3, r2
 800b374:	64bb      	str	r3, [r7, #72]	; 0x48
 800b376:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b378:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b37c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800b37e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b380:	4019      	ands	r1, r3
 800b382:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800b384:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b386:	4318      	orrs	r0, r3
 800b388:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b38a:	4003      	ands	r3, r0
 800b38c:	430b      	orrs	r3, r1
 800b38e:	441a      	add	r2, r3
 800b390:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b392:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b396:	62bb      	str	r3, [r7, #40]	; 0x28
 800b398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b39a:	441a      	add	r2, r3
 800b39c:	4b16      	ldr	r3, [pc, #88]	; (800b3f8 <utils_sha1_process+0x108c>)
 800b39e:	4413      	add	r3, r2
 800b3a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b3a2:	4413      	add	r3, r2
 800b3a4:	653b      	str	r3, [r7, #80]	; 0x50
 800b3a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b3a8:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b3ac:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(57));
 800b3ae:	6a3a      	ldr	r2, [r7, #32]
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	405a      	eors	r2, r3
 800b3b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3b6:	405a      	eors	r2, r3
 800b3b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3ba:	4053      	eors	r3, r2
 800b3bc:	64bb      	str	r3, [r7, #72]	; 0x48
 800b3be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b3c0:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b3c4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b3c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b3c8:	4019      	ands	r1, r3
 800b3ca:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800b3cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b3ce:	4318      	orrs	r0, r3
 800b3d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b3d2:	4003      	ands	r3, r0
 800b3d4:	430b      	orrs	r3, r1
 800b3d6:	441a      	add	r2, r3
 800b3d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b3da:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b3de:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b3e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3e2:	441a      	add	r2, r3
 800b3e4:	4b04      	ldr	r3, [pc, #16]	; (800b3f8 <utils_sha1_process+0x108c>)
 800b3e6:	4413      	add	r3, r2
 800b3e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b3ea:	4413      	add	r3, r2
 800b3ec:	657b      	str	r3, [r7, #84]	; 0x54
 800b3ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b3f0:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b3f4:	e002      	b.n	800b3fc <utils_sha1_process+0x1090>
 800b3f6:	bf00      	nop
 800b3f8:	8f1bbcdc 	.word	0x8f1bbcdc
 800b3fc:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(58));
 800b3fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b400:	693b      	ldr	r3, [r7, #16]
 800b402:	405a      	eors	r2, r3
 800b404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b406:	405a      	eors	r2, r3
 800b408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b40a:	4053      	eors	r3, r2
 800b40c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b40e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b410:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b414:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b416:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b418:	4019      	ands	r1, r3
 800b41a:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800b41c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b41e:	4318      	orrs	r0, r3
 800b420:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b422:	4003      	ands	r3, r0
 800b424:	430b      	orrs	r3, r1
 800b426:	441a      	add	r2, r3
 800b428:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b42a:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b42e:	633b      	str	r3, [r7, #48]	; 0x30
 800b430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b432:	441a      	add	r2, r3
 800b434:	4ba6      	ldr	r3, [pc, #664]	; (800b6d0 <utils_sha1_process+0x1364>)
 800b436:	4413      	add	r3, r2
 800b438:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b43a:	4413      	add	r3, r2
 800b43c:	65bb      	str	r3, [r7, #88]	; 0x58
 800b43e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b440:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b444:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(59));
 800b446:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b448:	697b      	ldr	r3, [r7, #20]
 800b44a:	405a      	eors	r2, r3
 800b44c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b44e:	405a      	eors	r2, r3
 800b450:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b452:	4053      	eors	r3, r2
 800b454:	64bb      	str	r3, [r7, #72]	; 0x48
 800b456:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b458:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b45c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b45e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b460:	4019      	ands	r1, r3
 800b462:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800b464:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b466:	4318      	orrs	r0, r3
 800b468:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b46a:	4003      	ands	r3, r0
 800b46c:	430b      	orrs	r3, r1
 800b46e:	441a      	add	r2, r3
 800b470:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b472:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b476:	637b      	str	r3, [r7, #52]	; 0x34
 800b478:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b47a:	441a      	add	r2, r3
 800b47c:	4b94      	ldr	r3, [pc, #592]	; (800b6d0 <utils_sha1_process+0x1364>)
 800b47e:	4413      	add	r3, r2
 800b480:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b482:	4413      	add	r3, r2
 800b484:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b486:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b488:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b48c:	657b      	str	r3, [r7, #84]	; 0x54
#undef F

#define F(x,y,z) (x ^ y ^ z)
#define K 0xCA62C1D6

    P(A, B, C, D, E, R(60));
 800b48e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b490:	69bb      	ldr	r3, [r7, #24]
 800b492:	405a      	eors	r2, r3
 800b494:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b496:	405a      	eors	r2, r3
 800b498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b49a:	4053      	eors	r3, r2
 800b49c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b49e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4a0:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b4a4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b4a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b4a8:	4059      	eors	r1, r3
 800b4aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b4ac:	404b      	eors	r3, r1
 800b4ae:	441a      	add	r2, r3
 800b4b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b4b2:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b4b6:	63bb      	str	r3, [r7, #56]	; 0x38
 800b4b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4ba:	441a      	add	r2, r3
 800b4bc:	4b85      	ldr	r3, [pc, #532]	; (800b6d4 <utils_sha1_process+0x1368>)
 800b4be:	4413      	add	r3, r2
 800b4c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b4c2:	4413      	add	r3, r2
 800b4c4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b4c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b4c8:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b4cc:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(61));
 800b4ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b4d0:	69fb      	ldr	r3, [r7, #28]
 800b4d2:	405a      	eors	r2, r3
 800b4d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b4d6:	405a      	eors	r2, r3
 800b4d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b4da:	4053      	eors	r3, r2
 800b4dc:	64bb      	str	r3, [r7, #72]	; 0x48
 800b4de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4e0:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b4e4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800b4e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b4e8:	4059      	eors	r1, r3
 800b4ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b4ec:	404b      	eors	r3, r1
 800b4ee:	441a      	add	r2, r3
 800b4f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b4f2:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b4f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b4f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b4fa:	441a      	add	r2, r3
 800b4fc:	4b75      	ldr	r3, [pc, #468]	; (800b6d4 <utils_sha1_process+0x1368>)
 800b4fe:	4413      	add	r3, r2
 800b500:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b502:	4413      	add	r3, r2
 800b504:	653b      	str	r3, [r7, #80]	; 0x50
 800b506:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b508:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b50c:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(62));
 800b50e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b510:	6a3b      	ldr	r3, [r7, #32]
 800b512:	405a      	eors	r2, r3
 800b514:	68bb      	ldr	r3, [r7, #8]
 800b516:	405a      	eors	r2, r3
 800b518:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b51a:	4053      	eors	r3, r2
 800b51c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b51e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b520:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b524:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b526:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b528:	4059      	eors	r1, r3
 800b52a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b52c:	404b      	eors	r3, r1
 800b52e:	441a      	add	r2, r3
 800b530:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b532:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b536:	643b      	str	r3, [r7, #64]	; 0x40
 800b538:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b53a:	441a      	add	r2, r3
 800b53c:	4b65      	ldr	r3, [pc, #404]	; (800b6d4 <utils_sha1_process+0x1368>)
 800b53e:	4413      	add	r3, r2
 800b540:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b542:	4413      	add	r3, r2
 800b544:	657b      	str	r3, [r7, #84]	; 0x54
 800b546:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b548:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b54c:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(63));
 800b54e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b552:	405a      	eors	r2, r3
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	405a      	eors	r2, r3
 800b558:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b55a:	4053      	eors	r3, r2
 800b55c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b55e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b560:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b564:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b566:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b568:	4059      	eors	r1, r3
 800b56a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b56c:	404b      	eors	r3, r1
 800b56e:	441a      	add	r2, r3
 800b570:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b572:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b576:	647b      	str	r3, [r7, #68]	; 0x44
 800b578:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b57a:	441a      	add	r2, r3
 800b57c:	4b55      	ldr	r3, [pc, #340]	; (800b6d4 <utils_sha1_process+0x1368>)
 800b57e:	4413      	add	r3, r2
 800b580:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b582:	4413      	add	r3, r2
 800b584:	65bb      	str	r3, [r7, #88]	; 0x58
 800b586:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b588:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b58c:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(64));
 800b58e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b592:	405a      	eors	r2, r3
 800b594:	693b      	ldr	r3, [r7, #16]
 800b596:	405a      	eors	r2, r3
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	4053      	eors	r3, r2
 800b59c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b59e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b5a0:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b5a4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b5a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b5a8:	4059      	eors	r1, r3
 800b5aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b5ac:	404b      	eors	r3, r1
 800b5ae:	441a      	add	r2, r3
 800b5b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b5b2:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b5b6:	60bb      	str	r3, [r7, #8]
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	441a      	add	r2, r3
 800b5bc:	4b45      	ldr	r3, [pc, #276]	; (800b6d4 <utils_sha1_process+0x1368>)
 800b5be:	4413      	add	r3, r2
 800b5c0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b5c2:	4413      	add	r3, r2
 800b5c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b5c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b5c8:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b5cc:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(65));
 800b5ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b5d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5d2:	405a      	eors	r2, r3
 800b5d4:	697b      	ldr	r3, [r7, #20]
 800b5d6:	405a      	eors	r2, r3
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	4053      	eors	r3, r2
 800b5dc:	64bb      	str	r3, [r7, #72]	; 0x48
 800b5de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b5e0:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b5e4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b5e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b5e8:	4059      	eors	r1, r3
 800b5ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b5ec:	404b      	eors	r3, r1
 800b5ee:	441a      	add	r2, r3
 800b5f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b5f2:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b5f6:	60fb      	str	r3, [r7, #12]
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	441a      	add	r2, r3
 800b5fc:	4b35      	ldr	r3, [pc, #212]	; (800b6d4 <utils_sha1_process+0x1368>)
 800b5fe:	4413      	add	r3, r2
 800b600:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b602:	4413      	add	r3, r2
 800b604:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b606:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b608:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b60c:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(66));
 800b60e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b612:	405a      	eors	r2, r3
 800b614:	69bb      	ldr	r3, [r7, #24]
 800b616:	405a      	eors	r2, r3
 800b618:	693b      	ldr	r3, [r7, #16]
 800b61a:	4053      	eors	r3, r2
 800b61c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b61e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b620:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b624:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800b626:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b628:	4059      	eors	r1, r3
 800b62a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b62c:	404b      	eors	r3, r1
 800b62e:	441a      	add	r2, r3
 800b630:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b632:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b636:	613b      	str	r3, [r7, #16]
 800b638:	693b      	ldr	r3, [r7, #16]
 800b63a:	441a      	add	r2, r3
 800b63c:	4b25      	ldr	r3, [pc, #148]	; (800b6d4 <utils_sha1_process+0x1368>)
 800b63e:	4413      	add	r3, r2
 800b640:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b642:	4413      	add	r3, r2
 800b644:	653b      	str	r3, [r7, #80]	; 0x50
 800b646:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b648:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b64c:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(67));
 800b64e:	68ba      	ldr	r2, [r7, #8]
 800b650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b652:	405a      	eors	r2, r3
 800b654:	69fb      	ldr	r3, [r7, #28]
 800b656:	405a      	eors	r2, r3
 800b658:	697b      	ldr	r3, [r7, #20]
 800b65a:	4053      	eors	r3, r2
 800b65c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b65e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b660:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b664:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b666:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b668:	4059      	eors	r1, r3
 800b66a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b66c:	404b      	eors	r3, r1
 800b66e:	441a      	add	r2, r3
 800b670:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b672:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b676:	617b      	str	r3, [r7, #20]
 800b678:	697b      	ldr	r3, [r7, #20]
 800b67a:	441a      	add	r2, r3
 800b67c:	4b15      	ldr	r3, [pc, #84]	; (800b6d4 <utils_sha1_process+0x1368>)
 800b67e:	4413      	add	r3, r2
 800b680:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b682:	4413      	add	r3, r2
 800b684:	657b      	str	r3, [r7, #84]	; 0x54
 800b686:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b688:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b68c:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(68));
 800b68e:	68fa      	ldr	r2, [r7, #12]
 800b690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b692:	405a      	eors	r2, r3
 800b694:	6a3b      	ldr	r3, [r7, #32]
 800b696:	405a      	eors	r2, r3
 800b698:	69bb      	ldr	r3, [r7, #24]
 800b69a:	4053      	eors	r3, r2
 800b69c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b69e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b6a0:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b6a4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b6a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b6a8:	4059      	eors	r1, r3
 800b6aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b6ac:	404b      	eors	r3, r1
 800b6ae:	441a      	add	r2, r3
 800b6b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b6b2:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b6b6:	61bb      	str	r3, [r7, #24]
 800b6b8:	69bb      	ldr	r3, [r7, #24]
 800b6ba:	441a      	add	r2, r3
 800b6bc:	4b05      	ldr	r3, [pc, #20]	; (800b6d4 <utils_sha1_process+0x1368>)
 800b6be:	4413      	add	r3, r2
 800b6c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b6c2:	4413      	add	r3, r2
 800b6c4:	65bb      	str	r3, [r7, #88]	; 0x58
 800b6c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b6c8:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b6cc:	e004      	b.n	800b6d8 <utils_sha1_process+0x136c>
 800b6ce:	bf00      	nop
 800b6d0:	8f1bbcdc 	.word	0x8f1bbcdc
 800b6d4:	ca62c1d6 	.word	0xca62c1d6
 800b6d8:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(69));
 800b6da:	693a      	ldr	r2, [r7, #16]
 800b6dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6de:	405a      	eors	r2, r3
 800b6e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6e2:	405a      	eors	r2, r3
 800b6e4:	69fb      	ldr	r3, [r7, #28]
 800b6e6:	4053      	eors	r3, r2
 800b6e8:	64bb      	str	r3, [r7, #72]	; 0x48
 800b6ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b6ec:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b6f0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b6f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b6f4:	4059      	eors	r1, r3
 800b6f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b6f8:	404b      	eors	r3, r1
 800b6fa:	441a      	add	r2, r3
 800b6fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b6fe:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b702:	61fb      	str	r3, [r7, #28]
 800b704:	69fb      	ldr	r3, [r7, #28]
 800b706:	441a      	add	r2, r3
 800b708:	4ba5      	ldr	r3, [pc, #660]	; (800b9a0 <utils_sha1_process+0x1634>)
 800b70a:	4413      	add	r3, r2
 800b70c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b70e:	4413      	add	r3, r2
 800b710:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b712:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b714:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b718:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(70));
 800b71a:	697a      	ldr	r2, [r7, #20]
 800b71c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b71e:	405a      	eors	r2, r3
 800b720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b722:	405a      	eors	r2, r3
 800b724:	6a3b      	ldr	r3, [r7, #32]
 800b726:	4053      	eors	r3, r2
 800b728:	64bb      	str	r3, [r7, #72]	; 0x48
 800b72a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b72c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b730:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b732:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b734:	4059      	eors	r1, r3
 800b736:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b738:	404b      	eors	r3, r1
 800b73a:	441a      	add	r2, r3
 800b73c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b73e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b742:	623b      	str	r3, [r7, #32]
 800b744:	6a3b      	ldr	r3, [r7, #32]
 800b746:	441a      	add	r2, r3
 800b748:	4b95      	ldr	r3, [pc, #596]	; (800b9a0 <utils_sha1_process+0x1634>)
 800b74a:	4413      	add	r3, r2
 800b74c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b74e:	4413      	add	r3, r2
 800b750:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b752:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b754:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b758:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(71));
 800b75a:	69ba      	ldr	r2, [r7, #24]
 800b75c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b75e:	405a      	eors	r2, r3
 800b760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b762:	405a      	eors	r2, r3
 800b764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b766:	4053      	eors	r3, r2
 800b768:	64bb      	str	r3, [r7, #72]	; 0x48
 800b76a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b76c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b770:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800b772:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b774:	4059      	eors	r1, r3
 800b776:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b778:	404b      	eors	r3, r1
 800b77a:	441a      	add	r2, r3
 800b77c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b77e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b782:	627b      	str	r3, [r7, #36]	; 0x24
 800b784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b786:	441a      	add	r2, r3
 800b788:	4b85      	ldr	r3, [pc, #532]	; (800b9a0 <utils_sha1_process+0x1634>)
 800b78a:	4413      	add	r3, r2
 800b78c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b78e:	4413      	add	r3, r2
 800b790:	653b      	str	r3, [r7, #80]	; 0x50
 800b792:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b794:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b798:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(72));
 800b79a:	69fa      	ldr	r2, [r7, #28]
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	405a      	eors	r2, r3
 800b7a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7a2:	405a      	eors	r2, r3
 800b7a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7a6:	4053      	eors	r3, r2
 800b7a8:	64bb      	str	r3, [r7, #72]	; 0x48
 800b7aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b7ac:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b7b0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b7b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b7b4:	4059      	eors	r1, r3
 800b7b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b7b8:	404b      	eors	r3, r1
 800b7ba:	441a      	add	r2, r3
 800b7bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b7be:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b7c2:	62bb      	str	r3, [r7, #40]	; 0x28
 800b7c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7c6:	441a      	add	r2, r3
 800b7c8:	4b75      	ldr	r3, [pc, #468]	; (800b9a0 <utils_sha1_process+0x1634>)
 800b7ca:	4413      	add	r3, r2
 800b7cc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b7ce:	4413      	add	r3, r2
 800b7d0:	657b      	str	r3, [r7, #84]	; 0x54
 800b7d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7d4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b7d8:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(73));
 800b7da:	6a3a      	ldr	r2, [r7, #32]
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	405a      	eors	r2, r3
 800b7e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b7e2:	405a      	eors	r2, r3
 800b7e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7e6:	4053      	eors	r3, r2
 800b7e8:	64bb      	str	r3, [r7, #72]	; 0x48
 800b7ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b7ec:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b7f0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b7f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7f4:	4059      	eors	r1, r3
 800b7f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b7f8:	404b      	eors	r3, r1
 800b7fa:	441a      	add	r2, r3
 800b7fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b7fe:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b802:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b806:	441a      	add	r2, r3
 800b808:	4b65      	ldr	r3, [pc, #404]	; (800b9a0 <utils_sha1_process+0x1634>)
 800b80a:	4413      	add	r3, r2
 800b80c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b80e:	4413      	add	r3, r2
 800b810:	65bb      	str	r3, [r7, #88]	; 0x58
 800b812:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b814:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b818:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(74));
 800b81a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b81c:	693b      	ldr	r3, [r7, #16]
 800b81e:	405a      	eors	r2, r3
 800b820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b822:	405a      	eors	r2, r3
 800b824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b826:	4053      	eors	r3, r2
 800b828:	64bb      	str	r3, [r7, #72]	; 0x48
 800b82a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b82c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b830:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b832:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b834:	4059      	eors	r1, r3
 800b836:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b838:	404b      	eors	r3, r1
 800b83a:	441a      	add	r2, r3
 800b83c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b83e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b842:	633b      	str	r3, [r7, #48]	; 0x30
 800b844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b846:	441a      	add	r2, r3
 800b848:	4b55      	ldr	r3, [pc, #340]	; (800b9a0 <utils_sha1_process+0x1634>)
 800b84a:	4413      	add	r3, r2
 800b84c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b84e:	4413      	add	r3, r2
 800b850:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b852:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b854:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b858:	657b      	str	r3, [r7, #84]	; 0x54
    P(A, B, C, D, E, R(75));
 800b85a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	405a      	eors	r2, r3
 800b860:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b862:	405a      	eors	r2, r3
 800b864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b866:	4053      	eors	r3, r2
 800b868:	64bb      	str	r3, [r7, #72]	; 0x48
 800b86a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b86c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b870:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b872:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b874:	4059      	eors	r1, r3
 800b876:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b878:	404b      	eors	r3, r1
 800b87a:	441a      	add	r2, r3
 800b87c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b87e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b882:	637b      	str	r3, [r7, #52]	; 0x34
 800b884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b886:	441a      	add	r2, r3
 800b888:	4b45      	ldr	r3, [pc, #276]	; (800b9a0 <utils_sha1_process+0x1634>)
 800b88a:	4413      	add	r3, r2
 800b88c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b88e:	4413      	add	r3, r2
 800b890:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b892:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b894:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b898:	65bb      	str	r3, [r7, #88]	; 0x58
    P(E, A, B, C, D, R(76));
 800b89a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b89c:	69bb      	ldr	r3, [r7, #24]
 800b89e:	405a      	eors	r2, r3
 800b8a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b8a2:	405a      	eors	r2, r3
 800b8a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8a6:	4053      	eors	r3, r2
 800b8a8:	64bb      	str	r3, [r7, #72]	; 0x48
 800b8aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b8ac:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b8b0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800b8b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b8b4:	4059      	eors	r1, r3
 800b8b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b8b8:	404b      	eors	r3, r1
 800b8ba:	441a      	add	r2, r3
 800b8bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b8be:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b8c2:	63bb      	str	r3, [r7, #56]	; 0x38
 800b8c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8c6:	441a      	add	r2, r3
 800b8c8:	4b35      	ldr	r3, [pc, #212]	; (800b9a0 <utils_sha1_process+0x1634>)
 800b8ca:	4413      	add	r3, r2
 800b8cc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b8ce:	4413      	add	r3, r2
 800b8d0:	653b      	str	r3, [r7, #80]	; 0x50
 800b8d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b8d4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b8d8:	65fb      	str	r3, [r7, #92]	; 0x5c
    P(D, E, A, B, C, R(77));
 800b8da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b8dc:	69fb      	ldr	r3, [r7, #28]
 800b8de:	405a      	eors	r2, r3
 800b8e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8e2:	405a      	eors	r2, r3
 800b8e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b8e6:	4053      	eors	r3, r2
 800b8e8:	64bb      	str	r3, [r7, #72]	; 0x48
 800b8ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b8ec:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b8f0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b8f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b8f4:	4059      	eors	r1, r3
 800b8f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b8f8:	404b      	eors	r3, r1
 800b8fa:	441a      	add	r2, r3
 800b8fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b8fe:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b902:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b904:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b906:	441a      	add	r2, r3
 800b908:	4b25      	ldr	r3, [pc, #148]	; (800b9a0 <utils_sha1_process+0x1634>)
 800b90a:	4413      	add	r3, r2
 800b90c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b90e:	4413      	add	r3, r2
 800b910:	657b      	str	r3, [r7, #84]	; 0x54
 800b912:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b914:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b918:	64fb      	str	r3, [r7, #76]	; 0x4c
    P(C, D, E, A, B, R(78));
 800b91a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b91c:	6a3b      	ldr	r3, [r7, #32]
 800b91e:	405a      	eors	r2, r3
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	405a      	eors	r2, r3
 800b924:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b926:	4053      	eors	r3, r2
 800b928:	64bb      	str	r3, [r7, #72]	; 0x48
 800b92a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b92c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b930:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b932:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b934:	4059      	eors	r1, r3
 800b936:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b938:	404b      	eors	r3, r1
 800b93a:	441a      	add	r2, r3
 800b93c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b93e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b942:	643b      	str	r3, [r7, #64]	; 0x40
 800b944:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b946:	441a      	add	r2, r3
 800b948:	4b15      	ldr	r3, [pc, #84]	; (800b9a0 <utils_sha1_process+0x1634>)
 800b94a:	4413      	add	r3, r2
 800b94c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b94e:	4413      	add	r3, r2
 800b950:	65bb      	str	r3, [r7, #88]	; 0x58
 800b952:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b954:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b958:	653b      	str	r3, [r7, #80]	; 0x50
    P(B, C, D, E, A, R(79));
 800b95a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b95c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b95e:	405a      	eors	r2, r3
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	405a      	eors	r2, r3
 800b964:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b966:	4053      	eors	r3, r2
 800b968:	64bb      	str	r3, [r7, #72]	; 0x48
 800b96a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b96c:	ea4f 62f3 	mov.w	r2, r3, ror #27
 800b970:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b972:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b974:	4059      	eors	r1, r3
 800b976:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b978:	404b      	eors	r3, r1
 800b97a:	441a      	add	r2, r3
 800b97c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b97e:	ea4f 73f3 	mov.w	r3, r3, ror #31
 800b982:	647b      	str	r3, [r7, #68]	; 0x44
 800b984:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b986:	441a      	add	r2, r3
 800b988:	4b05      	ldr	r3, [pc, #20]	; (800b9a0 <utils_sha1_process+0x1634>)
 800b98a:	4413      	add	r3, r2
 800b98c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b98e:	4413      	add	r3, r2
 800b990:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b992:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b994:	ea4f 03b3 	mov.w	r3, r3, ror #2
 800b998:	657b      	str	r3, [r7, #84]	; 0x54

#undef K
#undef F

    ctx->state[0] += A;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	689a      	ldr	r2, [r3, #8]
 800b99e:	e001      	b.n	800b9a4 <utils_sha1_process+0x1638>
 800b9a0:	ca62c1d6 	.word	0xca62c1d6
 800b9a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b9a6:	441a      	add	r2, r3
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	609a      	str	r2, [r3, #8]
    ctx->state[1] += B;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	68da      	ldr	r2, [r3, #12]
 800b9b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b9b2:	441a      	add	r2, r3
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	60da      	str	r2, [r3, #12]
    ctx->state[2] += C;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	691a      	ldr	r2, [r3, #16]
 800b9bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b9be:	441a      	add	r2, r3
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	611a      	str	r2, [r3, #16]
    ctx->state[3] += D;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	695a      	ldr	r2, [r3, #20]
 800b9c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b9ca:	441a      	add	r2, r3
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	615a      	str	r2, [r3, #20]
    ctx->state[4] += E;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	699a      	ldr	r2, [r3, #24]
 800b9d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9d6:	441a      	add	r2, r3
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	619a      	str	r2, [r3, #24]
}
 800b9dc:	bf00      	nop
 800b9de:	3764      	adds	r7, #100	; 0x64
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e6:	4770      	bx	lr

0800b9e8 <utils_sha1_update>:

/*
 * SHA-1 process buffer
 */
void utils_sha1_update(iot_sha1_context *ctx, const unsigned char *input, size_t ilen)
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b086      	sub	sp, #24
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	60f8      	str	r0, [r7, #12]
 800b9f0:	60b9      	str	r1, [r7, #8]
 800b9f2:	607a      	str	r2, [r7, #4]
    size_t fill;
    uint32_t left;

    if (ilen == 0) {
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d059      	beq.n	800baae <utils_sha1_update+0xc6>
        return;
    }

    left = ctx->total[0] & 0x3F;
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ba02:	617b      	str	r3, [r7, #20]
    fill = 64 - left;
 800ba04:	697b      	ldr	r3, [r7, #20]
 800ba06:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800ba0a:	613b      	str	r3, [r7, #16]

    ctx->total[0] += (uint32_t) ilen;
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	681a      	ldr	r2, [r3, #0]
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	441a      	add	r2, r3
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	601a      	str	r2, [r3, #0]
    ctx->total[0] &= 0xFFFFFFFF;
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	681a      	ldr	r2, [r3, #0]
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	601a      	str	r2, [r3, #0]

    if (ctx->total[0] < (uint32_t) ilen) {
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	687a      	ldr	r2, [r7, #4]
 800ba26:	429a      	cmp	r2, r3
 800ba28:	d904      	bls.n	800ba34 <utils_sha1_update+0x4c>
        ctx->total[1]++;
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	685b      	ldr	r3, [r3, #4]
 800ba2e:	1c5a      	adds	r2, r3, #1
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	605a      	str	r2, [r3, #4]
    }

    if (left && ilen >= fill) {
 800ba34:	697b      	ldr	r3, [r7, #20]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d028      	beq.n	800ba8c <utils_sha1_update+0xa4>
 800ba3a:	687a      	ldr	r2, [r7, #4]
 800ba3c:	693b      	ldr	r3, [r7, #16]
 800ba3e:	429a      	cmp	r2, r3
 800ba40:	d324      	bcc.n	800ba8c <utils_sha1_update+0xa4>
        memcpy((void *)(ctx->buffer + left), input, fill);
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	f103 021c 	add.w	r2, r3, #28
 800ba48:	697b      	ldr	r3, [r7, #20]
 800ba4a:	4413      	add	r3, r2
 800ba4c:	693a      	ldr	r2, [r7, #16]
 800ba4e:	68b9      	ldr	r1, [r7, #8]
 800ba50:	4618      	mov	r0, r3
 800ba52:	f001 fc23 	bl	800d29c <memcpy>
        utils_sha1_process(ctx, ctx->buffer);
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	331c      	adds	r3, #28
 800ba5a:	4619      	mov	r1, r3
 800ba5c:	68f8      	ldr	r0, [r7, #12]
 800ba5e:	f7fe fc85 	bl	800a36c <utils_sha1_process>
        input += fill;
 800ba62:	68ba      	ldr	r2, [r7, #8]
 800ba64:	693b      	ldr	r3, [r7, #16]
 800ba66:	4413      	add	r3, r2
 800ba68:	60bb      	str	r3, [r7, #8]
        ilen  -= fill;
 800ba6a:	687a      	ldr	r2, [r7, #4]
 800ba6c:	693b      	ldr	r3, [r7, #16]
 800ba6e:	1ad3      	subs	r3, r2, r3
 800ba70:	607b      	str	r3, [r7, #4]
        left = 0;
 800ba72:	2300      	movs	r3, #0
 800ba74:	617b      	str	r3, [r7, #20]
    }

    while (ilen >= 64) {
 800ba76:	e009      	b.n	800ba8c <utils_sha1_update+0xa4>
        utils_sha1_process(ctx, input);
 800ba78:	68b9      	ldr	r1, [r7, #8]
 800ba7a:	68f8      	ldr	r0, [r7, #12]
 800ba7c:	f7fe fc76 	bl	800a36c <utils_sha1_process>
        input += 64;
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	3340      	adds	r3, #64	; 0x40
 800ba84:	60bb      	str	r3, [r7, #8]
        ilen  -= 64;
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	3b40      	subs	r3, #64	; 0x40
 800ba8a:	607b      	str	r3, [r7, #4]
    while (ilen >= 64) {
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	2b3f      	cmp	r3, #63	; 0x3f
 800ba90:	d8f2      	bhi.n	800ba78 <utils_sha1_update+0x90>
    }

    if (ilen > 0) {
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d00b      	beq.n	800bab0 <utils_sha1_update+0xc8>
        memcpy((void *)(ctx->buffer + left), input, ilen);
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	f103 021c 	add.w	r2, r3, #28
 800ba9e:	697b      	ldr	r3, [r7, #20]
 800baa0:	4413      	add	r3, r2
 800baa2:	687a      	ldr	r2, [r7, #4]
 800baa4:	68b9      	ldr	r1, [r7, #8]
 800baa6:	4618      	mov	r0, r3
 800baa8:	f001 fbf8 	bl	800d29c <memcpy>
 800baac:	e000      	b.n	800bab0 <utils_sha1_update+0xc8>
        return;
 800baae:	bf00      	nop
    }
}
 800bab0:	3718      	adds	r7, #24
 800bab2:	46bd      	mov	sp, r7
 800bab4:	bd80      	pop	{r7, pc}
	...

0800bab8 <utils_sha1_finish>:

/*
 * SHA-1 final digest
 */
void utils_sha1_finish(iot_sha1_context *ctx, unsigned char output[20])
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	b088      	sub	sp, #32
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
 800bac0:	6039      	str	r1, [r7, #0]
    uint32_t last, padn;
    uint32_t high, low;
    unsigned char msglen[8];

    high = (ctx->total[0] >> 29)
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	0f5a      	lsrs	r2, r3, #29
           | (ctx->total[1] <<  3);
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	685b      	ldr	r3, [r3, #4]
 800bacc:	00db      	lsls	r3, r3, #3
    high = (ctx->total[0] >> 29)
 800bace:	4313      	orrs	r3, r2
 800bad0:	61fb      	str	r3, [r7, #28]
    low  = (ctx->total[0] <<  3);
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	00db      	lsls	r3, r3, #3
 800bad8:	61bb      	str	r3, [r7, #24]

    IOT_SHA1_PUT_UINT32_BE(high, msglen, 0);
 800bada:	69fb      	ldr	r3, [r7, #28]
 800badc:	0e1b      	lsrs	r3, r3, #24
 800bade:	b2db      	uxtb	r3, r3
 800bae0:	723b      	strb	r3, [r7, #8]
 800bae2:	69fb      	ldr	r3, [r7, #28]
 800bae4:	0c1b      	lsrs	r3, r3, #16
 800bae6:	b2db      	uxtb	r3, r3
 800bae8:	727b      	strb	r3, [r7, #9]
 800baea:	69fb      	ldr	r3, [r7, #28]
 800baec:	0a1b      	lsrs	r3, r3, #8
 800baee:	b2db      	uxtb	r3, r3
 800baf0:	72bb      	strb	r3, [r7, #10]
 800baf2:	69fb      	ldr	r3, [r7, #28]
 800baf4:	b2db      	uxtb	r3, r3
 800baf6:	72fb      	strb	r3, [r7, #11]
    IOT_SHA1_PUT_UINT32_BE(low,  msglen, 4);
 800baf8:	69bb      	ldr	r3, [r7, #24]
 800bafa:	0e1b      	lsrs	r3, r3, #24
 800bafc:	b2db      	uxtb	r3, r3
 800bafe:	733b      	strb	r3, [r7, #12]
 800bb00:	69bb      	ldr	r3, [r7, #24]
 800bb02:	0c1b      	lsrs	r3, r3, #16
 800bb04:	b2db      	uxtb	r3, r3
 800bb06:	737b      	strb	r3, [r7, #13]
 800bb08:	69bb      	ldr	r3, [r7, #24]
 800bb0a:	0a1b      	lsrs	r3, r3, #8
 800bb0c:	b2db      	uxtb	r3, r3
 800bb0e:	73bb      	strb	r3, [r7, #14]
 800bb10:	69bb      	ldr	r3, [r7, #24]
 800bb12:	b2db      	uxtb	r3, r3
 800bb14:	73fb      	strb	r3, [r7, #15]

    last = ctx->total[0] & 0x3F;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bb1e:	617b      	str	r3, [r7, #20]
    padn = (last < 56) ? (56 - last) : (120 - last);
 800bb20:	697b      	ldr	r3, [r7, #20]
 800bb22:	2b37      	cmp	r3, #55	; 0x37
 800bb24:	d803      	bhi.n	800bb2e <utils_sha1_finish+0x76>
 800bb26:	697b      	ldr	r3, [r7, #20]
 800bb28:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800bb2c:	e002      	b.n	800bb34 <utils_sha1_finish+0x7c>
 800bb2e:	697b      	ldr	r3, [r7, #20]
 800bb30:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 800bb34:	613b      	str	r3, [r7, #16]

    utils_sha1_update(ctx, iot_sha1_padding, padn);
 800bb36:	693a      	ldr	r2, [r7, #16]
 800bb38:	494a      	ldr	r1, [pc, #296]	; (800bc64 <utils_sha1_finish+0x1ac>)
 800bb3a:	6878      	ldr	r0, [r7, #4]
 800bb3c:	f7ff ff54 	bl	800b9e8 <utils_sha1_update>
    utils_sha1_update(ctx, msglen, 8);
 800bb40:	f107 0308 	add.w	r3, r7, #8
 800bb44:	2208      	movs	r2, #8
 800bb46:	4619      	mov	r1, r3
 800bb48:	6878      	ldr	r0, [r7, #4]
 800bb4a:	f7ff ff4d 	bl	800b9e8 <utils_sha1_update>

    IOT_SHA1_PUT_UINT32_BE(ctx->state[0], output,  0);
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	689b      	ldr	r3, [r3, #8]
 800bb52:	0e1b      	lsrs	r3, r3, #24
 800bb54:	b2da      	uxtb	r2, r3
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	701a      	strb	r2, [r3, #0]
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	689b      	ldr	r3, [r3, #8]
 800bb5e:	0c1a      	lsrs	r2, r3, #16
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	3301      	adds	r3, #1
 800bb64:	b2d2      	uxtb	r2, r2
 800bb66:	701a      	strb	r2, [r3, #0]
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	689b      	ldr	r3, [r3, #8]
 800bb6c:	0a1a      	lsrs	r2, r3, #8
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	3302      	adds	r3, #2
 800bb72:	b2d2      	uxtb	r2, r2
 800bb74:	701a      	strb	r2, [r3, #0]
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	689a      	ldr	r2, [r3, #8]
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	3303      	adds	r3, #3
 800bb7e:	b2d2      	uxtb	r2, r2
 800bb80:	701a      	strb	r2, [r3, #0]
    IOT_SHA1_PUT_UINT32_BE(ctx->state[1], output,  4);
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	68db      	ldr	r3, [r3, #12]
 800bb86:	0e1a      	lsrs	r2, r3, #24
 800bb88:	683b      	ldr	r3, [r7, #0]
 800bb8a:	3304      	adds	r3, #4
 800bb8c:	b2d2      	uxtb	r2, r2
 800bb8e:	701a      	strb	r2, [r3, #0]
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	68db      	ldr	r3, [r3, #12]
 800bb94:	0c1a      	lsrs	r2, r3, #16
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	3305      	adds	r3, #5
 800bb9a:	b2d2      	uxtb	r2, r2
 800bb9c:	701a      	strb	r2, [r3, #0]
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	68db      	ldr	r3, [r3, #12]
 800bba2:	0a1a      	lsrs	r2, r3, #8
 800bba4:	683b      	ldr	r3, [r7, #0]
 800bba6:	3306      	adds	r3, #6
 800bba8:	b2d2      	uxtb	r2, r2
 800bbaa:	701a      	strb	r2, [r3, #0]
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	68da      	ldr	r2, [r3, #12]
 800bbb0:	683b      	ldr	r3, [r7, #0]
 800bbb2:	3307      	adds	r3, #7
 800bbb4:	b2d2      	uxtb	r2, r2
 800bbb6:	701a      	strb	r2, [r3, #0]
    IOT_SHA1_PUT_UINT32_BE(ctx->state[2], output,  8);
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	691b      	ldr	r3, [r3, #16]
 800bbbc:	0e1a      	lsrs	r2, r3, #24
 800bbbe:	683b      	ldr	r3, [r7, #0]
 800bbc0:	3308      	adds	r3, #8
 800bbc2:	b2d2      	uxtb	r2, r2
 800bbc4:	701a      	strb	r2, [r3, #0]
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	691b      	ldr	r3, [r3, #16]
 800bbca:	0c1a      	lsrs	r2, r3, #16
 800bbcc:	683b      	ldr	r3, [r7, #0]
 800bbce:	3309      	adds	r3, #9
 800bbd0:	b2d2      	uxtb	r2, r2
 800bbd2:	701a      	strb	r2, [r3, #0]
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	691b      	ldr	r3, [r3, #16]
 800bbd8:	0a1a      	lsrs	r2, r3, #8
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	330a      	adds	r3, #10
 800bbde:	b2d2      	uxtb	r2, r2
 800bbe0:	701a      	strb	r2, [r3, #0]
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	691a      	ldr	r2, [r3, #16]
 800bbe6:	683b      	ldr	r3, [r7, #0]
 800bbe8:	330b      	adds	r3, #11
 800bbea:	b2d2      	uxtb	r2, r2
 800bbec:	701a      	strb	r2, [r3, #0]
    IOT_SHA1_PUT_UINT32_BE(ctx->state[3], output, 12);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	695b      	ldr	r3, [r3, #20]
 800bbf2:	0e1a      	lsrs	r2, r3, #24
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	330c      	adds	r3, #12
 800bbf8:	b2d2      	uxtb	r2, r2
 800bbfa:	701a      	strb	r2, [r3, #0]
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	695b      	ldr	r3, [r3, #20]
 800bc00:	0c1a      	lsrs	r2, r3, #16
 800bc02:	683b      	ldr	r3, [r7, #0]
 800bc04:	330d      	adds	r3, #13
 800bc06:	b2d2      	uxtb	r2, r2
 800bc08:	701a      	strb	r2, [r3, #0]
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	695b      	ldr	r3, [r3, #20]
 800bc0e:	0a1a      	lsrs	r2, r3, #8
 800bc10:	683b      	ldr	r3, [r7, #0]
 800bc12:	330e      	adds	r3, #14
 800bc14:	b2d2      	uxtb	r2, r2
 800bc16:	701a      	strb	r2, [r3, #0]
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	695a      	ldr	r2, [r3, #20]
 800bc1c:	683b      	ldr	r3, [r7, #0]
 800bc1e:	330f      	adds	r3, #15
 800bc20:	b2d2      	uxtb	r2, r2
 800bc22:	701a      	strb	r2, [r3, #0]
    IOT_SHA1_PUT_UINT32_BE(ctx->state[4], output, 16);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	699b      	ldr	r3, [r3, #24]
 800bc28:	0e1a      	lsrs	r2, r3, #24
 800bc2a:	683b      	ldr	r3, [r7, #0]
 800bc2c:	3310      	adds	r3, #16
 800bc2e:	b2d2      	uxtb	r2, r2
 800bc30:	701a      	strb	r2, [r3, #0]
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	699b      	ldr	r3, [r3, #24]
 800bc36:	0c1a      	lsrs	r2, r3, #16
 800bc38:	683b      	ldr	r3, [r7, #0]
 800bc3a:	3311      	adds	r3, #17
 800bc3c:	b2d2      	uxtb	r2, r2
 800bc3e:	701a      	strb	r2, [r3, #0]
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	699b      	ldr	r3, [r3, #24]
 800bc44:	0a1a      	lsrs	r2, r3, #8
 800bc46:	683b      	ldr	r3, [r7, #0]
 800bc48:	3312      	adds	r3, #18
 800bc4a:	b2d2      	uxtb	r2, r2
 800bc4c:	701a      	strb	r2, [r3, #0]
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	699a      	ldr	r2, [r3, #24]
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	3313      	adds	r3, #19
 800bc56:	b2d2      	uxtb	r2, r2
 800bc58:	701a      	strb	r2, [r3, #0]
}
 800bc5a:	bf00      	nop
 800bc5c:	3720      	adds	r7, #32
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}
 800bc62:	bf00      	nop
 800bc64:	0800e360 	.word	0x0800e360

0800bc68 <PC_printf>:
 * ÊäÈë²ÎÊý: Ê¹ÓÃ·½·¨Í¬printf
 * ·µ »Ø Öµ: ÎÞ
 * Ëµ    Ã÷£ºhuartx´¦ÐÞ¸ÄÐèÒªµÄ´®¿Ú
 */
void PC_printf(const char *format, ...)
{
 800bc68:	b40f      	push	{r0, r1, r2, r3}
 800bc6a:	b580      	push	{r7, lr}
 800bc6c:	b09c      	sub	sp, #112	; 0x70
 800bc6e:	af00      	add	r7, sp, #0
	va_list args;
	uint32_t length;
	uint8_t txbuf[100] = {0};
 800bc70:	2300      	movs	r3, #0
 800bc72:	607b      	str	r3, [r7, #4]
 800bc74:	f107 0308 	add.w	r3, r7, #8
 800bc78:	2260      	movs	r2, #96	; 0x60
 800bc7a:	2100      	movs	r1, #0
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	f001 fb1b 	bl	800d2b8 <memset>

	va_start(args, format);
 800bc82:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800bc86:	66bb      	str	r3, [r7, #104]	; 0x68
	length = vsnprintf((char *)txbuf, sizeof(txbuf), (char *)format, args);
 800bc88:	1d38      	adds	r0, r7, #4
 800bc8a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bc8c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800bc8e:	2164      	movs	r1, #100	; 0x64
 800bc90:	f001 fc38 	bl	800d504 <vsniprintf>
 800bc94:	4603      	mov	r3, r0
 800bc96:	66fb      	str	r3, [r7, #108]	; 0x6c
	va_end(args);
	HAL_UART_Transmit(&PcUart, (uint8_t *)txbuf, length, HAL_MAX_DELAY);
 800bc98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bc9a:	b29a      	uxth	r2, r3
 800bc9c:	1d39      	adds	r1, r7, #4
 800bc9e:	f04f 33ff 	mov.w	r3, #4294967295
 800bca2:	4808      	ldr	r0, [pc, #32]	; (800bcc4 <PC_printf+0x5c>)
 800bca4:	f7fa f881 	bl	8005daa <HAL_UART_Transmit>
	memset(txbuf, 0, 100);
 800bca8:	1d3b      	adds	r3, r7, #4
 800bcaa:	2264      	movs	r2, #100	; 0x64
 800bcac:	2100      	movs	r1, #0
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f001 fb02 	bl	800d2b8 <memset>
}
 800bcb4:	bf00      	nop
 800bcb6:	3770      	adds	r7, #112	; 0x70
 800bcb8:	46bd      	mov	sp, r7
 800bcba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bcbe:	b004      	add	sp, #16
 800bcc0:	4770      	bx	lr
 800bcc2:	bf00      	nop
 800bcc4:	20000b2c 	.word	0x20000b2c

0800bcc8 <IOT_Connect>:
 * 			 0 Ê§°Ü
 * Ëµ    Ã÷£º
 */

uint8_t IOT_Connect(void)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b0ba      	sub	sp, #232	; 0xe8
 800bccc:	af02      	add	r7, sp, #8

	PC_printf("½øÈëÁ¬½ÓÔÆ·þÎñÆ÷º¯Êý\r\n");
 800bcce:	4846      	ldr	r0, [pc, #280]	; (800bde8 <IOT_Connect+0x120>)
 800bcd0:	f7ff ffca 	bl	800bc68 <PC_printf>
	uint32_t len;
	char temp[128];

	MQTTPacket_connectData data = MQTTPacket_connectData_initializer;//ÅäÖÃ²¿·Ö¿É±äÍ·²¿µÄÖµ
 800bcd4:	4a45      	ldr	r2, [pc, #276]	; (800bdec <IOT_Connect+0x124>)
 800bcd6:	1d3b      	adds	r3, r7, #4
 800bcd8:	4611      	mov	r1, r2
 800bcda:	2258      	movs	r2, #88	; 0x58
 800bcdc:	4618      	mov	r0, r3
 800bcde:	f001 fadd 	bl	800d29c <memcpy>

	buflen = sizeof(buf);
 800bce2:	4b43      	ldr	r3, [pc, #268]	; (800bdf0 <IOT_Connect+0x128>)
 800bce4:	22c8      	movs	r2, #200	; 0xc8
 800bce6:	801a      	strh	r2, [r3, #0]
	memset(buf,0,buflen);
 800bce8:	4b41      	ldr	r3, [pc, #260]	; (800bdf0 <IOT_Connect+0x128>)
 800bcea:	881b      	ldrh	r3, [r3, #0]
 800bcec:	461a      	mov	r2, r3
 800bcee:	2100      	movs	r1, #0
 800bcf0:	4840      	ldr	r0, [pc, #256]	; (800bdf4 <IOT_Connect+0x12c>)
 800bcf2:	f001 fae1 	bl	800d2b8 <memset>

	memset(ClientID,128,0);                                               //¿Í»§¶ËIDµÄ»º³åÇøÈ«²¿ÇåÁã
	sprintf(ClientID,"%s|securemode=3,signmethod=hmacsha1|",DEVICENAME);  //¹¹½¨¿Í»§¶ËID£¬²¢´æÈë»º³åÇø
 800bcf6:	4a40      	ldr	r2, [pc, #256]	; (800bdf8 <IOT_Connect+0x130>)
 800bcf8:	4940      	ldr	r1, [pc, #256]	; (800bdfc <IOT_Connect+0x134>)
 800bcfa:	4841      	ldr	r0, [pc, #260]	; (800be00 <IOT_Connect+0x138>)
 800bcfc:	f001 fb9e 	bl	800d43c <siprintf>

	memset(Username,128,0);                                               //ÓÃ»§ÃûµÄ»º³åÇøÈ«²¿ÇåÁã
	sprintf(Username,"%s&%s",DEVICENAME,PRODUCTKEY);                      //¹¹½¨ÓÃ»§Ãû£¬²¢´æÈë»º³åÇø
 800bd00:	4b40      	ldr	r3, [pc, #256]	; (800be04 <IOT_Connect+0x13c>)
 800bd02:	4a3d      	ldr	r2, [pc, #244]	; (800bdf8 <IOT_Connect+0x130>)
 800bd04:	4940      	ldr	r1, [pc, #256]	; (800be08 <IOT_Connect+0x140>)
 800bd06:	4841      	ldr	r0, [pc, #260]	; (800be0c <IOT_Connect+0x144>)
 800bd08:	f001 fb98 	bl	800d43c <siprintf>

	Username_len = strlen(Username);
 800bd0c:	483f      	ldr	r0, [pc, #252]	; (800be0c <IOT_Connect+0x144>)
 800bd0e:	f7f4 fa5f 	bl	80001d0 <strlen>
 800bd12:	4603      	mov	r3, r0
 800bd14:	b2da      	uxtb	r2, r3
 800bd16:	4b3e      	ldr	r3, [pc, #248]	; (800be10 <IOT_Connect+0x148>)
 800bd18:	701a      	strb	r2, [r3, #0]

	memset(temp,128,0);                                                                      //ÁÙÊ±»º³åÇøÈ«²¿ÇåÁã
	sprintf(temp,"clientId%sdeviceName%sproductKey%s",DEVICENAME,DEVICENAME,PRODUCTKEY);     //¹¹½¨¼ÓÃÜÊ±µÄÃ÷ÎÄ
 800bd1a:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 800bd1e:	4b39      	ldr	r3, [pc, #228]	; (800be04 <IOT_Connect+0x13c>)
 800bd20:	9300      	str	r3, [sp, #0]
 800bd22:	4b35      	ldr	r3, [pc, #212]	; (800bdf8 <IOT_Connect+0x130>)
 800bd24:	4a34      	ldr	r2, [pc, #208]	; (800bdf8 <IOT_Connect+0x130>)
 800bd26:	493b      	ldr	r1, [pc, #236]	; (800be14 <IOT_Connect+0x14c>)
 800bd28:	f001 fb88 	bl	800d43c <siprintf>
	utils_hmac_sha1(temp,strlen(temp),Password,DEVICESECRE,DEVICESECRE_LEN);                 //ÒÔDeviceSecretÎªÃØÔ¿¶ÔtempÖÐµÄÃ÷ÎÄ£¬½øÐÐhmacsha1¼ÓÃÜ£¬½á¹û¾ÍÊÇÃÜÂë£¬²¢±£´æµ½»º³åÇøÖÐ
 800bd2c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800bd30:	4618      	mov	r0, r3
 800bd32:	f7f4 fa4d 	bl	80001d0 <strlen>
 800bd36:	4603      	mov	r3, r0
 800bd38:	4619      	mov	r1, r3
 800bd3a:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 800bd3e:	2320      	movs	r3, #32
 800bd40:	9300      	str	r3, [sp, #0]
 800bd42:	4b35      	ldr	r3, [pc, #212]	; (800be18 <IOT_Connect+0x150>)
 800bd44:	4a35      	ldr	r2, [pc, #212]	; (800be1c <IOT_Connect+0x154>)
 800bd46:	f7fe f9d1 	bl	800a0ec <utils_hmac_sha1>
	Password_len = strlen(Password);                                                         //¼ÆËãÓÃ»§ÃûµÄ³¤¶È
 800bd4a:	4834      	ldr	r0, [pc, #208]	; (800be1c <IOT_Connect+0x154>)
 800bd4c:	f7f4 fa40 	bl	80001d0 <strlen>
 800bd50:	4603      	mov	r3, r0
 800bd52:	b2da      	uxtb	r2, r3
 800bd54:	4b32      	ldr	r3, [pc, #200]	; (800be20 <IOT_Connect+0x158>)
 800bd56:	701a      	strb	r2, [r3, #0]

	PC_printf("ClientId:%s\r\n",ClientID);
 800bd58:	4929      	ldr	r1, [pc, #164]	; (800be00 <IOT_Connect+0x138>)
 800bd5a:	4832      	ldr	r0, [pc, #200]	; (800be24 <IOT_Connect+0x15c>)
 800bd5c:	f7ff ff84 	bl	800bc68 <PC_printf>
	PC_printf("Username:%s\r\n",Username);
 800bd60:	492a      	ldr	r1, [pc, #168]	; (800be0c <IOT_Connect+0x144>)
 800bd62:	4831      	ldr	r0, [pc, #196]	; (800be28 <IOT_Connect+0x160>)
 800bd64:	f7ff ff80 	bl	800bc68 <PC_printf>
	PC_printf("Password:%s\r\n",Password);
 800bd68:	492c      	ldr	r1, [pc, #176]	; (800be1c <IOT_Connect+0x154>)
 800bd6a:	4830      	ldr	r0, [pc, #192]	; (800be2c <IOT_Connect+0x164>)
 800bd6c:	f7ff ff7c 	bl	800bc68 <PC_printf>

	data.MQTTVersion = 3;
 800bd70:	2303      	movs	r3, #3
 800bd72:	733b      	strb	r3, [r7, #12]
	data.clientID.cstring = ClientID;						//¿Í»§¶Ë±êÊ¶£¬ÓÃÓÚÇø·ÖÃ¿¸ö¿Í»§¶ËxxxÎª×Ô¶¨Òå£¬ºóÃæÎª¹Ì¶¨¸ñÊ½
 800bd74:	4b22      	ldr	r3, [pc, #136]	; (800be00 <IOT_Connect+0x138>)
 800bd76:	613b      	str	r3, [r7, #16]
	data.keepAliveInterval = 70;							//±£»î¼ÆÊ±Æ÷£¬¶¨ÒåÁË·þÎñÆ÷ÊÕµ½¿Í»§¶ËÏûÏ¢µÄ×î´óÊ±¼ä¼ä¸ô,µ¥Î»ÊÇÃë
 800bd78:	2346      	movs	r3, #70	; 0x46
 800bd7a:	83bb      	strh	r3, [r7, #28]
	data.cleansession = 1;									//¸Ã±êÖ¾ÖÃ1·þÎñÆ÷±ØÐë¶ªÆúÖ®Ç°±£³ÖµÄ¿Í»§¶ËµÄÐÅÏ¢£¬½«¸ÃÁ¬½ÓÊÓÎª¡°²»´æÔÚ¡±
 800bd7c:	2301      	movs	r3, #1
 800bd7e:	77bb      	strb	r3, [r7, #30]
	data.username.cstring = Username;						//ÓÃ»§Ãû DeviceName&ProductKey
 800bd80:	4b22      	ldr	r3, [pc, #136]	; (800be0c <IOT_Connect+0x144>)
 800bd82:	647b      	str	r3, [r7, #68]	; 0x44
	data.password.cstring = Password;						//ÃÜÂë£¬¹¤¾ßÉú³É
 800bd84:	4b25      	ldr	r3, [pc, #148]	; (800be1c <IOT_Connect+0x154>)
 800bd86:	653b      	str	r3, [r7, #80]	; 0x50

	len = MQTTSerialize_connect(buf, buflen, &data); 		/*1 ¹¹ÔìÁ¬½Ó±¨ÎÄ*/
 800bd88:	4b19      	ldr	r3, [pc, #100]	; (800bdf0 <IOT_Connect+0x128>)
 800bd8a:	881b      	ldrh	r3, [r3, #0]
 800bd8c:	4619      	mov	r1, r3
 800bd8e:	1d3b      	adds	r3, r7, #4
 800bd90:	461a      	mov	r2, r3
 800bd92:	4818      	ldr	r0, [pc, #96]	; (800bdf4 <IOT_Connect+0x12c>)
 800bd94:	f000 fa10 	bl	800c1b8 <MQTTSerialize_connect>
 800bd98:	4603      	mov	r3, r0
 800bd9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	transport_sendPacketBuffer(3,buf, len);				//·¢ËÍÁ¬½ÓÇëÇó
 800bd9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bda2:	461a      	mov	r2, r3
 800bda4:	4913      	ldr	r1, [pc, #76]	; (800bdf4 <IOT_Connect+0x12c>)
 800bda6:	2003      	movs	r0, #3
 800bda8:	f000 fdfc 	bl	800c9a4 <transport_sendPacketBuffer>
	//	PC_printf("Connect Success!\r\n");
	//	IotConnect_Flag=1;
	//	return 1;

	/*****************/
	if (MQTTPacket_read(buf, buflen, transport_getdata)== CONNACK)
 800bdac:	4b10      	ldr	r3, [pc, #64]	; (800bdf0 <IOT_Connect+0x128>)
 800bdae:	881b      	ldrh	r3, [r3, #0]
 800bdb0:	4a1f      	ldr	r2, [pc, #124]	; (800be30 <IOT_Connect+0x168>)
 800bdb2:	4619      	mov	r1, r3
 800bdb4:	480f      	ldr	r0, [pc, #60]	; (800bdf4 <IOT_Connect+0x12c>)
 800bdb6:	f000 fc6b 	bl	800c690 <MQTTPacket_read>
 800bdba:	4603      	mov	r3, r0
 800bdbc:	2b02      	cmp	r3, #2
 800bdbe:	d107      	bne.n	800bdd0 <IOT_Connect+0x108>
	{
		PC_printf("Successfully Connect !\r\n");
 800bdc0:	481c      	ldr	r0, [pc, #112]	; (800be34 <IOT_Connect+0x16c>)
 800bdc2:	f7ff ff51 	bl	800bc68 <PC_printf>
		IotConnect_Flag=1;
 800bdc6:	4b1c      	ldr	r3, [pc, #112]	; (800be38 <IOT_Connect+0x170>)
 800bdc8:	2201      	movs	r2, #1
 800bdca:	701a      	strb	r2, [r3, #0]
		return 1;
 800bdcc:	2301      	movs	r3, #1
 800bdce:	e007      	b.n	800bde0 <IOT_Connect+0x118>
	}
	else{
		PC_printf("Connect ERROR!\r\n");
 800bdd0:	481a      	ldr	r0, [pc, #104]	; (800be3c <IOT_Connect+0x174>)
 800bdd2:	f7ff ff49 	bl	800bc68 <PC_printf>
		goto exit;
 800bdd6:	bf00      	nop
	}

	exit:
	PC_printf("Something wrong and EXIT\r\n");
 800bdd8:	4819      	ldr	r0, [pc, #100]	; (800be40 <IOT_Connect+0x178>)
 800bdda:	f7ff ff45 	bl	800bc68 <PC_printf>
	return 0;
 800bdde:	2300      	movs	r3, #0
}
 800bde0:	4618      	mov	r0, r3
 800bde2:	37e0      	adds	r7, #224	; 0xe0
 800bde4:	46bd      	mov	sp, r7
 800bde6:	bd80      	pop	{r7, pc}
 800bde8:	0800e054 	.word	0x0800e054
 800bdec:	0800e174 	.word	0x0800e174
 800bdf0:	2000002c 	.word	0x2000002c
 800bdf4:	20001108 	.word	0x20001108
 800bdf8:	0800e06c 	.word	0x0800e06c
 800bdfc:	0800e074 	.word	0x0800e074
 800be00:	20001084 	.word	0x20001084
 800be04:	0800e09c 	.word	0x0800e09c
 800be08:	0800e0a8 	.word	0x0800e0a8
 800be0c:	20001250 	.word	0x20001250
 800be10:	20001105 	.word	0x20001105
 800be14:	0800e0b0 	.word	0x0800e0b0
 800be18:	0800e0d4 	.word	0x0800e0d4
 800be1c:	200011d0 	.word	0x200011d0
 800be20:	20001104 	.word	0x20001104
 800be24:	0800e0f8 	.word	0x0800e0f8
 800be28:	0800e108 	.word	0x0800e108
 800be2c:	0800e118 	.word	0x0800e118
 800be30:	0800c9ed 	.word	0x0800c9ed
 800be34:	0800e128 	.word	0x0800e128
 800be38:	20000124 	.word	0x20000124
 800be3c:	0800e144 	.word	0x0800e144
 800be40:	0800e158 	.word	0x0800e158

0800be44 <IOT_Ping>:
 * ·µ »Ø Öµ: 0  ±£³ÖÁ¬½Ó³É¹¦
 * 			 1	±£³ÖÁ¬½ÓÊ§°Ü
 * Ëµ    Ã÷£ºÓÃÓÚ±£³Ö·þÎñÆ÷Á¬½Ó
 */
uint8_t IOT_Ping(void)
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b082      	sub	sp, #8
 800be48:	af00      	add	r7, sp, #0
	if(IotConnect_Flag){
 800be4a:	4b18      	ldr	r3, [pc, #96]	; (800beac <IOT_Ping+0x68>)
 800be4c:	781b      	ldrb	r3, [r3, #0]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d027      	beq.n	800bea2 <IOT_Ping+0x5e>

		PC_printf("Ping...\r\n");
 800be52:	4817      	ldr	r0, [pc, #92]	; (800beb0 <IOT_Ping+0x6c>)
 800be54:	f7ff ff08 	bl	800bc68 <PC_printf>
		buflen = sizeof(buf);
 800be58:	4b16      	ldr	r3, [pc, #88]	; (800beb4 <IOT_Ping+0x70>)
 800be5a:	22c8      	movs	r2, #200	; 0xc8
 800be5c:	801a      	strh	r2, [r3, #0]
		uint32_t len;
		len = MQTTSerialize_pingreq(buf, buflen);
 800be5e:	4b15      	ldr	r3, [pc, #84]	; (800beb4 <IOT_Ping+0x70>)
 800be60:	881b      	ldrh	r3, [r3, #0]
 800be62:	4619      	mov	r1, r3
 800be64:	4814      	ldr	r0, [pc, #80]	; (800beb8 <IOT_Ping+0x74>)
 800be66:	f000 facb 	bl	800c400 <MQTTSerialize_pingreq>
 800be6a:	4603      	mov	r3, r0
 800be6c:	607b      	str	r3, [r7, #4]
		transport_sendPacketBuffer(NULL, buf, len);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	461a      	mov	r2, r3
 800be72:	4911      	ldr	r1, [pc, #68]	; (800beb8 <IOT_Ping+0x74>)
 800be74:	2000      	movs	r0, #0
 800be76:	f000 fd95 	bl	800c9a4 <transport_sendPacketBuffer>

		if (MQTTPacket_read(buf, buflen, transport_getdata) == PINGRESP){
 800be7a:	4b0e      	ldr	r3, [pc, #56]	; (800beb4 <IOT_Ping+0x70>)
 800be7c:	881b      	ldrh	r3, [r3, #0]
 800be7e:	4a0f      	ldr	r2, [pc, #60]	; (800bebc <IOT_Ping+0x78>)
 800be80:	4619      	mov	r1, r3
 800be82:	480d      	ldr	r0, [pc, #52]	; (800beb8 <IOT_Ping+0x74>)
 800be84:	f000 fc04 	bl	800c690 <MQTTPacket_read>
 800be88:	4603      	mov	r3, r0
 800be8a:	2b0d      	cmp	r3, #13
 800be8c:	d104      	bne.n	800be98 <IOT_Ping+0x54>
			PC_printf("Pong\r\n");
 800be8e:	480c      	ldr	r0, [pc, #48]	; (800bec0 <IOT_Ping+0x7c>)
 800be90:	f7ff feea 	bl	800bc68 <PC_printf>
			return 0;
 800be94:	2300      	movs	r3, #0
 800be96:	e005      	b.n	800bea4 <IOT_Ping+0x60>
		}
		else {
			PC_printf("OOPS\r\n");
 800be98:	480a      	ldr	r0, [pc, #40]	; (800bec4 <IOT_Ping+0x80>)
 800be9a:	f7ff fee5 	bl	800bc68 <PC_printf>
			return 1;
 800be9e:	2301      	movs	r3, #1
 800bea0:	e000      	b.n	800bea4 <IOT_Ping+0x60>
		}
	}
	return 0;
 800bea2:	2300      	movs	r3, #0
}
 800bea4:	4618      	mov	r0, r3
 800bea6:	3708      	adds	r7, #8
 800bea8:	46bd      	mov	sp, r7
 800beaa:	bd80      	pop	{r7, pc}
 800beac:	20000124 	.word	0x20000124
 800beb0:	0800e1cc 	.word	0x0800e1cc
 800beb4:	2000002c 	.word	0x2000002c
 800beb8:	20001108 	.word	0x20001108
 800bebc:	0800c9ed 	.word	0x0800c9ed
 800bec0:	0800e1d8 	.word	0x0800e1d8
 800bec4:	0800e1e0 	.word	0x0800e1e0

0800bec8 <Creat_JsonMessage>:
 *			"id":"123456",
 *			"params":{"LEDSwitch":0}
 *			}
 */
uint8_t Creat_JsonMessage(char *methodData,char *idData,u_int8_t STATUS,char *Message)
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b086      	sub	sp, #24
 800becc:	af02      	add	r7, sp, #8
 800bece:	60f8      	str	r0, [r7, #12]
 800bed0:	60b9      	str	r1, [r7, #8]
 800bed2:	603b      	str	r3, [r7, #0]
 800bed4:	4613      	mov	r3, r2
 800bed6:	71fb      	strb	r3, [r7, #7]
	sprintf(Message,"{\"method\":\"%s\","
 800bed8:	79fb      	ldrb	r3, [r7, #7]
 800beda:	9300      	str	r3, [sp, #0]
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	68fa      	ldr	r2, [r7, #12]
 800bee0:	4904      	ldr	r1, [pc, #16]	; (800bef4 <Creat_JsonMessage+0x2c>)
 800bee2:	6838      	ldr	r0, [r7, #0]
 800bee4:	f001 faaa 	bl	800d43c <siprintf>
	//
	//		*Message = cJSON_PrintUnformatted(cjson_payload);
	//
	//		cJSON_Delete(cjson_payload);
	/*******************************************************************************************************/
	return 1;
 800bee8:	2301      	movs	r3, #1
}
 800beea:	4618      	mov	r0, r3
 800beec:	3710      	adds	r7, #16
 800beee:	46bd      	mov	sp, r7
 800bef0:	bd80      	pop	{r7, pc}
 800bef2:	bf00      	nop
 800bef4:	0800e1e8 	.word	0x0800e1e8

0800bef8 <IOT_Publish>:
 *
 * Ëµ    Ã÷£º×¢Òâ·¢²¼ÏûÏ¢µÄ¸ñÊ½£¬Ê¹ÓÃCreat_JsonMessage();
 *
 */
uint8_t IOT_Publish(char *pTopic,char *payload)
{
 800bef8:	b5b0      	push	{r4, r5, r7, lr}
 800befa:	b092      	sub	sp, #72	; 0x48
 800befc:	af08      	add	r7, sp, #32
 800befe:	6078      	str	r0, [r7, #4]
 800bf00:	6039      	str	r1, [r7, #0]
	if(IotConnect_Flag){
 800bf02:	4b23      	ldr	r3, [pc, #140]	; (800bf90 <IOT_Publish+0x98>)
 800bf04:	781b      	ldrb	r3, [r3, #0]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d03d      	beq.n	800bf86 <IOT_Publish+0x8e>
		buflen = sizeof(buf);
 800bf0a:	4b22      	ldr	r3, [pc, #136]	; (800bf94 <IOT_Publish+0x9c>)
 800bf0c:	22c8      	movs	r2, #200	; 0xc8
 800bf0e:	801a      	strh	r2, [r3, #0]
		int rc = 0;
 800bf10:	2300      	movs	r3, #0
 800bf12:	627b      	str	r3, [r7, #36]	; 0x24
		int mysock = 0;
 800bf14:	2300      	movs	r3, #0
 800bf16:	623b      	str	r3, [r7, #32]
		int payloadlen = strlen(payload);
 800bf18:	6838      	ldr	r0, [r7, #0]
 800bf1a:	f7f4 f959 	bl	80001d0 <strlen>
 800bf1e:	4603      	mov	r3, r0
 800bf20:	61fb      	str	r3, [r7, #28]
		int len = 0;
 800bf22:	2300      	movs	r3, #0
 800bf24:	61bb      	str	r3, [r7, #24]
		MQTTString topicString = MQTTString_initializer;
 800bf26:	2300      	movs	r3, #0
 800bf28:	60fb      	str	r3, [r7, #12]
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	613b      	str	r3, [r7, #16]
 800bf2e:	2300      	movs	r3, #0
 800bf30:	617b      	str	r3, [r7, #20]
		topicString.cstring = pTopic;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	60fb      	str	r3, [r7, #12]
		len = MQTTSerialize_publish(buf, buflen, 0, 0, 0, 0, topicString, (unsigned char*)payload, payloadlen);//µÚ¶þ¸ö0ÊÇÉèÖÃqosµÈ¼¶£¬°¢ÀïÔÆ½öÖ§³Öqos0ºÍ1
 800bf36:	4b17      	ldr	r3, [pc, #92]	; (800bf94 <IOT_Publish+0x9c>)
 800bf38:	881b      	ldrh	r3, [r3, #0]
 800bf3a:	461d      	mov	r5, r3
 800bf3c:	69fb      	ldr	r3, [r7, #28]
 800bf3e:	9306      	str	r3, [sp, #24]
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	9305      	str	r3, [sp, #20]
 800bf44:	ac02      	add	r4, sp, #8
 800bf46:	f107 030c 	add.w	r3, r7, #12
 800bf4a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bf4e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800bf52:	2300      	movs	r3, #0
 800bf54:	9301      	str	r3, [sp, #4]
 800bf56:	2300      	movs	r3, #0
 800bf58:	9300      	str	r3, [sp, #0]
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	4629      	mov	r1, r5
 800bf60:	480d      	ldr	r0, [pc, #52]	; (800bf98 <IOT_Publish+0xa0>)
 800bf62:	f000 fc05 	bl	800c770 <MQTTSerialize_publish>
 800bf66:	61b8      	str	r0, [r7, #24]
		rc = transport_sendPacketBuffer(mysock, (unsigned char*)buf, len);
 800bf68:	69ba      	ldr	r2, [r7, #24]
 800bf6a:	490b      	ldr	r1, [pc, #44]	; (800bf98 <IOT_Publish+0xa0>)
 800bf6c:	6a38      	ldr	r0, [r7, #32]
 800bf6e:	f000 fd19 	bl	800c9a4 <transport_sendPacketBuffer>
 800bf72:	6278      	str	r0, [r7, #36]	; 0x24
		PC_printf("Message:%s\r\n",buf);//
 800bf74:	4908      	ldr	r1, [pc, #32]	; (800bf98 <IOT_Publish+0xa0>)
 800bf76:	4809      	ldr	r0, [pc, #36]	; (800bf9c <IOT_Publish+0xa4>)
 800bf78:	f7ff fe76 	bl	800bc68 <PC_printf>
		PC_printf("Successfully Published\r\n");
 800bf7c:	4808      	ldr	r0, [pc, #32]	; (800bfa0 <IOT_Publish+0xa8>)
 800bf7e:	f7ff fe73 	bl	800bc68 <PC_printf>
		return 1;
 800bf82:	2301      	movs	r3, #1
 800bf84:	e000      	b.n	800bf88 <IOT_Publish+0x90>
	}
	return 0;
 800bf86:	2300      	movs	r3, #0
}
 800bf88:	4618      	mov	r0, r3
 800bf8a:	3728      	adds	r7, #40	; 0x28
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	bdb0      	pop	{r4, r5, r7, pc}
 800bf90:	20000124 	.word	0x20000124
 800bf94:	2000002c 	.word	0x2000002c
 800bf98:	20001108 	.word	0x20001108
 800bf9c:	0800e234 	.word	0x0800e234
 800bfa0:	0800e244 	.word	0x0800e244

0800bfa4 <IOT_Subscribe>:
 *
 * Ëµ    Ã÷£ºÕâÀïÖ»ÓÃÓÚ¶©ÔÄÖ÷Ìâ£¬½¨Á¢Á¬½Óºó¶©ÔÄÒ»´Î¼´¿É
 *
 */
uint8_t IOT_Subscribe(char *pTopic)
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b08e      	sub	sp, #56	; 0x38
 800bfa8:	af04      	add	r7, sp, #16
 800bfaa:	6078      	str	r0, [r7, #4]
	if(IotConnect_Flag){
 800bfac:	4b25      	ldr	r3, [pc, #148]	; (800c044 <IOT_Subscribe+0xa0>)
 800bfae:	781b      	ldrb	r3, [r3, #0]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d042      	beq.n	800c03a <IOT_Subscribe+0x96>
		buflen = sizeof(buf);
 800bfb4:	4b24      	ldr	r3, [pc, #144]	; (800c048 <IOT_Subscribe+0xa4>)
 800bfb6:	22c8      	movs	r2, #200	; 0xc8
 800bfb8:	801a      	strh	r2, [r3, #0]
		int mysock = 0;
 800bfba:	2300      	movs	r3, #0
 800bfbc:	627b      	str	r3, [r7, #36]	; 0x24
		int msgid = 1;
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	623b      	str	r3, [r7, #32]
		int req_qos = 0;
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	617b      	str	r3, [r7, #20]
		int rc = 0;
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	61fb      	str	r3, [r7, #28]
		int len = 0;
 800bfca:	2300      	movs	r3, #0
 800bfcc:	61bb      	str	r3, [r7, #24]
		MQTTString topicString = MQTTString_initializer;
 800bfce:	2300      	movs	r3, #0
 800bfd0:	60bb      	str	r3, [r7, #8]
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	60fb      	str	r3, [r7, #12]
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	613b      	str	r3, [r7, #16]
		topicString.cstring = pTopic;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	60bb      	str	r3, [r7, #8]

		len = MQTTSerialize_subscribe(buf, buflen, 0, msgid, 1, &topicString, &req_qos);
 800bfde:	4b1a      	ldr	r3, [pc, #104]	; (800c048 <IOT_Subscribe+0xa4>)
 800bfe0:	881b      	ldrh	r3, [r3, #0]
 800bfe2:	4619      	mov	r1, r3
 800bfe4:	6a3b      	ldr	r3, [r7, #32]
 800bfe6:	b29a      	uxth	r2, r3
 800bfe8:	f107 0314 	add.w	r3, r7, #20
 800bfec:	9302      	str	r3, [sp, #8]
 800bfee:	f107 0308 	add.w	r3, r7, #8
 800bff2:	9301      	str	r3, [sp, #4]
 800bff4:	2301      	movs	r3, #1
 800bff6:	9300      	str	r3, [sp, #0]
 800bff8:	4613      	mov	r3, r2
 800bffa:	2200      	movs	r2, #0
 800bffc:	4813      	ldr	r0, [pc, #76]	; (800c04c <IOT_Subscribe+0xa8>)
 800bffe:	f000 fc54 	bl	800c8aa <MQTTSerialize_subscribe>
 800c002:	61b8      	str	r0, [r7, #24]
		rc = transport_sendPacketBuffer(mysock, buf, len);
 800c004:	69ba      	ldr	r2, [r7, #24]
 800c006:	4911      	ldr	r1, [pc, #68]	; (800c04c <IOT_Subscribe+0xa8>)
 800c008:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c00a:	f000 fccb 	bl	800c9a4 <transport_sendPacketBuffer>
 800c00e:	61f8      	str	r0, [r7, #28]

		//µÈ´ý·þÎñÆ÷´ð¸´
		//SUBACK
		if (MQTTPacket_read(buf, buflen, transport_getdata) == SUBACK) 	/* µÈ´ý suback */
 800c010:	4b0d      	ldr	r3, [pc, #52]	; (800c048 <IOT_Subscribe+0xa4>)
 800c012:	881b      	ldrh	r3, [r3, #0]
 800c014:	4a0e      	ldr	r2, [pc, #56]	; (800c050 <IOT_Subscribe+0xac>)
 800c016:	4619      	mov	r1, r3
 800c018:	480c      	ldr	r0, [pc, #48]	; (800c04c <IOT_Subscribe+0xa8>)
 800c01a:	f000 fb39 	bl	800c690 <MQTTPacket_read>
 800c01e:	4603      	mov	r3, r0
 800c020:	2b09      	cmp	r3, #9
 800c022:	d104      	bne.n	800c02e <IOT_Subscribe+0x8a>
		{
			PC_printf("Successfully Subscribed !\r\n");
 800c024:	480b      	ldr	r0, [pc, #44]	; (800c054 <IOT_Subscribe+0xb0>)
 800c026:	f7ff fe1f 	bl	800bc68 <PC_printf>
			return 1;
 800c02a:	2301      	movs	r3, #1
 800c02c:	e006      	b.n	800c03c <IOT_Subscribe+0x98>
		}
		else
			goto exit;
 800c02e:	bf00      	nop


		exit:
		PC_printf("Subscribe Fail!\r\n");
 800c030:	4809      	ldr	r0, [pc, #36]	; (800c058 <IOT_Subscribe+0xb4>)
 800c032:	f7ff fe19 	bl	800bc68 <PC_printf>
		return 0;
 800c036:	2300      	movs	r3, #0
 800c038:	e000      	b.n	800c03c <IOT_Subscribe+0x98>
	}
	return 0;
 800c03a:	2300      	movs	r3, #0
}
 800c03c:	4618      	mov	r0, r3
 800c03e:	3728      	adds	r7, #40	; 0x28
 800c040:	46bd      	mov	sp, r7
 800c042:	bd80      	pop	{r7, pc}
 800c044:	20000124 	.word	0x20000124
 800c048:	2000002c 	.word	0x2000002c
 800c04c:	20001108 	.word	0x20001108
 800c050:	0800c9ed 	.word	0x0800c9ed
 800c054:	0800e260 	.word	0x0800e260
 800c058:	0800e27c 	.word	0x0800e27c

0800c05c <IOT_TaskHandle>:
 * Ëµ    Ã÷£º·ÅÔÚwhile1ÖÐÑ­»·Ö´ÐÐ
 * 			ÓÃÓÚ´¦Àí¸÷ÖÖIOTÊÂ¼þ
 * 			ÔÚÐèÒªµÄµØ·½½«IotTaskflag.ÖÃ1
 *
 */
void IOT_TaskHandle(void){
 800c05c:	b580      	push	{r7, lr}
 800c05e:	af00      	add	r7, sp, #0
	if(IotConnect_Flag){
 800c060:	4b1b      	ldr	r3, [pc, #108]	; (800c0d0 <IOT_TaskHandle+0x74>)
 800c062:	781b      	ldrb	r3, [r3, #0]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d030      	beq.n	800c0ca <IOT_TaskHandle+0x6e>

//		if(IotTaskflag.IotHandleGetData_task){
//			IotTaskflag.IotHandleGetData_task = 0;
//			IOT_HandleGetData(SubscirbMessage);
//		}
		if(IotTaskflag.IotPing_task){
 800c068:	4b1a      	ldr	r3, [pc, #104]	; (800c0d4 <IOT_TaskHandle+0x78>)
 800c06a:	785b      	ldrb	r3, [r3, #1]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d005      	beq.n	800c07c <IOT_TaskHandle+0x20>
			IotTaskflag.IotPing_task = 0;
 800c070:	4b18      	ldr	r3, [pc, #96]	; (800c0d4 <IOT_TaskHandle+0x78>)
 800c072:	2200      	movs	r2, #0
 800c074:	705a      	strb	r2, [r3, #1]
			IOT_Ping();
 800c076:	f7ff fee5 	bl	800be44 <IOT_Ping>
			return ;
 800c07a:	e027      	b.n	800c0cc <IOT_TaskHandle+0x70>
		}
		if(IotTaskflag.IotPublish_task){
 800c07c:	4b15      	ldr	r3, [pc, #84]	; (800c0d4 <IOT_TaskHandle+0x78>)
 800c07e:	781b      	ldrb	r3, [r3, #0]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d017      	beq.n	800c0b4 <IOT_TaskHandle+0x58>
			IotTaskflag.IotPublish_task = 0;
 800c084:	4b13      	ldr	r3, [pc, #76]	; (800c0d4 <IOT_TaskHandle+0x78>)
 800c086:	2200      	movs	r2, #0
 800c088:	701a      	strb	r2, [r3, #0]
			Creat_JsonMessage("thing.service.property.set", "123456", HAL_GPIO_ReadPin(LD3_GPIO_Port,LD3_Pin),PublishMessage);
 800c08a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c08e:	4812      	ldr	r0, [pc, #72]	; (800c0d8 <IOT_TaskHandle+0x7c>)
 800c090:	f7f6 f8e4 	bl	800225c <HAL_GPIO_ReadPin>
 800c094:	4603      	mov	r3, r0
 800c096:	461a      	mov	r2, r3
 800c098:	4b10      	ldr	r3, [pc, #64]	; (800c0dc <IOT_TaskHandle+0x80>)
 800c09a:	4911      	ldr	r1, [pc, #68]	; (800c0e0 <IOT_TaskHandle+0x84>)
 800c09c:	4811      	ldr	r0, [pc, #68]	; (800c0e4 <IOT_TaskHandle+0x88>)
 800c09e:	f7ff ff13 	bl	800bec8 <Creat_JsonMessage>
			PC_printf("PublishMessage:%s\r\n",PublishMessage);
 800c0a2:	490e      	ldr	r1, [pc, #56]	; (800c0dc <IOT_TaskHandle+0x80>)
 800c0a4:	4810      	ldr	r0, [pc, #64]	; (800c0e8 <IOT_TaskHandle+0x8c>)
 800c0a6:	f7ff fddf 	bl	800bc68 <PC_printf>
			IOT_Publish(P_TOPIC_NAME,PublishMessage);
 800c0aa:	490c      	ldr	r1, [pc, #48]	; (800c0dc <IOT_TaskHandle+0x80>)
 800c0ac:	480f      	ldr	r0, [pc, #60]	; (800c0ec <IOT_TaskHandle+0x90>)
 800c0ae:	f7ff ff23 	bl	800bef8 <IOT_Publish>
			return ;
 800c0b2:	e00b      	b.n	800c0cc <IOT_TaskHandle+0x70>
		}
		if(IotTaskflag.IotSubscribe_task){
 800c0b4:	4b07      	ldr	r3, [pc, #28]	; (800c0d4 <IOT_TaskHandle+0x78>)
 800c0b6:	789b      	ldrb	r3, [r3, #2]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d006      	beq.n	800c0ca <IOT_TaskHandle+0x6e>
			IotTaskflag.IotSubscribe_task = 0;
 800c0bc:	4b05      	ldr	r3, [pc, #20]	; (800c0d4 <IOT_TaskHandle+0x78>)
 800c0be:	2200      	movs	r2, #0
 800c0c0:	709a      	strb	r2, [r3, #2]
			IOT_Subscribe(S_TOPIC_NAME);
 800c0c2:	480b      	ldr	r0, [pc, #44]	; (800c0f0 <IOT_TaskHandle+0x94>)
 800c0c4:	f7ff ff6e 	bl	800bfa4 <IOT_Subscribe>
			return ;
 800c0c8:	e000      	b.n	800c0cc <IOT_TaskHandle+0x70>
		}

	}
	return ;
 800c0ca:	bf00      	nop
}
 800c0cc:	bd80      	pop	{r7, pc}
 800c0ce:	bf00      	nop
 800c0d0:	20000124 	.word	0x20000124
 800c0d4:	200000bc 	.word	0x200000bc
 800c0d8:	40020c00 	.word	0x40020c00
 800c0dc:	200000c0 	.word	0x200000c0
 800c0e0:	0800e290 	.word	0x0800e290
 800c0e4:	0800e298 	.word	0x0800e298
 800c0e8:	0800e2b4 	.word	0x0800e2b4
 800c0ec:	0800e2c8 	.word	0x0800e2c8
 800c0f0:	0800e2fc 	.word	0x0800e2fc

0800c0f4 <MQTTSerialize_connectLength>:
  * Determines the length of the MQTT connect packet that would be produced using the supplied connect options.
  * @param options the options to be used to build the connect packet
  * @return the length of buffer needed to contain the serialized version of the packet
  */
int MQTTSerialize_connectLength(MQTTPacket_connectData* options)
{
 800c0f4:	b590      	push	{r4, r7, lr}
 800c0f6:	b085      	sub	sp, #20
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	6078      	str	r0, [r7, #4]
	int len = 0;
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	60fb      	str	r3, [r7, #12]

	FUNC_ENTRY;

	if (options->MQTTVersion == 3)
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	7a1b      	ldrb	r3, [r3, #8]
 800c104:	2b03      	cmp	r3, #3
 800c106:	d102      	bne.n	800c10e <MQTTSerialize_connectLength+0x1a>
		len = 12; /* variable depending on MQTT or MQIsdp */
 800c108:	230c      	movs	r3, #12
 800c10a:	60fb      	str	r3, [r7, #12]
 800c10c:	e005      	b.n	800c11a <MQTTSerialize_connectLength+0x26>
	else if (options->MQTTVersion == 4)
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	7a1b      	ldrb	r3, [r3, #8]
 800c112:	2b04      	cmp	r3, #4
 800c114:	d101      	bne.n	800c11a <MQTTSerialize_connectLength+0x26>
		len = 10;
 800c116:	230a      	movs	r3, #10
 800c118:	60fb      	str	r3, [r7, #12]

	len += MQTTstrlen(options->clientID)+2;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	330c      	adds	r3, #12
 800c11e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c122:	f000 fa9c 	bl	800c65e <MQTTstrlen>
 800c126:	4603      	mov	r3, r0
 800c128:	3302      	adds	r3, #2
 800c12a:	68fa      	ldr	r2, [r7, #12]
 800c12c:	4413      	add	r3, r2
 800c12e:	60fb      	str	r3, [r7, #12]
	if (options->willFlag)
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	7edb      	ldrb	r3, [r3, #27]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d013      	beq.n	800c160 <MQTTSerialize_connectLength+0x6c>
		len += MQTTstrlen(options->will.topicName)+2 + MQTTstrlen(options->will.message)+2;
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	3324      	adds	r3, #36	; 0x24
 800c13c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c140:	f000 fa8d 	bl	800c65e <MQTTstrlen>
 800c144:	4603      	mov	r3, r0
 800c146:	1c9c      	adds	r4, r3, #2
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	3330      	adds	r3, #48	; 0x30
 800c14c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c150:	f000 fa85 	bl	800c65e <MQTTstrlen>
 800c154:	4603      	mov	r3, r0
 800c156:	4423      	add	r3, r4
 800c158:	3302      	adds	r3, #2
 800c15a:	68fa      	ldr	r2, [r7, #12]
 800c15c:	4413      	add	r3, r2
 800c15e:	60fb      	str	r3, [r7, #12]
	if (options->username.cstring || options->username.lenstring.data)
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c164:	2b00      	cmp	r3, #0
 800c166:	d103      	bne.n	800c170 <MQTTSerialize_connectLength+0x7c>
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d00a      	beq.n	800c186 <MQTTSerialize_connectLength+0x92>
		len += MQTTstrlen(options->username)+2;
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	3340      	adds	r3, #64	; 0x40
 800c174:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c178:	f000 fa71 	bl	800c65e <MQTTstrlen>
 800c17c:	4603      	mov	r3, r0
 800c17e:	3302      	adds	r3, #2
 800c180:	68fa      	ldr	r2, [r7, #12]
 800c182:	4413      	add	r3, r2
 800c184:	60fb      	str	r3, [r7, #12]
	if (options->password.cstring || options->password.lenstring.data)
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d103      	bne.n	800c196 <MQTTSerialize_connectLength+0xa2>
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c192:	2b00      	cmp	r3, #0
 800c194:	d00a      	beq.n	800c1ac <MQTTSerialize_connectLength+0xb8>
		len += MQTTstrlen(options->password)+2;
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	334c      	adds	r3, #76	; 0x4c
 800c19a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c19e:	f000 fa5e 	bl	800c65e <MQTTstrlen>
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	3302      	adds	r3, #2
 800c1a6:	68fa      	ldr	r2, [r7, #12]
 800c1a8:	4413      	add	r3, r2
 800c1aa:	60fb      	str	r3, [r7, #12]

	FUNC_EXIT_RC(len);
	return len;
 800c1ac:	68fb      	ldr	r3, [r7, #12]
}
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	3714      	adds	r7, #20
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bd90      	pop	{r4, r7, pc}
	...

0800c1b8 <MQTTSerialize_connect>:
  * @param len the length in bytes of the supplied buffer
  * @param options the options to be used to build the connect packet
  * @return serialized length, or error if 0
  */
int MQTTSerialize_connect(unsigned char* buf, int buflen, MQTTPacket_connectData* options)
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b08a      	sub	sp, #40	; 0x28
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	60f8      	str	r0, [r7, #12]
 800c1c0:	60b9      	str	r1, [r7, #8]
 800c1c2:	607a      	str	r2, [r7, #4]
	unsigned char *ptr = buf;
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	61fb      	str	r3, [r7, #28]
	MQTTHeader header = {0};
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	61bb      	str	r3, [r7, #24]
	MQTTConnectFlags flags = {0};
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	617b      	str	r3, [r7, #20]
	int len = 0;
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	623b      	str	r3, [r7, #32]
	int rc = -1;
 800c1d4:	f04f 33ff 	mov.w	r3, #4294967295
 800c1d8:	627b      	str	r3, [r7, #36]	; 0x24

	FUNC_ENTRY;
	if (MQTTPacket_len(len = MQTTSerialize_connectLength(options)) > buflen)
 800c1da:	6878      	ldr	r0, [r7, #4]
 800c1dc:	f7ff ff8a 	bl	800c0f4 <MQTTSerialize_connectLength>
 800c1e0:	6238      	str	r0, [r7, #32]
 800c1e2:	6a38      	ldr	r0, [r7, #32]
 800c1e4:	f000 f986 	bl	800c4f4 <MQTTPacket_len>
 800c1e8:	4602      	mov	r2, r0
 800c1ea:	68bb      	ldr	r3, [r7, #8]
 800c1ec:	4293      	cmp	r3, r2
 800c1ee:	da03      	bge.n	800c1f8 <MQTTSerialize_connect+0x40>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 800c1f0:	f06f 0301 	mvn.w	r3, #1
 800c1f4:	627b      	str	r3, [r7, #36]	; 0x24
		goto exit;
 800c1f6:	e0c2      	b.n	800c37e <MQTTSerialize_connect+0x1c6>
	}

	header.byte = 0;
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	763b      	strb	r3, [r7, #24]
	header.bits.type = CONNECT;
 800c1fc:	7e3b      	ldrb	r3, [r7, #24]
 800c1fe:	2201      	movs	r2, #1
 800c200:	f362 1307 	bfi	r3, r2, #4, #4
 800c204:	763b      	strb	r3, [r7, #24]
	writeChar(&ptr, header.byte); /* write header */
 800c206:	7e3a      	ldrb	r2, [r7, #24]
 800c208:	f107 031c 	add.w	r3, r7, #28
 800c20c:	4611      	mov	r1, r2
 800c20e:	4618      	mov	r0, r3
 800c210:	f000 f99a 	bl	800c548 <writeChar>

	ptr += MQTTPacket_encode(ptr, len); /* write remaining length */
 800c214:	69fb      	ldr	r3, [r7, #28]
 800c216:	6a39      	ldr	r1, [r7, #32]
 800c218:	4618      	mov	r0, r3
 800c21a:	f000 f900 	bl	800c41e <MQTTPacket_encode>
 800c21e:	4602      	mov	r2, r0
 800c220:	69fb      	ldr	r3, [r7, #28]
 800c222:	4413      	add	r3, r2
 800c224:	61fb      	str	r3, [r7, #28]

	if (options->MQTTVersion == 4)
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	7a1b      	ldrb	r3, [r3, #8]
 800c22a:	2b04      	cmp	r3, #4
 800c22c:	d10c      	bne.n	800c248 <MQTTSerialize_connect+0x90>
	{
		writeCString(&ptr, "MQTT");
 800c22e:	f107 031c 	add.w	r3, r7, #28
 800c232:	4955      	ldr	r1, [pc, #340]	; (800c388 <MQTTSerialize_connect+0x1d0>)
 800c234:	4618      	mov	r0, r3
 800c236:	f000 f9c5 	bl	800c5c4 <writeCString>
		writeChar(&ptr, (char) 4);
 800c23a:	f107 031c 	add.w	r3, r7, #28
 800c23e:	2104      	movs	r1, #4
 800c240:	4618      	mov	r0, r3
 800c242:	f000 f981 	bl	800c548 <writeChar>
 800c246:	e00b      	b.n	800c260 <MQTTSerialize_connect+0xa8>
	}
	else
	{
		writeCString(&ptr, "MQIsdp");
 800c248:	f107 031c 	add.w	r3, r7, #28
 800c24c:	494f      	ldr	r1, [pc, #316]	; (800c38c <MQTTSerialize_connect+0x1d4>)
 800c24e:	4618      	mov	r0, r3
 800c250:	f000 f9b8 	bl	800c5c4 <writeCString>
		writeChar(&ptr, (char) 3);
 800c254:	f107 031c 	add.w	r3, r7, #28
 800c258:	2103      	movs	r1, #3
 800c25a:	4618      	mov	r0, r3
 800c25c:	f000 f974 	bl	800c548 <writeChar>
	}

	flags.all = 0;
 800c260:	2300      	movs	r3, #0
 800c262:	753b      	strb	r3, [r7, #20]
	flags.bits.cleansession = options->cleansession;
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	7e9b      	ldrb	r3, [r3, #26]
 800c268:	f003 0301 	and.w	r3, r3, #1
 800c26c:	b2da      	uxtb	r2, r3
 800c26e:	7d3b      	ldrb	r3, [r7, #20]
 800c270:	f362 0341 	bfi	r3, r2, #1, #1
 800c274:	753b      	strb	r3, [r7, #20]
	flags.bits.will = (options->willFlag) ? 1 : 0;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	7edb      	ldrb	r3, [r3, #27]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	bf14      	ite	ne
 800c27e:	2301      	movne	r3, #1
 800c280:	2300      	moveq	r3, #0
 800c282:	b2da      	uxtb	r2, r3
 800c284:	7d3b      	ldrb	r3, [r7, #20]
 800c286:	f362 0382 	bfi	r3, r2, #2, #1
 800c28a:	753b      	strb	r3, [r7, #20]
	if (flags.bits.will)
 800c28c:	7d3b      	ldrb	r3, [r7, #20]
 800c28e:	f003 0304 	and.w	r3, r3, #4
 800c292:	b2db      	uxtb	r3, r3
 800c294:	2b00      	cmp	r3, #0
 800c296:	d013      	beq.n	800c2c0 <MQTTSerialize_connect+0x108>
	{
		flags.bits.willQoS = options->will.qos;
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c29e:	f003 0303 	and.w	r3, r3, #3
 800c2a2:	b2da      	uxtb	r2, r3
 800c2a4:	7d3b      	ldrb	r3, [r7, #20]
 800c2a6:	f362 03c4 	bfi	r3, r2, #3, #2
 800c2aa:	753b      	strb	r3, [r7, #20]
		flags.bits.willRetain = options->will.retained;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c2b2:	f003 0301 	and.w	r3, r3, #1
 800c2b6:	b2da      	uxtb	r2, r3
 800c2b8:	7d3b      	ldrb	r3, [r7, #20]
 800c2ba:	f362 1345 	bfi	r3, r2, #5, #1
 800c2be:	753b      	strb	r3, [r7, #20]
	}

	if (options->username.cstring || options->username.lenstring.data)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d103      	bne.n	800c2d0 <MQTTSerialize_connect+0x118>
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d003      	beq.n	800c2d8 <MQTTSerialize_connect+0x120>
		flags.bits.username = 1;
 800c2d0:	7d3b      	ldrb	r3, [r7, #20]
 800c2d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2d6:	753b      	strb	r3, [r7, #20]
	if (options->password.cstring || options->password.lenstring.data)
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d103      	bne.n	800c2e8 <MQTTSerialize_connect+0x130>
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d003      	beq.n	800c2f0 <MQTTSerialize_connect+0x138>
		flags.bits.password = 1;
 800c2e8:	7d3b      	ldrb	r3, [r7, #20]
 800c2ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2ee:	753b      	strb	r3, [r7, #20]

	writeChar(&ptr, flags.all);
 800c2f0:	7d3a      	ldrb	r2, [r7, #20]
 800c2f2:	f107 031c 	add.w	r3, r7, #28
 800c2f6:	4611      	mov	r1, r2
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	f000 f925 	bl	800c548 <writeChar>
	writeInt(&ptr, options->keepAliveInterval);
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	8b1b      	ldrh	r3, [r3, #24]
 800c302:	461a      	mov	r2, r3
 800c304:	f107 031c 	add.w	r3, r7, #28
 800c308:	4611      	mov	r1, r2
 800c30a:	4618      	mov	r0, r3
 800c30c:	f000 f931 	bl	800c572 <writeInt>
	writeMQTTString(&ptr, options->clientID);
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	f107 001c 	add.w	r0, r7, #28
 800c316:	330c      	adds	r3, #12
 800c318:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c31a:	f000 f972 	bl	800c602 <writeMQTTString>
	if (options->willFlag)
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	7edb      	ldrb	r3, [r3, #27]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d00d      	beq.n	800c342 <MQTTSerialize_connect+0x18a>
	{
		writeMQTTString(&ptr, options->will.topicName);
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	f107 001c 	add.w	r0, r7, #28
 800c32c:	3324      	adds	r3, #36	; 0x24
 800c32e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c330:	f000 f967 	bl	800c602 <writeMQTTString>
		writeMQTTString(&ptr, options->will.message);
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	f107 001c 	add.w	r0, r7, #28
 800c33a:	3330      	adds	r3, #48	; 0x30
 800c33c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c33e:	f000 f960 	bl	800c602 <writeMQTTString>
	}
	if (flags.bits.username)
 800c342:	7d3b      	ldrb	r3, [r7, #20]
 800c344:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c348:	b2db      	uxtb	r3, r3
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d006      	beq.n	800c35c <MQTTSerialize_connect+0x1a4>
		writeMQTTString(&ptr, options->username);
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	f107 001c 	add.w	r0, r7, #28
 800c354:	3340      	adds	r3, #64	; 0x40
 800c356:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c358:	f000 f953 	bl	800c602 <writeMQTTString>
	if (flags.bits.password)
 800c35c:	7d3b      	ldrb	r3, [r7, #20]
 800c35e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c362:	b2db      	uxtb	r3, r3
 800c364:	2b00      	cmp	r3, #0
 800c366:	d006      	beq.n	800c376 <MQTTSerialize_connect+0x1be>
		writeMQTTString(&ptr, options->password);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	f107 001c 	add.w	r0, r7, #28
 800c36e:	334c      	adds	r3, #76	; 0x4c
 800c370:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c372:	f000 f946 	bl	800c602 <writeMQTTString>

	rc = ptr - buf;
 800c376:	69fa      	ldr	r2, [r7, #28]
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	1ad3      	subs	r3, r2, r3
 800c37c:	627b      	str	r3, [r7, #36]	; 0x24

	exit: FUNC_EXIT_RC(rc);
	return rc;
 800c37e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c380:	4618      	mov	r0, r3
 800c382:	3728      	adds	r7, #40	; 0x28
 800c384:	46bd      	mov	sp, r7
 800c386:	bd80      	pop	{r7, pc}
 800c388:	0800e330 	.word	0x0800e330
 800c38c:	0800e338 	.word	0x0800e338

0800c390 <MQTTSerialize_zero>:
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @param packettype the message type
  * @return serialized length, or error if 0
  */
int MQTTSerialize_zero(unsigned char* buf, int buflen, unsigned char packettype)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b088      	sub	sp, #32
 800c394:	af00      	add	r7, sp, #0
 800c396:	60f8      	str	r0, [r7, #12]
 800c398:	60b9      	str	r1, [r7, #8]
 800c39a:	4613      	mov	r3, r2
 800c39c:	71fb      	strb	r3, [r7, #7]
	MQTTHeader header = {0};
 800c39e:	2300      	movs	r3, #0
 800c3a0:	61bb      	str	r3, [r7, #24]
	int rc = -1;
 800c3a2:	f04f 33ff 	mov.w	r3, #4294967295
 800c3a6:	61fb      	str	r3, [r7, #28]
	unsigned char *ptr = buf;
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	617b      	str	r3, [r7, #20]

	FUNC_ENTRY;
	if (buflen < 2)
 800c3ac:	68bb      	ldr	r3, [r7, #8]
 800c3ae:	2b01      	cmp	r3, #1
 800c3b0:	dc03      	bgt.n	800c3ba <MQTTSerialize_zero+0x2a>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 800c3b2:	f06f 0301 	mvn.w	r3, #1
 800c3b6:	61fb      	str	r3, [r7, #28]
		goto exit;
 800c3b8:	e01d      	b.n	800c3f6 <MQTTSerialize_zero+0x66>
	}
	header.byte = 0;
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	763b      	strb	r3, [r7, #24]
	header.bits.type = packettype;
 800c3be:	79fb      	ldrb	r3, [r7, #7]
 800c3c0:	f003 030f 	and.w	r3, r3, #15
 800c3c4:	b2da      	uxtb	r2, r3
 800c3c6:	7e3b      	ldrb	r3, [r7, #24]
 800c3c8:	f362 1307 	bfi	r3, r2, #4, #4
 800c3cc:	763b      	strb	r3, [r7, #24]
	writeChar(&ptr, header.byte); /* write header */
 800c3ce:	7e3a      	ldrb	r2, [r7, #24]
 800c3d0:	f107 0314 	add.w	r3, r7, #20
 800c3d4:	4611      	mov	r1, r2
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	f000 f8b6 	bl	800c548 <writeChar>

	ptr += MQTTPacket_encode(ptr, 0); /* write remaining length */
 800c3dc:	697b      	ldr	r3, [r7, #20]
 800c3de:	2100      	movs	r1, #0
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	f000 f81c 	bl	800c41e <MQTTPacket_encode>
 800c3e6:	4602      	mov	r2, r0
 800c3e8:	697b      	ldr	r3, [r7, #20]
 800c3ea:	4413      	add	r3, r2
 800c3ec:	617b      	str	r3, [r7, #20]
	rc = ptr - buf;
 800c3ee:	697a      	ldr	r2, [r7, #20]
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	1ad3      	subs	r3, r2, r3
 800c3f4:	61fb      	str	r3, [r7, #28]
exit:
	FUNC_EXIT_RC(rc);
	return rc;
 800c3f6:	69fb      	ldr	r3, [r7, #28]
}
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	3720      	adds	r7, #32
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	bd80      	pop	{r7, pc}

0800c400 <MQTTSerialize_pingreq>:
  * @param buf the buffer into which the packet will be serialized
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @return serialized length, or error if 0
  */
int MQTTSerialize_pingreq(unsigned char* buf, int buflen)
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b082      	sub	sp, #8
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
 800c408:	6039      	str	r1, [r7, #0]
	return MQTTSerialize_zero(buf, buflen, PINGREQ);
 800c40a:	220c      	movs	r2, #12
 800c40c:	6839      	ldr	r1, [r7, #0]
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f7ff ffbe 	bl	800c390 <MQTTSerialize_zero>
 800c414:	4603      	mov	r3, r0
}
 800c416:	4618      	mov	r0, r3
 800c418:	3708      	adds	r7, #8
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bd80      	pop	{r7, pc}

0800c41e <MQTTPacket_encode>:
 * @param buf the buffer into which the encoded data is written
 * @param length the length to be encoded
 * @return the number of bytes written to buffer
 */
int MQTTPacket_encode(unsigned char* buf, int length)
{
 800c41e:	b480      	push	{r7}
 800c420:	b085      	sub	sp, #20
 800c422:	af00      	add	r7, sp, #0
 800c424:	6078      	str	r0, [r7, #4]
 800c426:	6039      	str	r1, [r7, #0]
	int rc = 0;
 800c428:	2300      	movs	r3, #0
 800c42a:	60fb      	str	r3, [r7, #12]

	FUNC_ENTRY;
	do
	{
		char d = length % 128;
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	425a      	negs	r2, r3
 800c430:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c434:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c438:	bf58      	it	pl
 800c43a:	4253      	negpl	r3, r2
 800c43c:	72fb      	strb	r3, [r7, #11]
		length /= 128;
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	2b00      	cmp	r3, #0
 800c442:	da00      	bge.n	800c446 <MQTTPacket_encode+0x28>
 800c444:	337f      	adds	r3, #127	; 0x7f
 800c446:	11db      	asrs	r3, r3, #7
 800c448:	603b      	str	r3, [r7, #0]
		/* if there are more digits to encode, set the top bit of this digit */
		if (length > 0)
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	dd03      	ble.n	800c458 <MQTTPacket_encode+0x3a>
			d |= 0x80;
 800c450:	7afb      	ldrb	r3, [r7, #11]
 800c452:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c456:	72fb      	strb	r3, [r7, #11]
		buf[rc++] = d;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	1c5a      	adds	r2, r3, #1
 800c45c:	60fa      	str	r2, [r7, #12]
 800c45e:	461a      	mov	r2, r3
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	4413      	add	r3, r2
 800c464:	7afa      	ldrb	r2, [r7, #11]
 800c466:	701a      	strb	r2, [r3, #0]
	} while (length > 0);
 800c468:	683b      	ldr	r3, [r7, #0]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	dcde      	bgt.n	800c42c <MQTTPacket_encode+0xe>
	FUNC_EXIT_RC(rc);
	return rc;
 800c46e:	68fb      	ldr	r3, [r7, #12]
}
 800c470:	4618      	mov	r0, r3
 800c472:	3714      	adds	r7, #20
 800c474:	46bd      	mov	sp, r7
 800c476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47a:	4770      	bx	lr

0800c47c <MQTTPacket_decode>:
 * @param getcharfn pointer to function to read the next character from the data source
 * @param value the decoded length returned
 * @return the number of bytes read from the socket
 */
int MQTTPacket_decode(int (*getcharfn)(unsigned char*, int), int* value)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b086      	sub	sp, #24
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
 800c484:	6039      	str	r1, [r7, #0]
	unsigned char c;
	int multiplier = 1;
 800c486:	2301      	movs	r3, #1
 800c488:	617b      	str	r3, [r7, #20]
	int len = 0;
 800c48a:	2300      	movs	r3, #0
 800c48c:	613b      	str	r3, [r7, #16]
#define MAX_NO_OF_REMAINING_LENGTH_BYTES 4

	FUNC_ENTRY;
	*value = 0;
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	2200      	movs	r2, #0
 800c492:	601a      	str	r2, [r3, #0]
	do
	{
		int rc = MQTTPACKET_READ_ERROR;
 800c494:	f04f 33ff 	mov.w	r3, #4294967295
 800c498:	60fb      	str	r3, [r7, #12]

		if (++len > MAX_NO_OF_REMAINING_LENGTH_BYTES)
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	3301      	adds	r3, #1
 800c49e:	613b      	str	r3, [r7, #16]
 800c4a0:	693b      	ldr	r3, [r7, #16]
 800c4a2:	2b04      	cmp	r3, #4
 800c4a4:	dd03      	ble.n	800c4ae <MQTTPacket_decode+0x32>
		{
			rc = MQTTPACKET_READ_ERROR;	/* bad data */
 800c4a6:	f04f 33ff 	mov.w	r3, #4294967295
 800c4aa:	60fb      	str	r3, [r7, #12]
			goto exit;
 800c4ac:	e01d      	b.n	800c4ea <MQTTPacket_decode+0x6e>
		}
		rc = (*getcharfn)(&c, 1);
 800c4ae:	f107 020b 	add.w	r2, r7, #11
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	2101      	movs	r1, #1
 800c4b6:	4610      	mov	r0, r2
 800c4b8:	4798      	blx	r3
 800c4ba:	60f8      	str	r0, [r7, #12]
		if (rc != 1)
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	2b01      	cmp	r3, #1
 800c4c0:	d112      	bne.n	800c4e8 <MQTTPacket_decode+0x6c>
			goto exit;
		*value += (c & 127) * multiplier;
 800c4c2:	683b      	ldr	r3, [r7, #0]
 800c4c4:	681a      	ldr	r2, [r3, #0]
 800c4c6:	7afb      	ldrb	r3, [r7, #11]
 800c4c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c4cc:	6979      	ldr	r1, [r7, #20]
 800c4ce:	fb01 f303 	mul.w	r3, r1, r3
 800c4d2:	441a      	add	r2, r3
 800c4d4:	683b      	ldr	r3, [r7, #0]
 800c4d6:	601a      	str	r2, [r3, #0]
		multiplier *= 128;
 800c4d8:	697b      	ldr	r3, [r7, #20]
 800c4da:	01db      	lsls	r3, r3, #7
 800c4dc:	617b      	str	r3, [r7, #20]
	} while ((c & 128) != 0);
 800c4de:	7afb      	ldrb	r3, [r7, #11]
 800c4e0:	b25b      	sxtb	r3, r3
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	dbd6      	blt.n	800c494 <MQTTPacket_decode+0x18>
exit:
 800c4e6:	e000      	b.n	800c4ea <MQTTPacket_decode+0x6e>
			goto exit;
 800c4e8:	bf00      	nop
	FUNC_EXIT_RC(len);
	return len;
 800c4ea:	693b      	ldr	r3, [r7, #16]
}
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	3718      	adds	r7, #24
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	bd80      	pop	{r7, pc}

0800c4f4 <MQTTPacket_len>:


int MQTTPacket_len(int rem_len)
{
 800c4f4:	b480      	push	{r7}
 800c4f6:	b083      	sub	sp, #12
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	6078      	str	r0, [r7, #4]
	rem_len += 1; /* header byte */
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	3301      	adds	r3, #1
 800c500:	607b      	str	r3, [r7, #4]

	/* now remaining_length field */
	if (rem_len < 128)
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	2b7f      	cmp	r3, #127	; 0x7f
 800c506:	dc03      	bgt.n	800c510 <MQTTPacket_len+0x1c>
		rem_len += 1;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	3301      	adds	r3, #1
 800c50c:	607b      	str	r3, [r7, #4]
 800c50e:	e012      	b.n	800c536 <MQTTPacket_len+0x42>
	else if (rem_len < 16384)
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c516:	da03      	bge.n	800c520 <MQTTPacket_len+0x2c>
		rem_len += 2;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	3302      	adds	r3, #2
 800c51c:	607b      	str	r3, [r7, #4]
 800c51e:	e00a      	b.n	800c536 <MQTTPacket_len+0x42>
	else if (rem_len < 2097151)
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	4a08      	ldr	r2, [pc, #32]	; (800c544 <MQTTPacket_len+0x50>)
 800c524:	4293      	cmp	r3, r2
 800c526:	dc03      	bgt.n	800c530 <MQTTPacket_len+0x3c>
		rem_len += 3;
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	3303      	adds	r3, #3
 800c52c:	607b      	str	r3, [r7, #4]
 800c52e:	e002      	b.n	800c536 <MQTTPacket_len+0x42>
	else
		rem_len += 4;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	3304      	adds	r3, #4
 800c534:	607b      	str	r3, [r7, #4]
	return rem_len;
 800c536:	687b      	ldr	r3, [r7, #4]
}
 800c538:	4618      	mov	r0, r3
 800c53a:	370c      	adds	r7, #12
 800c53c:	46bd      	mov	sp, r7
 800c53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c542:	4770      	bx	lr
 800c544:	001ffffe 	.word	0x001ffffe

0800c548 <writeChar>:
 * Writes one character to an output buffer.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param c the character to write
 */
void writeChar(unsigned char** pptr, char c)
{
 800c548:	b480      	push	{r7}
 800c54a:	b083      	sub	sp, #12
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	6078      	str	r0, [r7, #4]
 800c550:	460b      	mov	r3, r1
 800c552:	70fb      	strb	r3, [r7, #3]
	**pptr = c;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	78fa      	ldrb	r2, [r7, #3]
 800c55a:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	1c5a      	adds	r2, r3, #1
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	601a      	str	r2, [r3, #0]
}
 800c566:	bf00      	nop
 800c568:	370c      	adds	r7, #12
 800c56a:	46bd      	mov	sp, r7
 800c56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c570:	4770      	bx	lr

0800c572 <writeInt>:
 * Writes an integer as 2 bytes to an output buffer.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param anInt the integer to write
 */
void writeInt(unsigned char** pptr, int anInt)
{
 800c572:	b480      	push	{r7}
 800c574:	b083      	sub	sp, #12
 800c576:	af00      	add	r7, sp, #0
 800c578:	6078      	str	r0, [r7, #4]
 800c57a:	6039      	str	r1, [r7, #0]
	**pptr = (unsigned char)(anInt / 256);
 800c57c:	683b      	ldr	r3, [r7, #0]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	da00      	bge.n	800c584 <writeInt+0x12>
 800c582:	33ff      	adds	r3, #255	; 0xff
 800c584:	121b      	asrs	r3, r3, #8
 800c586:	461a      	mov	r2, r3
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	b2d2      	uxtb	r2, r2
 800c58e:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	1c5a      	adds	r2, r3, #1
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	601a      	str	r2, [r3, #0]
	**pptr = (unsigned char)(anInt % 256);
 800c59a:	683b      	ldr	r3, [r7, #0]
 800c59c:	425a      	negs	r2, r3
 800c59e:	b2db      	uxtb	r3, r3
 800c5a0:	b2d2      	uxtb	r2, r2
 800c5a2:	bf58      	it	pl
 800c5a4:	4253      	negpl	r3, r2
 800c5a6:	687a      	ldr	r2, [r7, #4]
 800c5a8:	6812      	ldr	r2, [r2, #0]
 800c5aa:	b2db      	uxtb	r3, r3
 800c5ac:	7013      	strb	r3, [r2, #0]
	(*pptr)++;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	1c5a      	adds	r2, r3, #1
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	601a      	str	r2, [r3, #0]
}
 800c5b8:	bf00      	nop
 800c5ba:	370c      	adds	r7, #12
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c2:	4770      	bx	lr

0800c5c4 <writeCString>:
 * Writes a "UTF" string to an output buffer.  Converts C string to length-delimited.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param string the C string to write
 */
void writeCString(unsigned char** pptr, const char* string)
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b084      	sub	sp, #16
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	6078      	str	r0, [r7, #4]
 800c5cc:	6039      	str	r1, [r7, #0]
	int len = strlen(string);
 800c5ce:	6838      	ldr	r0, [r7, #0]
 800c5d0:	f7f3 fdfe 	bl	80001d0 <strlen>
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	60fb      	str	r3, [r7, #12]
	writeInt(pptr, len);
 800c5d8:	68f9      	ldr	r1, [r7, #12]
 800c5da:	6878      	ldr	r0, [r7, #4]
 800c5dc:	f7ff ffc9 	bl	800c572 <writeInt>
	memcpy(*pptr, string, len);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	68fa      	ldr	r2, [r7, #12]
 800c5e6:	6839      	ldr	r1, [r7, #0]
 800c5e8:	4618      	mov	r0, r3
 800c5ea:	f000 fe57 	bl	800d29c <memcpy>
	*pptr += len;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681a      	ldr	r2, [r3, #0]
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	441a      	add	r2, r3
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	601a      	str	r2, [r3, #0]
}
 800c5fa:	bf00      	nop
 800c5fc:	3710      	adds	r7, #16
 800c5fe:	46bd      	mov	sp, r7
 800c600:	bd80      	pop	{r7, pc}

0800c602 <writeMQTTString>:
	return len;
}


void writeMQTTString(unsigned char** pptr, MQTTString mqttstring)
{
 800c602:	b580      	push	{r7, lr}
 800c604:	b084      	sub	sp, #16
 800c606:	af00      	add	r7, sp, #0
 800c608:	60f8      	str	r0, [r7, #12]
 800c60a:	4638      	mov	r0, r7
 800c60c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (mqttstring.lenstring.len > 0)
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2b00      	cmp	r3, #0
 800c614:	dd12      	ble.n	800c63c <writeMQTTString+0x3a>
	{
		writeInt(pptr, mqttstring.lenstring.len);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	4619      	mov	r1, r3
 800c61a:	68f8      	ldr	r0, [r7, #12]
 800c61c:	f7ff ffa9 	bl	800c572 <writeInt>
		memcpy(*pptr, mqttstring.lenstring.data, mqttstring.lenstring.len);
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	68b9      	ldr	r1, [r7, #8]
 800c626:	687a      	ldr	r2, [r7, #4]
 800c628:	4618      	mov	r0, r3
 800c62a:	f000 fe37 	bl	800d29c <memcpy>
		*pptr += mqttstring.lenstring.len;
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	687a      	ldr	r2, [r7, #4]
 800c634:	441a      	add	r2, r3
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	601a      	str	r2, [r3, #0]
	}
	else if (mqttstring.cstring)
		writeCString(pptr, mqttstring.cstring);
	else
		writeInt(pptr, 0);
}
 800c63a:	e00c      	b.n	800c656 <writeMQTTString+0x54>
	else if (mqttstring.cstring)
 800c63c:	683b      	ldr	r3, [r7, #0]
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d005      	beq.n	800c64e <writeMQTTString+0x4c>
		writeCString(pptr, mqttstring.cstring);
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	4619      	mov	r1, r3
 800c646:	68f8      	ldr	r0, [r7, #12]
 800c648:	f7ff ffbc 	bl	800c5c4 <writeCString>
}
 800c64c:	e003      	b.n	800c656 <writeMQTTString+0x54>
		writeInt(pptr, 0);
 800c64e:	2100      	movs	r1, #0
 800c650:	68f8      	ldr	r0, [r7, #12]
 800c652:	f7ff ff8e 	bl	800c572 <writeInt>
}
 800c656:	bf00      	nop
 800c658:	3710      	adds	r7, #16
 800c65a:	46bd      	mov	sp, r7
 800c65c:	bd80      	pop	{r7, pc}

0800c65e <MQTTstrlen>:
 * Return the length of the MQTTstring - C string if there is one, otherwise the length delimited string
 * @param mqttstring the string to return the length of
 * @return the length of the string
 */
int MQTTstrlen(MQTTString mqttstring)
{
 800c65e:	b580      	push	{r7, lr}
 800c660:	b086      	sub	sp, #24
 800c662:	af00      	add	r7, sp, #0
 800c664:	1d3b      	adds	r3, r7, #4
 800c666:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	int rc = 0;
 800c66a:	2300      	movs	r3, #0
 800c66c:	617b      	str	r3, [r7, #20]

	if (mqttstring.cstring)
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d006      	beq.n	800c682 <MQTTstrlen+0x24>
		rc = strlen(mqttstring.cstring);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	4618      	mov	r0, r3
 800c678:	f7f3 fdaa 	bl	80001d0 <strlen>
 800c67c:	4603      	mov	r3, r0
 800c67e:	617b      	str	r3, [r7, #20]
 800c680:	e001      	b.n	800c686 <MQTTstrlen+0x28>
	else
		rc = mqttstring.lenstring.len;
 800c682:	68bb      	ldr	r3, [r7, #8]
 800c684:	617b      	str	r3, [r7, #20]
	return rc;
 800c686:	697b      	ldr	r3, [r7, #20]
}
 800c688:	4618      	mov	r0, r3
 800c68a:	3718      	adds	r7, #24
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}

0800c690 <MQTTPacket_read>:
 * @param getfn pointer to a function which will read any number of bytes from the needed source
 * @return integer MQTT packet type, or -1 on error
 * @note  the whole message must fit into the caller's buffer
 */
int MQTTPacket_read(unsigned char* buf, int buflen, int (*getfn)(unsigned char*, int))
{
 800c690:	b580      	push	{r7, lr}
 800c692:	b088      	sub	sp, #32
 800c694:	af00      	add	r7, sp, #0
 800c696:	60f8      	str	r0, [r7, #12]
 800c698:	60b9      	str	r1, [r7, #8]
 800c69a:	607a      	str	r2, [r7, #4]
	int rc = -1;
 800c69c:	f04f 33ff 	mov.w	r3, #4294967295
 800c6a0:	61fb      	str	r3, [r7, #28]
	MQTTHeader header = {0};
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	617b      	str	r3, [r7, #20]
	int len = 0;
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	61bb      	str	r3, [r7, #24]
	int rem_len = 0;
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	613b      	str	r3, [r7, #16]

	/* 1. read the header byte.  This has the packet type in it */
	if ((*getfn)(buf, 1) != 1)
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	2101      	movs	r1, #1
 800c6b2:	68f8      	ldr	r0, [r7, #12]
 800c6b4:	4798      	blx	r3
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	2b01      	cmp	r3, #1
 800c6ba:	d12f      	bne.n	800c71c <MQTTPacket_read+0x8c>
		goto exit;

	len = 1;
 800c6bc:	2301      	movs	r3, #1
 800c6be:	61bb      	str	r3, [r7, #24]
	/* 2. read the remaining length.  This is variable in itself */
	MQTTPacket_decode(getfn, &rem_len);
 800c6c0:	f107 0310 	add.w	r3, r7, #16
 800c6c4:	4619      	mov	r1, r3
 800c6c6:	6878      	ldr	r0, [r7, #4]
 800c6c8:	f7ff fed8 	bl	800c47c <MQTTPacket_decode>
	len += MQTTPacket_encode(buf + 1, rem_len); /* put the original remaining length back into the buffer */
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	3301      	adds	r3, #1
 800c6d0:	693a      	ldr	r2, [r7, #16]
 800c6d2:	4611      	mov	r1, r2
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	f7ff fea2 	bl	800c41e <MQTTPacket_encode>
 800c6da:	4602      	mov	r2, r0
 800c6dc:	69bb      	ldr	r3, [r7, #24]
 800c6de:	4413      	add	r3, r2
 800c6e0:	61bb      	str	r3, [r7, #24]

	/* 3. read the rest of the buffer using a callback to supply the rest of the data */
	if((rem_len + len) > buflen)
 800c6e2:	693a      	ldr	r2, [r7, #16]
 800c6e4:	69bb      	ldr	r3, [r7, #24]
 800c6e6:	4413      	add	r3, r2
 800c6e8:	68ba      	ldr	r2, [r7, #8]
 800c6ea:	429a      	cmp	r2, r3
 800c6ec:	db18      	blt.n	800c720 <MQTTPacket_read+0x90>
		goto exit;
	if (rem_len && ((*getfn)(buf + len, rem_len) != rem_len))
 800c6ee:	693b      	ldr	r3, [r7, #16]
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d00a      	beq.n	800c70a <MQTTPacket_read+0x7a>
 800c6f4:	69bb      	ldr	r3, [r7, #24]
 800c6f6:	68fa      	ldr	r2, [r7, #12]
 800c6f8:	441a      	add	r2, r3
 800c6fa:	6939      	ldr	r1, [r7, #16]
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	4610      	mov	r0, r2
 800c700:	4798      	blx	r3
 800c702:	4602      	mov	r2, r0
 800c704:	693b      	ldr	r3, [r7, #16]
 800c706:	429a      	cmp	r2, r3
 800c708:	d10c      	bne.n	800c724 <MQTTPacket_read+0x94>
		goto exit;

	header.byte = buf[0];
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	781b      	ldrb	r3, [r3, #0]
 800c70e:	753b      	strb	r3, [r7, #20]
	rc = header.bits.type;
 800c710:	7d3b      	ldrb	r3, [r7, #20]
 800c712:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800c716:	b2db      	uxtb	r3, r3
 800c718:	61fb      	str	r3, [r7, #28]
 800c71a:	e004      	b.n	800c726 <MQTTPacket_read+0x96>
		goto exit;
 800c71c:	bf00      	nop
 800c71e:	e002      	b.n	800c726 <MQTTPacket_read+0x96>
		goto exit;
 800c720:	bf00      	nop
 800c722:	e000      	b.n	800c726 <MQTTPacket_read+0x96>
		goto exit;
 800c724:	bf00      	nop
exit:
	return rc;
 800c726:	69fb      	ldr	r3, [r7, #28]
}
 800c728:	4618      	mov	r0, r3
 800c72a:	3720      	adds	r7, #32
 800c72c:	46bd      	mov	sp, r7
 800c72e:	bd80      	pop	{r7, pc}

0800c730 <MQTTSerialize_publishLength>:
  * @param topicName the topic name to be used in the publish  
  * @param payloadlen the length of the payload to be sent
  * @return the length of buffer needed to contain the serialized version of the packet
  */
int MQTTSerialize_publishLength(int qos, MQTTString topicName, int payloadlen)
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b086      	sub	sp, #24
 800c734:	af00      	add	r7, sp, #0
 800c736:	60f8      	str	r0, [r7, #12]
 800c738:	4638      	mov	r0, r7
 800c73a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int len = 0;
 800c73e:	2300      	movs	r3, #0
 800c740:	617b      	str	r3, [r7, #20]

	len += 2 + MQTTstrlen(topicName) + payloadlen;
 800c742:	463b      	mov	r3, r7
 800c744:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c748:	f7ff ff89 	bl	800c65e <MQTTstrlen>
 800c74c:	4603      	mov	r3, r0
 800c74e:	1c9a      	adds	r2, r3, #2
 800c750:	6a3b      	ldr	r3, [r7, #32]
 800c752:	4413      	add	r3, r2
 800c754:	697a      	ldr	r2, [r7, #20]
 800c756:	4413      	add	r3, r2
 800c758:	617b      	str	r3, [r7, #20]
	if (qos > 0)
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	dd02      	ble.n	800c766 <MQTTSerialize_publishLength+0x36>
		len += 2; /* packetid */
 800c760:	697b      	ldr	r3, [r7, #20]
 800c762:	3302      	adds	r3, #2
 800c764:	617b      	str	r3, [r7, #20]
	return len;
 800c766:	697b      	ldr	r3, [r7, #20]
}
 800c768:	4618      	mov	r0, r3
 800c76a:	3718      	adds	r7, #24
 800c76c:	46bd      	mov	sp, r7
 800c76e:	bd80      	pop	{r7, pc}

0800c770 <MQTTSerialize_publish>:
  * @param payloadlen integer - the length of the MQTT payload
  * @return the length of the serialized data.  <= 0 indicates error
  */
int MQTTSerialize_publish(unsigned char* buf, int buflen, unsigned char dup, int qos, unsigned char retained, unsigned short packetid,
		MQTTString topicName, unsigned char* payload, int payloadlen)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b08a      	sub	sp, #40	; 0x28
 800c774:	af02      	add	r7, sp, #8
 800c776:	60f8      	str	r0, [r7, #12]
 800c778:	60b9      	str	r1, [r7, #8]
 800c77a:	603b      	str	r3, [r7, #0]
 800c77c:	4613      	mov	r3, r2
 800c77e:	71fb      	strb	r3, [r7, #7]
	unsigned char *ptr = buf;
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	617b      	str	r3, [r7, #20]
	MQTTHeader header = {0};
 800c784:	2300      	movs	r3, #0
 800c786:	613b      	str	r3, [r7, #16]
	int rem_len = 0;
 800c788:	2300      	movs	r3, #0
 800c78a:	61bb      	str	r3, [r7, #24]
	int rc = 0;
 800c78c:	2300      	movs	r3, #0
 800c78e:	61fb      	str	r3, [r7, #28]

	FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_publishLength(qos, topicName, payloadlen)) > buflen)
 800c790:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c792:	9300      	str	r3, [sp, #0]
 800c794:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c798:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c79a:	6838      	ldr	r0, [r7, #0]
 800c79c:	f7ff ffc8 	bl	800c730 <MQTTSerialize_publishLength>
 800c7a0:	61b8      	str	r0, [r7, #24]
 800c7a2:	69b8      	ldr	r0, [r7, #24]
 800c7a4:	f7ff fea6 	bl	800c4f4 <MQTTPacket_len>
 800c7a8:	4602      	mov	r2, r0
 800c7aa:	68bb      	ldr	r3, [r7, #8]
 800c7ac:	4293      	cmp	r3, r2
 800c7ae:	da03      	bge.n	800c7b8 <MQTTSerialize_publish+0x48>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 800c7b0:	f06f 0301 	mvn.w	r3, #1
 800c7b4:	61fb      	str	r3, [r7, #28]
		goto exit;
 800c7b6:	e04c      	b.n	800c852 <MQTTSerialize_publish+0xe2>
	}

	header.bits.type = PUBLISH;
 800c7b8:	7c3b      	ldrb	r3, [r7, #16]
 800c7ba:	2203      	movs	r2, #3
 800c7bc:	f362 1307 	bfi	r3, r2, #4, #4
 800c7c0:	743b      	strb	r3, [r7, #16]
	header.bits.dup = dup;
 800c7c2:	79fb      	ldrb	r3, [r7, #7]
 800c7c4:	f003 0301 	and.w	r3, r3, #1
 800c7c8:	b2da      	uxtb	r2, r3
 800c7ca:	7c3b      	ldrb	r3, [r7, #16]
 800c7cc:	f362 03c3 	bfi	r3, r2, #3, #1
 800c7d0:	743b      	strb	r3, [r7, #16]
	header.bits.qos = qos;
 800c7d2:	683b      	ldr	r3, [r7, #0]
 800c7d4:	f003 0303 	and.w	r3, r3, #3
 800c7d8:	b2da      	uxtb	r2, r3
 800c7da:	7c3b      	ldrb	r3, [r7, #16]
 800c7dc:	f362 0342 	bfi	r3, r2, #1, #2
 800c7e0:	743b      	strb	r3, [r7, #16]
	header.bits.retain = retained;
 800c7e2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c7e6:	f003 0301 	and.w	r3, r3, #1
 800c7ea:	b2da      	uxtb	r2, r3
 800c7ec:	7c3b      	ldrb	r3, [r7, #16]
 800c7ee:	f362 0300 	bfi	r3, r2, #0, #1
 800c7f2:	743b      	strb	r3, [r7, #16]
	writeChar(&ptr, header.byte); /* write header */
 800c7f4:	7c3a      	ldrb	r2, [r7, #16]
 800c7f6:	f107 0314 	add.w	r3, r7, #20
 800c7fa:	4611      	mov	r1, r2
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	f7ff fea3 	bl	800c548 <writeChar>

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
 800c802:	697b      	ldr	r3, [r7, #20]
 800c804:	69b9      	ldr	r1, [r7, #24]
 800c806:	4618      	mov	r0, r3
 800c808:	f7ff fe09 	bl	800c41e <MQTTPacket_encode>
 800c80c:	4602      	mov	r2, r0
 800c80e:	697b      	ldr	r3, [r7, #20]
 800c810:	4413      	add	r3, r2
 800c812:	617b      	str	r3, [r7, #20]

	writeMQTTString(&ptr, topicName);
 800c814:	f107 0014 	add.w	r0, r7, #20
 800c818:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c81c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c81e:	f7ff fef0 	bl	800c602 <writeMQTTString>

	if (qos > 0)
 800c822:	683b      	ldr	r3, [r7, #0]
 800c824:	2b00      	cmp	r3, #0
 800c826:	dd06      	ble.n	800c836 <MQTTSerialize_publish+0xc6>
		writeInt(&ptr, packetid);
 800c828:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800c82a:	f107 0314 	add.w	r3, r7, #20
 800c82e:	4611      	mov	r1, r2
 800c830:	4618      	mov	r0, r3
 800c832:	f7ff fe9e 	bl	800c572 <writeInt>

	memcpy(ptr, payload, payloadlen);
 800c836:	697b      	ldr	r3, [r7, #20]
 800c838:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c83a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c83c:	4618      	mov	r0, r3
 800c83e:	f000 fd2d 	bl	800d29c <memcpy>
	ptr += payloadlen;
 800c842:	697a      	ldr	r2, [r7, #20]
 800c844:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c846:	4413      	add	r3, r2
 800c848:	617b      	str	r3, [r7, #20]

	rc = ptr - buf;
 800c84a:	697a      	ldr	r2, [r7, #20]
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	1ad3      	subs	r3, r2, r3
 800c850:	61fb      	str	r3, [r7, #28]

exit:
	FUNC_EXIT_RC(rc);
	return rc;
 800c852:	69fb      	ldr	r3, [r7, #28]
}
 800c854:	4618      	mov	r0, r3
 800c856:	3720      	adds	r7, #32
 800c858:	46bd      	mov	sp, r7
 800c85a:	bd80      	pop	{r7, pc}

0800c85c <MQTTSerialize_subscribeLength>:
  * @param count the number of topic filter strings in topicFilters
  * @param topicFilters the array of topic filter strings to be used in the publish
  * @return the length of buffer needed to contain the serialized version of the packet
  */
int MQTTSerialize_subscribeLength(int count, MQTTString topicFilters[])
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b084      	sub	sp, #16
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
 800c864:	6039      	str	r1, [r7, #0]
	int i;
	int len = 2; /* packetid */
 800c866:	2302      	movs	r3, #2
 800c868:	60bb      	str	r3, [r7, #8]

	for (i = 0; i < count; ++i)
 800c86a:	2300      	movs	r3, #0
 800c86c:	60fb      	str	r3, [r7, #12]
 800c86e:	e013      	b.n	800c898 <MQTTSerialize_subscribeLength+0x3c>
		len += 2 + MQTTstrlen(topicFilters[i]) + 1; /* length + topic + req_qos */
 800c870:	68fa      	ldr	r2, [r7, #12]
 800c872:	4613      	mov	r3, r2
 800c874:	005b      	lsls	r3, r3, #1
 800c876:	4413      	add	r3, r2
 800c878:	009b      	lsls	r3, r3, #2
 800c87a:	461a      	mov	r2, r3
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	4413      	add	r3, r2
 800c880:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c884:	f7ff feeb 	bl	800c65e <MQTTstrlen>
 800c888:	4603      	mov	r3, r0
 800c88a:	3303      	adds	r3, #3
 800c88c:	68ba      	ldr	r2, [r7, #8]
 800c88e:	4413      	add	r3, r2
 800c890:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < count; ++i)
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	3301      	adds	r3, #1
 800c896:	60fb      	str	r3, [r7, #12]
 800c898:	68fa      	ldr	r2, [r7, #12]
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	429a      	cmp	r2, r3
 800c89e:	dbe7      	blt.n	800c870 <MQTTSerialize_subscribeLength+0x14>
	return len;
 800c8a0:	68bb      	ldr	r3, [r7, #8]
}
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	3710      	adds	r7, #16
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}

0800c8aa <MQTTSerialize_subscribe>:
  * @param requestedQoSs - array of requested QoS
  * @return the length of the serialized data.  <= 0 indicates error
  */
int MQTTSerialize_subscribe(unsigned char* buf, int buflen, unsigned char dup, unsigned short packetid, int count,
		MQTTString topicFilters[], int requestedQoSs[])
{
 800c8aa:	b580      	push	{r7, lr}
 800c8ac:	b08a      	sub	sp, #40	; 0x28
 800c8ae:	af00      	add	r7, sp, #0
 800c8b0:	60f8      	str	r0, [r7, #12]
 800c8b2:	60b9      	str	r1, [r7, #8]
 800c8b4:	4611      	mov	r1, r2
 800c8b6:	461a      	mov	r2, r3
 800c8b8:	460b      	mov	r3, r1
 800c8ba:	71fb      	strb	r3, [r7, #7]
 800c8bc:	4613      	mov	r3, r2
 800c8be:	80bb      	strh	r3, [r7, #4]
	unsigned char *ptr = buf;
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	61bb      	str	r3, [r7, #24]
	MQTTHeader header = {0};
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	617b      	str	r3, [r7, #20]
	int rem_len = 0;
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	61fb      	str	r3, [r7, #28]
	int rc = 0;
 800c8cc:	2300      	movs	r3, #0
 800c8ce:	627b      	str	r3, [r7, #36]	; 0x24
	int i = 0;
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	623b      	str	r3, [r7, #32]

	FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_subscribeLength(count, topicFilters)) > buflen)
 800c8d4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800c8d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c8d8:	f7ff ffc0 	bl	800c85c <MQTTSerialize_subscribeLength>
 800c8dc:	61f8      	str	r0, [r7, #28]
 800c8de:	69f8      	ldr	r0, [r7, #28]
 800c8e0:	f7ff fe08 	bl	800c4f4 <MQTTPacket_len>
 800c8e4:	4602      	mov	r2, r0
 800c8e6:	68bb      	ldr	r3, [r7, #8]
 800c8e8:	4293      	cmp	r3, r2
 800c8ea:	da03      	bge.n	800c8f4 <MQTTSerialize_subscribe+0x4a>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 800c8ec:	f06f 0301 	mvn.w	r3, #1
 800c8f0:	627b      	str	r3, [r7, #36]	; 0x24
		goto exit;
 800c8f2:	e051      	b.n	800c998 <MQTTSerialize_subscribe+0xee>
	}

	header.byte = 0;
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	753b      	strb	r3, [r7, #20]
	header.bits.type = SUBSCRIBE;
 800c8f8:	7d3b      	ldrb	r3, [r7, #20]
 800c8fa:	2208      	movs	r2, #8
 800c8fc:	f362 1307 	bfi	r3, r2, #4, #4
 800c900:	753b      	strb	r3, [r7, #20]
	header.bits.dup = dup;
 800c902:	79fb      	ldrb	r3, [r7, #7]
 800c904:	f003 0301 	and.w	r3, r3, #1
 800c908:	b2da      	uxtb	r2, r3
 800c90a:	7d3b      	ldrb	r3, [r7, #20]
 800c90c:	f362 03c3 	bfi	r3, r2, #3, #1
 800c910:	753b      	strb	r3, [r7, #20]
	header.bits.qos = 1;
 800c912:	7d3b      	ldrb	r3, [r7, #20]
 800c914:	2201      	movs	r2, #1
 800c916:	f362 0342 	bfi	r3, r2, #1, #2
 800c91a:	753b      	strb	r3, [r7, #20]
	writeChar(&ptr, header.byte); /* write header */
 800c91c:	7d3a      	ldrb	r2, [r7, #20]
 800c91e:	f107 0318 	add.w	r3, r7, #24
 800c922:	4611      	mov	r1, r2
 800c924:	4618      	mov	r0, r3
 800c926:	f7ff fe0f 	bl	800c548 <writeChar>

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
 800c92a:	69bb      	ldr	r3, [r7, #24]
 800c92c:	69f9      	ldr	r1, [r7, #28]
 800c92e:	4618      	mov	r0, r3
 800c930:	f7ff fd75 	bl	800c41e <MQTTPacket_encode>
 800c934:	4602      	mov	r2, r0
 800c936:	69bb      	ldr	r3, [r7, #24]
 800c938:	4413      	add	r3, r2
 800c93a:	61bb      	str	r3, [r7, #24]

	writeInt(&ptr, packetid);
 800c93c:	88ba      	ldrh	r2, [r7, #4]
 800c93e:	f107 0318 	add.w	r3, r7, #24
 800c942:	4611      	mov	r1, r2
 800c944:	4618      	mov	r0, r3
 800c946:	f7ff fe14 	bl	800c572 <writeInt>

	for (i = 0; i < count; ++i)
 800c94a:	2300      	movs	r3, #0
 800c94c:	623b      	str	r3, [r7, #32]
 800c94e:	e01b      	b.n	800c988 <MQTTSerialize_subscribe+0xde>
	{
		writeMQTTString(&ptr, topicFilters[i]);
 800c950:	6a3a      	ldr	r2, [r7, #32]
 800c952:	4613      	mov	r3, r2
 800c954:	005b      	lsls	r3, r3, #1
 800c956:	4413      	add	r3, r2
 800c958:	009b      	lsls	r3, r3, #2
 800c95a:	461a      	mov	r2, r3
 800c95c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c95e:	4413      	add	r3, r2
 800c960:	f107 0018 	add.w	r0, r7, #24
 800c964:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c966:	f7ff fe4c 	bl	800c602 <writeMQTTString>
		writeChar(&ptr, requestedQoSs[i]);
 800c96a:	6a3b      	ldr	r3, [r7, #32]
 800c96c:	009b      	lsls	r3, r3, #2
 800c96e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c970:	4413      	add	r3, r2
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	b2da      	uxtb	r2, r3
 800c976:	f107 0318 	add.w	r3, r7, #24
 800c97a:	4611      	mov	r1, r2
 800c97c:	4618      	mov	r0, r3
 800c97e:	f7ff fde3 	bl	800c548 <writeChar>
	for (i = 0; i < count; ++i)
 800c982:	6a3b      	ldr	r3, [r7, #32]
 800c984:	3301      	adds	r3, #1
 800c986:	623b      	str	r3, [r7, #32]
 800c988:	6a3a      	ldr	r2, [r7, #32]
 800c98a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c98c:	429a      	cmp	r2, r3
 800c98e:	dbdf      	blt.n	800c950 <MQTTSerialize_subscribe+0xa6>
	}

	rc = ptr - buf;
 800c990:	69ba      	ldr	r2, [r7, #24]
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	1ad3      	subs	r3, r2, r3
 800c996:	627b      	str	r3, [r7, #36]	; 0x24
exit:
	FUNC_EXIT_RC(rc);
	return rc;
 800c998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c99a:	4618      	mov	r0, r3
 800c99c:	3728      	adds	r7, #40	; 0x28
 800c99e:	46bd      	mov	sp, r7
 800c9a0:	bd80      	pop	{r7, pc}
	...

0800c9a4 <transport_sendPacketBuffer>:

#include "transport.h"


int transport_sendPacketBuffer(int sock, unsigned char* buf, int buflen)
{
 800c9a4:	b580      	push	{r7, lr}
 800c9a6:	b084      	sub	sp, #16
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	60f8      	str	r0, [r7, #12]
 800c9ac:	60b9      	str	r1, [r7, #8]
 800c9ae:	607a      	str	r2, [r7, #4]
	UsartType.RX_flag = 0;
 800c9b0:	4b0b      	ldr	r3, [pc, #44]	; (800c9e0 <transport_sendPacketBuffer+0x3c>)
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	701a      	strb	r2, [r3, #0]
	memset(UsartType.RX_pData, 0, UsartType.RX_Size);
 800c9b6:	4b0a      	ldr	r3, [pc, #40]	; (800c9e0 <transport_sendPacketBuffer+0x3c>)
 800c9b8:	885b      	ldrh	r3, [r3, #2]
 800c9ba:	461a      	mov	r2, r3
 800c9bc:	2100      	movs	r1, #0
 800c9be:	4809      	ldr	r0, [pc, #36]	; (800c9e4 <transport_sendPacketBuffer+0x40>)
 800c9c0:	f000 fc7a 	bl	800d2b8 <memset>
	HAL_UART_Transmit(&EspUart, buf, buflen, 1000);
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	b29a      	uxth	r2, r3
 800c9c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c9cc:	68b9      	ldr	r1, [r7, #8]
 800c9ce:	4806      	ldr	r0, [pc, #24]	; (800c9e8 <transport_sendPacketBuffer+0x44>)
 800c9d0:	f7f9 f9eb 	bl	8005daa <HAL_UART_Transmit>
	return buflen;
 800c9d4:	687b      	ldr	r3, [r7, #4]
}
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	3710      	adds	r7, #16
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}
 800c9de:	bf00      	nop
 800c9e0:	20000c70 	.word	0x20000c70
 800c9e4:	20000c74 	.word	0x20000c74
 800c9e8:	20000c2c 	.word	0x20000c2c

0800c9ec <transport_getdata>:


int transport_getdata(unsigned char* buf, int count)
{
 800c9ec:	b580      	push	{r7, lr}
 800c9ee:	b084      	sub	sp, #16
 800c9f0:	af00      	add	r7, sp, #0
 800c9f2:	6078      	str	r0, [r7, #4]
 800c9f4:	6039      	str	r1, [r7, #0]
	uint8_t numb=0;
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	73fb      	strb	r3, [r7, #15]
	while(numb<10000){
		if (UsartType.RX_flag) {
 800c9fa:	4b0d      	ldr	r3, [pc, #52]	; (800ca30 <transport_getdata+0x44>)
 800c9fc:	781b      	ldrb	r3, [r3, #0]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d00c      	beq.n	800ca1c <transport_getdata+0x30>
			memcpy(buf,UsartType.RX_pData, count);
 800ca02:	683b      	ldr	r3, [r7, #0]
 800ca04:	461a      	mov	r2, r3
 800ca06:	490b      	ldr	r1, [pc, #44]	; (800ca34 <transport_getdata+0x48>)
 800ca08:	6878      	ldr	r0, [r7, #4]
 800ca0a:	f000 fc47 	bl	800d29c <memcpy>
			memset(UsartType.RX_pData, 0, count);
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	461a      	mov	r2, r3
 800ca12:	2100      	movs	r1, #0
 800ca14:	4807      	ldr	r0, [pc, #28]	; (800ca34 <transport_getdata+0x48>)
 800ca16:	f000 fc4f 	bl	800d2b8 <memset>
			break;
 800ca1a:	e003      	b.n	800ca24 <transport_getdata+0x38>
		}
		numb++;
 800ca1c:	7bfb      	ldrb	r3, [r7, #15]
 800ca1e:	3301      	adds	r3, #1
 800ca20:	73fb      	strb	r3, [r7, #15]
		if (UsartType.RX_flag) {
 800ca22:	e7ea      	b.n	800c9fa <transport_getdata+0xe>
	}
	return count;
 800ca24:	683b      	ldr	r3, [r7, #0]
}
 800ca26:	4618      	mov	r0, r3
 800ca28:	3710      	adds	r7, #16
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	bd80      	pop	{r7, pc}
 800ca2e:	bf00      	nop
 800ca30:	20000c70 	.word	0x20000c70
 800ca34:	20000c74 	.word	0x20000c74

0800ca38 <UartSendString>:

/*
 * Function		: UartSendString
 * Description	: ·¢ËÍÈÎÒâ³¤¶ÈµÄ×Ö·û´®
 */
void UartSendString(UART_HandleTypeDef *uart, char string[]){
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b084      	sub	sp, #16
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
 800ca40:	6039      	str	r1, [r7, #0]
	uint16_t lenth = 0;
 800ca42:	2300      	movs	r3, #0
 800ca44:	81fb      	strh	r3, [r7, #14]
	lenth = strlen(string);
 800ca46:	6838      	ldr	r0, [r7, #0]
 800ca48:	f7f3 fbc2 	bl	80001d0 <strlen>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	81fb      	strh	r3, [r7, #14]
	HAL_UART_Transmit(uart, string, lenth, 1000);
 800ca50:	89fa      	ldrh	r2, [r7, #14]
 800ca52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ca56:	6839      	ldr	r1, [r7, #0]
 800ca58:	6878      	ldr	r0, [r7, #4]
 800ca5a:	f7f9 f9a6 	bl	8005daa <HAL_UART_Transmit>

	while(__HAL_UART_GET_FLAG(uart,	UART_FLAG_TC) == RESET);
 800ca5e:	bf00      	nop
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca6a:	2b40      	cmp	r3, #64	; 0x40
 800ca6c:	d1f8      	bne.n	800ca60 <UartSendString+0x28>
}
 800ca6e:	bf00      	nop
 800ca70:	bf00      	nop
 800ca72:	3710      	adds	r7, #16
 800ca74:	46bd      	mov	sp, r7
 800ca76:	bd80      	pop	{r7, pc}

0800ca78 <UART2_DMA_IDLE_Start>:
	HAL_UART_Receive_DMA(&huart1, RxDMABuff1, UART_RX_BUF_SIZE);
}
#endif

#if UART2_BUFF_EN == 1
void UART2_DMA_IDLE_Start(void){
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 800ca7c:	4b07      	ldr	r3, [pc, #28]	; (800ca9c <UART2_DMA_IDLE_Start+0x24>)
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	68da      	ldr	r2, [r3, #12]
 800ca82:	4b06      	ldr	r3, [pc, #24]	; (800ca9c <UART2_DMA_IDLE_Start+0x24>)
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	f042 0210 	orr.w	r2, r2, #16
 800ca8a:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&huart2, RxDMABuff2, UART_RX_BUF_SIZE);
 800ca8c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ca90:	4903      	ldr	r1, [pc, #12]	; (800caa0 <UART2_DMA_IDLE_Start+0x28>)
 800ca92:	4802      	ldr	r0, [pc, #8]	; (800ca9c <UART2_DMA_IDLE_Start+0x24>)
 800ca94:	f7f9 fa22 	bl	8005edc <HAL_UART_Receive_DMA>
}
 800ca98:	bf00      	nop
 800ca9a:	bd80      	pop	{r7, pc}
 800ca9c:	20000c2c 	.word	0x20000c2c
 800caa0:	20000128 	.word	0x20000128

0800caa4 <UART3_DMA_IDLE_Start>:
#endif

#if UART3_BUFF_EN == 1
void UART3_DMA_IDLE_Start(void){
 800caa4:	b580      	push	{r7, lr}
 800caa6:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 800caa8:	4b07      	ldr	r3, [pc, #28]	; (800cac8 <UART3_DMA_IDLE_Start+0x24>)
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	68da      	ldr	r2, [r3, #12]
 800caae:	4b06      	ldr	r3, [pc, #24]	; (800cac8 <UART3_DMA_IDLE_Start+0x24>)
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	f042 0210 	orr.w	r2, r2, #16
 800cab6:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&huart3, RxDMABuff3, UART_RX_BUF_SIZE);
 800cab8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cabc:	4903      	ldr	r1, [pc, #12]	; (800cacc <UART3_DMA_IDLE_Start+0x28>)
 800cabe:	4802      	ldr	r0, [pc, #8]	; (800cac8 <UART3_DMA_IDLE_Start+0x24>)
 800cac0:	f7f9 fa0c 	bl	8005edc <HAL_UART_Receive_DMA>
}
 800cac4:	bf00      	nop
 800cac6:	bd80      	pop	{r7, pc}
 800cac8:	20000b2c 	.word	0x20000b2c
 800cacc:	20000528 	.word	0x20000528

0800cad0 <UART2_rxFunction>:
	HAL_UART_Receive_DMA(&huart1, RxDMABuff1, UART_RX_BUF_SIZE);	//ÖØÆôDMA½ÓÊÕ
}
#endif

#if UART2_BUFF_EN == 1
static void UART2_rxFunction(void){
 800cad0:	b580      	push	{r7, lr}
 800cad2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 2 */
	ESP8266_DefineValue(rxLenth,RxDMABuff2);	//½ÓÊÕÊý¾Ý´¦Àíµ½ESP8266
 800cad4:	4b09      	ldr	r3, [pc, #36]	; (800cafc <UART2_rxFunction+0x2c>)
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	4909      	ldr	r1, [pc, #36]	; (800cb00 <UART2_rxFunction+0x30>)
 800cada:	4618      	mov	r0, r3
 800cadc:	f7fc ffec 	bl	8009ab8 <ESP8266_DefineValue>
	ESP_UartSendCmd(&PcUart);					//´¦ÀíPC´®¿Ú·¢À´µÄÖ¸Áî
 800cae0:	4808      	ldr	r0, [pc, #32]	; (800cb04 <UART2_rxFunction+0x34>)
 800cae2:	f7fd f80f 	bl	8009b04 <ESP_UartSendCmd>
	IotTaskflag.IotHandleGetData_task=1;
 800cae6:	4b08      	ldr	r3, [pc, #32]	; (800cb08 <UART2_rxFunction+0x38>)
 800cae8:	2201      	movs	r2, #1
 800caea:	70da      	strb	r2, [r3, #3]
	/* USER CODE END 2 */
	HAL_UART_Receive_DMA(&huart2, RxDMABuff2, UART_RX_BUF_SIZE);	//ÖØÆôDMA½ÓÊÕ
 800caec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800caf0:	4903      	ldr	r1, [pc, #12]	; (800cb00 <UART2_rxFunction+0x30>)
 800caf2:	4806      	ldr	r0, [pc, #24]	; (800cb0c <UART2_rxFunction+0x3c>)
 800caf4:	f7f9 f9f2 	bl	8005edc <HAL_UART_Receive_DMA>
}
 800caf8:	bf00      	nop
 800cafa:	bd80      	pop	{r7, pc}
 800cafc:	20000928 	.word	0x20000928
 800cb00:	20000128 	.word	0x20000128
 800cb04:	20000b2c 	.word	0x20000b2c
 800cb08:	200000bc 	.word	0x200000bc
 800cb0c:	20000c2c 	.word	0x20000c2c

0800cb10 <UART3_rxFunction>:
#endif

#if UART3_BUFF_EN == 1
static void UART3_rxFunction(void){
 800cb10:	b580      	push	{r7, lr}
 800cb12:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 3 */
	ESP8266_DefineValue(rxLenth,RxDMABuff3);
 800cb14:	4b0c      	ldr	r3, [pc, #48]	; (800cb48 <UART3_rxFunction+0x38>)
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	490c      	ldr	r1, [pc, #48]	; (800cb4c <UART3_rxFunction+0x3c>)
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	f7fc ffcc 	bl	8009ab8 <ESP8266_DefineValue>
	HAL_UART_Transmit(&EspUart, UsartType.RX_pData, UsartType.RX_Size, 1000);
 800cb20:	4b0b      	ldr	r3, [pc, #44]	; (800cb50 <UART3_rxFunction+0x40>)
 800cb22:	885a      	ldrh	r2, [r3, #2]
 800cb24:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800cb28:	490a      	ldr	r1, [pc, #40]	; (800cb54 <UART3_rxFunction+0x44>)
 800cb2a:	480b      	ldr	r0, [pc, #44]	; (800cb58 <UART3_rxFunction+0x48>)
 800cb2c:	f7f9 f93d 	bl	8005daa <HAL_UART_Transmit>
	UartSendCmd_Flag=1;
 800cb30:	4b0a      	ldr	r3, [pc, #40]	; (800cb5c <UART3_rxFunction+0x4c>)
 800cb32:	2201      	movs	r2, #1
 800cb34:	701a      	strb	r2, [r3, #0]

	/* USER CODE END 3 */
	HAL_UART_Receive_DMA(&huart3, RxDMABuff3, UART_RX_BUF_SIZE);	//ÖØÆôDMA½ÓÊÕ
 800cb36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cb3a:	4904      	ldr	r1, [pc, #16]	; (800cb4c <UART3_rxFunction+0x3c>)
 800cb3c:	4808      	ldr	r0, [pc, #32]	; (800cb60 <UART3_rxFunction+0x50>)
 800cb3e:	f7f9 f9cd 	bl	8005edc <HAL_UART_Receive_DMA>
}
 800cb42:	bf00      	nop
 800cb44:	bd80      	pop	{r7, pc}
 800cb46:	bf00      	nop
 800cb48:	20000928 	.word	0x20000928
 800cb4c:	20000528 	.word	0x20000528
 800cb50:	20000c70 	.word	0x20000c70
 800cb54:	20000c74 	.word	0x20000c74
 800cb58:	20000c2c 	.word	0x20000c2c
 800cb5c:	200000b8 	.word	0x200000b8
 800cb60:	20000b2c 	.word	0x20000b2c

0800cb64 <UART_UserFunction>:

/*
 * Function		:	UART_UserFunction
 * Description	:	´®¿ÚIDLEÖÐ¶Ï·¢Éúºó£¬ÅÐ¶ÏÊÇÄÄ¸ö´®¿Ú½ÓÊÕµÄÊý¾Ý£¬½ø¶ø½øÈë¶ÔÓ¦µÄÓÃ»§º¯Êý
 */
static void UART_UserFunction(UART_HandleTypeDef *uart){
 800cb64:	b580      	push	{r7, lr}
 800cb66:	b082      	sub	sp, #8
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
		UART1_rxFunction();
	}
#endif

#if UART2_BUFF_EN == 1
	if(uart == (&huart2)){
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	4a07      	ldr	r2, [pc, #28]	; (800cb8c <UART_UserFunction+0x28>)
 800cb70:	4293      	cmp	r3, r2
 800cb72:	d101      	bne.n	800cb78 <UART_UserFunction+0x14>
		UART2_rxFunction();
 800cb74:	f7ff ffac 	bl	800cad0 <UART2_rxFunction>
	}
#endif

#if UART3_BUFF_EN == 1
	if(uart == (&huart3)){
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	4a05      	ldr	r2, [pc, #20]	; (800cb90 <UART_UserFunction+0x2c>)
 800cb7c:	4293      	cmp	r3, r2
 800cb7e:	d101      	bne.n	800cb84 <UART_UserFunction+0x20>
		UART3_rxFunction();
 800cb80:	f7ff ffc6 	bl	800cb10 <UART3_rxFunction>
#if UART7_BUFF_EN == 1
	if(uart == (&huart7)){
		UART7_rxFunction();
	}
#endif
}
 800cb84:	bf00      	nop
 800cb86:	3708      	adds	r7, #8
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	bd80      	pop	{r7, pc}
 800cb8c:	20000c2c 	.word	0x20000c2c
 800cb90:	20000b2c 	.word	0x20000b2c

0800cb94 <UART_IDLE_Callback>:

	/*
	 * Function		: UART_IDLE_Callback
	 * Description	: UART×Ô½¨»Øµ÷º¯Êý£¬ÐèÒª¼ÓÔÚstm32f1xx_it.cµÄUSARTx_IRQHandlerÖÐ£¡
	 */
void UART_IDLE_Callback(UART_HandleTypeDef *uart){
 800cb94:	b580      	push	{r7, lr}
 800cb96:	b086      	sub	sp, #24
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]
	uint32_t tmp_flag = 0;
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	617b      	str	r3, [r7, #20]
	uint32_t temp;
	tmp_flag = __HAL_UART_GET_FLAG(uart, UART_FLAG_IDLE);	//»ñÈ¡IDLE±êÖ¾Î»
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	f003 0310 	and.w	r3, r3, #16
 800cbaa:	2b10      	cmp	r3, #16
 800cbac:	bf0c      	ite	eq
 800cbae:	2301      	moveq	r3, #1
 800cbb0:	2300      	movne	r3, #0
 800cbb2:	b2db      	uxtb	r3, r3
 800cbb4:	617b      	str	r3, [r7, #20]
	if(tmp_flag != RESET){
 800cbb6:	697b      	ldr	r3, [r7, #20]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d025      	beq.n	800cc08 <UART_IDLE_Callback+0x74>
		__HAL_UART_CLEAR_IDLEFLAG(uart);			//Çå³ýIDLE±êÖ¾Î»
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	60fb      	str	r3, [r7, #12]
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	60fb      	str	r3, [r7, #12]
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	685b      	ldr	r3, [r3, #4]
 800cbce:	60fb      	str	r3, [r7, #12]
 800cbd0:	68fb      	ldr	r3, [r7, #12]
		temp = uart->Instance->SR;					//¶ÁÈ¡SR¼Ä´æÆ÷¼´¿ÉÇå¿ÕSR¼Ä´æÆ÷µÄÖµ
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	613b      	str	r3, [r7, #16]
		temp = uart->Instance->DR;					//¶ÁÈ¡DR¼Ä´æÆ÷µÄÊý¾Ý
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	685b      	ldr	r3, [r3, #4]
 800cbe0:	613b      	str	r3, [r7, #16]
		HAL_UART_DMAStop(uart);						//ÔÝÊ±¹Ø±ÕDMA·½±ã¼ÆÊý
 800cbe2:	6878      	ldr	r0, [r7, #4]
 800cbe4:	f7f9 f9fa 	bl	8005fdc <HAL_UART_DMAStop>
		/*  F4ÏµÁÐÊ¹ÓÃNDTR   ÆäËûÊ¹ÓÃCNDTR */
		temp = uart->hdmarx->Instance->NDTR;		//»ñÈ¡DMAÖÐÎ´´«ÊäµÄÊý¾Ý¸öÊý
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	685b      	ldr	r3, [r3, #4]
 800cbf0:	613b      	str	r3, [r7, #16]
		rxLenth = UART_RX_BUF_SIZE - temp;			//µÃµ½½ÓÊÕµ½Êý¾ÝµÄ³¤¶È
 800cbf2:	693b      	ldr	r3, [r7, #16]
 800cbf4:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800cbf8:	4a05      	ldr	r2, [pc, #20]	; (800cc10 <UART_IDLE_Callback+0x7c>)
 800cbfa:	6013      	str	r3, [r2, #0]
		UART_UserFunction(uart);					//ÅÐ¶ÏÊÇÄÄ¸ö´®¿Ú½ÓÊÕµÄÊý¾Ý£¬²¢½øÈëÏàÓ¦µÄÓÃ»§º¯Êý
 800cbfc:	6878      	ldr	r0, [r7, #4]
 800cbfe:	f7ff ffb1 	bl	800cb64 <UART_UserFunction>
		rxLenth = 0;
 800cc02:	4b03      	ldr	r3, [pc, #12]	; (800cc10 <UART_IDLE_Callback+0x7c>)
 800cc04:	2200      	movs	r2, #0
 800cc06:	601a      	str	r2, [r3, #0]
	}
}
 800cc08:	bf00      	nop
 800cc0a:	3718      	adds	r7, #24
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	bd80      	pop	{r7, pc}
 800cc10:	20000928 	.word	0x20000928

0800cc14 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800cc18:	2201      	movs	r2, #1
 800cc1a:	490e      	ldr	r1, [pc, #56]	; (800cc54 <MX_USB_HOST_Init+0x40>)
 800cc1c:	480e      	ldr	r0, [pc, #56]	; (800cc58 <MX_USB_HOST_Init+0x44>)
 800cc1e:	f7fb fbf3 	bl	8008408 <USBH_Init>
 800cc22:	4603      	mov	r3, r0
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d001      	beq.n	800cc2c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800cc28:	f7f3 ffe6 	bl	8000bf8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800cc2c:	490b      	ldr	r1, [pc, #44]	; (800cc5c <MX_USB_HOST_Init+0x48>)
 800cc2e:	480a      	ldr	r0, [pc, #40]	; (800cc58 <MX_USB_HOST_Init+0x44>)
 800cc30:	f7fb fc78 	bl	8008524 <USBH_RegisterClass>
 800cc34:	4603      	mov	r3, r0
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d001      	beq.n	800cc3e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800cc3a:	f7f3 ffdd 	bl	8000bf8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800cc3e:	4806      	ldr	r0, [pc, #24]	; (800cc58 <MX_USB_HOST_Init+0x44>)
 800cc40:	f7fb fcfc 	bl	800863c <USBH_Start>
 800cc44:	4603      	mov	r3, r0
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d001      	beq.n	800cc4e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800cc4a:	f7f3 ffd5 	bl	8000bf8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800cc4e:	bf00      	nop
 800cc50:	bd80      	pop	{r7, pc}
 800cc52:	bf00      	nop
 800cc54:	0800cc75 	.word	0x0800cc75
 800cc58:	200012d0 	.word	0x200012d0
 800cc5c:	2000000c 	.word	0x2000000c

0800cc60 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800cc64:	4802      	ldr	r0, [pc, #8]	; (800cc70 <MX_USB_HOST_Process+0x10>)
 800cc66:	f7fb fcf9 	bl	800865c <USBH_Process>
}
 800cc6a:	bf00      	nop
 800cc6c:	bd80      	pop	{r7, pc}
 800cc6e:	bf00      	nop
 800cc70:	200012d0 	.word	0x200012d0

0800cc74 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800cc74:	b480      	push	{r7}
 800cc76:	b083      	sub	sp, #12
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	6078      	str	r0, [r7, #4]
 800cc7c:	460b      	mov	r3, r1
 800cc7e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800cc80:	78fb      	ldrb	r3, [r7, #3]
 800cc82:	3b01      	subs	r3, #1
 800cc84:	2b04      	cmp	r3, #4
 800cc86:	d819      	bhi.n	800ccbc <USBH_UserProcess+0x48>
 800cc88:	a201      	add	r2, pc, #4	; (adr r2, 800cc90 <USBH_UserProcess+0x1c>)
 800cc8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc8e:	bf00      	nop
 800cc90:	0800ccbd 	.word	0x0800ccbd
 800cc94:	0800ccad 	.word	0x0800ccad
 800cc98:	0800ccbd 	.word	0x0800ccbd
 800cc9c:	0800ccb5 	.word	0x0800ccb5
 800cca0:	0800cca5 	.word	0x0800cca5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800cca4:	4b09      	ldr	r3, [pc, #36]	; (800cccc <USBH_UserProcess+0x58>)
 800cca6:	2203      	movs	r2, #3
 800cca8:	701a      	strb	r2, [r3, #0]
  break;
 800ccaa:	e008      	b.n	800ccbe <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800ccac:	4b07      	ldr	r3, [pc, #28]	; (800cccc <USBH_UserProcess+0x58>)
 800ccae:	2202      	movs	r2, #2
 800ccb0:	701a      	strb	r2, [r3, #0]
  break;
 800ccb2:	e004      	b.n	800ccbe <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800ccb4:	4b05      	ldr	r3, [pc, #20]	; (800cccc <USBH_UserProcess+0x58>)
 800ccb6:	2201      	movs	r2, #1
 800ccb8:	701a      	strb	r2, [r3, #0]
  break;
 800ccba:	e000      	b.n	800ccbe <USBH_UserProcess+0x4a>

  default:
  break;
 800ccbc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800ccbe:	bf00      	nop
 800ccc0:	370c      	adds	r7, #12
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc8:	4770      	bx	lr
 800ccca:	bf00      	nop
 800cccc:	2000092c 	.word	0x2000092c

0800ccd0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b08a      	sub	sp, #40	; 0x28
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ccd8:	f107 0314 	add.w	r3, r7, #20
 800ccdc:	2200      	movs	r2, #0
 800ccde:	601a      	str	r2, [r3, #0]
 800cce0:	605a      	str	r2, [r3, #4]
 800cce2:	609a      	str	r2, [r3, #8]
 800cce4:	60da      	str	r2, [r3, #12]
 800cce6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ccf0:	d147      	bne.n	800cd82 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	613b      	str	r3, [r7, #16]
 800ccf6:	4b25      	ldr	r3, [pc, #148]	; (800cd8c <HAL_HCD_MspInit+0xbc>)
 800ccf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccfa:	4a24      	ldr	r2, [pc, #144]	; (800cd8c <HAL_HCD_MspInit+0xbc>)
 800ccfc:	f043 0301 	orr.w	r3, r3, #1
 800cd00:	6313      	str	r3, [r2, #48]	; 0x30
 800cd02:	4b22      	ldr	r3, [pc, #136]	; (800cd8c <HAL_HCD_MspInit+0xbc>)
 800cd04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd06:	f003 0301 	and.w	r3, r3, #1
 800cd0a:	613b      	str	r3, [r7, #16]
 800cd0c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800cd0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cd12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cd14:	2300      	movs	r3, #0
 800cd16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd18:	2300      	movs	r3, #0
 800cd1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800cd1c:	f107 0314 	add.w	r3, r7, #20
 800cd20:	4619      	mov	r1, r3
 800cd22:	481b      	ldr	r0, [pc, #108]	; (800cd90 <HAL_HCD_MspInit+0xc0>)
 800cd24:	f7f5 f8fe 	bl	8001f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800cd28:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800cd2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cd2e:	2302      	movs	r3, #2
 800cd30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd32:	2300      	movs	r3, #0
 800cd34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cd36:	2300      	movs	r3, #0
 800cd38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cd3a:	230a      	movs	r3, #10
 800cd3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cd3e:	f107 0314 	add.w	r3, r7, #20
 800cd42:	4619      	mov	r1, r3
 800cd44:	4812      	ldr	r0, [pc, #72]	; (800cd90 <HAL_HCD_MspInit+0xc0>)
 800cd46:	f7f5 f8ed 	bl	8001f24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800cd4a:	4b10      	ldr	r3, [pc, #64]	; (800cd8c <HAL_HCD_MspInit+0xbc>)
 800cd4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd4e:	4a0f      	ldr	r2, [pc, #60]	; (800cd8c <HAL_HCD_MspInit+0xbc>)
 800cd50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd54:	6353      	str	r3, [r2, #52]	; 0x34
 800cd56:	2300      	movs	r3, #0
 800cd58:	60fb      	str	r3, [r7, #12]
 800cd5a:	4b0c      	ldr	r3, [pc, #48]	; (800cd8c <HAL_HCD_MspInit+0xbc>)
 800cd5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cd5e:	4a0b      	ldr	r2, [pc, #44]	; (800cd8c <HAL_HCD_MspInit+0xbc>)
 800cd60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cd64:	6453      	str	r3, [r2, #68]	; 0x44
 800cd66:	4b09      	ldr	r3, [pc, #36]	; (800cd8c <HAL_HCD_MspInit+0xbc>)
 800cd68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cd6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cd6e:	60fb      	str	r3, [r7, #12]
 800cd70:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800cd72:	2200      	movs	r2, #0
 800cd74:	2100      	movs	r1, #0
 800cd76:	2043      	movs	r0, #67	; 0x43
 800cd78:	f7f4 fc9b 	bl	80016b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800cd7c:	2043      	movs	r0, #67	; 0x43
 800cd7e:	f7f4 fcb4 	bl	80016ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800cd82:	bf00      	nop
 800cd84:	3728      	adds	r7, #40	; 0x28
 800cd86:	46bd      	mov	sp, r7
 800cd88:	bd80      	pop	{r7, pc}
 800cd8a:	bf00      	nop
 800cd8c:	40023800 	.word	0x40023800
 800cd90:	40020000 	.word	0x40020000

0800cd94 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b082      	sub	sp, #8
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cda2:	4618      	mov	r0, r3
 800cda4:	f7fc f82d 	bl	8008e02 <USBH_LL_IncTimer>
}
 800cda8:	bf00      	nop
 800cdaa:	3708      	adds	r7, #8
 800cdac:	46bd      	mov	sp, r7
 800cdae:	bd80      	pop	{r7, pc}

0800cdb0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800cdb0:	b580      	push	{r7, lr}
 800cdb2:	b082      	sub	sp, #8
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	f7fc f865 	bl	8008e8e <USBH_LL_Connect>
}
 800cdc4:	bf00      	nop
 800cdc6:	3708      	adds	r7, #8
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	bd80      	pop	{r7, pc}

0800cdcc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b082      	sub	sp, #8
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cdda:	4618      	mov	r0, r3
 800cddc:	f7fc f86e 	bl	8008ebc <USBH_LL_Disconnect>
}
 800cde0:	bf00      	nop
 800cde2:	3708      	adds	r7, #8
 800cde4:	46bd      	mov	sp, r7
 800cde6:	bd80      	pop	{r7, pc}

0800cde8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800cde8:	b480      	push	{r7}
 800cdea:	b083      	sub	sp, #12
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
 800cdf0:	460b      	mov	r3, r1
 800cdf2:	70fb      	strb	r3, [r7, #3]
 800cdf4:	4613      	mov	r3, r2
 800cdf6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800cdf8:	bf00      	nop
 800cdfa:	370c      	adds	r7, #12
 800cdfc:	46bd      	mov	sp, r7
 800cdfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce02:	4770      	bx	lr

0800ce04 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	b082      	sub	sp, #8
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ce12:	4618      	mov	r0, r3
 800ce14:	f7fc f81f 	bl	8008e56 <USBH_LL_PortEnabled>
}
 800ce18:	bf00      	nop
 800ce1a:	3708      	adds	r7, #8
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	bd80      	pop	{r7, pc}

0800ce20 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ce20:	b580      	push	{r7, lr}
 800ce22:	b082      	sub	sp, #8
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ce2e:	4618      	mov	r0, r3
 800ce30:	f7fc f81f 	bl	8008e72 <USBH_LL_PortDisabled>
}
 800ce34:	bf00      	nop
 800ce36:	3708      	adds	r7, #8
 800ce38:	46bd      	mov	sp, r7
 800ce3a:	bd80      	pop	{r7, pc}

0800ce3c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800ce3c:	b580      	push	{r7, lr}
 800ce3e:	b082      	sub	sp, #8
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800ce4a:	2b01      	cmp	r3, #1
 800ce4c:	d12a      	bne.n	800cea4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800ce4e:	4a18      	ldr	r2, [pc, #96]	; (800ceb0 <USBH_LL_Init+0x74>)
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	4a15      	ldr	r2, [pc, #84]	; (800ceb0 <USBH_LL_Init+0x74>)
 800ce5a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ce5e:	4b14      	ldr	r3, [pc, #80]	; (800ceb0 <USBH_LL_Init+0x74>)
 800ce60:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ce64:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800ce66:	4b12      	ldr	r3, [pc, #72]	; (800ceb0 <USBH_LL_Init+0x74>)
 800ce68:	2208      	movs	r2, #8
 800ce6a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800ce6c:	4b10      	ldr	r3, [pc, #64]	; (800ceb0 <USBH_LL_Init+0x74>)
 800ce6e:	2201      	movs	r2, #1
 800ce70:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ce72:	4b0f      	ldr	r3, [pc, #60]	; (800ceb0 <USBH_LL_Init+0x74>)
 800ce74:	2200      	movs	r2, #0
 800ce76:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800ce78:	4b0d      	ldr	r3, [pc, #52]	; (800ceb0 <USBH_LL_Init+0x74>)
 800ce7a:	2202      	movs	r2, #2
 800ce7c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ce7e:	4b0c      	ldr	r3, [pc, #48]	; (800ceb0 <USBH_LL_Init+0x74>)
 800ce80:	2200      	movs	r2, #0
 800ce82:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800ce84:	480a      	ldr	r0, [pc, #40]	; (800ceb0 <USBH_LL_Init+0x74>)
 800ce86:	f7f5 fa4d 	bl	8002324 <HAL_HCD_Init>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d001      	beq.n	800ce94 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800ce90:	f7f3 feb2 	bl	8000bf8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800ce94:	4806      	ldr	r0, [pc, #24]	; (800ceb0 <USBH_LL_Init+0x74>)
 800ce96:	f7f5 fe51 	bl	8002b3c <HAL_HCD_GetCurrentFrame>
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	4619      	mov	r1, r3
 800ce9e:	6878      	ldr	r0, [r7, #4]
 800cea0:	f7fb ffa0 	bl	8008de4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800cea4:	2300      	movs	r3, #0
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3708      	adds	r7, #8
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}
 800ceae:	bf00      	nop
 800ceb0:	200016a8 	.word	0x200016a8

0800ceb4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b084      	sub	sp, #16
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cebc:	2300      	movs	r3, #0
 800cebe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cec0:	2300      	movs	r3, #0
 800cec2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ceca:	4618      	mov	r0, r3
 800cecc:	f7f5 fdbe 	bl	8002a4c <HAL_HCD_Start>
 800ced0:	4603      	mov	r3, r0
 800ced2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ced4:	7bfb      	ldrb	r3, [r7, #15]
 800ced6:	4618      	mov	r0, r3
 800ced8:	f000 f95e 	bl	800d198 <USBH_Get_USB_Status>
 800cedc:	4603      	mov	r3, r0
 800cede:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cee0:	7bbb      	ldrb	r3, [r7, #14]
}
 800cee2:	4618      	mov	r0, r3
 800cee4:	3710      	adds	r7, #16
 800cee6:	46bd      	mov	sp, r7
 800cee8:	bd80      	pop	{r7, pc}

0800ceea <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800ceea:	b580      	push	{r7, lr}
 800ceec:	b084      	sub	sp, #16
 800ceee:	af00      	add	r7, sp, #0
 800cef0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cef2:	2300      	movs	r3, #0
 800cef4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cef6:	2300      	movs	r3, #0
 800cef8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800cf00:	4618      	mov	r0, r3
 800cf02:	f7f5 fdc6 	bl	8002a92 <HAL_HCD_Stop>
 800cf06:	4603      	mov	r3, r0
 800cf08:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800cf0a:	7bfb      	ldrb	r3, [r7, #15]
 800cf0c:	4618      	mov	r0, r3
 800cf0e:	f000 f943 	bl	800d198 <USBH_Get_USB_Status>
 800cf12:	4603      	mov	r3, r0
 800cf14:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf16:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf18:	4618      	mov	r0, r3
 800cf1a:	3710      	adds	r7, #16
 800cf1c:	46bd      	mov	sp, r7
 800cf1e:	bd80      	pop	{r7, pc}

0800cf20 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b084      	sub	sp, #16
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800cf28:	2301      	movs	r3, #1
 800cf2a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800cf32:	4618      	mov	r0, r3
 800cf34:	f7f5 fe10 	bl	8002b58 <HAL_HCD_GetCurrentSpeed>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	2b02      	cmp	r3, #2
 800cf3c:	d00c      	beq.n	800cf58 <USBH_LL_GetSpeed+0x38>
 800cf3e:	2b02      	cmp	r3, #2
 800cf40:	d80d      	bhi.n	800cf5e <USBH_LL_GetSpeed+0x3e>
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d002      	beq.n	800cf4c <USBH_LL_GetSpeed+0x2c>
 800cf46:	2b01      	cmp	r3, #1
 800cf48:	d003      	beq.n	800cf52 <USBH_LL_GetSpeed+0x32>
 800cf4a:	e008      	b.n	800cf5e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	73fb      	strb	r3, [r7, #15]
    break;
 800cf50:	e008      	b.n	800cf64 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800cf52:	2301      	movs	r3, #1
 800cf54:	73fb      	strb	r3, [r7, #15]
    break;
 800cf56:	e005      	b.n	800cf64 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800cf58:	2302      	movs	r3, #2
 800cf5a:	73fb      	strb	r3, [r7, #15]
    break;
 800cf5c:	e002      	b.n	800cf64 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800cf5e:	2301      	movs	r3, #1
 800cf60:	73fb      	strb	r3, [r7, #15]
    break;
 800cf62:	bf00      	nop
  }
  return  speed;
 800cf64:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf66:	4618      	mov	r0, r3
 800cf68:	3710      	adds	r7, #16
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	bd80      	pop	{r7, pc}

0800cf6e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800cf6e:	b580      	push	{r7, lr}
 800cf70:	b084      	sub	sp, #16
 800cf72:	af00      	add	r7, sp, #0
 800cf74:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf76:	2300      	movs	r3, #0
 800cf78:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800cf84:	4618      	mov	r0, r3
 800cf86:	f7f5 fda1 	bl	8002acc <HAL_HCD_ResetPort>
 800cf8a:	4603      	mov	r3, r0
 800cf8c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800cf8e:	7bfb      	ldrb	r3, [r7, #15]
 800cf90:	4618      	mov	r0, r3
 800cf92:	f000 f901 	bl	800d198 <USBH_Get_USB_Status>
 800cf96:	4603      	mov	r3, r0
 800cf98:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf9a:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	3710      	adds	r7, #16
 800cfa0:	46bd      	mov	sp, r7
 800cfa2:	bd80      	pop	{r7, pc}

0800cfa4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800cfa4:	b580      	push	{r7, lr}
 800cfa6:	b082      	sub	sp, #8
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	6078      	str	r0, [r7, #4]
 800cfac:	460b      	mov	r3, r1
 800cfae:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800cfb6:	78fa      	ldrb	r2, [r7, #3]
 800cfb8:	4611      	mov	r1, r2
 800cfba:	4618      	mov	r0, r3
 800cfbc:	f7f5 fda9 	bl	8002b12 <HAL_HCD_HC_GetXferCount>
 800cfc0:	4603      	mov	r3, r0
}
 800cfc2:	4618      	mov	r0, r3
 800cfc4:	3708      	adds	r7, #8
 800cfc6:	46bd      	mov	sp, r7
 800cfc8:	bd80      	pop	{r7, pc}

0800cfca <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800cfca:	b590      	push	{r4, r7, lr}
 800cfcc:	b089      	sub	sp, #36	; 0x24
 800cfce:	af04      	add	r7, sp, #16
 800cfd0:	6078      	str	r0, [r7, #4]
 800cfd2:	4608      	mov	r0, r1
 800cfd4:	4611      	mov	r1, r2
 800cfd6:	461a      	mov	r2, r3
 800cfd8:	4603      	mov	r3, r0
 800cfda:	70fb      	strb	r3, [r7, #3]
 800cfdc:	460b      	mov	r3, r1
 800cfde:	70bb      	strb	r3, [r7, #2]
 800cfe0:	4613      	mov	r3, r2
 800cfe2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cfe8:	2300      	movs	r3, #0
 800cfea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800cff2:	787c      	ldrb	r4, [r7, #1]
 800cff4:	78ba      	ldrb	r2, [r7, #2]
 800cff6:	78f9      	ldrb	r1, [r7, #3]
 800cff8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800cffa:	9302      	str	r3, [sp, #8]
 800cffc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d000:	9301      	str	r3, [sp, #4]
 800d002:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d006:	9300      	str	r3, [sp, #0]
 800d008:	4623      	mov	r3, r4
 800d00a:	f7f5 f9ed 	bl	80023e8 <HAL_HCD_HC_Init>
 800d00e:	4603      	mov	r3, r0
 800d010:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d012:	7bfb      	ldrb	r3, [r7, #15]
 800d014:	4618      	mov	r0, r3
 800d016:	f000 f8bf 	bl	800d198 <USBH_Get_USB_Status>
 800d01a:	4603      	mov	r3, r0
 800d01c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d01e:	7bbb      	ldrb	r3, [r7, #14]
}
 800d020:	4618      	mov	r0, r3
 800d022:	3714      	adds	r7, #20
 800d024:	46bd      	mov	sp, r7
 800d026:	bd90      	pop	{r4, r7, pc}

0800d028 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b084      	sub	sp, #16
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
 800d030:	460b      	mov	r3, r1
 800d032:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d034:	2300      	movs	r3, #0
 800d036:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d038:	2300      	movs	r3, #0
 800d03a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d042:	78fa      	ldrb	r2, [r7, #3]
 800d044:	4611      	mov	r1, r2
 800d046:	4618      	mov	r0, r3
 800d048:	f7f5 fa66 	bl	8002518 <HAL_HCD_HC_Halt>
 800d04c:	4603      	mov	r3, r0
 800d04e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d050:	7bfb      	ldrb	r3, [r7, #15]
 800d052:	4618      	mov	r0, r3
 800d054:	f000 f8a0 	bl	800d198 <USBH_Get_USB_Status>
 800d058:	4603      	mov	r3, r0
 800d05a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d05c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d05e:	4618      	mov	r0, r3
 800d060:	3710      	adds	r7, #16
 800d062:	46bd      	mov	sp, r7
 800d064:	bd80      	pop	{r7, pc}

0800d066 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d066:	b590      	push	{r4, r7, lr}
 800d068:	b089      	sub	sp, #36	; 0x24
 800d06a:	af04      	add	r7, sp, #16
 800d06c:	6078      	str	r0, [r7, #4]
 800d06e:	4608      	mov	r0, r1
 800d070:	4611      	mov	r1, r2
 800d072:	461a      	mov	r2, r3
 800d074:	4603      	mov	r3, r0
 800d076:	70fb      	strb	r3, [r7, #3]
 800d078:	460b      	mov	r3, r1
 800d07a:	70bb      	strb	r3, [r7, #2]
 800d07c:	4613      	mov	r3, r2
 800d07e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d080:	2300      	movs	r3, #0
 800d082:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d084:	2300      	movs	r3, #0
 800d086:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d08e:	787c      	ldrb	r4, [r7, #1]
 800d090:	78ba      	ldrb	r2, [r7, #2]
 800d092:	78f9      	ldrb	r1, [r7, #3]
 800d094:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800d098:	9303      	str	r3, [sp, #12]
 800d09a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d09c:	9302      	str	r3, [sp, #8]
 800d09e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0a0:	9301      	str	r3, [sp, #4]
 800d0a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d0a6:	9300      	str	r3, [sp, #0]
 800d0a8:	4623      	mov	r3, r4
 800d0aa:	f7f5 fa59 	bl	8002560 <HAL_HCD_HC_SubmitRequest>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d0b2:	7bfb      	ldrb	r3, [r7, #15]
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	f000 f86f 	bl	800d198 <USBH_Get_USB_Status>
 800d0ba:	4603      	mov	r3, r0
 800d0bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d0be:	7bbb      	ldrb	r3, [r7, #14]
}
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	3714      	adds	r7, #20
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	bd90      	pop	{r4, r7, pc}

0800d0c8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b082      	sub	sp, #8
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	6078      	str	r0, [r7, #4]
 800d0d0:	460b      	mov	r3, r1
 800d0d2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d0da:	78fa      	ldrb	r2, [r7, #3]
 800d0dc:	4611      	mov	r1, r2
 800d0de:	4618      	mov	r0, r3
 800d0e0:	f7f5 fd02 	bl	8002ae8 <HAL_HCD_HC_GetURBState>
 800d0e4:	4603      	mov	r3, r0
}
 800d0e6:	4618      	mov	r0, r3
 800d0e8:	3708      	adds	r7, #8
 800d0ea:	46bd      	mov	sp, r7
 800d0ec:	bd80      	pop	{r7, pc}

0800d0ee <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d0ee:	b580      	push	{r7, lr}
 800d0f0:	b082      	sub	sp, #8
 800d0f2:	af00      	add	r7, sp, #0
 800d0f4:	6078      	str	r0, [r7, #4]
 800d0f6:	460b      	mov	r3, r1
 800d0f8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800d100:	2b01      	cmp	r3, #1
 800d102:	d103      	bne.n	800d10c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800d104:	78fb      	ldrb	r3, [r7, #3]
 800d106:	4618      	mov	r0, r3
 800d108:	f000 f872 	bl	800d1f0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d10c:	20c8      	movs	r0, #200	; 0xc8
 800d10e:	f7f4 f9d1 	bl	80014b4 <HAL_Delay>
  return USBH_OK;
 800d112:	2300      	movs	r3, #0
}
 800d114:	4618      	mov	r0, r3
 800d116:	3708      	adds	r7, #8
 800d118:	46bd      	mov	sp, r7
 800d11a:	bd80      	pop	{r7, pc}

0800d11c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d11c:	b480      	push	{r7}
 800d11e:	b085      	sub	sp, #20
 800d120:	af00      	add	r7, sp, #0
 800d122:	6078      	str	r0, [r7, #4]
 800d124:	460b      	mov	r3, r1
 800d126:	70fb      	strb	r3, [r7, #3]
 800d128:	4613      	mov	r3, r2
 800d12a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d132:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d134:	78fa      	ldrb	r2, [r7, #3]
 800d136:	68f9      	ldr	r1, [r7, #12]
 800d138:	4613      	mov	r3, r2
 800d13a:	009b      	lsls	r3, r3, #2
 800d13c:	4413      	add	r3, r2
 800d13e:	00db      	lsls	r3, r3, #3
 800d140:	440b      	add	r3, r1
 800d142:	333b      	adds	r3, #59	; 0x3b
 800d144:	781b      	ldrb	r3, [r3, #0]
 800d146:	2b00      	cmp	r3, #0
 800d148:	d00a      	beq.n	800d160 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d14a:	78fa      	ldrb	r2, [r7, #3]
 800d14c:	68f9      	ldr	r1, [r7, #12]
 800d14e:	4613      	mov	r3, r2
 800d150:	009b      	lsls	r3, r3, #2
 800d152:	4413      	add	r3, r2
 800d154:	00db      	lsls	r3, r3, #3
 800d156:	440b      	add	r3, r1
 800d158:	3350      	adds	r3, #80	; 0x50
 800d15a:	78ba      	ldrb	r2, [r7, #2]
 800d15c:	701a      	strb	r2, [r3, #0]
 800d15e:	e009      	b.n	800d174 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d160:	78fa      	ldrb	r2, [r7, #3]
 800d162:	68f9      	ldr	r1, [r7, #12]
 800d164:	4613      	mov	r3, r2
 800d166:	009b      	lsls	r3, r3, #2
 800d168:	4413      	add	r3, r2
 800d16a:	00db      	lsls	r3, r3, #3
 800d16c:	440b      	add	r3, r1
 800d16e:	3351      	adds	r3, #81	; 0x51
 800d170:	78ba      	ldrb	r2, [r7, #2]
 800d172:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800d174:	2300      	movs	r3, #0
}
 800d176:	4618      	mov	r0, r3
 800d178:	3714      	adds	r7, #20
 800d17a:	46bd      	mov	sp, r7
 800d17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d180:	4770      	bx	lr

0800d182 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800d182:	b580      	push	{r7, lr}
 800d184:	b082      	sub	sp, #8
 800d186:	af00      	add	r7, sp, #0
 800d188:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f7f4 f992 	bl	80014b4 <HAL_Delay>
}
 800d190:	bf00      	nop
 800d192:	3708      	adds	r7, #8
 800d194:	46bd      	mov	sp, r7
 800d196:	bd80      	pop	{r7, pc}

0800d198 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d198:	b480      	push	{r7}
 800d19a:	b085      	sub	sp, #20
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	4603      	mov	r3, r0
 800d1a0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d1a2:	2300      	movs	r3, #0
 800d1a4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d1a6:	79fb      	ldrb	r3, [r7, #7]
 800d1a8:	2b03      	cmp	r3, #3
 800d1aa:	d817      	bhi.n	800d1dc <USBH_Get_USB_Status+0x44>
 800d1ac:	a201      	add	r2, pc, #4	; (adr r2, 800d1b4 <USBH_Get_USB_Status+0x1c>)
 800d1ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1b2:	bf00      	nop
 800d1b4:	0800d1c5 	.word	0x0800d1c5
 800d1b8:	0800d1cb 	.word	0x0800d1cb
 800d1bc:	0800d1d1 	.word	0x0800d1d1
 800d1c0:	0800d1d7 	.word	0x0800d1d7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	73fb      	strb	r3, [r7, #15]
    break;
 800d1c8:	e00b      	b.n	800d1e2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800d1ca:	2302      	movs	r3, #2
 800d1cc:	73fb      	strb	r3, [r7, #15]
    break;
 800d1ce:	e008      	b.n	800d1e2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800d1d0:	2301      	movs	r3, #1
 800d1d2:	73fb      	strb	r3, [r7, #15]
    break;
 800d1d4:	e005      	b.n	800d1e2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800d1d6:	2302      	movs	r3, #2
 800d1d8:	73fb      	strb	r3, [r7, #15]
    break;
 800d1da:	e002      	b.n	800d1e2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800d1dc:	2302      	movs	r3, #2
 800d1de:	73fb      	strb	r3, [r7, #15]
    break;
 800d1e0:	bf00      	nop
  }
  return usb_status;
 800d1e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1e4:	4618      	mov	r0, r3
 800d1e6:	3714      	adds	r7, #20
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ee:	4770      	bx	lr

0800d1f0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b084      	sub	sp, #16
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	4603      	mov	r3, r0
 800d1f8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800d1fa:	79fb      	ldrb	r3, [r7, #7]
 800d1fc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800d1fe:	79fb      	ldrb	r3, [r7, #7]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d102      	bne.n	800d20a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800d204:	2301      	movs	r3, #1
 800d206:	73fb      	strb	r3, [r7, #15]
 800d208:	e001      	b.n	800d20e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800d20a:	2300      	movs	r3, #0
 800d20c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800d20e:	7bfb      	ldrb	r3, [r7, #15]
 800d210:	461a      	mov	r2, r3
 800d212:	2101      	movs	r1, #1
 800d214:	4803      	ldr	r0, [pc, #12]	; (800d224 <MX_DriverVbusFS+0x34>)
 800d216:	f7f5 f839 	bl	800228c <HAL_GPIO_WritePin>
}
 800d21a:	bf00      	nop
 800d21c:	3710      	adds	r7, #16
 800d21e:	46bd      	mov	sp, r7
 800d220:	bd80      	pop	{r7, pc}
 800d222:	bf00      	nop
 800d224:	40020800 	.word	0x40020800

0800d228 <__errno>:
 800d228:	4b01      	ldr	r3, [pc, #4]	; (800d230 <__errno+0x8>)
 800d22a:	6818      	ldr	r0, [r3, #0]
 800d22c:	4770      	bx	lr
 800d22e:	bf00      	nop
 800d230:	20000030 	.word	0x20000030

0800d234 <__libc_init_array>:
 800d234:	b570      	push	{r4, r5, r6, lr}
 800d236:	4d0d      	ldr	r5, [pc, #52]	; (800d26c <__libc_init_array+0x38>)
 800d238:	4c0d      	ldr	r4, [pc, #52]	; (800d270 <__libc_init_array+0x3c>)
 800d23a:	1b64      	subs	r4, r4, r5
 800d23c:	10a4      	asrs	r4, r4, #2
 800d23e:	2600      	movs	r6, #0
 800d240:	42a6      	cmp	r6, r4
 800d242:	d109      	bne.n	800d258 <__libc_init_array+0x24>
 800d244:	4d0b      	ldr	r5, [pc, #44]	; (800d274 <__libc_init_array+0x40>)
 800d246:	4c0c      	ldr	r4, [pc, #48]	; (800d278 <__libc_init_array+0x44>)
 800d248:	f000 fcb0 	bl	800dbac <_init>
 800d24c:	1b64      	subs	r4, r4, r5
 800d24e:	10a4      	asrs	r4, r4, #2
 800d250:	2600      	movs	r6, #0
 800d252:	42a6      	cmp	r6, r4
 800d254:	d105      	bne.n	800d262 <__libc_init_array+0x2e>
 800d256:	bd70      	pop	{r4, r5, r6, pc}
 800d258:	f855 3b04 	ldr.w	r3, [r5], #4
 800d25c:	4798      	blx	r3
 800d25e:	3601      	adds	r6, #1
 800d260:	e7ee      	b.n	800d240 <__libc_init_array+0xc>
 800d262:	f855 3b04 	ldr.w	r3, [r5], #4
 800d266:	4798      	blx	r3
 800d268:	3601      	adds	r6, #1
 800d26a:	e7f2      	b.n	800d252 <__libc_init_array+0x1e>
 800d26c:	0800e43c 	.word	0x0800e43c
 800d270:	0800e43c 	.word	0x0800e43c
 800d274:	0800e43c 	.word	0x0800e43c
 800d278:	0800e440 	.word	0x0800e440

0800d27c <malloc>:
 800d27c:	4b02      	ldr	r3, [pc, #8]	; (800d288 <malloc+0xc>)
 800d27e:	4601      	mov	r1, r0
 800d280:	6818      	ldr	r0, [r3, #0]
 800d282:	f000 b871 	b.w	800d368 <_malloc_r>
 800d286:	bf00      	nop
 800d288:	20000030 	.word	0x20000030

0800d28c <free>:
 800d28c:	4b02      	ldr	r3, [pc, #8]	; (800d298 <free+0xc>)
 800d28e:	4601      	mov	r1, r0
 800d290:	6818      	ldr	r0, [r3, #0]
 800d292:	f000 b819 	b.w	800d2c8 <_free_r>
 800d296:	bf00      	nop
 800d298:	20000030 	.word	0x20000030

0800d29c <memcpy>:
 800d29c:	440a      	add	r2, r1
 800d29e:	4291      	cmp	r1, r2
 800d2a0:	f100 33ff 	add.w	r3, r0, #4294967295
 800d2a4:	d100      	bne.n	800d2a8 <memcpy+0xc>
 800d2a6:	4770      	bx	lr
 800d2a8:	b510      	push	{r4, lr}
 800d2aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d2b2:	4291      	cmp	r1, r2
 800d2b4:	d1f9      	bne.n	800d2aa <memcpy+0xe>
 800d2b6:	bd10      	pop	{r4, pc}

0800d2b8 <memset>:
 800d2b8:	4402      	add	r2, r0
 800d2ba:	4603      	mov	r3, r0
 800d2bc:	4293      	cmp	r3, r2
 800d2be:	d100      	bne.n	800d2c2 <memset+0xa>
 800d2c0:	4770      	bx	lr
 800d2c2:	f803 1b01 	strb.w	r1, [r3], #1
 800d2c6:	e7f9      	b.n	800d2bc <memset+0x4>

0800d2c8 <_free_r>:
 800d2c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d2ca:	2900      	cmp	r1, #0
 800d2cc:	d048      	beq.n	800d360 <_free_r+0x98>
 800d2ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d2d2:	9001      	str	r0, [sp, #4]
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	f1a1 0404 	sub.w	r4, r1, #4
 800d2da:	bfb8      	it	lt
 800d2dc:	18e4      	addlt	r4, r4, r3
 800d2de:	f000 f91f 	bl	800d520 <__malloc_lock>
 800d2e2:	4a20      	ldr	r2, [pc, #128]	; (800d364 <_free_r+0x9c>)
 800d2e4:	9801      	ldr	r0, [sp, #4]
 800d2e6:	6813      	ldr	r3, [r2, #0]
 800d2e8:	4615      	mov	r5, r2
 800d2ea:	b933      	cbnz	r3, 800d2fa <_free_r+0x32>
 800d2ec:	6063      	str	r3, [r4, #4]
 800d2ee:	6014      	str	r4, [r2, #0]
 800d2f0:	b003      	add	sp, #12
 800d2f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d2f6:	f000 b919 	b.w	800d52c <__malloc_unlock>
 800d2fa:	42a3      	cmp	r3, r4
 800d2fc:	d90b      	bls.n	800d316 <_free_r+0x4e>
 800d2fe:	6821      	ldr	r1, [r4, #0]
 800d300:	1862      	adds	r2, r4, r1
 800d302:	4293      	cmp	r3, r2
 800d304:	bf04      	itt	eq
 800d306:	681a      	ldreq	r2, [r3, #0]
 800d308:	685b      	ldreq	r3, [r3, #4]
 800d30a:	6063      	str	r3, [r4, #4]
 800d30c:	bf04      	itt	eq
 800d30e:	1852      	addeq	r2, r2, r1
 800d310:	6022      	streq	r2, [r4, #0]
 800d312:	602c      	str	r4, [r5, #0]
 800d314:	e7ec      	b.n	800d2f0 <_free_r+0x28>
 800d316:	461a      	mov	r2, r3
 800d318:	685b      	ldr	r3, [r3, #4]
 800d31a:	b10b      	cbz	r3, 800d320 <_free_r+0x58>
 800d31c:	42a3      	cmp	r3, r4
 800d31e:	d9fa      	bls.n	800d316 <_free_r+0x4e>
 800d320:	6811      	ldr	r1, [r2, #0]
 800d322:	1855      	adds	r5, r2, r1
 800d324:	42a5      	cmp	r5, r4
 800d326:	d10b      	bne.n	800d340 <_free_r+0x78>
 800d328:	6824      	ldr	r4, [r4, #0]
 800d32a:	4421      	add	r1, r4
 800d32c:	1854      	adds	r4, r2, r1
 800d32e:	42a3      	cmp	r3, r4
 800d330:	6011      	str	r1, [r2, #0]
 800d332:	d1dd      	bne.n	800d2f0 <_free_r+0x28>
 800d334:	681c      	ldr	r4, [r3, #0]
 800d336:	685b      	ldr	r3, [r3, #4]
 800d338:	6053      	str	r3, [r2, #4]
 800d33a:	4421      	add	r1, r4
 800d33c:	6011      	str	r1, [r2, #0]
 800d33e:	e7d7      	b.n	800d2f0 <_free_r+0x28>
 800d340:	d902      	bls.n	800d348 <_free_r+0x80>
 800d342:	230c      	movs	r3, #12
 800d344:	6003      	str	r3, [r0, #0]
 800d346:	e7d3      	b.n	800d2f0 <_free_r+0x28>
 800d348:	6825      	ldr	r5, [r4, #0]
 800d34a:	1961      	adds	r1, r4, r5
 800d34c:	428b      	cmp	r3, r1
 800d34e:	bf04      	itt	eq
 800d350:	6819      	ldreq	r1, [r3, #0]
 800d352:	685b      	ldreq	r3, [r3, #4]
 800d354:	6063      	str	r3, [r4, #4]
 800d356:	bf04      	itt	eq
 800d358:	1949      	addeq	r1, r1, r5
 800d35a:	6021      	streq	r1, [r4, #0]
 800d35c:	6054      	str	r4, [r2, #4]
 800d35e:	e7c7      	b.n	800d2f0 <_free_r+0x28>
 800d360:	b003      	add	sp, #12
 800d362:	bd30      	pop	{r4, r5, pc}
 800d364:	20000930 	.word	0x20000930

0800d368 <_malloc_r>:
 800d368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d36a:	1ccd      	adds	r5, r1, #3
 800d36c:	f025 0503 	bic.w	r5, r5, #3
 800d370:	3508      	adds	r5, #8
 800d372:	2d0c      	cmp	r5, #12
 800d374:	bf38      	it	cc
 800d376:	250c      	movcc	r5, #12
 800d378:	2d00      	cmp	r5, #0
 800d37a:	4606      	mov	r6, r0
 800d37c:	db01      	blt.n	800d382 <_malloc_r+0x1a>
 800d37e:	42a9      	cmp	r1, r5
 800d380:	d903      	bls.n	800d38a <_malloc_r+0x22>
 800d382:	230c      	movs	r3, #12
 800d384:	6033      	str	r3, [r6, #0]
 800d386:	2000      	movs	r0, #0
 800d388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d38a:	f000 f8c9 	bl	800d520 <__malloc_lock>
 800d38e:	4921      	ldr	r1, [pc, #132]	; (800d414 <_malloc_r+0xac>)
 800d390:	680a      	ldr	r2, [r1, #0]
 800d392:	4614      	mov	r4, r2
 800d394:	b99c      	cbnz	r4, 800d3be <_malloc_r+0x56>
 800d396:	4f20      	ldr	r7, [pc, #128]	; (800d418 <_malloc_r+0xb0>)
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	b923      	cbnz	r3, 800d3a6 <_malloc_r+0x3e>
 800d39c:	4621      	mov	r1, r4
 800d39e:	4630      	mov	r0, r6
 800d3a0:	f000 f83c 	bl	800d41c <_sbrk_r>
 800d3a4:	6038      	str	r0, [r7, #0]
 800d3a6:	4629      	mov	r1, r5
 800d3a8:	4630      	mov	r0, r6
 800d3aa:	f000 f837 	bl	800d41c <_sbrk_r>
 800d3ae:	1c43      	adds	r3, r0, #1
 800d3b0:	d123      	bne.n	800d3fa <_malloc_r+0x92>
 800d3b2:	230c      	movs	r3, #12
 800d3b4:	6033      	str	r3, [r6, #0]
 800d3b6:	4630      	mov	r0, r6
 800d3b8:	f000 f8b8 	bl	800d52c <__malloc_unlock>
 800d3bc:	e7e3      	b.n	800d386 <_malloc_r+0x1e>
 800d3be:	6823      	ldr	r3, [r4, #0]
 800d3c0:	1b5b      	subs	r3, r3, r5
 800d3c2:	d417      	bmi.n	800d3f4 <_malloc_r+0x8c>
 800d3c4:	2b0b      	cmp	r3, #11
 800d3c6:	d903      	bls.n	800d3d0 <_malloc_r+0x68>
 800d3c8:	6023      	str	r3, [r4, #0]
 800d3ca:	441c      	add	r4, r3
 800d3cc:	6025      	str	r5, [r4, #0]
 800d3ce:	e004      	b.n	800d3da <_malloc_r+0x72>
 800d3d0:	6863      	ldr	r3, [r4, #4]
 800d3d2:	42a2      	cmp	r2, r4
 800d3d4:	bf0c      	ite	eq
 800d3d6:	600b      	streq	r3, [r1, #0]
 800d3d8:	6053      	strne	r3, [r2, #4]
 800d3da:	4630      	mov	r0, r6
 800d3dc:	f000 f8a6 	bl	800d52c <__malloc_unlock>
 800d3e0:	f104 000b 	add.w	r0, r4, #11
 800d3e4:	1d23      	adds	r3, r4, #4
 800d3e6:	f020 0007 	bic.w	r0, r0, #7
 800d3ea:	1ac2      	subs	r2, r0, r3
 800d3ec:	d0cc      	beq.n	800d388 <_malloc_r+0x20>
 800d3ee:	1a1b      	subs	r3, r3, r0
 800d3f0:	50a3      	str	r3, [r4, r2]
 800d3f2:	e7c9      	b.n	800d388 <_malloc_r+0x20>
 800d3f4:	4622      	mov	r2, r4
 800d3f6:	6864      	ldr	r4, [r4, #4]
 800d3f8:	e7cc      	b.n	800d394 <_malloc_r+0x2c>
 800d3fa:	1cc4      	adds	r4, r0, #3
 800d3fc:	f024 0403 	bic.w	r4, r4, #3
 800d400:	42a0      	cmp	r0, r4
 800d402:	d0e3      	beq.n	800d3cc <_malloc_r+0x64>
 800d404:	1a21      	subs	r1, r4, r0
 800d406:	4630      	mov	r0, r6
 800d408:	f000 f808 	bl	800d41c <_sbrk_r>
 800d40c:	3001      	adds	r0, #1
 800d40e:	d1dd      	bne.n	800d3cc <_malloc_r+0x64>
 800d410:	e7cf      	b.n	800d3b2 <_malloc_r+0x4a>
 800d412:	bf00      	nop
 800d414:	20000930 	.word	0x20000930
 800d418:	20000934 	.word	0x20000934

0800d41c <_sbrk_r>:
 800d41c:	b538      	push	{r3, r4, r5, lr}
 800d41e:	4d06      	ldr	r5, [pc, #24]	; (800d438 <_sbrk_r+0x1c>)
 800d420:	2300      	movs	r3, #0
 800d422:	4604      	mov	r4, r0
 800d424:	4608      	mov	r0, r1
 800d426:	602b      	str	r3, [r5, #0]
 800d428:	f7f3 fd18 	bl	8000e5c <_sbrk>
 800d42c:	1c43      	adds	r3, r0, #1
 800d42e:	d102      	bne.n	800d436 <_sbrk_r+0x1a>
 800d430:	682b      	ldr	r3, [r5, #0]
 800d432:	b103      	cbz	r3, 800d436 <_sbrk_r+0x1a>
 800d434:	6023      	str	r3, [r4, #0]
 800d436:	bd38      	pop	{r3, r4, r5, pc}
 800d438:	2000196c 	.word	0x2000196c

0800d43c <siprintf>:
 800d43c:	b40e      	push	{r1, r2, r3}
 800d43e:	b500      	push	{lr}
 800d440:	b09c      	sub	sp, #112	; 0x70
 800d442:	ab1d      	add	r3, sp, #116	; 0x74
 800d444:	9002      	str	r0, [sp, #8]
 800d446:	9006      	str	r0, [sp, #24]
 800d448:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d44c:	4809      	ldr	r0, [pc, #36]	; (800d474 <siprintf+0x38>)
 800d44e:	9107      	str	r1, [sp, #28]
 800d450:	9104      	str	r1, [sp, #16]
 800d452:	4909      	ldr	r1, [pc, #36]	; (800d478 <siprintf+0x3c>)
 800d454:	f853 2b04 	ldr.w	r2, [r3], #4
 800d458:	9105      	str	r1, [sp, #20]
 800d45a:	6800      	ldr	r0, [r0, #0]
 800d45c:	9301      	str	r3, [sp, #4]
 800d45e:	a902      	add	r1, sp, #8
 800d460:	f000 f8ec 	bl	800d63c <_svfiprintf_r>
 800d464:	9b02      	ldr	r3, [sp, #8]
 800d466:	2200      	movs	r2, #0
 800d468:	701a      	strb	r2, [r3, #0]
 800d46a:	b01c      	add	sp, #112	; 0x70
 800d46c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d470:	b003      	add	sp, #12
 800d472:	4770      	bx	lr
 800d474:	20000030 	.word	0x20000030
 800d478:	ffff0208 	.word	0xffff0208

0800d47c <strstr>:
 800d47c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d47e:	780c      	ldrb	r4, [r1, #0]
 800d480:	b164      	cbz	r4, 800d49c <strstr+0x20>
 800d482:	4603      	mov	r3, r0
 800d484:	781a      	ldrb	r2, [r3, #0]
 800d486:	4618      	mov	r0, r3
 800d488:	1c5e      	adds	r6, r3, #1
 800d48a:	b90a      	cbnz	r2, 800d490 <strstr+0x14>
 800d48c:	4610      	mov	r0, r2
 800d48e:	e005      	b.n	800d49c <strstr+0x20>
 800d490:	4294      	cmp	r4, r2
 800d492:	d108      	bne.n	800d4a6 <strstr+0x2a>
 800d494:	460d      	mov	r5, r1
 800d496:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800d49a:	b902      	cbnz	r2, 800d49e <strstr+0x22>
 800d49c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d49e:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800d4a2:	4297      	cmp	r7, r2
 800d4a4:	d0f7      	beq.n	800d496 <strstr+0x1a>
 800d4a6:	4633      	mov	r3, r6
 800d4a8:	e7ec      	b.n	800d484 <strstr+0x8>

0800d4aa <_vsniprintf_r>:
 800d4aa:	b530      	push	{r4, r5, lr}
 800d4ac:	1e14      	subs	r4, r2, #0
 800d4ae:	4605      	mov	r5, r0
 800d4b0:	b09b      	sub	sp, #108	; 0x6c
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	da05      	bge.n	800d4c2 <_vsniprintf_r+0x18>
 800d4b6:	238b      	movs	r3, #139	; 0x8b
 800d4b8:	602b      	str	r3, [r5, #0]
 800d4ba:	f04f 30ff 	mov.w	r0, #4294967295
 800d4be:	b01b      	add	sp, #108	; 0x6c
 800d4c0:	bd30      	pop	{r4, r5, pc}
 800d4c2:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d4c6:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d4ca:	bf14      	ite	ne
 800d4cc:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d4d0:	4623      	moveq	r3, r4
 800d4d2:	9302      	str	r3, [sp, #8]
 800d4d4:	9305      	str	r3, [sp, #20]
 800d4d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d4da:	9100      	str	r1, [sp, #0]
 800d4dc:	9104      	str	r1, [sp, #16]
 800d4de:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d4e2:	4602      	mov	r2, r0
 800d4e4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d4e6:	4669      	mov	r1, sp
 800d4e8:	4628      	mov	r0, r5
 800d4ea:	f000 f8a7 	bl	800d63c <_svfiprintf_r>
 800d4ee:	1c43      	adds	r3, r0, #1
 800d4f0:	bfbc      	itt	lt
 800d4f2:	238b      	movlt	r3, #139	; 0x8b
 800d4f4:	602b      	strlt	r3, [r5, #0]
 800d4f6:	2c00      	cmp	r4, #0
 800d4f8:	d0e1      	beq.n	800d4be <_vsniprintf_r+0x14>
 800d4fa:	9b00      	ldr	r3, [sp, #0]
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	701a      	strb	r2, [r3, #0]
 800d500:	e7dd      	b.n	800d4be <_vsniprintf_r+0x14>
	...

0800d504 <vsniprintf>:
 800d504:	b507      	push	{r0, r1, r2, lr}
 800d506:	9300      	str	r3, [sp, #0]
 800d508:	4613      	mov	r3, r2
 800d50a:	460a      	mov	r2, r1
 800d50c:	4601      	mov	r1, r0
 800d50e:	4803      	ldr	r0, [pc, #12]	; (800d51c <vsniprintf+0x18>)
 800d510:	6800      	ldr	r0, [r0, #0]
 800d512:	f7ff ffca 	bl	800d4aa <_vsniprintf_r>
 800d516:	b003      	add	sp, #12
 800d518:	f85d fb04 	ldr.w	pc, [sp], #4
 800d51c:	20000030 	.word	0x20000030

0800d520 <__malloc_lock>:
 800d520:	4801      	ldr	r0, [pc, #4]	; (800d528 <__malloc_lock+0x8>)
 800d522:	f000 bb1f 	b.w	800db64 <__retarget_lock_acquire_recursive>
 800d526:	bf00      	nop
 800d528:	20001974 	.word	0x20001974

0800d52c <__malloc_unlock>:
 800d52c:	4801      	ldr	r0, [pc, #4]	; (800d534 <__malloc_unlock+0x8>)
 800d52e:	f000 bb1a 	b.w	800db66 <__retarget_lock_release_recursive>
 800d532:	bf00      	nop
 800d534:	20001974 	.word	0x20001974

0800d538 <_realloc_r>:
 800d538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d53a:	4607      	mov	r7, r0
 800d53c:	4614      	mov	r4, r2
 800d53e:	460e      	mov	r6, r1
 800d540:	b921      	cbnz	r1, 800d54c <_realloc_r+0x14>
 800d542:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d546:	4611      	mov	r1, r2
 800d548:	f7ff bf0e 	b.w	800d368 <_malloc_r>
 800d54c:	b922      	cbnz	r2, 800d558 <_realloc_r+0x20>
 800d54e:	f7ff febb 	bl	800d2c8 <_free_r>
 800d552:	4625      	mov	r5, r4
 800d554:	4628      	mov	r0, r5
 800d556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d558:	f000 fb20 	bl	800db9c <_malloc_usable_size_r>
 800d55c:	42a0      	cmp	r0, r4
 800d55e:	d20f      	bcs.n	800d580 <_realloc_r+0x48>
 800d560:	4621      	mov	r1, r4
 800d562:	4638      	mov	r0, r7
 800d564:	f7ff ff00 	bl	800d368 <_malloc_r>
 800d568:	4605      	mov	r5, r0
 800d56a:	2800      	cmp	r0, #0
 800d56c:	d0f2      	beq.n	800d554 <_realloc_r+0x1c>
 800d56e:	4631      	mov	r1, r6
 800d570:	4622      	mov	r2, r4
 800d572:	f7ff fe93 	bl	800d29c <memcpy>
 800d576:	4631      	mov	r1, r6
 800d578:	4638      	mov	r0, r7
 800d57a:	f7ff fea5 	bl	800d2c8 <_free_r>
 800d57e:	e7e9      	b.n	800d554 <_realloc_r+0x1c>
 800d580:	4635      	mov	r5, r6
 800d582:	e7e7      	b.n	800d554 <_realloc_r+0x1c>

0800d584 <__ssputs_r>:
 800d584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d588:	688e      	ldr	r6, [r1, #8]
 800d58a:	429e      	cmp	r6, r3
 800d58c:	4682      	mov	sl, r0
 800d58e:	460c      	mov	r4, r1
 800d590:	4690      	mov	r8, r2
 800d592:	461f      	mov	r7, r3
 800d594:	d838      	bhi.n	800d608 <__ssputs_r+0x84>
 800d596:	898a      	ldrh	r2, [r1, #12]
 800d598:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d59c:	d032      	beq.n	800d604 <__ssputs_r+0x80>
 800d59e:	6825      	ldr	r5, [r4, #0]
 800d5a0:	6909      	ldr	r1, [r1, #16]
 800d5a2:	eba5 0901 	sub.w	r9, r5, r1
 800d5a6:	6965      	ldr	r5, [r4, #20]
 800d5a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d5ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d5b0:	3301      	adds	r3, #1
 800d5b2:	444b      	add	r3, r9
 800d5b4:	106d      	asrs	r5, r5, #1
 800d5b6:	429d      	cmp	r5, r3
 800d5b8:	bf38      	it	cc
 800d5ba:	461d      	movcc	r5, r3
 800d5bc:	0553      	lsls	r3, r2, #21
 800d5be:	d531      	bpl.n	800d624 <__ssputs_r+0xa0>
 800d5c0:	4629      	mov	r1, r5
 800d5c2:	f7ff fed1 	bl	800d368 <_malloc_r>
 800d5c6:	4606      	mov	r6, r0
 800d5c8:	b950      	cbnz	r0, 800d5e0 <__ssputs_r+0x5c>
 800d5ca:	230c      	movs	r3, #12
 800d5cc:	f8ca 3000 	str.w	r3, [sl]
 800d5d0:	89a3      	ldrh	r3, [r4, #12]
 800d5d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d5d6:	81a3      	strh	r3, [r4, #12]
 800d5d8:	f04f 30ff 	mov.w	r0, #4294967295
 800d5dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5e0:	6921      	ldr	r1, [r4, #16]
 800d5e2:	464a      	mov	r2, r9
 800d5e4:	f7ff fe5a 	bl	800d29c <memcpy>
 800d5e8:	89a3      	ldrh	r3, [r4, #12]
 800d5ea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d5ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d5f2:	81a3      	strh	r3, [r4, #12]
 800d5f4:	6126      	str	r6, [r4, #16]
 800d5f6:	6165      	str	r5, [r4, #20]
 800d5f8:	444e      	add	r6, r9
 800d5fa:	eba5 0509 	sub.w	r5, r5, r9
 800d5fe:	6026      	str	r6, [r4, #0]
 800d600:	60a5      	str	r5, [r4, #8]
 800d602:	463e      	mov	r6, r7
 800d604:	42be      	cmp	r6, r7
 800d606:	d900      	bls.n	800d60a <__ssputs_r+0x86>
 800d608:	463e      	mov	r6, r7
 800d60a:	4632      	mov	r2, r6
 800d60c:	6820      	ldr	r0, [r4, #0]
 800d60e:	4641      	mov	r1, r8
 800d610:	f000 faaa 	bl	800db68 <memmove>
 800d614:	68a3      	ldr	r3, [r4, #8]
 800d616:	6822      	ldr	r2, [r4, #0]
 800d618:	1b9b      	subs	r3, r3, r6
 800d61a:	4432      	add	r2, r6
 800d61c:	60a3      	str	r3, [r4, #8]
 800d61e:	6022      	str	r2, [r4, #0]
 800d620:	2000      	movs	r0, #0
 800d622:	e7db      	b.n	800d5dc <__ssputs_r+0x58>
 800d624:	462a      	mov	r2, r5
 800d626:	f7ff ff87 	bl	800d538 <_realloc_r>
 800d62a:	4606      	mov	r6, r0
 800d62c:	2800      	cmp	r0, #0
 800d62e:	d1e1      	bne.n	800d5f4 <__ssputs_r+0x70>
 800d630:	6921      	ldr	r1, [r4, #16]
 800d632:	4650      	mov	r0, sl
 800d634:	f7ff fe48 	bl	800d2c8 <_free_r>
 800d638:	e7c7      	b.n	800d5ca <__ssputs_r+0x46>
	...

0800d63c <_svfiprintf_r>:
 800d63c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d640:	4698      	mov	r8, r3
 800d642:	898b      	ldrh	r3, [r1, #12]
 800d644:	061b      	lsls	r3, r3, #24
 800d646:	b09d      	sub	sp, #116	; 0x74
 800d648:	4607      	mov	r7, r0
 800d64a:	460d      	mov	r5, r1
 800d64c:	4614      	mov	r4, r2
 800d64e:	d50e      	bpl.n	800d66e <_svfiprintf_r+0x32>
 800d650:	690b      	ldr	r3, [r1, #16]
 800d652:	b963      	cbnz	r3, 800d66e <_svfiprintf_r+0x32>
 800d654:	2140      	movs	r1, #64	; 0x40
 800d656:	f7ff fe87 	bl	800d368 <_malloc_r>
 800d65a:	6028      	str	r0, [r5, #0]
 800d65c:	6128      	str	r0, [r5, #16]
 800d65e:	b920      	cbnz	r0, 800d66a <_svfiprintf_r+0x2e>
 800d660:	230c      	movs	r3, #12
 800d662:	603b      	str	r3, [r7, #0]
 800d664:	f04f 30ff 	mov.w	r0, #4294967295
 800d668:	e0d1      	b.n	800d80e <_svfiprintf_r+0x1d2>
 800d66a:	2340      	movs	r3, #64	; 0x40
 800d66c:	616b      	str	r3, [r5, #20]
 800d66e:	2300      	movs	r3, #0
 800d670:	9309      	str	r3, [sp, #36]	; 0x24
 800d672:	2320      	movs	r3, #32
 800d674:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d678:	f8cd 800c 	str.w	r8, [sp, #12]
 800d67c:	2330      	movs	r3, #48	; 0x30
 800d67e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d828 <_svfiprintf_r+0x1ec>
 800d682:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d686:	f04f 0901 	mov.w	r9, #1
 800d68a:	4623      	mov	r3, r4
 800d68c:	469a      	mov	sl, r3
 800d68e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d692:	b10a      	cbz	r2, 800d698 <_svfiprintf_r+0x5c>
 800d694:	2a25      	cmp	r2, #37	; 0x25
 800d696:	d1f9      	bne.n	800d68c <_svfiprintf_r+0x50>
 800d698:	ebba 0b04 	subs.w	fp, sl, r4
 800d69c:	d00b      	beq.n	800d6b6 <_svfiprintf_r+0x7a>
 800d69e:	465b      	mov	r3, fp
 800d6a0:	4622      	mov	r2, r4
 800d6a2:	4629      	mov	r1, r5
 800d6a4:	4638      	mov	r0, r7
 800d6a6:	f7ff ff6d 	bl	800d584 <__ssputs_r>
 800d6aa:	3001      	adds	r0, #1
 800d6ac:	f000 80aa 	beq.w	800d804 <_svfiprintf_r+0x1c8>
 800d6b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d6b2:	445a      	add	r2, fp
 800d6b4:	9209      	str	r2, [sp, #36]	; 0x24
 800d6b6:	f89a 3000 	ldrb.w	r3, [sl]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	f000 80a2 	beq.w	800d804 <_svfiprintf_r+0x1c8>
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	f04f 32ff 	mov.w	r2, #4294967295
 800d6c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6ca:	f10a 0a01 	add.w	sl, sl, #1
 800d6ce:	9304      	str	r3, [sp, #16]
 800d6d0:	9307      	str	r3, [sp, #28]
 800d6d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d6d6:	931a      	str	r3, [sp, #104]	; 0x68
 800d6d8:	4654      	mov	r4, sl
 800d6da:	2205      	movs	r2, #5
 800d6dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6e0:	4851      	ldr	r0, [pc, #324]	; (800d828 <_svfiprintf_r+0x1ec>)
 800d6e2:	f7f2 fd7d 	bl	80001e0 <memchr>
 800d6e6:	9a04      	ldr	r2, [sp, #16]
 800d6e8:	b9d8      	cbnz	r0, 800d722 <_svfiprintf_r+0xe6>
 800d6ea:	06d0      	lsls	r0, r2, #27
 800d6ec:	bf44      	itt	mi
 800d6ee:	2320      	movmi	r3, #32
 800d6f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d6f4:	0711      	lsls	r1, r2, #28
 800d6f6:	bf44      	itt	mi
 800d6f8:	232b      	movmi	r3, #43	; 0x2b
 800d6fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d6fe:	f89a 3000 	ldrb.w	r3, [sl]
 800d702:	2b2a      	cmp	r3, #42	; 0x2a
 800d704:	d015      	beq.n	800d732 <_svfiprintf_r+0xf6>
 800d706:	9a07      	ldr	r2, [sp, #28]
 800d708:	4654      	mov	r4, sl
 800d70a:	2000      	movs	r0, #0
 800d70c:	f04f 0c0a 	mov.w	ip, #10
 800d710:	4621      	mov	r1, r4
 800d712:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d716:	3b30      	subs	r3, #48	; 0x30
 800d718:	2b09      	cmp	r3, #9
 800d71a:	d94e      	bls.n	800d7ba <_svfiprintf_r+0x17e>
 800d71c:	b1b0      	cbz	r0, 800d74c <_svfiprintf_r+0x110>
 800d71e:	9207      	str	r2, [sp, #28]
 800d720:	e014      	b.n	800d74c <_svfiprintf_r+0x110>
 800d722:	eba0 0308 	sub.w	r3, r0, r8
 800d726:	fa09 f303 	lsl.w	r3, r9, r3
 800d72a:	4313      	orrs	r3, r2
 800d72c:	9304      	str	r3, [sp, #16]
 800d72e:	46a2      	mov	sl, r4
 800d730:	e7d2      	b.n	800d6d8 <_svfiprintf_r+0x9c>
 800d732:	9b03      	ldr	r3, [sp, #12]
 800d734:	1d19      	adds	r1, r3, #4
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	9103      	str	r1, [sp, #12]
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	bfbb      	ittet	lt
 800d73e:	425b      	neglt	r3, r3
 800d740:	f042 0202 	orrlt.w	r2, r2, #2
 800d744:	9307      	strge	r3, [sp, #28]
 800d746:	9307      	strlt	r3, [sp, #28]
 800d748:	bfb8      	it	lt
 800d74a:	9204      	strlt	r2, [sp, #16]
 800d74c:	7823      	ldrb	r3, [r4, #0]
 800d74e:	2b2e      	cmp	r3, #46	; 0x2e
 800d750:	d10c      	bne.n	800d76c <_svfiprintf_r+0x130>
 800d752:	7863      	ldrb	r3, [r4, #1]
 800d754:	2b2a      	cmp	r3, #42	; 0x2a
 800d756:	d135      	bne.n	800d7c4 <_svfiprintf_r+0x188>
 800d758:	9b03      	ldr	r3, [sp, #12]
 800d75a:	1d1a      	adds	r2, r3, #4
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	9203      	str	r2, [sp, #12]
 800d760:	2b00      	cmp	r3, #0
 800d762:	bfb8      	it	lt
 800d764:	f04f 33ff 	movlt.w	r3, #4294967295
 800d768:	3402      	adds	r4, #2
 800d76a:	9305      	str	r3, [sp, #20]
 800d76c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d838 <_svfiprintf_r+0x1fc>
 800d770:	7821      	ldrb	r1, [r4, #0]
 800d772:	2203      	movs	r2, #3
 800d774:	4650      	mov	r0, sl
 800d776:	f7f2 fd33 	bl	80001e0 <memchr>
 800d77a:	b140      	cbz	r0, 800d78e <_svfiprintf_r+0x152>
 800d77c:	2340      	movs	r3, #64	; 0x40
 800d77e:	eba0 000a 	sub.w	r0, r0, sl
 800d782:	fa03 f000 	lsl.w	r0, r3, r0
 800d786:	9b04      	ldr	r3, [sp, #16]
 800d788:	4303      	orrs	r3, r0
 800d78a:	3401      	adds	r4, #1
 800d78c:	9304      	str	r3, [sp, #16]
 800d78e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d792:	4826      	ldr	r0, [pc, #152]	; (800d82c <_svfiprintf_r+0x1f0>)
 800d794:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d798:	2206      	movs	r2, #6
 800d79a:	f7f2 fd21 	bl	80001e0 <memchr>
 800d79e:	2800      	cmp	r0, #0
 800d7a0:	d038      	beq.n	800d814 <_svfiprintf_r+0x1d8>
 800d7a2:	4b23      	ldr	r3, [pc, #140]	; (800d830 <_svfiprintf_r+0x1f4>)
 800d7a4:	bb1b      	cbnz	r3, 800d7ee <_svfiprintf_r+0x1b2>
 800d7a6:	9b03      	ldr	r3, [sp, #12]
 800d7a8:	3307      	adds	r3, #7
 800d7aa:	f023 0307 	bic.w	r3, r3, #7
 800d7ae:	3308      	adds	r3, #8
 800d7b0:	9303      	str	r3, [sp, #12]
 800d7b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7b4:	4433      	add	r3, r6
 800d7b6:	9309      	str	r3, [sp, #36]	; 0x24
 800d7b8:	e767      	b.n	800d68a <_svfiprintf_r+0x4e>
 800d7ba:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7be:	460c      	mov	r4, r1
 800d7c0:	2001      	movs	r0, #1
 800d7c2:	e7a5      	b.n	800d710 <_svfiprintf_r+0xd4>
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	3401      	adds	r4, #1
 800d7c8:	9305      	str	r3, [sp, #20]
 800d7ca:	4619      	mov	r1, r3
 800d7cc:	f04f 0c0a 	mov.w	ip, #10
 800d7d0:	4620      	mov	r0, r4
 800d7d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d7d6:	3a30      	subs	r2, #48	; 0x30
 800d7d8:	2a09      	cmp	r2, #9
 800d7da:	d903      	bls.n	800d7e4 <_svfiprintf_r+0x1a8>
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d0c5      	beq.n	800d76c <_svfiprintf_r+0x130>
 800d7e0:	9105      	str	r1, [sp, #20]
 800d7e2:	e7c3      	b.n	800d76c <_svfiprintf_r+0x130>
 800d7e4:	fb0c 2101 	mla	r1, ip, r1, r2
 800d7e8:	4604      	mov	r4, r0
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	e7f0      	b.n	800d7d0 <_svfiprintf_r+0x194>
 800d7ee:	ab03      	add	r3, sp, #12
 800d7f0:	9300      	str	r3, [sp, #0]
 800d7f2:	462a      	mov	r2, r5
 800d7f4:	4b0f      	ldr	r3, [pc, #60]	; (800d834 <_svfiprintf_r+0x1f8>)
 800d7f6:	a904      	add	r1, sp, #16
 800d7f8:	4638      	mov	r0, r7
 800d7fa:	f3af 8000 	nop.w
 800d7fe:	1c42      	adds	r2, r0, #1
 800d800:	4606      	mov	r6, r0
 800d802:	d1d6      	bne.n	800d7b2 <_svfiprintf_r+0x176>
 800d804:	89ab      	ldrh	r3, [r5, #12]
 800d806:	065b      	lsls	r3, r3, #25
 800d808:	f53f af2c 	bmi.w	800d664 <_svfiprintf_r+0x28>
 800d80c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d80e:	b01d      	add	sp, #116	; 0x74
 800d810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d814:	ab03      	add	r3, sp, #12
 800d816:	9300      	str	r3, [sp, #0]
 800d818:	462a      	mov	r2, r5
 800d81a:	4b06      	ldr	r3, [pc, #24]	; (800d834 <_svfiprintf_r+0x1f8>)
 800d81c:	a904      	add	r1, sp, #16
 800d81e:	4638      	mov	r0, r7
 800d820:	f000 f87a 	bl	800d918 <_printf_i>
 800d824:	e7eb      	b.n	800d7fe <_svfiprintf_r+0x1c2>
 800d826:	bf00      	nop
 800d828:	0800e3a0 	.word	0x0800e3a0
 800d82c:	0800e3aa 	.word	0x0800e3aa
 800d830:	00000000 	.word	0x00000000
 800d834:	0800d585 	.word	0x0800d585
 800d838:	0800e3a6 	.word	0x0800e3a6

0800d83c <_printf_common>:
 800d83c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d840:	4616      	mov	r6, r2
 800d842:	4699      	mov	r9, r3
 800d844:	688a      	ldr	r2, [r1, #8]
 800d846:	690b      	ldr	r3, [r1, #16]
 800d848:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d84c:	4293      	cmp	r3, r2
 800d84e:	bfb8      	it	lt
 800d850:	4613      	movlt	r3, r2
 800d852:	6033      	str	r3, [r6, #0]
 800d854:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d858:	4607      	mov	r7, r0
 800d85a:	460c      	mov	r4, r1
 800d85c:	b10a      	cbz	r2, 800d862 <_printf_common+0x26>
 800d85e:	3301      	adds	r3, #1
 800d860:	6033      	str	r3, [r6, #0]
 800d862:	6823      	ldr	r3, [r4, #0]
 800d864:	0699      	lsls	r1, r3, #26
 800d866:	bf42      	ittt	mi
 800d868:	6833      	ldrmi	r3, [r6, #0]
 800d86a:	3302      	addmi	r3, #2
 800d86c:	6033      	strmi	r3, [r6, #0]
 800d86e:	6825      	ldr	r5, [r4, #0]
 800d870:	f015 0506 	ands.w	r5, r5, #6
 800d874:	d106      	bne.n	800d884 <_printf_common+0x48>
 800d876:	f104 0a19 	add.w	sl, r4, #25
 800d87a:	68e3      	ldr	r3, [r4, #12]
 800d87c:	6832      	ldr	r2, [r6, #0]
 800d87e:	1a9b      	subs	r3, r3, r2
 800d880:	42ab      	cmp	r3, r5
 800d882:	dc26      	bgt.n	800d8d2 <_printf_common+0x96>
 800d884:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d888:	1e13      	subs	r3, r2, #0
 800d88a:	6822      	ldr	r2, [r4, #0]
 800d88c:	bf18      	it	ne
 800d88e:	2301      	movne	r3, #1
 800d890:	0692      	lsls	r2, r2, #26
 800d892:	d42b      	bmi.n	800d8ec <_printf_common+0xb0>
 800d894:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d898:	4649      	mov	r1, r9
 800d89a:	4638      	mov	r0, r7
 800d89c:	47c0      	blx	r8
 800d89e:	3001      	adds	r0, #1
 800d8a0:	d01e      	beq.n	800d8e0 <_printf_common+0xa4>
 800d8a2:	6823      	ldr	r3, [r4, #0]
 800d8a4:	68e5      	ldr	r5, [r4, #12]
 800d8a6:	6832      	ldr	r2, [r6, #0]
 800d8a8:	f003 0306 	and.w	r3, r3, #6
 800d8ac:	2b04      	cmp	r3, #4
 800d8ae:	bf08      	it	eq
 800d8b0:	1aad      	subeq	r5, r5, r2
 800d8b2:	68a3      	ldr	r3, [r4, #8]
 800d8b4:	6922      	ldr	r2, [r4, #16]
 800d8b6:	bf0c      	ite	eq
 800d8b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d8bc:	2500      	movne	r5, #0
 800d8be:	4293      	cmp	r3, r2
 800d8c0:	bfc4      	itt	gt
 800d8c2:	1a9b      	subgt	r3, r3, r2
 800d8c4:	18ed      	addgt	r5, r5, r3
 800d8c6:	2600      	movs	r6, #0
 800d8c8:	341a      	adds	r4, #26
 800d8ca:	42b5      	cmp	r5, r6
 800d8cc:	d11a      	bne.n	800d904 <_printf_common+0xc8>
 800d8ce:	2000      	movs	r0, #0
 800d8d0:	e008      	b.n	800d8e4 <_printf_common+0xa8>
 800d8d2:	2301      	movs	r3, #1
 800d8d4:	4652      	mov	r2, sl
 800d8d6:	4649      	mov	r1, r9
 800d8d8:	4638      	mov	r0, r7
 800d8da:	47c0      	blx	r8
 800d8dc:	3001      	adds	r0, #1
 800d8de:	d103      	bne.n	800d8e8 <_printf_common+0xac>
 800d8e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d8e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8e8:	3501      	adds	r5, #1
 800d8ea:	e7c6      	b.n	800d87a <_printf_common+0x3e>
 800d8ec:	18e1      	adds	r1, r4, r3
 800d8ee:	1c5a      	adds	r2, r3, #1
 800d8f0:	2030      	movs	r0, #48	; 0x30
 800d8f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d8f6:	4422      	add	r2, r4
 800d8f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d8fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d900:	3302      	adds	r3, #2
 800d902:	e7c7      	b.n	800d894 <_printf_common+0x58>
 800d904:	2301      	movs	r3, #1
 800d906:	4622      	mov	r2, r4
 800d908:	4649      	mov	r1, r9
 800d90a:	4638      	mov	r0, r7
 800d90c:	47c0      	blx	r8
 800d90e:	3001      	adds	r0, #1
 800d910:	d0e6      	beq.n	800d8e0 <_printf_common+0xa4>
 800d912:	3601      	adds	r6, #1
 800d914:	e7d9      	b.n	800d8ca <_printf_common+0x8e>
	...

0800d918 <_printf_i>:
 800d918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d91c:	460c      	mov	r4, r1
 800d91e:	4691      	mov	r9, r2
 800d920:	7e27      	ldrb	r7, [r4, #24]
 800d922:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d924:	2f78      	cmp	r7, #120	; 0x78
 800d926:	4680      	mov	r8, r0
 800d928:	469a      	mov	sl, r3
 800d92a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d92e:	d807      	bhi.n	800d940 <_printf_i+0x28>
 800d930:	2f62      	cmp	r7, #98	; 0x62
 800d932:	d80a      	bhi.n	800d94a <_printf_i+0x32>
 800d934:	2f00      	cmp	r7, #0
 800d936:	f000 80d8 	beq.w	800daea <_printf_i+0x1d2>
 800d93a:	2f58      	cmp	r7, #88	; 0x58
 800d93c:	f000 80a3 	beq.w	800da86 <_printf_i+0x16e>
 800d940:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d944:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d948:	e03a      	b.n	800d9c0 <_printf_i+0xa8>
 800d94a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d94e:	2b15      	cmp	r3, #21
 800d950:	d8f6      	bhi.n	800d940 <_printf_i+0x28>
 800d952:	a001      	add	r0, pc, #4	; (adr r0, 800d958 <_printf_i+0x40>)
 800d954:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d958:	0800d9b1 	.word	0x0800d9b1
 800d95c:	0800d9c5 	.word	0x0800d9c5
 800d960:	0800d941 	.word	0x0800d941
 800d964:	0800d941 	.word	0x0800d941
 800d968:	0800d941 	.word	0x0800d941
 800d96c:	0800d941 	.word	0x0800d941
 800d970:	0800d9c5 	.word	0x0800d9c5
 800d974:	0800d941 	.word	0x0800d941
 800d978:	0800d941 	.word	0x0800d941
 800d97c:	0800d941 	.word	0x0800d941
 800d980:	0800d941 	.word	0x0800d941
 800d984:	0800dad1 	.word	0x0800dad1
 800d988:	0800d9f5 	.word	0x0800d9f5
 800d98c:	0800dab3 	.word	0x0800dab3
 800d990:	0800d941 	.word	0x0800d941
 800d994:	0800d941 	.word	0x0800d941
 800d998:	0800daf3 	.word	0x0800daf3
 800d99c:	0800d941 	.word	0x0800d941
 800d9a0:	0800d9f5 	.word	0x0800d9f5
 800d9a4:	0800d941 	.word	0x0800d941
 800d9a8:	0800d941 	.word	0x0800d941
 800d9ac:	0800dabb 	.word	0x0800dabb
 800d9b0:	680b      	ldr	r3, [r1, #0]
 800d9b2:	1d1a      	adds	r2, r3, #4
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	600a      	str	r2, [r1, #0]
 800d9b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d9bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d9c0:	2301      	movs	r3, #1
 800d9c2:	e0a3      	b.n	800db0c <_printf_i+0x1f4>
 800d9c4:	6825      	ldr	r5, [r4, #0]
 800d9c6:	6808      	ldr	r0, [r1, #0]
 800d9c8:	062e      	lsls	r6, r5, #24
 800d9ca:	f100 0304 	add.w	r3, r0, #4
 800d9ce:	d50a      	bpl.n	800d9e6 <_printf_i+0xce>
 800d9d0:	6805      	ldr	r5, [r0, #0]
 800d9d2:	600b      	str	r3, [r1, #0]
 800d9d4:	2d00      	cmp	r5, #0
 800d9d6:	da03      	bge.n	800d9e0 <_printf_i+0xc8>
 800d9d8:	232d      	movs	r3, #45	; 0x2d
 800d9da:	426d      	negs	r5, r5
 800d9dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d9e0:	485e      	ldr	r0, [pc, #376]	; (800db5c <_printf_i+0x244>)
 800d9e2:	230a      	movs	r3, #10
 800d9e4:	e019      	b.n	800da1a <_printf_i+0x102>
 800d9e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d9ea:	6805      	ldr	r5, [r0, #0]
 800d9ec:	600b      	str	r3, [r1, #0]
 800d9ee:	bf18      	it	ne
 800d9f0:	b22d      	sxthne	r5, r5
 800d9f2:	e7ef      	b.n	800d9d4 <_printf_i+0xbc>
 800d9f4:	680b      	ldr	r3, [r1, #0]
 800d9f6:	6825      	ldr	r5, [r4, #0]
 800d9f8:	1d18      	adds	r0, r3, #4
 800d9fa:	6008      	str	r0, [r1, #0]
 800d9fc:	0628      	lsls	r0, r5, #24
 800d9fe:	d501      	bpl.n	800da04 <_printf_i+0xec>
 800da00:	681d      	ldr	r5, [r3, #0]
 800da02:	e002      	b.n	800da0a <_printf_i+0xf2>
 800da04:	0669      	lsls	r1, r5, #25
 800da06:	d5fb      	bpl.n	800da00 <_printf_i+0xe8>
 800da08:	881d      	ldrh	r5, [r3, #0]
 800da0a:	4854      	ldr	r0, [pc, #336]	; (800db5c <_printf_i+0x244>)
 800da0c:	2f6f      	cmp	r7, #111	; 0x6f
 800da0e:	bf0c      	ite	eq
 800da10:	2308      	moveq	r3, #8
 800da12:	230a      	movne	r3, #10
 800da14:	2100      	movs	r1, #0
 800da16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800da1a:	6866      	ldr	r6, [r4, #4]
 800da1c:	60a6      	str	r6, [r4, #8]
 800da1e:	2e00      	cmp	r6, #0
 800da20:	bfa2      	ittt	ge
 800da22:	6821      	ldrge	r1, [r4, #0]
 800da24:	f021 0104 	bicge.w	r1, r1, #4
 800da28:	6021      	strge	r1, [r4, #0]
 800da2a:	b90d      	cbnz	r5, 800da30 <_printf_i+0x118>
 800da2c:	2e00      	cmp	r6, #0
 800da2e:	d04d      	beq.n	800dacc <_printf_i+0x1b4>
 800da30:	4616      	mov	r6, r2
 800da32:	fbb5 f1f3 	udiv	r1, r5, r3
 800da36:	fb03 5711 	mls	r7, r3, r1, r5
 800da3a:	5dc7      	ldrb	r7, [r0, r7]
 800da3c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800da40:	462f      	mov	r7, r5
 800da42:	42bb      	cmp	r3, r7
 800da44:	460d      	mov	r5, r1
 800da46:	d9f4      	bls.n	800da32 <_printf_i+0x11a>
 800da48:	2b08      	cmp	r3, #8
 800da4a:	d10b      	bne.n	800da64 <_printf_i+0x14c>
 800da4c:	6823      	ldr	r3, [r4, #0]
 800da4e:	07df      	lsls	r7, r3, #31
 800da50:	d508      	bpl.n	800da64 <_printf_i+0x14c>
 800da52:	6923      	ldr	r3, [r4, #16]
 800da54:	6861      	ldr	r1, [r4, #4]
 800da56:	4299      	cmp	r1, r3
 800da58:	bfde      	ittt	le
 800da5a:	2330      	movle	r3, #48	; 0x30
 800da5c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800da60:	f106 36ff 	addle.w	r6, r6, #4294967295
 800da64:	1b92      	subs	r2, r2, r6
 800da66:	6122      	str	r2, [r4, #16]
 800da68:	f8cd a000 	str.w	sl, [sp]
 800da6c:	464b      	mov	r3, r9
 800da6e:	aa03      	add	r2, sp, #12
 800da70:	4621      	mov	r1, r4
 800da72:	4640      	mov	r0, r8
 800da74:	f7ff fee2 	bl	800d83c <_printf_common>
 800da78:	3001      	adds	r0, #1
 800da7a:	d14c      	bne.n	800db16 <_printf_i+0x1fe>
 800da7c:	f04f 30ff 	mov.w	r0, #4294967295
 800da80:	b004      	add	sp, #16
 800da82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da86:	4835      	ldr	r0, [pc, #212]	; (800db5c <_printf_i+0x244>)
 800da88:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800da8c:	6823      	ldr	r3, [r4, #0]
 800da8e:	680e      	ldr	r6, [r1, #0]
 800da90:	061f      	lsls	r7, r3, #24
 800da92:	f856 5b04 	ldr.w	r5, [r6], #4
 800da96:	600e      	str	r6, [r1, #0]
 800da98:	d514      	bpl.n	800dac4 <_printf_i+0x1ac>
 800da9a:	07d9      	lsls	r1, r3, #31
 800da9c:	bf44      	itt	mi
 800da9e:	f043 0320 	orrmi.w	r3, r3, #32
 800daa2:	6023      	strmi	r3, [r4, #0]
 800daa4:	b91d      	cbnz	r5, 800daae <_printf_i+0x196>
 800daa6:	6823      	ldr	r3, [r4, #0]
 800daa8:	f023 0320 	bic.w	r3, r3, #32
 800daac:	6023      	str	r3, [r4, #0]
 800daae:	2310      	movs	r3, #16
 800dab0:	e7b0      	b.n	800da14 <_printf_i+0xfc>
 800dab2:	6823      	ldr	r3, [r4, #0]
 800dab4:	f043 0320 	orr.w	r3, r3, #32
 800dab8:	6023      	str	r3, [r4, #0]
 800daba:	2378      	movs	r3, #120	; 0x78
 800dabc:	4828      	ldr	r0, [pc, #160]	; (800db60 <_printf_i+0x248>)
 800dabe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800dac2:	e7e3      	b.n	800da8c <_printf_i+0x174>
 800dac4:	065e      	lsls	r6, r3, #25
 800dac6:	bf48      	it	mi
 800dac8:	b2ad      	uxthmi	r5, r5
 800daca:	e7e6      	b.n	800da9a <_printf_i+0x182>
 800dacc:	4616      	mov	r6, r2
 800dace:	e7bb      	b.n	800da48 <_printf_i+0x130>
 800dad0:	680b      	ldr	r3, [r1, #0]
 800dad2:	6826      	ldr	r6, [r4, #0]
 800dad4:	6960      	ldr	r0, [r4, #20]
 800dad6:	1d1d      	adds	r5, r3, #4
 800dad8:	600d      	str	r5, [r1, #0]
 800dada:	0635      	lsls	r5, r6, #24
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	d501      	bpl.n	800dae4 <_printf_i+0x1cc>
 800dae0:	6018      	str	r0, [r3, #0]
 800dae2:	e002      	b.n	800daea <_printf_i+0x1d2>
 800dae4:	0671      	lsls	r1, r6, #25
 800dae6:	d5fb      	bpl.n	800dae0 <_printf_i+0x1c8>
 800dae8:	8018      	strh	r0, [r3, #0]
 800daea:	2300      	movs	r3, #0
 800daec:	6123      	str	r3, [r4, #16]
 800daee:	4616      	mov	r6, r2
 800daf0:	e7ba      	b.n	800da68 <_printf_i+0x150>
 800daf2:	680b      	ldr	r3, [r1, #0]
 800daf4:	1d1a      	adds	r2, r3, #4
 800daf6:	600a      	str	r2, [r1, #0]
 800daf8:	681e      	ldr	r6, [r3, #0]
 800dafa:	6862      	ldr	r2, [r4, #4]
 800dafc:	2100      	movs	r1, #0
 800dafe:	4630      	mov	r0, r6
 800db00:	f7f2 fb6e 	bl	80001e0 <memchr>
 800db04:	b108      	cbz	r0, 800db0a <_printf_i+0x1f2>
 800db06:	1b80      	subs	r0, r0, r6
 800db08:	6060      	str	r0, [r4, #4]
 800db0a:	6863      	ldr	r3, [r4, #4]
 800db0c:	6123      	str	r3, [r4, #16]
 800db0e:	2300      	movs	r3, #0
 800db10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800db14:	e7a8      	b.n	800da68 <_printf_i+0x150>
 800db16:	6923      	ldr	r3, [r4, #16]
 800db18:	4632      	mov	r2, r6
 800db1a:	4649      	mov	r1, r9
 800db1c:	4640      	mov	r0, r8
 800db1e:	47d0      	blx	sl
 800db20:	3001      	adds	r0, #1
 800db22:	d0ab      	beq.n	800da7c <_printf_i+0x164>
 800db24:	6823      	ldr	r3, [r4, #0]
 800db26:	079b      	lsls	r3, r3, #30
 800db28:	d413      	bmi.n	800db52 <_printf_i+0x23a>
 800db2a:	68e0      	ldr	r0, [r4, #12]
 800db2c:	9b03      	ldr	r3, [sp, #12]
 800db2e:	4298      	cmp	r0, r3
 800db30:	bfb8      	it	lt
 800db32:	4618      	movlt	r0, r3
 800db34:	e7a4      	b.n	800da80 <_printf_i+0x168>
 800db36:	2301      	movs	r3, #1
 800db38:	4632      	mov	r2, r6
 800db3a:	4649      	mov	r1, r9
 800db3c:	4640      	mov	r0, r8
 800db3e:	47d0      	blx	sl
 800db40:	3001      	adds	r0, #1
 800db42:	d09b      	beq.n	800da7c <_printf_i+0x164>
 800db44:	3501      	adds	r5, #1
 800db46:	68e3      	ldr	r3, [r4, #12]
 800db48:	9903      	ldr	r1, [sp, #12]
 800db4a:	1a5b      	subs	r3, r3, r1
 800db4c:	42ab      	cmp	r3, r5
 800db4e:	dcf2      	bgt.n	800db36 <_printf_i+0x21e>
 800db50:	e7eb      	b.n	800db2a <_printf_i+0x212>
 800db52:	2500      	movs	r5, #0
 800db54:	f104 0619 	add.w	r6, r4, #25
 800db58:	e7f5      	b.n	800db46 <_printf_i+0x22e>
 800db5a:	bf00      	nop
 800db5c:	0800e3b1 	.word	0x0800e3b1
 800db60:	0800e3c2 	.word	0x0800e3c2

0800db64 <__retarget_lock_acquire_recursive>:
 800db64:	4770      	bx	lr

0800db66 <__retarget_lock_release_recursive>:
 800db66:	4770      	bx	lr

0800db68 <memmove>:
 800db68:	4288      	cmp	r0, r1
 800db6a:	b510      	push	{r4, lr}
 800db6c:	eb01 0402 	add.w	r4, r1, r2
 800db70:	d902      	bls.n	800db78 <memmove+0x10>
 800db72:	4284      	cmp	r4, r0
 800db74:	4623      	mov	r3, r4
 800db76:	d807      	bhi.n	800db88 <memmove+0x20>
 800db78:	1e43      	subs	r3, r0, #1
 800db7a:	42a1      	cmp	r1, r4
 800db7c:	d008      	beq.n	800db90 <memmove+0x28>
 800db7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db82:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db86:	e7f8      	b.n	800db7a <memmove+0x12>
 800db88:	4402      	add	r2, r0
 800db8a:	4601      	mov	r1, r0
 800db8c:	428a      	cmp	r2, r1
 800db8e:	d100      	bne.n	800db92 <memmove+0x2a>
 800db90:	bd10      	pop	{r4, pc}
 800db92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db9a:	e7f7      	b.n	800db8c <memmove+0x24>

0800db9c <_malloc_usable_size_r>:
 800db9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dba0:	1f18      	subs	r0, r3, #4
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	bfbc      	itt	lt
 800dba6:	580b      	ldrlt	r3, [r1, r0]
 800dba8:	18c0      	addlt	r0, r0, r3
 800dbaa:	4770      	bx	lr

0800dbac <_init>:
 800dbac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbae:	bf00      	nop
 800dbb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbb2:	bc08      	pop	{r3}
 800dbb4:	469e      	mov	lr, r3
 800dbb6:	4770      	bx	lr

0800dbb8 <_fini>:
 800dbb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbba:	bf00      	nop
 800dbbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbbe:	bc08      	pop	{r3}
 800dbc0:	469e      	mov	lr, r3
 800dbc2:	4770      	bx	lr
