{
    "function_endfunction/multiple_inputs/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "function_endfunction/multiple_inputs/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "multiple_inputs.blif",
        "max_rss(MiB)": 35.9,
        "exec_time(ms)": 84.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "function_endfunction/multiple_inputs/k6_N10_40nm": {
        "test_name": "function_endfunction/multiple_inputs/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "multiple_inputs.blif",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 10.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "function_endfunction/multiple_inputs/k6_N10_mem32K_40nm": {
        "test_name": "function_endfunction/multiple_inputs/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "multiple_inputs.blif",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 81.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "function_endfunction/multiple_inputs/no_arch": {
        "test_name": "function_endfunction/multiple_inputs/no_arch",
        "blif": "multiple_inputs.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "function_endfunction/outside_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "function_endfunction/outside_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "outside_port.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 85.3,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 16,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "function_endfunction/outside_port/k6_N10_40nm": {
        "test_name": "function_endfunction/outside_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "outside_port.blif",
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 11.8,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 16,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "function_endfunction/outside_port/k6_N10_mem32K_40nm": {
        "test_name": "function_endfunction/outside_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "outside_port.blif",
        "max_rss(MiB)": 35.6,
        "exec_time(ms)": 82.6,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 16,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "function_endfunction/outside_port/no_arch": {
        "test_name": "function_endfunction/outside_port/no_arch",
        "blif": "outside_port.blif",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 5.4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 16,
        "Po": 16,
        "logic element": 16,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
