set ::env(PROJECT_NAME) 10_100m_ethernet-fifo_convertor
set ::env(DESIGN_TOP) EthernetModule
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/10_100m_ethernet-fifo_convertor/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/10_100m_ethernet-fifo_convertor/rtl/EthernetModule.v
set ::env(CLOCK_COUNT) 4
set ::env(DOMAIN) communication_controller
