static T_1 F_1 ( T_2 V_1 )\r\n{\r\nT_2 V_2 , V_3 , V_4 , V_5 ;\r\nT_1 V_6 ;\r\nT_3 V_7 = V_1 / V_8 ;\r\nif ( V_7 % 2 )\r\nreturn - F_1 ( V_1 - V_8 ) ;\r\nV_1 = V_1 % V_8 ;\r\nif ( V_1 > V_8 / 2 )\r\nreturn - F_1 ( V_8 / 2 - ( V_1 % ( V_8 / 2 ) ) ) ;\r\nV_2 = V_1 * V_1 / 32768 / 2 ;\r\nV_3 = V_2 * V_1 / 32768 * V_1 / 32768 / 3 / 4 ;\r\nV_4 = V_3 * V_1 / 32768 * V_1 / 32768 / 5 / 6 ;\r\nV_5 = V_4 * V_1 / 32768 * V_1 / 32768 / 7 / 8 ;\r\nV_6 = 32768 - V_2 + V_3 - V_4 + V_5 ;\r\nreturn V_6 ;\r\n}\r\nstatic T_2 F_2 ( T_4 V_1 [] , T_2 V_9 , T_2 V_10 )\r\n{\r\nT_1 V_11 = 0 ;\r\nT_1 V_12 = 0 ;\r\nT_1 V_13 = 2 * F_1 ( V_10 ) ;\r\nT_2 V_14 ;\r\nT_5 V_15 ;\r\nT_2 V_16 ;\r\nfor ( V_14 = 0 ; V_14 < V_9 ; V_14 ++ ) {\r\nT_1 V_17 = V_1 [ V_14 ] + ( ( V_18 ) V_13 * V_11 / 32768 ) - V_12 ;\r\nV_12 = V_11 ;\r\nV_11 = V_17 ;\r\n}\r\nV_15 = ( V_18 ) V_12 * V_12 + ( V_18 ) V_11 * V_11 -\r\n( V_18 ) V_13 * V_12 * V_11 / 32768 ;\r\nV_16 = V_9 * V_9 ;\r\nF_3 ( V_15 , V_16 ) ;\r\nreturn ( T_2 ) V_15 ;\r\n}\r\nstatic T_2 F_4 ( T_4 V_1 [] , T_2 V_9 , T_2 V_10 )\r\n{\r\nT_2 V_19 = F_2 ( V_1 , V_9 , V_10 ) ;\r\nreturn ( T_2 ) F_5 ( V_19 ) ;\r\n}\r\nstatic T_2 F_6 ( T_4 V_1 [] , T_2 V_9 , T_2 V_20 , T_2 V_21 )\r\n{\r\nint V_14 ;\r\nT_2 V_19 = 0 ;\r\nT_2 V_22 ;\r\nint V_23 = 5 ;\r\nif ( V_9 > 192 ) {\r\nV_1 += ( V_9 - 192 ) ;\r\nV_9 = 192 ;\r\n}\r\nV_22 = ( V_21 - V_20 ) / ( V_23 - 1 ) ;\r\nfor ( V_14 = 0 ; V_14 < V_23 ; V_14 ++ ) {\r\nV_19 += F_2 ( V_1 , V_9 , V_20 ) ;\r\nV_20 += V_22 ;\r\n}\r\nreturn ( T_2 ) F_5 ( V_19 / V_23 ) ;\r\n}\r\nstatic T_1 F_7 ( struct V_24 * V_25 , T_4 V_1 [] , T_2 V_9 )\r\n{\r\nT_1 V_26 , V_27 , V_28 , V_29 ;\r\nT_1 V_30 , V_31 , V_32 ;\r\nT_1 V_6 ;\r\nswitch ( V_25 -> V_33 ) {\r\ncase V_34 :\r\ncase V_35 :\r\nV_30 = V_36 ;\r\nV_31 = V_37 ;\r\nV_32 = V_38 ;\r\nbreak;\r\ncase V_39 :\r\nV_30 = V_40 ;\r\nV_31 = V_41 ;\r\nV_32 = V_42 ;\r\nbreak;\r\ncase V_43 :\r\nV_30 = V_44 ;\r\nV_31 = V_45 ;\r\nV_32 = V_46 ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_47 L_1 ,\r\nV_25 -> V_48 , V_25 -> V_33 , V_49 ) ;\r\nreturn V_50 ;\r\n}\r\nV_26 = F_4 ( V_1 , V_9 , V_30 ) ;\r\nV_27 = F_4 ( V_1 , V_9 , V_31 ) ;\r\nV_28 = F_4 ( V_1 , V_9 , V_32 ) ;\r\nV_29 = F_6 ( V_1 , V_9 , V_51 , V_52 ) ;\r\nF_9 ( 1 , L_2\r\nL_3 , V_26 , V_27 , V_28 , V_29 ) ;\r\nif ( V_27 > V_28 )\r\nV_6 = V_53 ;\r\nelse\r\nV_6 = V_54 | V_55 ;\r\nif ( V_25 -> V_33 == V_43 ) {\r\nif ( ( V_26 > F_10 ( V_27 , V_28 ) * 2 ) &&\r\n( V_26 < F_10 ( V_27 , V_28 ) * 6 ) &&\r\n( V_26 > 20 && V_26 < 200 ) &&\r\n( F_10 ( V_27 , V_28 ) > F_11 ( V_27 , V_28 ) ) ) {\r\nreturn V_6 ;\r\n}\r\n} else {\r\nif ( ( V_26 > F_10 ( V_27 , V_28 ) * 2 ) &&\r\n( V_26 < F_10 ( V_27 , V_28 ) * 8 ) &&\r\n( V_26 > 20 && V_26 < 200 ) &&\r\n( V_29 < 10 ) &&\r\n( F_10 ( V_27 , V_28 ) > F_11 ( V_27 , V_28 ) * 2 ) ) {\r\nreturn V_6 ;\r\n}\r\n}\r\nreturn V_56 ;\r\n}\r\nstatic T_1 F_12 ( struct V_24 * V_25 , T_4 V_1 [] , T_2 V_9 )\r\n{\r\nT_1 V_57 = F_4 ( V_1 , V_9 , V_58 ) ;\r\nT_1 V_59 = F_4 ( V_1 , V_9 , V_60 ) ;\r\nT_1 V_61 = F_4 ( V_1 , V_9 , V_62 ) ;\r\nT_1 V_28 = F_4 ( V_1 , V_9 , V_63 ) ;\r\nF_9 ( 1 , L_4\r\nL_5 , V_61 , V_28 , V_57 , V_59 ) ;\r\nreturn V_50 ;\r\n}\r\nstatic T_4 * F_13 ( struct V_24 * V_25 , T_2 * V_9 )\r\n{\r\nconst struct V_64 * V_65 = & V_66 [ V_67 ] ;\r\nT_4 * V_23 ;\r\nunsigned int V_14 ;\r\nunsigned int V_68 = V_65 -> V_69 / V_70 ;\r\nunsigned int V_71 = V_68 / 4 ;\r\nunsigned int V_72 = V_71 * ( V_70 - 1 ) ;\r\nT_2 V_73 = F_14 ( V_65 -> V_74 ) ;\r\nT_2 V_75 = ( V_73 - V_65 -> V_76 + V_68 ) ;\r\nF_9 ( 1 , L_6\r\nL_7 , V_73 ,\r\nV_73 - V_65 -> V_76 , V_72 ,\r\nF_14 ( V_77 ) ) ;\r\nV_23 = F_15 ( sizeof( T_4 ) * V_72 , V_78 ) ;\r\nif ( ! V_23 )\r\nreturn NULL ;\r\n* V_9 = V_72 ;\r\nfor ( V_14 = 0 ; V_14 < V_72 ; V_14 ++ ) {\r\nV_75 = V_75 % ( V_70 * V_68 ) ;\r\nV_23 [ V_14 ] = F_14 ( V_65 -> V_76 + V_75 ) ;\r\nV_75 += 4 ;\r\n}\r\nif ( V_79 >= 2 ) {\r\nF_9 ( 2 , L_8 ) ;\r\nfor ( V_14 = 0 ; V_14 < V_72 ; V_14 ++ )\r\nF_8 ( L_9 , V_23 [ V_14 ] ) ;\r\nF_8 ( L_10 ) ;\r\n}\r\nreturn V_23 ;\r\n}\r\nT_1 F_16 ( struct V_24 * V_25 )\r\n{\r\nT_4 * V_23 ;\r\nT_2 V_9 = 0 ;\r\nT_1 V_6 = V_50 ;\r\nif ( ! ( F_14 ( V_80 ) & 0x04 ) )\r\nreturn V_6 ;\r\nif ( ! ( F_14 ( V_81 ) & V_82 ) )\r\nreturn V_6 ;\r\nif ( F_17 ( V_83 , V_25 -> V_84 + F_18 ( 500 ) ) )\r\nreturn V_6 ;\r\nV_23 = F_13 ( V_25 , & V_9 ) ;\r\nif ( ! V_23 )\r\nreturn V_6 ;\r\nswitch ( V_25 -> V_33 ) {\r\ncase V_34 :\r\ncase V_35 :\r\ncase V_43 :\r\ncase V_39 :\r\nV_6 = F_7 ( V_25 , V_23 , V_9 ) ;\r\nbreak;\r\ncase V_85 :\r\nV_6 = F_12 ( V_25 , V_23 , V_9 ) ;\r\nbreak;\r\ncase V_86 :\r\ncase V_87 :\r\ncase V_88 :\r\ncase V_89 :\r\ncase V_90 :\r\ncase V_91 :\r\nbreak;\r\n}\r\nF_19 ( V_23 ) ;\r\nif ( V_50 != V_6 )\r\nF_9 ( 1 , L_11 ,\r\n( V_6 & V_56 ) ? L_12 : L_13 ,\r\n( V_6 & V_53 ) ? L_14 : L_13 ,\r\n( V_6 & V_55 ) ? L_15 : L_13 ) ;\r\nreturn V_6 ;\r\n}
