

================================================================
== Vivado HLS Report for 'randombytes'
================================================================
* Date:           Sun Aug 23 22:38:27 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.620|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+------+------+------+------+---------+
        |                                 |                      |   Latency   |   Interval  | Pipeline|
        |             Instance            |        Module        |  min |  max |  min |  max |   Type  |
        +---------------------------------+----------------------+------+------+------+------+---------+
        |grp_AES256_CTR_DRBG_Upda_fu_169  |AES256_CTR_DRBG_Upda  |  6726|  6819|  6726|  6819|   none  |
        |grp_AES256_ECB_1_fu_181          |AES256_ECB_1          |  2203|  2203|  2203|  2203|   none  |
        +---------------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        +-------------+-----+-----+-------------+-----------+-----------+--------+----------+
        |             |  Latency  |  Iteration  |  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+-------------+-----------+-----------+--------+----------+
        |- Loop 1     |    ?|    ?| 2210 ~ 2273 |          -|          -|       ?|    no    |
        | + Loop 1.1  |    2|   33|            2|          -|          -| 1 ~ 16 |    no    |
        | + Loop 1.2  |    0|   30|            2|          -|          -| 0 ~ 15 |    no    |
        | + Loop 1.3  |   32|   32|            2|          -|          -|      16|    no    |
        +-------------+-----+-----+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     394|
|FIFO             |        -|      -|       -|       -|
|Instance         |       11|      -|     810|    4938|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     371|
|Register         |        -|      -|     209|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       12|      0|    1019|    5703|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|      0|   ~0   |       4|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------------+----------------------+---------+-------+-----+------+
    |grp_AES256_CTR_DRBG_Upda_fu_169  |AES256_CTR_DRBG_Upda  |        6|      0|  432|  2767|
    |grp_AES256_ECB_1_fu_181          |AES256_ECB_1          |        5|      0|  378|  2171|
    +---------------------------------+----------------------+---------+-------+-----+------+
    |Total                            |                      |       11|      0|  810|  4938|
    +---------------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |block_U  |randombytes_block  |        1|  0|   0|    16|    8|     1|          128|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                   |        1|  0|   0|    16|    8|     1|          128|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_9_fu_288_p2          |     +    |      0|  0|  39|          32|           5|
    |j_1_fu_239_p2          |     +    |      0|  0|  15|           5|           2|
    |loop_1_fu_277_p2       |     +    |      0|  0|  15|           5|           1|
    |loop_2_fu_323_p2       |     +    |      0|  0|  13|           4|           1|
    |tmp_18_fu_245_p2       |     +    |      0|  0|  15|           8|           1|
    |tmp_23_fu_334_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_25_fu_344_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_s_fu_358_p2        |     +    |      0|  0|  39|          32|           1|
    |xlen_assign_fu_294_p2  |     +    |      0|  0|  71|          64|           6|
    |exitcond_fu_271_p2     |   icmp   |      0|  0|  11|           5|           6|
    |icmp_fu_261_p2         |   icmp   |      0|  0|  29|          60|           1|
    |tmp_17_fu_233_p2       |   icmp   |      0|  0|  11|           8|           2|
    |tmp_21_fu_318_p2       |   icmp   |      0|  0|  29|          64|          64|
    |tmp_fu_210_p2          |   icmp   |      0|  0|  29|          64|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 394|         415|         155|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |DRBG_ctx_Key_address0      |  15|          3|    5|         15|
    |DRBG_ctx_Key_address1      |  15|          3|    5|         15|
    |DRBG_ctx_Key_ce0           |  15|          3|    1|          3|
    |DRBG_ctx_Key_ce1           |  15|          3|    1|          3|
    |DRBG_ctx_Key_we0           |   9|          2|    1|          2|
    |DRBG_ctx_V_address0        |  27|          5|    4|         20|
    |DRBG_ctx_V_address1        |  15|          3|    4|         12|
    |DRBG_ctx_V_ce0             |  21|          4|    1|          4|
    |DRBG_ctx_V_ce1             |  15|          3|    1|          3|
    |DRBG_ctx_V_d0              |  21|          4|    8|         32|
    |DRBG_ctx_V_we0             |  15|          3|    1|          3|
    |DRBG_ctx_reseed_counter_o  |   9|          2|   32|         64|
    |ap_NS_fsm                  |  50|         11|    1|         11|
    |block_address0             |  21|          4|    4|         16|
    |block_ce0                  |  15|          3|    1|          3|
    |block_ce1                  |   9|          2|    1|          2|
    |block_we0                  |   9|          2|    1|          2|
    |block_we1                  |   9|          2|    1|          2|
    |i_fu_72                    |   9|          2|   32|         64|
    |j_reg_135                  |   9|          2|    5|         10|
    |loop1_reg_158              |   9|          2|    4|          8|
    |loop_reg_147               |   9|          2|    5|         10|
    |p_0_fu_68                  |  15|          3|   64|        192|
    |x_address0                 |  15|          3|   11|         33|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 371|         76|  194|        529|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |DRBG_ctx_V_addr_reg_398                       |   4|   0|    4|          0|
    |ap_CS_fsm                                     |  10|   0|   10|          0|
    |grp_AES256_CTR_DRBG_Upda_fu_169_ap_start_reg  |   1|   0|    1|          0|
    |grp_AES256_ECB_1_fu_181_ap_start_reg          |   1|   0|    1|          0|
    |i_fu_72                                       |  32|   0|   32|          0|
    |icmp_reg_411                                  |   1|   0|    1|          0|
    |j_reg_135                                     |   5|   0|    5|          0|
    |loop1_cast_reg_433                            |   4|   0|   32|         28|
    |loop1_reg_158                                 |   4|   0|    4|          0|
    |loop_1_reg_423                                |   5|   0|    5|          0|
    |loop_2_reg_441                                |   4|   0|    4|          0|
    |loop_cast1_reg_415                            |   5|   0|   32|         27|
    |loop_reg_147                                  |   5|   0|    5|          0|
    |p_0_fu_68                                     |  64|   0|   64|          0|
    |p_0_load_reg_385                              |  64|   0|   64|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 209|   0|  264|         55|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |       randombytes       | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |       randombytes       | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |       randombytes       | return value |
|ap_done                           | out |    1| ap_ctrl_hs |       randombytes       | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |       randombytes       | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |       randombytes       | return value |
|x_address0                        | out |   11|  ap_memory |            x            |     array    |
|x_ce0                             | out |    1|  ap_memory |            x            |     array    |
|x_we0                             | out |    1|  ap_memory |            x            |     array    |
|x_d0                              | out |    8|  ap_memory |            x            |     array    |
|DRBG_ctx_V_address0               | out |    4|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_V_ce0                    | out |    1|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_V_we0                    | out |    1|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_V_d0                     | out |    8|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_V_q0                     |  in |    8|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_V_address1               | out |    4|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_V_ce1                    | out |    1|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_V_q1                     |  in |    8|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_Key_address0             | out |    5|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_Key_ce0                  | out |    1|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_Key_we0                  | out |    1|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_Key_d0                   | out |    8|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_Key_q0                   |  in |    8|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_Key_address1             | out |    5|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_Key_ce1                  | out |    1|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_Key_q1                   |  in |    8|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_reseed_counter_i         |  in |   32|   ap_ovld  | DRBG_ctx_reseed_counter |    pointer   |
|DRBG_ctx_reseed_counter_o         | out |   32|   ap_ovld  | DRBG_ctx_reseed_counter |    pointer   |
|DRBG_ctx_reseed_counter_o_ap_vld  | out |    1|   ap_ovld  | DRBG_ctx_reseed_counter |    pointer   |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

