// Seed: 2124674776
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output tri0 id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd77
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  output wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5[id_7] = {id_2{-1'b0 == -1}};
  module_0 modCall_1 (
      id_2,
      id_6,
      id_3
  );
endmodule
