{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4289, "design__instance__area": 75051.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 75, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05641496554017067, "power__switching__total": 0.0210482906550169, "power__leakage__total": 1.1092575959992246e-06, "power__total": 0.07746436446905136, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5580869258023499, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5661165030327409, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5966997065347396, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.4833238390758328, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.5967, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.922119, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 75, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8010753398476042, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8147384109088741, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.019633850656569262, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.0452050631944516, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -59.580452480288265, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.0452050631944516, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.34531, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 69, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.045205, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 58, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 75, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.44940016868729116, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.45600632893755316, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2726420277824438, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.211288326148895, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.272642, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.50747, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 75, "design__max_cap_violation__count": 10, "clock__skew__worst_hold": -0.44621749225258595, "clock__skew__worst_setup": 0.45169799734634486, "timing__hold__ws": -0.021378455166806018, "timing__setup__ws": -3.165083396070188, "timing__hold__tns": -0.021378455166806018, "timing__setup__tns": -70.70697649735506, "timing__hold__wns": -0.021378455166806018, "timing__setup__wns": -3.165083396070188, "timing__hold_vio__count": 1, "timing__hold_r2r__ws": 0.270444, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 217, "timing__setup_r2r__ws": -3.165083, "timing__setup_r2r_vio__count": 184, "design__die__bbox": "0.0 0.0 412.415 430.335", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__instance__count__total": 11069, "design__instance__count__welltap": 1030, "design__instance__count__diode": 810, "design__instance__count__fill": 4093, "design__instance__count__decap": 2687, "design__instance__count__buffer": 310, "design__instance__count__inverter": 548, "design__instance__count__memory_cell": 0, "design__instance__count__clock_gate": 0, "design__io": 55, "design__die__area": 177477, "design__core__area": 157861, "design__instance__count__stdcell": 4289, "design__instance__area__stdcell": 75051.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.475428, "design__instance__utilization__stdcell": 0.475428, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10840049, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 75052.2, "design__violations": 0, "design__instance__count__setup_buffer": 62, "design__instance__count__hold_buffer": 7, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2195, "route__net__special": 2, "route__drc_errors__iter:1": 234, "route__wirelength__iter:1": 86123, "route__drc_errors__iter:2": 28, "route__wirelength__iter:2": 85456, "route__drc_errors__iter:3": 9, "route__wirelength__iter:3": 85363, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 85356, "route__drc_errors": 0, "route__wirelength": 85356, "route__vias": 14488, "route__vias__singlecut": 14488, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 824.57, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:nom_tt_025C_5v00": 3.64, "timing__unannotated_net_filtered__percent__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:nom_ss_125C_4v50": 3.64, "timing__unannotated_net_filtered__percent__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:nom_ff_n40C_5v50": 3.64, "timing__unannotated_net_filtered__percent__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 75, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5533083037246096, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5599892930088477, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5933184111953117, "timing__setup__ws__corner:min_tt_025C_5v00": 2.556820161295426, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.593318, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.985226, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:min_tt_025C_5v00": 3.64, "timing__unannotated_net_filtered__percent__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 75, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7928727898650846, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8050947913996349, "timing__hold__ws__corner:min_ss_125C_4v50": 0.05480438480375531, "timing__setup__ws__corner:min_ss_125C_4v50": -2.9443115445767325, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -51.41526816494229, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.9443115445767325, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.339449, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.944312, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 52, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:min_ss_125C_4v50": 3.64, "timing__unannotated_net_filtered__percent__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 75, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.44621749225258595, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.45169799734634486, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.27044411919843225, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.2385705034384165, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.270444, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.548328, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:min_ff_n40C_5v50": 3.64, "timing__unannotated_net_filtered__percent__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 75, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5637677151354156, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5734449744032524, "timing__hold__ws__corner:max_tt_025C_5v00": 0.600867261842444, "timing__setup__ws__corner:max_tt_025C_5v00": 2.395523847091643, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.600867, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.846431, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:max_tt_025C_5v00": 3.64, "timing__unannotated_net_filtered__percent__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 75, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.810867063112517, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8264648088712151, "timing__hold__ws__corner:max_ss_125C_4v50": -0.021378455166806018, "timing__setup__ws__corner:max_ss_125C_4v50": -3.165083396070188, "timing__hold__tns__corner:max_ss_125C_4v50": -0.021378455166806018, "timing__setup__tns__corner:max_ss_125C_4v50": -70.70697649735506, "timing__hold__wns__corner:max_ss_125C_4v50": -0.021378455166806018, "timing__setup__wns__corner:max_ss_125C_4v50": -3.165083396070188, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.352549, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 85, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.165083, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 74, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:max_ss_125C_4v50": 3.64, "timing__unannotated_net_filtered__percent__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 75, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.45319996260768747, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.46110808143574933, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2753762851248207, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.178599806665757, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.275376, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.458433, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:max_ff_n40C_5v50": 3.64, "timing__unannotated_net_filtered__percent__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 80, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99855, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99959, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00145402, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00128849, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00039012, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00128849, "ir__voltage__worst": 5, "ir__drop__avg": 0.000406, "ir__drop__worst": 0.00145, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}