Isabela Porfirio de Aguiar

# Lab 8

## LAB 8

#### Verilog Code

![1556912614306](1556912614306.png)



![1556996783026](1556996783026.png)



#### RTL Schematic

![1557001115216](1557001115216.png)



![1557001170349](1557001170349.png)

#### Implementation

![1556997357442](1556997357442.png)

#### Testing

Need to choose 5Hz frequency because of the code having reg[22:0]

2^22 is a little more than 4Hz. So 5 is just enough.

2^23 woulg be more than 8Hz. Too much.

