# Solving Memory Safety Programs on the Architecture Level

[MemTracker: Efficient and Programmable Support for Memory Access Monitoring and
Debugging](https://www.cc.gatech.edu/~milos/venkataramani_hpca07.pdf) [HPCA'07]

[The CHERI capability model: Revisiting RISC in an age of risk](https://www.cl.cam.ac.uk/research/security/ctsrd/pdfs/201406-isca2014-cheri.pdf) [ISCA'14]

[Beyond the PDP-11: Architectural support for a memory-safe C abstract
machine](https://www.cl.cam.ac.uk/research/security/ctsrd/pdfs/201503-asplos2015-cheri-cmachine.pdf)
[ASPLOS'15] [[note](notes/arch/cheri15.md)]

[CheriABI: Enforcing Valid Pointer Provenance and Minimizing Pointer Privilege 
in the POSIX C Run-time
Environment](https://www.cl.cam.ac.uk/research/security/ctsrd/pdfs/201904-asplos-cheriabi.pdf) [ASPLOS'19]
