/*
 * File:   execute.c
 * Author: B. Alfanous
 * Created on OCT 29, 2019
 */

#include "vcpu.h"



/*
	- Each cycle consists of fetching, decoding and executing an instruction. 

	* PC has address of next instruction
	* PC copied to the MAR
	* Lookup MAR and get contents. Copy contents into the MBR
	* Copy MBR contents into the IR if the content is an instruction 
	* Each instruction is divided into two parts: 
		1. OP code or operation code, this is the command the cpu will carry out.
		2. Operand data to be operated on.
	* PC is then incremented by 1
	* The instruction is decoded and then executed
	* Repeat
*/



 /*
 *   iscarry()- determine if carry is generated by addition: op1+op2+C
 *   C can only have value of 1 or 0.
 */
int iscarry(unsigned long op1, unsigned long op2, unsigned C) {
	if ((op2 == MAX32) && (C == 1))
		return(1); // special case where op2 is at MAX32
	return((op1 > (MAX32 - op2 - C)) ? 1 : 0);
}

/*
* Reads the next command from memory and pushes it into IR and MBR registers.
* Keeps running until stop flag is set or PC program counter reaches end of memory.
*/
void fetch(void* memory) {
	int32_t bytes, regSize = 32, i = 0;
	
	// bytes - how many bytes to be read from memory to obtain the full instruction
	bytes = regSize / ((int)sizeof(char));

	// move the address that is currently being read into MAR register
	MAR = &memory + PC;

	//Move memory contents at MAR into MBR
	for (i = 0; i < bytes; i++) {
		MBR = MBR << bytes; //???
		MBR += *((unsigned char*)memory + (MBR + i));
	}

	//Move MBR into the Instruction Register
	IR = MBR;

}

/*
* Fetches instructions and executes them.
* Receive command from fetch and passes it to execute.
*/
void cycle(void* memory) {


}

/*
* Receives current instruciton and its type to be executed.
* REGs will be changed depending on the command passed by "cycle()".
*/
void execute() {
	if (/*load and store*/) {
	
	}
	else if (/*data process*/) {
	
	}
	else if (/*conditional*/) {
	
	}
	else if (/*UN conditional*/) {
	
	}
	else if (/*stop*/) {
	
	}
	else {
		//default bad 
	}
}

/*
* Display all registers anf flags contents 
*/
void displayRegs() {
	printf("R0: %x\tR1: %x\tR2: %x\tR3: %x\n", REG[0], REG[1], REG[2], REG[3]);
	printf("R4: %x\tR5: %x\tR6: %x\tR7: %x\n", REG[4], REG[5], REG[6], REG[7]);
	printf("R8: %x\tR9: %x\tR10: %x\tR11: %x\tR12: %x\n", REG[8], REG[9], REG[10], REG[11], REG[12]);
	printf("R13(SP): %x\tR14(LR): %x\tR15(PC): %x\n", REG[13], REG[14], REG[15]);
	printf("MBR: %x\tMAR: %x\tIR0: %x\tIR1: %x\n", MBR, MAR, IR0, IR1);
	printf("S: %x\tZ: %x\tC: %x\tIR: %x\n", SIGN, ZERO, CARRY, IR);
}

/*
* Resets all registers and flags
*/
int reset() {
	int i;
	for (i = 0; i < REG_NUM; i++) {
		REG[i] = 0;
	}
	SIGN = false;
	ZERO = false;
	CARRY = false;
	STOP = false;
	IR = 0;
	MAR = 0;
	MBR = 0;
	ALU = 0;

	return 0;
}

void trace(void* memory) {
	displayRegs();
	fetch(memory);
}
