Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 21 11:56:19 2019
| Host         : DESKTOP-4MBK26K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_Rt/counter_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_cm/contador_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_cm/correcto_reg/L7/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_cm/noerror_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Inst_ss/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: Inst_ss/FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 146 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 15 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.931        0.000                      0                  177        0.179        0.000                      0                  177        4.500        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.600        0.000                      0                  145        0.179        0.000                      0                  145        4.500        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.931        0.000                      0                   32        1.800        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 Inst_Dis/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.828ns (16.849%)  route 4.086ns (83.151%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.630     5.233    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  Inst_Dis/cnt_reg[24]/Q
                         net (fo=2, routed)           1.366     7.055    Inst_Dis/p_0_in[7]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  Inst_Dis/display_select_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.598     7.777    Inst_Dis/display_select_OBUF[0]_inst_i_4_n_2
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.901 r  Inst_Dis/display_select_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.931     8.832    Inst_Dis/display_select_OBUF[0]_inst_i_2_n_2
    SLICE_X29Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  Inst_Dis/cnt[31]_i_1/O
                         net (fo=31, routed)          1.192    10.147    Inst_Dis/cnt[31]_i_1_n_2
    SLICE_X28Y82         FDRE                                         r  Inst_Dis/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.513    14.936    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y82         FDRE                                         r  Inst_Dis/cnt_reg[29]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X28Y82         FDRE (Setup_fdre_C_R)       -0.429    14.747    Inst_Dis/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 Inst_Dis/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.828ns (16.849%)  route 4.086ns (83.151%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.630     5.233    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  Inst_Dis/cnt_reg[24]/Q
                         net (fo=2, routed)           1.366     7.055    Inst_Dis/p_0_in[7]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  Inst_Dis/display_select_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.598     7.777    Inst_Dis/display_select_OBUF[0]_inst_i_4_n_2
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.901 r  Inst_Dis/display_select_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.931     8.832    Inst_Dis/display_select_OBUF[0]_inst_i_2_n_2
    SLICE_X29Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  Inst_Dis/cnt[31]_i_1/O
                         net (fo=31, routed)          1.192    10.147    Inst_Dis/cnt[31]_i_1_n_2
    SLICE_X28Y82         FDRE                                         r  Inst_Dis/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.513    14.936    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y82         FDRE                                         r  Inst_Dis/cnt_reg[30]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X28Y82         FDRE (Setup_fdre_C_R)       -0.429    14.747    Inst_Dis/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 Inst_Dis/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.828ns (16.849%)  route 4.086ns (83.151%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.630     5.233    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  Inst_Dis/cnt_reg[24]/Q
                         net (fo=2, routed)           1.366     7.055    Inst_Dis/p_0_in[7]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  Inst_Dis/display_select_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.598     7.777    Inst_Dis/display_select_OBUF[0]_inst_i_4_n_2
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.901 r  Inst_Dis/display_select_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.931     8.832    Inst_Dis/display_select_OBUF[0]_inst_i_2_n_2
    SLICE_X29Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  Inst_Dis/cnt[31]_i_1/O
                         net (fo=31, routed)          1.192    10.147    Inst_Dis/cnt[31]_i_1_n_2
    SLICE_X28Y82         FDRE                                         r  Inst_Dis/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.513    14.936    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y82         FDRE                                         r  Inst_Dis/cnt_reg[31]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X28Y82         FDRE (Setup_fdre_C_R)       -0.429    14.747    Inst_Dis/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 Inst_Dis/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.828ns (17.337%)  route 3.948ns (82.663%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.630     5.233    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  Inst_Dis/cnt_reg[24]/Q
                         net (fo=2, routed)           1.366     7.055    Inst_Dis/p_0_in[7]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  Inst_Dis/display_select_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.598     7.777    Inst_Dis/display_select_OBUF[0]_inst_i_4_n_2
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.901 r  Inst_Dis/display_select_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.931     8.832    Inst_Dis/display_select_OBUF[0]_inst_i_2_n_2
    SLICE_X29Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  Inst_Dis/cnt[31]_i_1/O
                         net (fo=31, routed)          1.053    10.009    Inst_Dis/cnt[31]_i_1_n_2
    SLICE_X28Y81         FDRE                                         r  Inst_Dis/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.511    14.934    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y81         FDRE                                         r  Inst_Dis/cnt_reg[25]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X28Y81         FDRE (Setup_fdre_C_R)       -0.429    14.745    Inst_Dis/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 Inst_Dis/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.828ns (17.337%)  route 3.948ns (82.663%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.630     5.233    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  Inst_Dis/cnt_reg[24]/Q
                         net (fo=2, routed)           1.366     7.055    Inst_Dis/p_0_in[7]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  Inst_Dis/display_select_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.598     7.777    Inst_Dis/display_select_OBUF[0]_inst_i_4_n_2
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.901 r  Inst_Dis/display_select_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.931     8.832    Inst_Dis/display_select_OBUF[0]_inst_i_2_n_2
    SLICE_X29Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  Inst_Dis/cnt[31]_i_1/O
                         net (fo=31, routed)          1.053    10.009    Inst_Dis/cnt[31]_i_1_n_2
    SLICE_X28Y81         FDRE                                         r  Inst_Dis/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.511    14.934    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y81         FDRE                                         r  Inst_Dis/cnt_reg[26]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X28Y81         FDRE (Setup_fdre_C_R)       -0.429    14.745    Inst_Dis/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 Inst_Dis/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.828ns (17.337%)  route 3.948ns (82.663%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.630     5.233    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  Inst_Dis/cnt_reg[24]/Q
                         net (fo=2, routed)           1.366     7.055    Inst_Dis/p_0_in[7]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  Inst_Dis/display_select_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.598     7.777    Inst_Dis/display_select_OBUF[0]_inst_i_4_n_2
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.901 r  Inst_Dis/display_select_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.931     8.832    Inst_Dis/display_select_OBUF[0]_inst_i_2_n_2
    SLICE_X29Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  Inst_Dis/cnt[31]_i_1/O
                         net (fo=31, routed)          1.053    10.009    Inst_Dis/cnt[31]_i_1_n_2
    SLICE_X28Y81         FDRE                                         r  Inst_Dis/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.511    14.934    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y81         FDRE                                         r  Inst_Dis/cnt_reg[27]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X28Y81         FDRE (Setup_fdre_C_R)       -0.429    14.745    Inst_Dis/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 Inst_Dis/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.828ns (17.337%)  route 3.948ns (82.663%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.630     5.233    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  Inst_Dis/cnt_reg[24]/Q
                         net (fo=2, routed)           1.366     7.055    Inst_Dis/p_0_in[7]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  Inst_Dis/display_select_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.598     7.777    Inst_Dis/display_select_OBUF[0]_inst_i_4_n_2
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.901 r  Inst_Dis/display_select_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.931     8.832    Inst_Dis/display_select_OBUF[0]_inst_i_2_n_2
    SLICE_X29Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  Inst_Dis/cnt[31]_i_1/O
                         net (fo=31, routed)          1.053    10.009    Inst_Dis/cnt[31]_i_1_n_2
    SLICE_X28Y81         FDRE                                         r  Inst_Dis/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.511    14.934    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y81         FDRE                                         r  Inst_Dis/cnt_reg[28]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X28Y81         FDRE (Setup_fdre_C_R)       -0.429    14.745    Inst_Dis/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 Inst_Dis/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.828ns (17.893%)  route 3.800ns (82.107%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.630     5.233    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  Inst_Dis/cnt_reg[24]/Q
                         net (fo=2, routed)           1.366     7.055    Inst_Dis/p_0_in[7]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  Inst_Dis/display_select_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.598     7.777    Inst_Dis/display_select_OBUF[0]_inst_i_4_n_2
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.901 r  Inst_Dis/display_select_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.931     8.832    Inst_Dis/display_select_OBUF[0]_inst_i_2_n_2
    SLICE_X29Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  Inst_Dis/cnt[31]_i_1/O
                         net (fo=31, routed)          0.905     9.860    Inst_Dis/cnt[31]_i_1_n_2
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.510    14.933    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[21]/C
                         clock pessimism              0.300    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X28Y80         FDRE (Setup_fdre_C_R)       -0.429    14.768    Inst_Dis/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 Inst_Dis/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.828ns (17.893%)  route 3.800ns (82.107%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.630     5.233    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  Inst_Dis/cnt_reg[24]/Q
                         net (fo=2, routed)           1.366     7.055    Inst_Dis/p_0_in[7]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  Inst_Dis/display_select_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.598     7.777    Inst_Dis/display_select_OBUF[0]_inst_i_4_n_2
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.901 r  Inst_Dis/display_select_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.931     8.832    Inst_Dis/display_select_OBUF[0]_inst_i_2_n_2
    SLICE_X29Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  Inst_Dis/cnt[31]_i_1/O
                         net (fo=31, routed)          0.905     9.860    Inst_Dis/cnt[31]_i_1_n_2
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.510    14.933    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[22]/C
                         clock pessimism              0.300    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X28Y80         FDRE (Setup_fdre_C_R)       -0.429    14.768    Inst_Dis/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 Inst_Dis/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Dis/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.828ns (17.893%)  route 3.800ns (82.107%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.630     5.233    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  Inst_Dis/cnt_reg[24]/Q
                         net (fo=2, routed)           1.366     7.055    Inst_Dis/p_0_in[7]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  Inst_Dis/display_select_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.598     7.777    Inst_Dis/display_select_OBUF[0]_inst_i_4_n_2
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.124     7.901 r  Inst_Dis/display_select_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.931     8.832    Inst_Dis/display_select_OBUF[0]_inst_i_2_n_2
    SLICE_X29Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  Inst_Dis/cnt[31]_i_1/O
                         net (fo=31, routed)          0.905     9.860    Inst_Dis/cnt[31]_i_1_n_2
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.510    14.933    Inst_Dis/clock_IBUF_BUFG
    SLICE_X28Y80         FDRE                                         r  Inst_Dis/cnt_reg[23]/C
                         clock pessimism              0.300    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X28Y80         FDRE (Setup_fdre_C_R)       -0.429    14.768    Inst_Dis/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  4.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_sh/s8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_mult/ss7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.516%)  route 0.134ns (41.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.560     1.479    Inst_sh/clock_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  Inst_sh/s8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Inst_sh/s8_reg[1]/Q
                         net (fo=1, routed)           0.134     1.754    Inst_sh/sh8[1]
    SLICE_X34Y72         LUT4 (Prop_lut4_I3_O)        0.048     1.802 r  Inst_sh/ss7[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    Inst_mult/output_ret_reg_10
    SLICE_X34Y72         FDRE                                         r  Inst_mult/ss7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.828     1.993    Inst_mult/clock_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  Inst_mult/ss7_reg[1]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.131     1.623    Inst_mult/ss7_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Inst_cm/Salida_correcto_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ss/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.483    Inst_cm/clock_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  Inst_cm/Salida_correcto_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.148     1.631 r  Inst_cm/Salida_correcto_reg/Q
                         net (fo=3, routed)           0.086     1.717    Inst_ss/Salida_correcto
    SLICE_X34Y82         LUT4 (Prop_lut4_I0_O)        0.098     1.815 r  Inst_ss/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.815    Inst_ss/FSM_sequential_state[1]_i_2_n_2
    SLICE_X34Y82         FDRE                                         r  Inst_ss/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.833     1.998    Inst_ss/clock_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  Inst_ss/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.121     1.604    Inst_ss/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Inst_cm/Salida_correcto_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ss/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.483    Inst_cm/clock_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  Inst_cm/Salida_correcto_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.148     1.631 r  Inst_cm/Salida_correcto_reg/Q
                         net (fo=3, routed)           0.088     1.719    Inst_ss/Salida_correcto
    SLICE_X34Y82         LUT5 (Prop_lut5_I3_O)        0.098     1.817 r  Inst_ss/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    Inst_ss/FSM_sequential_state[0]_i_1_n_2
    SLICE_X34Y82         FDRE                                         r  Inst_ss/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.833     1.998    Inst_ss/clock_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  Inst_ss/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.120     1.603    Inst_ss/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Inst_sh/output_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_mult/ss0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.557     1.476    Inst_sh/clock_IBUF_BUFG
    SLICE_X35Y74         FDRE                                         r  Inst_sh/output_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  Inst_sh/output_s_reg/Q
                         net (fo=26, routed)          0.190     1.808    Inst_Rt/output_s
    SLICE_X33Y73         LUT4 (Prop_lut4_I2_O)        0.045     1.853 r  Inst_Rt/ss0[4]_i_1/O
                         net (fo=1, routed)           0.000     1.853    Inst_mult/D[1]
    SLICE_X33Y73         FDRE                                         r  Inst_mult/ss0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.827     1.992    Inst_mult/clock_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  Inst_mult/ss0_reg[4]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.092     1.604    Inst_mult/ss0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Inst_sh/output_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_mult/ss6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.929%)  route 0.187ns (57.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.557     1.476    Inst_sh/clock_IBUF_BUFG
    SLICE_X35Y74         FDRE                                         r  Inst_sh/output_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_sh/output_s_reg/Q
                         net (fo=26, routed)          0.187     1.805    Inst_mult/output_s
    SLICE_X34Y73         FDRE                                         r  Inst_mult/ss6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.991    Inst_mult/clock_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  Inst_mult/ss6_reg[5]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X34Y73         FDRE (Hold_fdre_C_D)         0.059     1.549    Inst_mult/ss6_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_Rt/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.561     1.480    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y81         FDCE                                         r  Inst_Rt/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  Inst_Rt/counter_reg[27]/Q
                         net (fo=2, routed)           0.118     1.739    Inst_Rt/counter_reg[27]
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  Inst_Rt/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    Inst_Rt/counter_reg[24]_i_1_n_6
    SLICE_X45Y81         FDCE                                         r  Inst_Rt/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.829     1.994    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y81         FDCE                                         r  Inst_Rt/counter_reg[27]/C
                         clock pessimism             -0.513     1.480    
    SLICE_X45Y81         FDCE (Hold_fdce_C_D)         0.105     1.585    Inst_Rt/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_sh/s8_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_mult/ss7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.786%)  route 0.180ns (49.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.560     1.479    Inst_sh/clock_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  Inst_sh/s8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Inst_sh/s8_reg[2]/Q
                         net (fo=1, routed)           0.180     1.801    Inst_sh/sh8[2]
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.846 r  Inst_sh/ss7[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    Inst_mult/sacarbebida_reg_3
    SLICE_X35Y72         FDRE                                         r  Inst_mult/ss7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.828     1.993    Inst_mult/clock_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  Inst_mult/ss7_reg[2]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.091     1.583    Inst_mult/ss7_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_Rt/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.559     1.478    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y79         FDCE                                         r  Inst_Rt/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  Inst_Rt/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.739    Inst_Rt/counter_reg[19]
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  Inst_Rt/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    Inst_Rt/counter_reg[16]_i_1_n_6
    SLICE_X45Y79         FDCE                                         r  Inst_Rt/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.827     1.992    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y79         FDCE                                         r  Inst_Rt/counter_reg[19]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X45Y79         FDCE (Hold_fdce_C_D)         0.105     1.583    Inst_Rt/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_Rt/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.558     1.477    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y77         FDCE                                         r  Inst_Rt/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  Inst_Rt/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.739    Inst_Rt/counter_reg[11]
    SLICE_X45Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  Inst_Rt/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    Inst_Rt/counter_reg[8]_i_1_n_6
    SLICE_X45Y77         FDCE                                         r  Inst_Rt/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.825     1.990    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y77         FDCE                                         r  Inst_Rt/counter_reg[11]/C
                         clock pessimism             -0.512     1.477    
    SLICE_X45Y77         FDCE (Hold_fdce_C_D)         0.105     1.582    Inst_Rt/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_Rt/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.558     1.477    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y78         FDCE                                         r  Inst_Rt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  Inst_Rt/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.739    Inst_Rt/counter_reg[15]
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  Inst_Rt/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    Inst_Rt/counter_reg[12]_i_1_n_6
    SLICE_X45Y78         FDCE                                         r  Inst_Rt/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.991    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y78         FDCE                                         r  Inst_Rt/counter_reg[15]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X45Y78         FDCE (Hold_fdce_C_D)         0.105     1.582    Inst_Rt/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y75    Inst_Dis/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y77    Inst_Dis/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y77    Inst_Dis/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y77    Inst_Dis/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y78    Inst_Dis/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y78    Inst_Dis/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y78    Inst_Dis/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y78    Inst_Dis/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y79    Inst_Dis/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y69    Inst_sh/s6_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y69    Inst_sh/s6_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y69    Inst_sh/s6_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y69    Inst_sh/s6_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y69    Inst_sh/s7_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y69    Inst_sh/s8_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y79    Inst_Dis/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y79    Inst_Dis/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y79    Inst_Dis/cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y79    Inst_Rt/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y78    Inst_Dis/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y78    Inst_Dis/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y78    Inst_Dis/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y78    Inst_Dis/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    Inst_Rt/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    Inst_Rt/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    Inst_Rt/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y76    Inst_Rt/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y77    Inst_Rt/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y77    Inst_Rt/counter_reg[9]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 1.881ns (28.452%)  route 4.730ns (71.548%))
  Logic Levels:           6  (BUFG=1 CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.220    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y76         FDCE                                         r  Inst_Rt/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456     5.676 f  Inst_Rt/counter_reg[5]/Q
                         net (fo=2, routed)           0.833     6.508    Inst_Rt/counter_reg[5]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     6.632 r  Inst_Rt/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.632    Inst_Rt/counter2_carry_i_3_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.182 r  Inst_Rt/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    Inst_Rt/counter2_carry_n_2
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  Inst_Rt/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.296    Inst_Rt/counter2_carry__0_n_2
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.524 f  Inst_Rt/counter2_carry__1/CO[2]
                         net (fo=33, routed)          1.025     8.549    Inst_ss/CO[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.313     8.862 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.057     9.919    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.015 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          1.816    11.831    Inst_Rt/E[0]
    SLICE_X45Y80         FDCE                                         f  Inst_Rt/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.927    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y80         FDCE                                         r  Inst_Rt/counter_reg[20]/C
                         clock pessimism              0.275    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X45Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.761    Inst_Rt/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 1.881ns (28.452%)  route 4.730ns (71.548%))
  Logic Levels:           6  (BUFG=1 CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.220    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y76         FDCE                                         r  Inst_Rt/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456     5.676 f  Inst_Rt/counter_reg[5]/Q
                         net (fo=2, routed)           0.833     6.508    Inst_Rt/counter_reg[5]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     6.632 r  Inst_Rt/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.632    Inst_Rt/counter2_carry_i_3_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.182 r  Inst_Rt/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    Inst_Rt/counter2_carry_n_2
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  Inst_Rt/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.296    Inst_Rt/counter2_carry__0_n_2
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.524 f  Inst_Rt/counter2_carry__1/CO[2]
                         net (fo=33, routed)          1.025     8.549    Inst_ss/CO[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.313     8.862 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.057     9.919    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.015 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          1.816    11.831    Inst_Rt/E[0]
    SLICE_X45Y80         FDCE                                         f  Inst_Rt/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.927    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y80         FDCE                                         r  Inst_Rt/counter_reg[21]/C
                         clock pessimism              0.275    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X45Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.761    Inst_Rt/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 1.881ns (28.452%)  route 4.730ns (71.548%))
  Logic Levels:           6  (BUFG=1 CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.220    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y76         FDCE                                         r  Inst_Rt/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456     5.676 f  Inst_Rt/counter_reg[5]/Q
                         net (fo=2, routed)           0.833     6.508    Inst_Rt/counter_reg[5]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     6.632 r  Inst_Rt/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.632    Inst_Rt/counter2_carry_i_3_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.182 r  Inst_Rt/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    Inst_Rt/counter2_carry_n_2
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  Inst_Rt/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.296    Inst_Rt/counter2_carry__0_n_2
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.524 f  Inst_Rt/counter2_carry__1/CO[2]
                         net (fo=33, routed)          1.025     8.549    Inst_ss/CO[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.313     8.862 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.057     9.919    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.015 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          1.816    11.831    Inst_Rt/E[0]
    SLICE_X45Y80         FDCE                                         f  Inst_Rt/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.927    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y80         FDCE                                         r  Inst_Rt/counter_reg[22]/C
                         clock pessimism              0.275    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X45Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.761    Inst_Rt/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 1.881ns (28.452%)  route 4.730ns (71.548%))
  Logic Levels:           6  (BUFG=1 CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.220    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y76         FDCE                                         r  Inst_Rt/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456     5.676 f  Inst_Rt/counter_reg[5]/Q
                         net (fo=2, routed)           0.833     6.508    Inst_Rt/counter_reg[5]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     6.632 r  Inst_Rt/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.632    Inst_Rt/counter2_carry_i_3_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.182 r  Inst_Rt/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    Inst_Rt/counter2_carry_n_2
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  Inst_Rt/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.296    Inst_Rt/counter2_carry__0_n_2
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.524 f  Inst_Rt/counter2_carry__1/CO[2]
                         net (fo=33, routed)          1.025     8.549    Inst_ss/CO[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.313     8.862 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.057     9.919    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.015 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          1.816    11.831    Inst_Rt/E[0]
    SLICE_X45Y80         FDCE                                         f  Inst_Rt/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.927    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y80         FDCE                                         r  Inst_Rt/counter_reg[23]/C
                         clock pessimism              0.275    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X45Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.761    Inst_Rt/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 1.881ns (28.448%)  route 4.731ns (71.552%))
  Logic Levels:           6  (BUFG=1 CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.220    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y76         FDCE                                         r  Inst_Rt/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456     5.676 f  Inst_Rt/counter_reg[5]/Q
                         net (fo=2, routed)           0.833     6.508    Inst_Rt/counter_reg[5]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     6.632 r  Inst_Rt/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.632    Inst_Rt/counter2_carry_i_3_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.182 r  Inst_Rt/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    Inst_Rt/counter2_carry_n_2
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  Inst_Rt/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.296    Inst_Rt/counter2_carry__0_n_2
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.524 f  Inst_Rt/counter2_carry__1/CO[2]
                         net (fo=33, routed)          1.025     8.549    Inst_ss/CO[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.313     8.862 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.057     9.919    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.015 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          1.817    11.832    Inst_Rt/E[0]
    SLICE_X45Y81         FDCE                                         f  Inst_Rt/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.505    14.928    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y81         FDCE                                         r  Inst_Rt/counter_reg[24]/C
                         clock pessimism              0.275    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X45Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.762    Inst_Rt/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 1.881ns (28.448%)  route 4.731ns (71.552%))
  Logic Levels:           6  (BUFG=1 CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.220    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y76         FDCE                                         r  Inst_Rt/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456     5.676 f  Inst_Rt/counter_reg[5]/Q
                         net (fo=2, routed)           0.833     6.508    Inst_Rt/counter_reg[5]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     6.632 r  Inst_Rt/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.632    Inst_Rt/counter2_carry_i_3_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.182 r  Inst_Rt/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    Inst_Rt/counter2_carry_n_2
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  Inst_Rt/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.296    Inst_Rt/counter2_carry__0_n_2
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.524 f  Inst_Rt/counter2_carry__1/CO[2]
                         net (fo=33, routed)          1.025     8.549    Inst_ss/CO[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.313     8.862 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.057     9.919    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.015 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          1.817    11.832    Inst_Rt/E[0]
    SLICE_X45Y81         FDCE                                         f  Inst_Rt/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.505    14.928    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y81         FDCE                                         r  Inst_Rt/counter_reg[25]/C
                         clock pessimism              0.275    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X45Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.762    Inst_Rt/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 1.881ns (28.448%)  route 4.731ns (71.552%))
  Logic Levels:           6  (BUFG=1 CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.220    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y76         FDCE                                         r  Inst_Rt/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456     5.676 f  Inst_Rt/counter_reg[5]/Q
                         net (fo=2, routed)           0.833     6.508    Inst_Rt/counter_reg[5]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     6.632 r  Inst_Rt/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.632    Inst_Rt/counter2_carry_i_3_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.182 r  Inst_Rt/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    Inst_Rt/counter2_carry_n_2
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  Inst_Rt/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.296    Inst_Rt/counter2_carry__0_n_2
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.524 f  Inst_Rt/counter2_carry__1/CO[2]
                         net (fo=33, routed)          1.025     8.549    Inst_ss/CO[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.313     8.862 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.057     9.919    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.015 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          1.817    11.832    Inst_Rt/E[0]
    SLICE_X45Y81         FDCE                                         f  Inst_Rt/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.505    14.928    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y81         FDCE                                         r  Inst_Rt/counter_reg[26]/C
                         clock pessimism              0.275    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X45Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.762    Inst_Rt/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 1.881ns (28.448%)  route 4.731ns (71.552%))
  Logic Levels:           6  (BUFG=1 CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.220    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y76         FDCE                                         r  Inst_Rt/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456     5.676 f  Inst_Rt/counter_reg[5]/Q
                         net (fo=2, routed)           0.833     6.508    Inst_Rt/counter_reg[5]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     6.632 r  Inst_Rt/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.632    Inst_Rt/counter2_carry_i_3_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.182 r  Inst_Rt/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    Inst_Rt/counter2_carry_n_2
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  Inst_Rt/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.296    Inst_Rt/counter2_carry__0_n_2
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.524 f  Inst_Rt/counter2_carry__1/CO[2]
                         net (fo=33, routed)          1.025     8.549    Inst_ss/CO[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.313     8.862 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.057     9.919    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.015 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          1.817    11.832    Inst_Rt/E[0]
    SLICE_X45Y81         FDCE                                         f  Inst_Rt/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.505    14.928    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y81         FDCE                                         r  Inst_Rt/counter_reg[27]/C
                         clock pessimism              0.275    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X45Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.762    Inst_Rt/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.881ns (28.439%)  route 4.733ns (71.561%))
  Logic Levels:           6  (BUFG=1 CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.220    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y76         FDCE                                         r  Inst_Rt/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456     5.676 f  Inst_Rt/counter_reg[5]/Q
                         net (fo=2, routed)           0.833     6.508    Inst_Rt/counter_reg[5]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     6.632 r  Inst_Rt/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.632    Inst_Rt/counter2_carry_i_3_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.182 r  Inst_Rt/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    Inst_Rt/counter2_carry_n_2
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  Inst_Rt/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.296    Inst_Rt/counter2_carry__0_n_2
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.524 f  Inst_Rt/counter2_carry__1/CO[2]
                         net (fo=33, routed)          1.025     8.549    Inst_ss/CO[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.313     8.862 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.057     9.919    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.015 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          1.819    11.834    Inst_Rt/E[0]
    SLICE_X45Y82         FDCE                                         f  Inst_Rt/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.507    14.930    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y82         FDCE                                         r  Inst_Rt/counter_reg[28]/C
                         clock pessimism              0.275    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X45Y82         FDCE (Recov_fdce_C_CLR)     -0.405    14.764    Inst_Rt/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 Inst_Rt/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.881ns (28.439%)  route 4.733ns (71.561%))
  Logic Levels:           6  (BUFG=1 CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.220    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y76         FDCE                                         r  Inst_Rt/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDCE (Prop_fdce_C_Q)         0.456     5.676 f  Inst_Rt/counter_reg[5]/Q
                         net (fo=2, routed)           0.833     6.508    Inst_Rt/counter_reg[5]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     6.632 r  Inst_Rt/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.632    Inst_Rt/counter2_carry_i_3_n_2
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.182 r  Inst_Rt/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    Inst_Rt/counter2_carry_n_2
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  Inst_Rt/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.296    Inst_Rt/counter2_carry__0_n_2
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.524 f  Inst_Rt/counter2_carry__1/CO[2]
                         net (fo=33, routed)          1.025     8.549    Inst_ss/CO[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.313     8.862 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.057     9.919    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.015 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          1.819    11.834    Inst_Rt/E[0]
    SLICE_X45Y82         FDCE                                         f  Inst_Rt/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.507    14.930    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y82         FDCE                                         r  Inst_Rt/counter_reg[29]/C
                         clock pessimism              0.275    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X45Y82         FDCE (Recov_fdce_C_CLR)     -0.405    14.764    Inst_Rt/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                  2.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 Inst_ss/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.235ns (13.537%)  route 1.501ns (86.463%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.483    Inst_ss/clock_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  Inst_ss/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  Inst_ss/FSM_sequential_state_reg[0]/Q
                         net (fo=41, routed)          0.480     2.128    Inst_ss/out[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.045     2.173 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.404     2.576    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.602 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          0.617     3.219    Inst_Rt/E[0]
    SLICE_X45Y78         FDCE                                         f  Inst_Rt/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.991    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y78         FDCE                                         r  Inst_Rt/counter_reg[12]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X45Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Inst_Rt/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 Inst_ss/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.235ns (13.537%)  route 1.501ns (86.463%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.483    Inst_ss/clock_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  Inst_ss/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  Inst_ss/FSM_sequential_state_reg[0]/Q
                         net (fo=41, routed)          0.480     2.128    Inst_ss/out[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.045     2.173 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.404     2.576    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.602 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          0.617     3.219    Inst_Rt/E[0]
    SLICE_X45Y78         FDCE                                         f  Inst_Rt/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.991    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y78         FDCE                                         r  Inst_Rt/counter_reg[13]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X45Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Inst_Rt/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 Inst_ss/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.235ns (13.537%)  route 1.501ns (86.463%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.483    Inst_ss/clock_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  Inst_ss/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  Inst_ss/FSM_sequential_state_reg[0]/Q
                         net (fo=41, routed)          0.480     2.128    Inst_ss/out[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.045     2.173 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.404     2.576    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.602 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          0.617     3.219    Inst_Rt/E[0]
    SLICE_X45Y78         FDCE                                         f  Inst_Rt/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.991    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y78         FDCE                                         r  Inst_Rt/counter_reg[14]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X45Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Inst_Rt/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 Inst_ss/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.235ns (13.537%)  route 1.501ns (86.463%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.483    Inst_ss/clock_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  Inst_ss/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  Inst_ss/FSM_sequential_state_reg[0]/Q
                         net (fo=41, routed)          0.480     2.128    Inst_ss/out[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.045     2.173 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.404     2.576    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.602 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          0.617     3.219    Inst_Rt/E[0]
    SLICE_X45Y78         FDCE                                         f  Inst_Rt/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.991    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y78         FDCE                                         r  Inst_Rt/counter_reg[15]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X45Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Inst_Rt/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 Inst_ss/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.235ns (13.530%)  route 1.502ns (86.470%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.483    Inst_ss/clock_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  Inst_ss/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  Inst_ss/FSM_sequential_state_reg[0]/Q
                         net (fo=41, routed)          0.480     2.128    Inst_ss/out[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.045     2.173 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.404     2.576    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.602 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          0.618     3.220    Inst_Rt/E[0]
    SLICE_X45Y79         FDCE                                         f  Inst_Rt/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.827     1.992    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y79         FDCE                                         r  Inst_Rt/counter_reg[16]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X45Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.420    Inst_Rt/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 Inst_ss/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.235ns (13.530%)  route 1.502ns (86.470%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.483    Inst_ss/clock_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  Inst_ss/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  Inst_ss/FSM_sequential_state_reg[0]/Q
                         net (fo=41, routed)          0.480     2.128    Inst_ss/out[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.045     2.173 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.404     2.576    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.602 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          0.618     3.220    Inst_Rt/E[0]
    SLICE_X45Y79         FDCE                                         f  Inst_Rt/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.827     1.992    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y79         FDCE                                         r  Inst_Rt/counter_reg[17]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X45Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.420    Inst_Rt/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 Inst_ss/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.235ns (13.530%)  route 1.502ns (86.470%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.483    Inst_ss/clock_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  Inst_ss/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  Inst_ss/FSM_sequential_state_reg[0]/Q
                         net (fo=41, routed)          0.480     2.128    Inst_ss/out[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.045     2.173 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.404     2.576    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.602 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          0.618     3.220    Inst_Rt/E[0]
    SLICE_X45Y79         FDCE                                         f  Inst_Rt/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.827     1.992    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y79         FDCE                                         r  Inst_Rt/counter_reg[18]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X45Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.420    Inst_Rt/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 Inst_ss/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.235ns (13.530%)  route 1.502ns (86.470%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.483    Inst_ss/clock_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  Inst_ss/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  Inst_ss/FSM_sequential_state_reg[0]/Q
                         net (fo=41, routed)          0.480     2.128    Inst_ss/out[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.045     2.173 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.404     2.576    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.602 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          0.618     3.220    Inst_Rt/E[0]
    SLICE_X45Y79         FDCE                                         f  Inst_Rt/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.827     1.992    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y79         FDCE                                         r  Inst_Rt/counter_reg[19]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X45Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.420    Inst_Rt/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 Inst_ss/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.235ns (13.514%)  route 1.504ns (86.486%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.483    Inst_ss/clock_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  Inst_ss/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  Inst_ss/FSM_sequential_state_reg[0]/Q
                         net (fo=41, routed)          0.480     2.128    Inst_ss/out[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.045     2.173 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.404     2.576    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.602 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          0.620     3.222    Inst_Rt/E[0]
    SLICE_X45Y81         FDCE                                         f  Inst_Rt/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.829     1.994    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y81         FDCE                                         r  Inst_Rt/counter_reg[24]/C
                         clock pessimism             -0.479     1.514    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.422    Inst_Rt/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 Inst_ss/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Rt/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.235ns (13.514%)  route 1.504ns (86.486%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.564     1.483    Inst_ss/clock_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  Inst_ss/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  Inst_ss/FSM_sequential_state_reg[0]/Q
                         net (fo=41, routed)          0.480     2.128    Inst_ss/out[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.045     2.173 f  Inst_ss/n_0_1981_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.404     2.576    n_0_1981_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.602 f  n_0_1981_BUFG_inst/O
                         net (fo=64, routed)          0.620     3.222    Inst_Rt/E[0]
    SLICE_X45Y81         FDCE                                         f  Inst_Rt/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.829     1.994    Inst_Rt/clock_IBUF_BUFG
    SLICE_X45Y81         FDCE                                         r  Inst_Rt/counter_reg[25]/C
                         clock pessimism             -0.479     1.514    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.422    Inst_Rt/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  1.800    





