
lora_tester_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018480  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000035c4  08018650  08018650  00019650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801bc14  0801bc14  0001d214  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801bc14  0801bc14  0001cc14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801bc1c  0801bc1c  0001d214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801bc1c  0801bc1c  0001cc1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801bc20  0801bc20  0001cc20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d4  20000000  0801bc24  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200000d4  0801bcf8  0001d0d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000174  0801bd98  0001d174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00012f50  20000220  0801be38  0001d220  2**5
                  ALLOC
 12 ._user_heap_stack 00000600  20013170  0801be38  0001e170  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0001d214  2**0
                  CONTENTS, READONLY
 14 .debug_info   0004294b  00000000  00000000  0001d244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000910c  00000000  00000000  0005fb8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000037d8  00000000  00000000  00068ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002b8d  00000000  00000000  0006c478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00037eb2  00000000  00000000  0006f005  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004bb31  00000000  00000000  000a6eb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012e184  00000000  00000000  000f29e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00220b6c  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000f6b4  00000000  00000000  00220bb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000082  00000000  00000000  00230264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08018638 	.word	0x08018638

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	08018638 	.word	0x08018638

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <CommandSender_Send>:
#include <stddef.h>
#include <string.h>
#include <stdio.h>

void CommandSender_Send(const char* command)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b096      	sub	sp, #88	@ 0x58
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
    if (command != NULL) {
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d051      	beq.n	80006be <CommandSender_Send+0xb2>
        int len = strlen(command);
 800061a:	6878      	ldr	r0, [r7, #4]
 800061c:	f7ff fe02 	bl	8000224 <strlen>
 8000620:	4603      	mov	r3, r0
 8000622:	653b      	str	r3, [r7, #80]	@ 0x50
        
        // Ï†ÑÏÜ°Ìï† Î™ÖÎ†πÏñ¥Î•º Î™ÖÌôïÌûà Î°úÍπÖ (ÌäπÏàò Î¨∏ÏûêÎèÑ ÌëúÏãú)
        LOG_INFO("üì§ TX: '%s' (%d bytes)", command, len);
 8000624:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000626:	687a      	ldr	r2, [r7, #4]
 8000628:	4929      	ldr	r1, [pc, #164]	@ (80006d0 <CommandSender_Send+0xc4>)
 800062a:	2001      	movs	r0, #1
 800062c:	f004 fef6 	bl	800541c <LOGGER_SendFormatted>
        
        // Ìó•Ïä§ Îç§ÌîÑÎèÑ ÌëúÏãú (Ï≤òÏùå 20Î∞îÏù¥Ìä∏ÍπåÏßÄ)
        if (len > 0) {
 8000630:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000632:	2b00      	cmp	r3, #0
 8000634:	dd2c      	ble.n	8000690 <CommandSender_Send+0x84>
            char hex_dump[64] = {0};
 8000636:	f107 0308 	add.w	r3, r7, #8
 800063a:	2240      	movs	r2, #64	@ 0x40
 800063c:	2100      	movs	r1, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f017 f8b2 	bl	80177a8 <memset>
            int dump_len = (len > 20) ? 20 : len;
 8000644:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000646:	2b14      	cmp	r3, #20
 8000648:	bfa8      	it	ge
 800064a:	2314      	movge	r3, #20
 800064c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            for (int i = 0; i < dump_len; i++) {
 800064e:	2300      	movs	r3, #0
 8000650:	657b      	str	r3, [r7, #84]	@ 0x54
 8000652:	e012      	b.n	800067a <CommandSender_Send+0x6e>
                snprintf(hex_dump + i*3, 4, "%02X ", (unsigned char)command[i]);
 8000654:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000656:	4613      	mov	r3, r2
 8000658:	005b      	lsls	r3, r3, #1
 800065a:	4413      	add	r3, r2
 800065c:	461a      	mov	r2, r3
 800065e:	f107 0308 	add.w	r3, r7, #8
 8000662:	1898      	adds	r0, r3, r2
 8000664:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000666:	687a      	ldr	r2, [r7, #4]
 8000668:	4413      	add	r3, r2
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	4a19      	ldr	r2, [pc, #100]	@ (80006d4 <CommandSender_Send+0xc8>)
 800066e:	2104      	movs	r1, #4
 8000670:	f016 ffc2 	bl	80175f8 <sniprintf>
            for (int i = 0; i < dump_len; i++) {
 8000674:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000676:	3301      	adds	r3, #1
 8000678:	657b      	str	r3, [r7, #84]	@ 0x54
 800067a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800067c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800067e:	429a      	cmp	r2, r3
 8000680:	dbe8      	blt.n	8000654 <CommandSender_Send+0x48>
            }
            LOG_DEBUG("[CommandSender] Hex: %s", hex_dump);
 8000682:	f107 0308 	add.w	r3, r7, #8
 8000686:	461a      	mov	r2, r3
 8000688:	4913      	ldr	r1, [pc, #76]	@ (80006d8 <CommandSender_Send+0xcc>)
 800068a:	2000      	movs	r0, #0
 800068c:	f004 fec6 	bl	800541c <LOGGER_SendFormatted>
        }
        
        UartStatus status = UART_Send(command);
 8000690:	6878      	ldr	r0, [r7, #4]
 8000692:	f004 fffd 	bl	8005690 <UART_Send>
 8000696:	4603      	mov	r3, r0
 8000698:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        
        if (status == UART_STATUS_OK) {
 800069c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d104      	bne.n	80006ae <CommandSender_Send+0xa2>
            LOG_DEBUG("[CommandSender] ‚úì Command sent successfully");
 80006a4:	490d      	ldr	r1, [pc, #52]	@ (80006dc <CommandSender_Send+0xd0>)
 80006a6:	2000      	movs	r0, #0
 80006a8:	f004 feb8 	bl	800541c <LOGGER_SendFormatted>
            LOG_ERROR("[CommandSender] ‚úó Failed to send command (status: %d)", status);
        }
    } else {
        LOG_WARN("[CommandSender] Attempted to send NULL command");
    }
}
 80006ac:	e00b      	b.n	80006c6 <CommandSender_Send+0xba>
            LOG_ERROR("[CommandSender] ‚úó Failed to send command (status: %d)", status);
 80006ae:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80006b2:	461a      	mov	r2, r3
 80006b4:	490a      	ldr	r1, [pc, #40]	@ (80006e0 <CommandSender_Send+0xd4>)
 80006b6:	2003      	movs	r0, #3
 80006b8:	f004 feb0 	bl	800541c <LOGGER_SendFormatted>
}
 80006bc:	e003      	b.n	80006c6 <CommandSender_Send+0xba>
        LOG_WARN("[CommandSender] Attempted to send NULL command");
 80006be:	4909      	ldr	r1, [pc, #36]	@ (80006e4 <CommandSender_Send+0xd8>)
 80006c0:	2002      	movs	r0, #2
 80006c2:	f004 feab 	bl	800541c <LOGGER_SendFormatted>
}
 80006c6:	bf00      	nop
 80006c8:	3758      	adds	r7, #88	@ 0x58
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	08018650 	.word	0x08018650
 80006d4:	0801866c 	.word	0x0801866c
 80006d8:	08018674 	.word	0x08018674
 80006dc:	0801868c 	.word	0x0801868c
 80006e0:	080186bc 	.word	0x080186bc
 80006e4:	080186f4 	.word	0x080186f4

080006e8 <get_state_name>:
};

const int LORA_DEFAULT_INIT_COMMANDS_COUNT = sizeof(LORA_DEFAULT_INIT_COMMANDS) / sizeof(LORA_DEFAULT_INIT_COMMANDS[0]);

// ÏÉÅÌÉú Ïù¥Î¶ÑÏùÑ Î¨∏ÏûêÏó¥Î°ú Î≥ÄÌôòÌïòÎäî Ìó¨Ìçº Ìï®Ïàò
static const char* get_state_name(LoraState state) {
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	71fb      	strb	r3, [r7, #7]
    switch(state) {
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	2b0a      	cmp	r3, #10
 80006f6:	d82f      	bhi.n	8000758 <get_state_name+0x70>
 80006f8:	a201      	add	r2, pc, #4	@ (adr r2, 8000700 <get_state_name+0x18>)
 80006fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006fe:	bf00      	nop
 8000700:	0800072d 	.word	0x0800072d
 8000704:	08000731 	.word	0x08000731
 8000708:	08000735 	.word	0x08000735
 800070c:	08000739 	.word	0x08000739
 8000710:	0800073d 	.word	0x0800073d
 8000714:	08000741 	.word	0x08000741
 8000718:	08000745 	.word	0x08000745
 800071c:	08000749 	.word	0x08000749
 8000720:	0800074d 	.word	0x0800074d
 8000724:	08000751 	.word	0x08000751
 8000728:	08000755 	.word	0x08000755
        case LORA_STATE_INIT: return "INIT";
 800072c:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <get_state_name+0x80>)
 800072e:	e014      	b.n	800075a <get_state_name+0x72>
        case LORA_STATE_SEND_CMD: return "SEND_CMD";
 8000730:	4b0e      	ldr	r3, [pc, #56]	@ (800076c <get_state_name+0x84>)
 8000732:	e012      	b.n	800075a <get_state_name+0x72>
        case LORA_STATE_WAIT_OK: return "WAIT_OK";
 8000734:	4b0e      	ldr	r3, [pc, #56]	@ (8000770 <get_state_name+0x88>)
 8000736:	e010      	b.n	800075a <get_state_name+0x72>
        case LORA_STATE_SEND_JOIN: return "SEND_JOIN";
 8000738:	4b0e      	ldr	r3, [pc, #56]	@ (8000774 <get_state_name+0x8c>)
 800073a:	e00e      	b.n	800075a <get_state_name+0x72>
        case LORA_STATE_WAIT_JOIN_OK: return "WAIT_JOIN_OK";
 800073c:	4b0e      	ldr	r3, [pc, #56]	@ (8000778 <get_state_name+0x90>)
 800073e:	e00c      	b.n	800075a <get_state_name+0x72>
        case LORA_STATE_SEND_PERIODIC: return "SEND_PERIODIC";
 8000740:	4b0e      	ldr	r3, [pc, #56]	@ (800077c <get_state_name+0x94>)
 8000742:	e00a      	b.n	800075a <get_state_name+0x72>
        case LORA_STATE_WAIT_SEND_RESPONSE: return "WAIT_SEND_RESPONSE";
 8000744:	4b0e      	ldr	r3, [pc, #56]	@ (8000780 <get_state_name+0x98>)
 8000746:	e008      	b.n	800075a <get_state_name+0x72>
        case LORA_STATE_WAIT_SEND_INTERVAL: return "WAIT_SEND_INTERVAL";
 8000748:	4b0e      	ldr	r3, [pc, #56]	@ (8000784 <get_state_name+0x9c>)
 800074a:	e006      	b.n	800075a <get_state_name+0x72>
        case LORA_STATE_JOIN_RETRY: return "JOIN_RETRY";
 800074c:	4b0e      	ldr	r3, [pc, #56]	@ (8000788 <get_state_name+0xa0>)
 800074e:	e004      	b.n	800075a <get_state_name+0x72>
        case LORA_STATE_DONE: return "DONE";
 8000750:	4b0e      	ldr	r3, [pc, #56]	@ (800078c <get_state_name+0xa4>)
 8000752:	e002      	b.n	800075a <get_state_name+0x72>
        case LORA_STATE_ERROR: return "ERROR";
 8000754:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <get_state_name+0xa8>)
 8000756:	e000      	b.n	800075a <get_state_name+0x72>
        default: return "UNKNOWN";
 8000758:	4b0e      	ldr	r3, [pc, #56]	@ (8000794 <get_state_name+0xac>)
    }
}
 800075a:	4618      	mov	r0, r3
 800075c:	370c      	adds	r7, #12
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	08018760 	.word	0x08018760
 800076c:	08018768 	.word	0x08018768
 8000770:	08018774 	.word	0x08018774
 8000774:	0801877c 	.word	0x0801877c
 8000778:	08018788 	.word	0x08018788
 800077c:	08018798 	.word	0x08018798
 8000780:	080187a8 	.word	0x080187a8
 8000784:	080187bc 	.word	0x080187bc
 8000788:	080187d0 	.word	0x080187d0
 800078c:	080187dc 	.word	0x080187dc
 8000790:	080187e4 	.word	0x080187e4
 8000794:	080187ec 	.word	0x080187ec

08000798 <LoraStarter_InitWithDefaults>:
    UART_Connect(port);
    LOG_INFO("[LoRa] UART connected to %s", port);
}

void LoraStarter_InitWithDefaults(LoraStarterContext* ctx, const char* send_message)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
 80007a0:	6039      	str	r1, [r7, #0]
    if (ctx == NULL) return;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d032      	beq.n	800080e <LoraStarter_InitWithDefaults+0x76>
    
    ctx->state = LORA_STATE_INIT;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	2200      	movs	r2, #0
 80007ac:	701a      	strb	r2, [r3, #0]
    ctx->cmd_index = 0;
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	2200      	movs	r2, #0
 80007b2:	605a      	str	r2, [r3, #4]
    ctx->commands = LORA_DEFAULT_INIT_COMMANDS;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	4a18      	ldr	r2, [pc, #96]	@ (8000818 <LoraStarter_InitWithDefaults+0x80>)
 80007b8:	609a      	str	r2, [r3, #8]
    ctx->num_commands = LORA_DEFAULT_INIT_COMMANDS_COUNT;
 80007ba:	2205      	movs	r2, #5
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	60da      	str	r2, [r3, #12]
    ctx->send_message = (send_message != NULL) ? send_message : "TEST";
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <LoraStarter_InitWithDefaults+0x32>
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	e000      	b.n	80007cc <LoraStarter_InitWithDefaults+0x34>
 80007ca:	4b14      	ldr	r3, [pc, #80]	@ (800081c <LoraStarter_InitWithDefaults+0x84>)
 80007cc:	687a      	ldr	r2, [r7, #4]
 80007ce:	61d3      	str	r3, [r2, #28]
    ctx->max_retry_count = 3;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	2203      	movs	r2, #3
 80007d4:	625a      	str	r2, [r3, #36]	@ 0x24
    ctx->send_interval_ms = 300000;  // 5Î∂Ñ Í∞ÑÍ≤©
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	4a11      	ldr	r2, [pc, #68]	@ (8000820 <LoraStarter_InitWithDefaults+0x88>)
 80007da:	615a      	str	r2, [r3, #20]
    ctx->last_send_time = 0;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	2200      	movs	r2, #0
 80007e0:	611a      	str	r2, [r3, #16]
    ctx->send_count = 0;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	2200      	movs	r2, #0
 80007e6:	619a      	str	r2, [r3, #24]
    ctx->error_count = 0;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2200      	movs	r2, #0
 80007ec:	621a      	str	r2, [r3, #32]
    ctx->last_retry_time = 0;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	2200      	movs	r2, #0
 80007f2:	629a      	str	r2, [r3, #40]	@ 0x28
    ctx->retry_delay_ms = 1000;  // 1Ï¥à Ï¥àÍ∏∞ ÏßÄÏó∞
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80007fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    LOG_INFO("[LoRa] Initialized with defaults - Commands: %d, Message: %s", 
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	68da      	ldr	r2, [r3, #12]
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	69db      	ldr	r3, [r3, #28]
 8000804:	4907      	ldr	r1, [pc, #28]	@ (8000824 <LoraStarter_InitWithDefaults+0x8c>)
 8000806:	2001      	movs	r0, #1
 8000808:	f004 fe08 	bl	800541c <LOGGER_SendFormatted>
 800080c:	e000      	b.n	8000810 <LoraStarter_InitWithDefaults+0x78>
    if (ctx == NULL) return;
 800080e:	bf00      	nop
             ctx->num_commands, ctx->send_message);
}
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20000000 	.word	0x20000000
 800081c:	08018810 	.word	0x08018810
 8000820:	000493e0 	.word	0x000493e0
 8000824:	08018818 	.word	0x08018818

08000828 <LoraStarter_Process>:

void LoraStarter_Process(LoraStarterContext* ctx, const char* uart_rx)
{
 8000828:	b590      	push	{r4, r7, lr}
 800082a:	b0bf      	sub	sp, #252	@ 0xfc
 800082c:	af02      	add	r7, sp, #8
 800082e:	6078      	str	r0, [r7, #4]
 8000830:	6039      	str	r1, [r7, #0]
    if (ctx == NULL) return;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2b00      	cmp	r3, #0
 8000836:	f000 8289 	beq.w	8000d4c <LoraStarter_Process+0x524>

    LoraState old_state = ctx->state;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	f887 30eb 	strb.w	r3, [r7, #235]	@ 0xeb

    switch(ctx->state) {
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	2b08      	cmp	r3, #8
 8000848:	f200 8261 	bhi.w	8000d0e <LoraStarter_Process+0x4e6>
 800084c:	a201      	add	r2, pc, #4	@ (adr r2, 8000854 <LoraStarter_Process+0x2c>)
 800084e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000852:	bf00      	nop
 8000854:	08000879 	.word	0x08000879
 8000858:	080008c7 	.word	0x080008c7
 800085c:	0800091d 	.word	0x0800091d
 8000860:	080009d7 	.word	0x080009d7
 8000864:	080009ed 	.word	0x080009ed
 8000868:	08000a3b 	.word	0x08000a3b
 800086c:	08000af9 	.word	0x08000af9
 8000870:	08000c35 	.word	0x08000c35
 8000874:	08000c9b 	.word	0x08000c9b
        case LORA_STATE_INIT:
            ctx->cmd_index = 0;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	2200      	movs	r2, #0
 800087c:	605a      	str	r2, [r3, #4]
            ctx->error_count = 0;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	2200      	movs	r2, #0
 8000882:	621a      	str	r2, [r3, #32]
            ctx->state = LORA_STATE_SEND_CMD;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2201      	movs	r2, #1
 8000888:	701a      	strb	r2, [r3, #0]
            // Í∏∞Î≥∏Í∞í ÏÑ§Ï†ï
            if (ctx->max_retry_count == 0) ctx->max_retry_count = 0; // 0Ïù¥Î©¥ Î¨¥Ï†úÌïú
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800088e:	2b00      	cmp	r3, #0
 8000890:	d102      	bne.n	8000898 <LoraStarter_Process+0x70>
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	2200      	movs	r2, #0
 8000896:	625a      	str	r2, [r3, #36]	@ 0x24
            if (ctx->send_message == NULL) ctx->send_message = "Hello";
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	69db      	ldr	r3, [r3, #28]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d102      	bne.n	80008a6 <LoraStarter_Process+0x7e>
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	4aaa      	ldr	r2, [pc, #680]	@ (8000b4c <LoraStarter_Process+0x324>)
 80008a4:	61da      	str	r2, [r3, #28]
            ctx->last_retry_time = 0;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2200      	movs	r2, #0
 80008aa:	629a      	str	r2, [r3, #40]	@ 0x28
            ctx->retry_delay_ms = 1000; // Ï¥àÍ∏∞ Ïû¨ÏãúÎèÑ ÏßÄÏó∞: 1Ï¥à
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80008b2:	62da      	str	r2, [r3, #44]	@ 0x2c
            LOG_INFO("[LoRa] Initialized with message: %s, max_retries: %d", 
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	69da      	ldr	r2, [r3, #28]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008bc:	49a4      	ldr	r1, [pc, #656]	@ (8000b50 <LoraStarter_Process+0x328>)
 80008be:	2001      	movs	r0, #1
 80008c0:	f004 fdac 	bl	800541c <LOGGER_SendFormatted>
                    ctx->send_message, ctx->max_retry_count);
            break;
 80008c4:	e22a      	b.n	8000d1c <LoraStarter_Process+0x4f4>
        case LORA_STATE_SEND_CMD:
            if (ctx->cmd_index < ctx->num_commands) {
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	685a      	ldr	r2, [r3, #4]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	68db      	ldr	r3, [r3, #12]
 80008ce:	429a      	cmp	r2, r3
 80008d0:	da20      	bge.n	8000914 <LoraStarter_Process+0xec>
                LOG_DEBUG("[LoRa] Sending command %d/%d: %s", 
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	685b      	ldr	r3, [r3, #4]
 80008d6:	1c59      	adds	r1, r3, #1
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	68d8      	ldr	r0, [r3, #12]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	689a      	ldr	r2, [r3, #8]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	009b      	lsls	r3, r3, #2
 80008e6:	4413      	add	r3, r2
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	9300      	str	r3, [sp, #0]
 80008ec:	4603      	mov	r3, r0
 80008ee:	460a      	mov	r2, r1
 80008f0:	4998      	ldr	r1, [pc, #608]	@ (8000b54 <LoraStarter_Process+0x32c>)
 80008f2:	2000      	movs	r0, #0
 80008f4:	f004 fd92 	bl	800541c <LOGGER_SendFormatted>
                         ctx->cmd_index + 1, ctx->num_commands, ctx->commands[ctx->cmd_index]);
                CommandSender_Send(ctx->commands[ctx->cmd_index]);
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	689a      	ldr	r2, [r3, #8]
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	009b      	lsls	r3, r3, #2
 8000902:	4413      	add	r3, r2
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4618      	mov	r0, r3
 8000908:	f7ff fe80 	bl	800060c <CommandSender_Send>
                ctx->state = LORA_STATE_WAIT_OK;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	2202      	movs	r2, #2
 8000910:	701a      	strb	r2, [r3, #0]
            } else {
                ctx->state = LORA_STATE_SEND_JOIN;
            }
            break;
 8000912:	e203      	b.n	8000d1c <LoraStarter_Process+0x4f4>
                ctx->state = LORA_STATE_SEND_JOIN;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2203      	movs	r2, #3
 8000918:	701a      	strb	r2, [r3, #0]
            break;
 800091a:	e1ff      	b.n	8000d1c <LoraStarter_Process+0x4f4>
        case LORA_STATE_WAIT_OK:
            if (uart_rx) {
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	2b00      	cmp	r3, #0
 8000920:	f000 81f7 	beq.w	8000d12 <LoraStarter_Process+0x4ea>
                if (is_response_ok(uart_rx)) {
 8000924:	6838      	ldr	r0, [r7, #0]
 8000926:	f000 fa31 	bl	8000d8c <is_response_ok>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d010      	beq.n	8000952 <LoraStarter_Process+0x12a>
                    LOG_DEBUG("[LoRa] Command %d OK received", ctx->cmd_index + 1);
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	3301      	adds	r3, #1
 8000936:	461a      	mov	r2, r3
 8000938:	4987      	ldr	r1, [pc, #540]	@ (8000b58 <LoraStarter_Process+0x330>)
 800093a:	2000      	movs	r0, #0
 800093c:	f004 fd6e 	bl	800541c <LOGGER_SendFormatted>
                    ctx->cmd_index++;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	1c5a      	adds	r2, r3, #1
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	605a      	str	r2, [r3, #4]
                    ctx->state = LORA_STATE_SEND_CMD;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	2201      	movs	r2, #1
 800094e:	701a      	strb	r2, [r3, #0]
                        ctx->error_count = 0; // ÏóêÎü¨ Ïπ¥Ïö¥ÌÑ∞ Î¶¨ÏÖã
                        ctx->state = LORA_STATE_SEND_CMD;
                    }
                }
            }
            break;
 8000950:	e1df      	b.n	8000d12 <LoraStarter_Process+0x4ea>
                } else if (strstr(uart_rx, "ERROR") || strstr(uart_rx, "AT_COMMAND_NOT_FOUND")) {
 8000952:	4982      	ldr	r1, [pc, #520]	@ (8000b5c <LoraStarter_Process+0x334>)
 8000954:	6838      	ldr	r0, [r7, #0]
 8000956:	f016 ff42 	bl	80177de <strstr>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d107      	bne.n	8000970 <LoraStarter_Process+0x148>
 8000960:	497f      	ldr	r1, [pc, #508]	@ (8000b60 <LoraStarter_Process+0x338>)
 8000962:	6838      	ldr	r0, [r7, #0]
 8000964:	f016 ff3b 	bl	80177de <strstr>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	f000 81d1 	beq.w	8000d12 <LoraStarter_Process+0x4ea>
                    LOG_WARN("[LoRa] Command %d failed: %s", ctx->cmd_index + 1, uart_rx);
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	685b      	ldr	r3, [r3, #4]
 8000974:	1c5a      	adds	r2, r3, #1
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	497a      	ldr	r1, [pc, #488]	@ (8000b64 <LoraStarter_Process+0x33c>)
 800097a:	2002      	movs	r0, #2
 800097c:	f004 fd4e 	bl	800541c <LOGGER_SendFormatted>
                    ctx->error_count++;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	6a1b      	ldr	r3, [r3, #32]
 8000984:	1c5a      	adds	r2, r3, #1
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	621a      	str	r2, [r3, #32]
                    if (ctx->error_count < 3) {
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	6a1b      	ldr	r3, [r3, #32]
 800098e:	2b02      	cmp	r3, #2
 8000990:	dc0d      	bgt.n	80009ae <LoraStarter_Process+0x186>
                        LOG_INFO("[LoRa] Retrying command %d (attempt %d/3)", ctx->cmd_index + 1, ctx->error_count + 1);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	685b      	ldr	r3, [r3, #4]
 8000996:	1c5a      	adds	r2, r3, #1
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	6a1b      	ldr	r3, [r3, #32]
 800099c:	3301      	adds	r3, #1
 800099e:	4972      	ldr	r1, [pc, #456]	@ (8000b68 <LoraStarter_Process+0x340>)
 80009a0:	2001      	movs	r0, #1
 80009a2:	f004 fd3b 	bl	800541c <LOGGER_SendFormatted>
                        ctx->state = LORA_STATE_SEND_CMD; // Í∞ôÏùÄ Î™ÖÎ†π Ïû¨ÏãúÎèÑ
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	2201      	movs	r2, #1
 80009aa:	701a      	strb	r2, [r3, #0]
            break;
 80009ac:	e1b1      	b.n	8000d12 <LoraStarter_Process+0x4ea>
                        LOG_WARN("[LoRa] Command %d failed after 3 attempts, skipping to next", ctx->cmd_index + 1);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	3301      	adds	r3, #1
 80009b4:	461a      	mov	r2, r3
 80009b6:	496d      	ldr	r1, [pc, #436]	@ (8000b6c <LoraStarter_Process+0x344>)
 80009b8:	2002      	movs	r0, #2
 80009ba:	f004 fd2f 	bl	800541c <LOGGER_SendFormatted>
                        ctx->cmd_index++; // Îã§Ïùå Î™ÖÎ†πÏúºÎ°ú Í±¥ÎÑàÎõ∞Í∏∞
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	685b      	ldr	r3, [r3, #4]
 80009c2:	1c5a      	adds	r2, r3, #1
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	605a      	str	r2, [r3, #4]
                        ctx->error_count = 0; // ÏóêÎü¨ Ïπ¥Ïö¥ÌÑ∞ Î¶¨ÏÖã
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2200      	movs	r2, #0
 80009cc:	621a      	str	r2, [r3, #32]
                        ctx->state = LORA_STATE_SEND_CMD;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	2201      	movs	r2, #1
 80009d2:	701a      	strb	r2, [r3, #0]
            break;
 80009d4:	e19d      	b.n	8000d12 <LoraStarter_Process+0x4ea>
        case LORA_STATE_SEND_JOIN:
            LORA_LOG_JOIN_ATTEMPT();
 80009d6:	4966      	ldr	r1, [pc, #408]	@ (8000b70 <LoraStarter_Process+0x348>)
 80009d8:	2002      	movs	r0, #2
 80009da:	f004 fd1f 	bl	800541c <LOGGER_SendFormatted>
            CommandSender_Send("AT+JOIN\r\n");
 80009de:	4865      	ldr	r0, [pc, #404]	@ (8000b74 <LoraStarter_Process+0x34c>)
 80009e0:	f7ff fe14 	bl	800060c <CommandSender_Send>
            ctx->state = LORA_STATE_WAIT_JOIN_OK;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2204      	movs	r2, #4
 80009e8:	701a      	strb	r2, [r3, #0]
            break;
 80009ea:	e197      	b.n	8000d1c <LoraStarter_Process+0x4f4>
        case LORA_STATE_WAIT_JOIN_OK:
            if (uart_rx && is_join_response_ok(uart_rx)) {
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	f000 8191 	beq.w	8000d16 <LoraStarter_Process+0x4ee>
 80009f4:	6838      	ldr	r0, [r7, #0]
 80009f6:	f000 fa31 	bl	8000e5c <is_join_response_ok>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	f000 818a 	beq.w	8000d16 <LoraStarter_Process+0x4ee>
                LORA_LOG_JOIN_SUCCESS();
 8000a02:	495d      	ldr	r1, [pc, #372]	@ (8000b78 <LoraStarter_Process+0x350>)
 8000a04:	2002      	movs	r0, #2
 8000a06:	f004 fd09 	bl	800541c <LOGGER_SendFormatted>
                ctx->state = LORA_STATE_SEND_PERIODIC;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	2205      	movs	r2, #5
 8000a0e:	701a      	strb	r2, [r3, #0]
                ctx->send_count = 0;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	2200      	movs	r2, #0
 8000a14:	619a      	str	r2, [r3, #24]
                ctx->error_count = 0; // JOIN ÏÑ±Í≥µ Ïãú ÏóêÎü¨ Ïπ¥Ïö¥ÌÑ∞ Î¶¨ÏÖã
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2200      	movs	r2, #0
 8000a1a:	621a      	str	r2, [r3, #32]
                ctx->retry_delay_ms = 1000; // Ïû¨ÏãúÎèÑ ÏßÄÏó∞ ÏãúÍ∞Ñ Î¶¨ÏÖã
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000a22:	62da      	str	r2, [r3, #44]	@ 0x2c
                ctx->last_retry_time = 0; // Ïû¨ÏãúÎèÑ ÏãúÍ∞Ñ Î¶¨ÏÖã
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	2200      	movs	r2, #0
 8000a28:	629a      	str	r2, [r3, #40]	@ 0x28
                LOG_WARN("[LoRa] üöÄ PERIODIC SEND STARTED with message: %s", ctx->send_message);
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	69db      	ldr	r3, [r3, #28]
 8000a2e:	461a      	mov	r2, r3
 8000a30:	4952      	ldr	r1, [pc, #328]	@ (8000b7c <LoraStarter_Process+0x354>)
 8000a32:	2002      	movs	r0, #2
 8000a34:	f004 fcf2 	bl	800541c <LOGGER_SendFormatted>
            }
            break;
 8000a38:	e16d      	b.n	8000d16 <LoraStarter_Process+0x4ee>
        case LORA_STATE_SEND_PERIODIC:
            {
                char send_cmd[128];
                char hex_data[64];
                const char* message = (ctx->send_message != NULL) ? ctx->send_message : "Hello";
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	69db      	ldr	r3, [r3, #28]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d002      	beq.n	8000a48 <LoraStarter_Process+0x220>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	69db      	ldr	r3, [r3, #28]
 8000a46:	e000      	b.n	8000a4a <LoraStarter_Process+0x222>
 8000a48:	4b40      	ldr	r3, [pc, #256]	@ (8000b4c <LoraStarter_Process+0x324>)
 8000a4a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
                
                // Î¨∏ÏûêÏó¥ÏùÑ Ìó•ÏÇ¨ Î¨∏ÏûêÏó¥Î°ú Î≥ÄÌôò
                int len = strlen(message);
 8000a4e:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 8000a52:	f7ff fbe7 	bl	8000224 <strlen>
 8000a56:	4603      	mov	r3, r0
 8000a58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                for (int i = 0; i < len && i < 31; i++) {  // ÏµúÎåÄ 31Ïûê (62 hex chars)
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8000a62:	e014      	b.n	8000a8e <LoraStarter_Process+0x266>
                    sprintf(&hex_data[i*2], "%02X", (unsigned char)message[i]);
 8000a64:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000a68:	005b      	lsls	r3, r3, #1
 8000a6a:	f107 020c 	add.w	r2, r7, #12
 8000a6e:	18d0      	adds	r0, r2, r3
 8000a70:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000a74:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8000a78:	4413      	add	r3, r2
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4940      	ldr	r1, [pc, #256]	@ (8000b80 <LoraStarter_Process+0x358>)
 8000a80:	f016 fdf0 	bl	8017664 <siprintf>
                for (int i = 0; i < len && i < 31; i++) {  // ÏµúÎåÄ 31Ïûê (62 hex chars)
 8000a84:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000a88:	3301      	adds	r3, #1
 8000a8a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8000a8e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8000a92:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000a96:	429a      	cmp	r2, r3
 8000a98:	da03      	bge.n	8000aa2 <LoraStarter_Process+0x27a>
 8000a9a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000a9e:	2b1e      	cmp	r3, #30
 8000aa0:	dde0      	ble.n	8000a64 <LoraStarter_Process+0x23c>
                }
                hex_data[len*2] = '\0';
 8000aa2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000aa6:	005b      	lsls	r3, r3, #1
 8000aa8:	33f0      	adds	r3, #240	@ 0xf0
 8000aaa:	443b      	add	r3, r7
 8000aac:	2200      	movs	r2, #0
 8000aae:	f803 2ce4 	strb.w	r2, [r3, #-228]
                
                snprintf(send_cmd, sizeof(send_cmd), "AT+SEND=1:%s\r\n", hex_data);
 8000ab2:	f107 030c 	add.w	r3, r7, #12
 8000ab6:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8000aba:	4a32      	ldr	r2, [pc, #200]	@ (8000b84 <LoraStarter_Process+0x35c>)
 8000abc:	2180      	movs	r1, #128	@ 0x80
 8000abe:	f016 fd9b 	bl	80175f8 <sniprintf>
                LORA_LOG_SEND_ATTEMPT(message);
 8000ac2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8000ac6:	4930      	ldr	r1, [pc, #192]	@ (8000b88 <LoraStarter_Process+0x360>)
 8000ac8:	2002      	movs	r0, #2
 8000aca:	f004 fca7 	bl	800541c <LOGGER_SendFormatted>
                CommandSender_Send(send_cmd);
 8000ace:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f7ff fd9a 	bl	800060c <CommandSender_Send>
                ctx->state = LORA_STATE_WAIT_SEND_RESPONSE;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2206      	movs	r2, #6
 8000adc:	701a      	strb	r2, [r3, #0]
                ctx->send_count++;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	699b      	ldr	r3, [r3, #24]
 8000ae2:	1c5a      	adds	r2, r3, #1
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	619a      	str	r2, [r3, #24]
                LOG_DEBUG("[LoRa] Send count: %d", ctx->send_count);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	699b      	ldr	r3, [r3, #24]
 8000aec:	461a      	mov	r2, r3
 8000aee:	4927      	ldr	r1, [pc, #156]	@ (8000b8c <LoraStarter_Process+0x364>)
 8000af0:	2000      	movs	r0, #0
 8000af2:	f004 fc93 	bl	800541c <LOGGER_SendFormatted>
            }
            break;
 8000af6:	e111      	b.n	8000d1c <LoraStarter_Process+0x4f4>
        case LORA_STATE_WAIT_SEND_RESPONSE:
            if (uart_rx) {
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	f000 810d 	beq.w	8000d1a <LoraStarter_Process+0x4f2>
                ResponseType response_type = ResponseHandler_ParseSendResponse(uart_rx);
 8000b00:	6838      	ldr	r0, [r7, #0]
 8000b02:	f000 fa35 	bl	8000f70 <ResponseHandler_ParseSendResponse>
 8000b06:	4603      	mov	r3, r0
 8000b08:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
                switch(response_type) {
 8000b0c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8000b10:	2b02      	cmp	r3, #2
 8000b12:	d03f      	beq.n	8000b94 <LoraStarter_Process+0x36c>
 8000b14:	2b02      	cmp	r3, #2
 8000b16:	f300 8086 	bgt.w	8000c26 <LoraStarter_Process+0x3fe>
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d002      	beq.n	8000b24 <LoraStarter_Process+0x2fc>
 8000b1e:	2b01      	cmp	r3, #1
 8000b20:	d04c      	beq.n	8000bbc <LoraStarter_Process+0x394>
 8000b22:	e080      	b.n	8000c26 <LoraStarter_Process+0x3fe>
                    case RESPONSE_OK:
                        LORA_LOG_SEND_SUCCESS();
 8000b24:	491a      	ldr	r1, [pc, #104]	@ (8000b90 <LoraStarter_Process+0x368>)
 8000b26:	2002      	movs	r0, #2
 8000b28:	f004 fc78 	bl	800541c <LOGGER_SendFormatted>
                        ctx->state = LORA_STATE_WAIT_SEND_INTERVAL; // Ï£ºÍ∏∞Ï†Å ÎåÄÍ∏∞ ÏÉÅÌÉúÎ°ú Ï†ÑÏù¥
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2207      	movs	r2, #7
 8000b30:	701a      	strb	r2, [r3, #0]
                        ctx->error_count = 0; // ÏÑ±Í≥µ Ïãú ÏóêÎü¨ Ïπ¥Ïö¥ÌÑ∞ Î¶¨ÏÖã
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2200      	movs	r2, #0
 8000b36:	621a      	str	r2, [r3, #32]
                        ctx->retry_delay_ms = 1000; // Ïû¨ÏãúÎèÑ ÏßÄÏó∞ ÏãúÍ∞Ñ Î¶¨ÏÖã
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b3e:	62da      	str	r2, [r3, #44]	@ 0x2c
                        ctx->last_send_time = TIME_GetCurrentMs(); // ÎßàÏßÄÎßâ ÏÜ°Ïã† ÏãúÍ∞Ñ Ï†ÄÏû•
 8000b40:	f004 fbd2 	bl	80052e8 <TIME_GetCurrentMs>
 8000b44:	4602      	mov	r2, r0
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	611a      	str	r2, [r3, #16]
                        break;
 8000b4a:	e072      	b.n	8000c32 <LoraStarter_Process+0x40a>
 8000b4c:	08018858 	.word	0x08018858
 8000b50:	08018860 	.word	0x08018860
 8000b54:	08018898 	.word	0x08018898
 8000b58:	080188bc 	.word	0x080188bc
 8000b5c:	080187e4 	.word	0x080187e4
 8000b60:	080188dc 	.word	0x080188dc
 8000b64:	080188f4 	.word	0x080188f4
 8000b68:	08018914 	.word	0x08018914
 8000b6c:	08018940 	.word	0x08018940
 8000b70:	0801897c 	.word	0x0801897c
 8000b74:	080189a0 	.word	0x080189a0
 8000b78:	080189ac 	.word	0x080189ac
 8000b7c:	080189c8 	.word	0x080189c8
 8000b80:	080189fc 	.word	0x080189fc
 8000b84:	08018a04 	.word	0x08018a04
 8000b88:	08018a14 	.word	0x08018a14
 8000b8c:	08018a34 	.word	0x08018a34
 8000b90:	08018a4c 	.word	0x08018a4c
                    case RESPONSE_TIMEOUT:
                        LOG_WARN("[LoRa] SEND timeout");
 8000b94:	496f      	ldr	r1, [pc, #444]	@ (8000d54 <LoraStarter_Process+0x52c>)
 8000b96:	2002      	movs	r0, #2
 8000b98:	f004 fc40 	bl	800541c <LOGGER_SendFormatted>
                        ctx->state = LORA_STATE_WAIT_SEND_INTERVAL; // Ï£ºÍ∏∞Ï†Å ÎåÄÍ∏∞ ÏÉÅÌÉúÎ°ú Ï†ÑÏù¥
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	2207      	movs	r2, #7
 8000ba0:	701a      	strb	r2, [r3, #0]
                        ctx->error_count = 0; // ÏÑ±Í≥µ Ïãú ÏóêÎü¨ Ïπ¥Ïö¥ÌÑ∞ Î¶¨ÏÖã
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	621a      	str	r2, [r3, #32]
                        ctx->retry_delay_ms = 1000; // Ïû¨ÏãúÎèÑ ÏßÄÏó∞ ÏãúÍ∞Ñ Î¶¨ÏÖã
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000bae:	62da      	str	r2, [r3, #44]	@ 0x2c
                        ctx->last_send_time = TIME_GetCurrentMs(); // ÎßàÏßÄÎßâ ÏÜ°Ïã† ÏãúÍ∞Ñ Ï†ÄÏû•
 8000bb0:	f004 fb9a 	bl	80052e8 <TIME_GetCurrentMs>
 8000bb4:	4602      	mov	r2, r0
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	611a      	str	r2, [r3, #16]
                        break;
 8000bba:	e03a      	b.n	8000c32 <LoraStarter_Process+0x40a>
                    case RESPONSE_ERROR:
                        LORA_LOG_SEND_FAILED("Network error");
 8000bbc:	4a66      	ldr	r2, [pc, #408]	@ (8000d58 <LoraStarter_Process+0x530>)
 8000bbe:	4967      	ldr	r1, [pc, #412]	@ (8000d5c <LoraStarter_Process+0x534>)
 8000bc0:	2002      	movs	r0, #2
 8000bc2:	f004 fc2b 	bl	800541c <LOGGER_SendFormatted>
                        ctx->error_count++;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	6a1b      	ldr	r3, [r3, #32]
 8000bca:	1c5a      	adds	r2, r3, #1
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	621a      	str	r2, [r3, #32]
                        LORA_LOG_ERROR_COUNT(ctx->error_count);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6a1b      	ldr	r3, [r3, #32]
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4962      	ldr	r1, [pc, #392]	@ (8000d60 <LoraStarter_Process+0x538>)
 8000bd8:	2002      	movs	r0, #2
 8000bda:	f004 fc1f 	bl	800541c <LOGGER_SendFormatted>
                        // Î¨¥Ï†úÌïú Ïû¨ÏãúÎèÑ (max_retry_countÍ∞Ä 0Ïù¥Í±∞ÎÇò ÏïÑÏßÅ Ï†úÌïúÏóê ÎèÑÎã¨ÌïòÏßÄ ÏïäÏùÄ Í≤ΩÏö∞)
                        if (ctx->max_retry_count == 0 || ctx->error_count < ctx->max_retry_count) {
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d005      	beq.n	8000bf2 <LoraStarter_Process+0x3ca>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6a1a      	ldr	r2, [r3, #32]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	da11      	bge.n	8000c16 <LoraStarter_Process+0x3ee>
                            LORA_LOG_RETRY_ATTEMPT(ctx->error_count, ctx->max_retry_count);
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	6a1a      	ldr	r2, [r3, #32]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d002      	beq.n	8000c04 <LoraStarter_Process+0x3dc>
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c02:	e000      	b.n	8000c06 <LoraStarter_Process+0x3de>
 8000c04:	4b57      	ldr	r3, [pc, #348]	@ (8000d64 <LoraStarter_Process+0x53c>)
 8000c06:	4958      	ldr	r1, [pc, #352]	@ (8000d68 <LoraStarter_Process+0x540>)
 8000c08:	2002      	movs	r0, #2
 8000c0a:	f004 fc07 	bl	800541c <LOGGER_SendFormatted>
                            ctx->state = LORA_STATE_JOIN_RETRY; // JOIN Ïû¨ÏãúÎèÑ
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2208      	movs	r2, #8
 8000c12:	701a      	strb	r2, [r3, #0]
                        } else {
                            LORA_LOG_MAX_RETRIES_REACHED();
                            ctx->state = LORA_STATE_ERROR; // ÏµúÎåÄ Ïû¨ÏãúÎèÑ ÌöüÏàò Ï¥àÍ≥º
                        }
                        break;
 8000c14:	e00d      	b.n	8000c32 <LoraStarter_Process+0x40a>
                            LORA_LOG_MAX_RETRIES_REACHED();
 8000c16:	4955      	ldr	r1, [pc, #340]	@ (8000d6c <LoraStarter_Process+0x544>)
 8000c18:	2003      	movs	r0, #3
 8000c1a:	f004 fbff 	bl	800541c <LOGGER_SendFormatted>
                            ctx->state = LORA_STATE_ERROR; // ÏµúÎåÄ Ïû¨ÏãúÎèÑ ÌöüÏàò Ï¥àÍ≥º
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	220a      	movs	r2, #10
 8000c22:	701a      	strb	r2, [r3, #0]
                        break;
 8000c24:	e005      	b.n	8000c32 <LoraStarter_Process+0x40a>
                    default:
                        // Ïïå Ïàò ÏóÜÎäî ÏùëÎãµÏùÄ Î¨¥ÏãúÌïòÍ≥† Í≥ÑÏÜç ÎåÄÍ∏∞
                        LOG_DEBUG("[LoRa] Unknown response: %s", uart_rx);
 8000c26:	683a      	ldr	r2, [r7, #0]
 8000c28:	4951      	ldr	r1, [pc, #324]	@ (8000d70 <LoraStarter_Process+0x548>)
 8000c2a:	2000      	movs	r0, #0
 8000c2c:	f004 fbf6 	bl	800541c <LOGGER_SendFormatted>
                        break;
 8000c30:	bf00      	nop
                }
            }
            break;
 8000c32:	e072      	b.n	8000d1a <LoraStarter_Process+0x4f2>
        case LORA_STATE_WAIT_SEND_INTERVAL:
            {
                uint32_t current_time = TIME_GetCurrentMs();
 8000c34:	f004 fb58 	bl	80052e8 <TIME_GetCurrentMs>
 8000c38:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
                uint32_t interval_ms = (ctx->send_interval_ms > 0) ? ctx->send_interval_ms : 30000; // Í∏∞Î≥∏Í∞í 30Ï¥à
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	695b      	ldr	r3, [r3, #20]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d002      	beq.n	8000c4a <LoraStarter_Process+0x422>
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	695b      	ldr	r3, [r3, #20]
 8000c48:	e001      	b.n	8000c4e <LoraStarter_Process+0x426>
 8000c4a:	f247 5330 	movw	r3, #30000	@ 0x7530
 8000c4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                
                if ((current_time - ctx->last_send_time) >= interval_ms) {
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	691b      	ldr	r3, [r3, #16]
 8000c56:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8000c5a:	1ad3      	subs	r3, r2, r3
 8000c5c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d809      	bhi.n	8000c78 <LoraStarter_Process+0x450>
                    LOG_DEBUG("[LoRa] Send interval passed (%u ms), ready for next send", interval_ms);
 8000c64:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8000c68:	4942      	ldr	r1, [pc, #264]	@ (8000d74 <LoraStarter_Process+0x54c>)
 8000c6a:	2000      	movs	r0, #0
 8000c6c:	f004 fbd6 	bl	800541c <LOGGER_SendFormatted>
                    ctx->state = LORA_STATE_SEND_PERIODIC;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2205      	movs	r2, #5
 8000c74:	701a      	strb	r2, [r3, #0]
                    // ÏïÑÏßÅ ÎåÄÍ∏∞ ÏãúÍ∞ÑÏù¥ ÎÇ®ÏïòÏúºÎØÄÎ°ú ÏÉÅÌÉú Ïú†ÏßÄ
                    uint32_t remaining_ms = interval_ms - (current_time - ctx->last_send_time);
                    LOG_DEBUG("[LoRa] Waiting for send interval (%u ms remaining)", remaining_ms);
                }
            }
            break;
 8000c76:	e051      	b.n	8000d1c <LoraStarter_Process+0x4f4>
                    uint32_t remaining_ms = interval_ms - (current_time - ctx->last_send_time);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	691a      	ldr	r2, [r3, #16]
 8000c7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000c80:	1ad3      	subs	r3, r2, r3
 8000c82:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8000c86:	4413      	add	r3, r2
 8000c88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
                    LOG_DEBUG("[LoRa] Waiting for send interval (%u ms remaining)", remaining_ms);
 8000c8c:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8000c90:	4939      	ldr	r1, [pc, #228]	@ (8000d78 <LoraStarter_Process+0x550>)
 8000c92:	2000      	movs	r0, #0
 8000c94:	f004 fbc2 	bl	800541c <LOGGER_SendFormatted>
            break;
 8000c98:	e040      	b.n	8000d1c <LoraStarter_Process+0x4f4>
        case LORA_STATE_JOIN_RETRY:
            {
                uint32_t current_time = TIME_GetCurrentMs();
 8000c9a:	f004 fb25 	bl	80052e8 <TIME_GetCurrentMs>
 8000c9e:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
                
                if (ctx->last_retry_time == 0) {
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d10b      	bne.n	8000cc2 <LoraStarter_Process+0x49a>
                    // Ï≤´ Ïû¨ÏãúÎèÑ: Î∞îÎ°ú SEND_JOIN
                    LOG_DEBUG("[LoRa] First JOIN retry");
 8000caa:	4934      	ldr	r1, [pc, #208]	@ (8000d7c <LoraStarter_Process+0x554>)
 8000cac:	2000      	movs	r0, #0
 8000cae:	f004 fbb5 	bl	800541c <LOGGER_SendFormatted>
                    ctx->last_retry_time = current_time;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000cb8:	629a      	str	r2, [r3, #40]	@ 0x28
                    ctx->state = LORA_STATE_SEND_JOIN;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	2203      	movs	r2, #3
 8000cbe:	701a      	strb	r2, [r3, #0]
                    LOG_DEBUG("[LoRa] Waiting for retry delay (%lu ms remaining)", 
                             ctx->retry_delay_ms - (current_time - ctx->last_retry_time));
                    // ÏïÑÎ¨¥Í≤ÉÎèÑ ÌïòÏßÄ ÏïäÏùå
                }
            }
            break;
 8000cc0:	e02c      	b.n	8000d1c <LoraStarter_Process+0x4f4>
                } else if ((current_time - ctx->last_retry_time) >= ctx->retry_delay_ms) {
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cc6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000cca:	1ad2      	subs	r2, r2, r3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d30e      	bcc.n	8000cf2 <LoraStarter_Process+0x4ca>
                    LOG_DEBUG("[LoRa] JOIN retry after %lu ms delay", ctx->retry_delay_ms);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cd8:	461a      	mov	r2, r3
 8000cda:	4929      	ldr	r1, [pc, #164]	@ (8000d80 <LoraStarter_Process+0x558>)
 8000cdc:	2000      	movs	r0, #0
 8000cde:	f004 fb9d 	bl	800541c <LOGGER_SendFormatted>
                    ctx->last_retry_time = current_time;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000ce8:	629a      	str	r2, [r3, #40]	@ 0x28
                    ctx->state = LORA_STATE_SEND_JOIN;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2203      	movs	r2, #3
 8000cee:	701a      	strb	r2, [r3, #0]
            break;
 8000cf0:	e014      	b.n	8000d1c <LoraStarter_Process+0x4f4>
                    LOG_DEBUG("[LoRa] Waiting for retry delay (%lu ms remaining)", 
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8000cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000cfe:	1acb      	subs	r3, r1, r3
 8000d00:	4413      	add	r3, r2
 8000d02:	461a      	mov	r2, r3
 8000d04:	491f      	ldr	r1, [pc, #124]	@ (8000d84 <LoraStarter_Process+0x55c>)
 8000d06:	2000      	movs	r0, #0
 8000d08:	f004 fb88 	bl	800541c <LOGGER_SendFormatted>
            break;
 8000d0c:	e006      	b.n	8000d1c <LoraStarter_Process+0x4f4>
        case LORA_STATE_DONE:
        case LORA_STATE_ERROR:
        default:
            // Ïù¥ÎØ∏ ÏôÑÎ£åÎêú ÏÉÅÌÉúÏù¥ÎØÄÎ°ú ÏïÑÎ¨¥Í≤ÉÎèÑ ÌïòÏßÄ ÏïäÏùå
            break;
 8000d0e:	bf00      	nop
 8000d10:	e004      	b.n	8000d1c <LoraStarter_Process+0x4f4>
            break;
 8000d12:	bf00      	nop
 8000d14:	e002      	b.n	8000d1c <LoraStarter_Process+0x4f4>
            break;
 8000d16:	bf00      	nop
 8000d18:	e000      	b.n	8000d1c <LoraStarter_Process+0x4f4>
            break;
 8000d1a:	bf00      	nop
    }

    // ÏÉÅÌÉú Î≥ÄÍ≤Ω Î°úÍπÖ
    if (old_state != ctx->state) {
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	f897 20eb 	ldrb.w	r2, [r7, #235]	@ 0xeb
 8000d24:	429a      	cmp	r2, r3
 8000d26:	d012      	beq.n	8000d4e <LoraStarter_Process+0x526>
        LORA_LOG_STATE_CHANGE(get_state_name(old_state), get_state_name(ctx->state));
 8000d28:	f897 30eb 	ldrb.w	r3, [r7, #235]	@ 0xeb
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff fcdb 	bl	80006e8 <get_state_name>
 8000d32:	4604      	mov	r4, r0
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff fcd5 	bl	80006e8 <get_state_name>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	4622      	mov	r2, r4
 8000d42:	4911      	ldr	r1, [pc, #68]	@ (8000d88 <LoraStarter_Process+0x560>)
 8000d44:	2000      	movs	r0, #0
 8000d46:	f004 fb69 	bl	800541c <LOGGER_SendFormatted>
 8000d4a:	e000      	b.n	8000d4e <LoraStarter_Process+0x526>
    if (ctx == NULL) return;
 8000d4c:	bf00      	nop
    }
}
 8000d4e:	37f4      	adds	r7, #244	@ 0xf4
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd90      	pop	{r4, r7, pc}
 8000d54:	08018a68 	.word	0x08018a68
 8000d58:	08018a7c 	.word	0x08018a7c
 8000d5c:	08018a8c 	.word	0x08018a8c
 8000d60:	08018aa4 	.word	0x08018aa4
 8000d64:	08018abc 	.word	0x08018abc
 8000d68:	08018ac0 	.word	0x08018ac0
 8000d6c:	08018adc 	.word	0x08018adc
 8000d70:	08018b00 	.word	0x08018b00
 8000d74:	08018b1c 	.word	0x08018b1c
 8000d78:	08018b58 	.word	0x08018b58
 8000d7c:	08018b8c 	.word	0x08018b8c
 8000d80:	08018ba4 	.word	0x08018ba4
 8000d84:	08018bcc 	.word	0x08018bcc
 8000d88:	08018c00 	.word	0x08018c00

08000d8c <is_response_ok>:
#include "ResponseHandler.h"
#include "logger.h"
#include <string.h>

bool is_response_ok(const char* response)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
    if (response == NULL) {
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d105      	bne.n	8000da6 <is_response_ok+0x1a>
        LOG_DEBUG("[ResponseHandler] is_response_ok: NULL response");
 8000d9a:	4925      	ldr	r1, [pc, #148]	@ (8000e30 <is_response_ok+0xa4>)
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	f004 fb3d 	bl	800541c <LOGGER_SendFormatted>
        return false;
 8000da2:	2300      	movs	r3, #0
 8000da4:	e03f      	b.n	8000e26 <is_response_ok+0x9a>
    }
    
    LOG_DEBUG("[ResponseHandler] Checking OK response: '%s'", response);
 8000da6:	687a      	ldr	r2, [r7, #4]
 8000da8:	4922      	ldr	r1, [pc, #136]	@ (8000e34 <is_response_ok+0xa8>)
 8000daa:	2000      	movs	r0, #0
 8000dac:	f004 fb36 	bl	800541c <LOGGER_SendFormatted>
    
    // OK ÎòêÎäî OK\r\n, OK\n Îì± ÌóàÏö©
    if (strcmp(response, "OK") == 0) {
 8000db0:	4921      	ldr	r1, [pc, #132]	@ (8000e38 <is_response_ok+0xac>)
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f7ff fa2c 	bl	8000210 <strcmp>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d105      	bne.n	8000dca <is_response_ok+0x3e>
        LOG_DEBUG("[ResponseHandler] OK response confirmed");
 8000dbe:	491f      	ldr	r1, [pc, #124]	@ (8000e3c <is_response_ok+0xb0>)
 8000dc0:	2000      	movs	r0, #0
 8000dc2:	f004 fb2b 	bl	800541c <LOGGER_SendFormatted>
        return true;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e02d      	b.n	8000e26 <is_response_ok+0x9a>
    }
    if (strcmp(response, "OK\r\n") == 0) {
 8000dca:	491d      	ldr	r1, [pc, #116]	@ (8000e40 <is_response_ok+0xb4>)
 8000dcc:	6878      	ldr	r0, [r7, #4]
 8000dce:	f7ff fa1f 	bl	8000210 <strcmp>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d105      	bne.n	8000de4 <is_response_ok+0x58>
        LOG_DEBUG("[ResponseHandler] OK response confirmed (with CRLF)");
 8000dd8:	491a      	ldr	r1, [pc, #104]	@ (8000e44 <is_response_ok+0xb8>)
 8000dda:	2000      	movs	r0, #0
 8000ddc:	f004 fb1e 	bl	800541c <LOGGER_SendFormatted>
        return true;
 8000de0:	2301      	movs	r3, #1
 8000de2:	e020      	b.n	8000e26 <is_response_ok+0x9a>
    }
    if (strcmp(response, "OK\n") == 0) {
 8000de4:	4918      	ldr	r1, [pc, #96]	@ (8000e48 <is_response_ok+0xbc>)
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f7ff fa12 	bl	8000210 <strcmp>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d105      	bne.n	8000dfe <is_response_ok+0x72>
        LOG_DEBUG("[ResponseHandler] OK response confirmed (with LF)");
 8000df2:	4916      	ldr	r1, [pc, #88]	@ (8000e4c <is_response_ok+0xc0>)
 8000df4:	2000      	movs	r0, #0
 8000df6:	f004 fb11 	bl	800541c <LOGGER_SendFormatted>
        return true;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e013      	b.n	8000e26 <is_response_ok+0x9a>
    }
    
    // AT+VER Î≤ÑÏ†Ñ ÏùëÎãµÎèÑ ÏÑ±Í≥µÏúºÎ°ú Í∞ÑÏ£º (RUI_Î°ú ÏãúÏûëÌïòÎäî ÏùëÎãµ)
    if (strstr(response, "RUI_") != NULL) {
 8000dfe:	4914      	ldr	r1, [pc, #80]	@ (8000e50 <is_response_ok+0xc4>)
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f016 fcec 	bl	80177de <strstr>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d006      	beq.n	8000e1a <is_response_ok+0x8e>
        LOG_DEBUG("[ResponseHandler] Version response confirmed: %s", response);
 8000e0c:	687a      	ldr	r2, [r7, #4]
 8000e0e:	4911      	ldr	r1, [pc, #68]	@ (8000e54 <is_response_ok+0xc8>)
 8000e10:	2000      	movs	r0, #0
 8000e12:	f004 fb03 	bl	800541c <LOGGER_SendFormatted>
        return true;
 8000e16:	2301      	movs	r3, #1
 8000e18:	e005      	b.n	8000e26 <is_response_ok+0x9a>
    }
    
    LOG_DEBUG("[ResponseHandler] Not an OK response: '%s'", response);
 8000e1a:	687a      	ldr	r2, [r7, #4]
 8000e1c:	490e      	ldr	r1, [pc, #56]	@ (8000e58 <is_response_ok+0xcc>)
 8000e1e:	2000      	movs	r0, #0
 8000e20:	f004 fafc 	bl	800541c <LOGGER_SendFormatted>
    return false;
 8000e24:	2300      	movs	r3, #0
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	08018c20 	.word	0x08018c20
 8000e34:	08018c50 	.word	0x08018c50
 8000e38:	08018c80 	.word	0x08018c80
 8000e3c:	08018c84 	.word	0x08018c84
 8000e40:	08018cac 	.word	0x08018cac
 8000e44:	08018cb4 	.word	0x08018cb4
 8000e48:	08018ce8 	.word	0x08018ce8
 8000e4c:	08018cec 	.word	0x08018cec
 8000e50:	08018d20 	.word	0x08018d20
 8000e54:	08018d28 	.word	0x08018d28
 8000e58:	08018d5c 	.word	0x08018d5c

08000e5c <is_join_response_ok>:

bool is_join_response_ok(const char* response)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000e68:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000e6c:	6018      	str	r0, [r3, #0]
    if (response == NULL) {
 8000e6e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000e72:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d105      	bne.n	8000e88 <is_join_response_ok+0x2c>
        LOG_DEBUG("[ResponseHandler] is_join_response_ok: NULL response");
 8000e7c:	4936      	ldr	r1, [pc, #216]	@ (8000f58 <is_join_response_ok+0xfc>)
 8000e7e:	2000      	movs	r0, #0
 8000e80:	f004 facc 	bl	800541c <LOGGER_SendFormatted>
        return false;
 8000e84:	2300      	movs	r3, #0
 8000e86:	e062      	b.n	8000f4e <is_join_response_ok+0xf2>
    }
    
    LOG_DEBUG("[ResponseHandler] Checking JOIN response: '%s'", response);
 8000e88:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000e8c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	4932      	ldr	r1, [pc, #200]	@ (8000f5c <is_join_response_ok+0x100>)
 8000e94:	2000      	movs	r0, #0
 8000e96:	f004 fac1 	bl	800541c <LOGGER_SendFormatted>
    
    // Í∞úÌñâ Î¨∏Ïûê Ï†úÍ±∞ÌïòÏó¨ ÎπÑÍµê
    char clean_response[512];
    strncpy(clean_response, response, sizeof(clean_response) - 1);
 8000e9a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000e9e:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000ea2:	f107 0008 	add.w	r0, r7, #8
 8000ea6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8000eaa:	6819      	ldr	r1, [r3, #0]
 8000eac:	f016 fc84 	bl	80177b8 <strncpy>
    clean_response[sizeof(clean_response) - 1] = '\0';
 8000eb0:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000eb4:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
    
    // Í∞úÌñâ Î¨∏Ïûê Ï†úÍ±∞
    char* pos = clean_response;
 8000ebe:	f107 0308 	add.w	r3, r7, #8
 8000ec2:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (*pos) {
 8000ec6:	e013      	b.n	8000ef0 <is_join_response_ok+0x94>
        if (*pos == '\r' || *pos == '\n') {
 8000ec8:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b0d      	cmp	r3, #13
 8000ed0:	d004      	beq.n	8000edc <is_join_response_ok+0x80>
 8000ed2:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	2b0a      	cmp	r3, #10
 8000eda:	d104      	bne.n	8000ee6 <is_join_response_ok+0x8a>
            *pos = '\0';
 8000edc:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	701a      	strb	r2, [r3, #0]
            break;
 8000ee4:	e009      	b.n	8000efa <is_join_response_ok+0x9e>
        }
        pos++;
 8000ee6:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000eea:	3301      	adds	r3, #1
 8000eec:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (*pos) {
 8000ef0:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d1e6      	bne.n	8000ec8 <is_join_response_ok+0x6c>
    }
    
    bool result = (strcmp(clean_response, "+EVT:JOINED") == 0);
 8000efa:	f107 0308 	add.w	r3, r7, #8
 8000efe:	4918      	ldr	r1, [pc, #96]	@ (8000f60 <is_join_response_ok+0x104>)
 8000f00:	4618      	mov	r0, r3
 8000f02:	f7ff f985 	bl	8000210 <strcmp>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	bf0c      	ite	eq
 8000f0c:	2301      	moveq	r3, #1
 8000f0e:	2300      	movne	r3, #0
 8000f10:	f887 320b 	strb.w	r3, [r7, #523]	@ 0x20b
    
    if (result) {
 8000f14:	f897 320b 	ldrb.w	r3, [r7, #523]	@ 0x20b
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d00d      	beq.n	8000f38 <is_join_response_ok+0xdc>
        LOG_WARN("[ResponseHandler] ‚úÖ JOIN SUCCESS: %s", response);
 8000f1c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000f20:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	490f      	ldr	r1, [pc, #60]	@ (8000f64 <is_join_response_ok+0x108>)
 8000f28:	2002      	movs	r0, #2
 8000f2a:	f004 fa77 	bl	800541c <LOGGER_SendFormatted>
        LOG_WARN("[LoRa] üåê Network joined successfully - SD logging active");
 8000f2e:	490e      	ldr	r1, [pc, #56]	@ (8000f68 <is_join_response_ok+0x10c>)
 8000f30:	2002      	movs	r0, #2
 8000f32:	f004 fa73 	bl	800541c <LOGGER_SendFormatted>
 8000f36:	e008      	b.n	8000f4a <is_join_response_ok+0xee>
    } else {
        LOG_DEBUG("[ResponseHandler] Not a JOIN response: '%s'", response);
 8000f38:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000f3c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	490a      	ldr	r1, [pc, #40]	@ (8000f6c <is_join_response_ok+0x110>)
 8000f44:	2000      	movs	r0, #0
 8000f46:	f004 fa69 	bl	800541c <LOGGER_SendFormatted>
    }
    
    return result;
 8000f4a:	f897 320b 	ldrb.w	r3, [r7, #523]	@ 0x20b
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	08018d88 	.word	0x08018d88
 8000f5c:	08018dc0 	.word	0x08018dc0
 8000f60:	08018df0 	.word	0x08018df0
 8000f64:	08018dfc 	.word	0x08018dfc
 8000f68:	08018e24 	.word	0x08018e24
 8000f6c:	08018e60 	.word	0x08018e60

08000f70 <ResponseHandler_ParseSendResponse>:

ResponseType ResponseHandler_ParseSendResponse(const char* response)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
    if (response == NULL) {
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d105      	bne.n	8000f8a <ResponseHandler_ParseSendResponse+0x1a>
        LOG_DEBUG("[ResponseHandler] ParseSendResponse: NULL response");
 8000f7e:	491e      	ldr	r1, [pc, #120]	@ (8000ff8 <ResponseHandler_ParseSendResponse+0x88>)
 8000f80:	2000      	movs	r0, #0
 8000f82:	f004 fa4b 	bl	800541c <LOGGER_SendFormatted>
        return RESPONSE_UNKNOWN;
 8000f86:	2303      	movs	r3, #3
 8000f88:	e031      	b.n	8000fee <ResponseHandler_ParseSendResponse+0x7e>
    }
    
    LOG_DEBUG("[ResponseHandler] Parsing SEND response: '%s'", response);
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	491b      	ldr	r1, [pc, #108]	@ (8000ffc <ResponseHandler_ParseSendResponse+0x8c>)
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f004 fa44 	bl	800541c <LOGGER_SendFormatted>
    
    if (strstr(response, "+EVT:SEND_CONFIRMED_OK") != NULL) {
 8000f94:	491a      	ldr	r1, [pc, #104]	@ (8001000 <ResponseHandler_ParseSendResponse+0x90>)
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f016 fc21 	bl	80177de <strstr>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d005      	beq.n	8000fae <ResponseHandler_ParseSendResponse+0x3e>
        LOG_WARN("[ResponseHandler] ‚úÖ SEND SUCCESS: CONFIRMED_OK");
 8000fa2:	4918      	ldr	r1, [pc, #96]	@ (8001004 <ResponseHandler_ParseSendResponse+0x94>)
 8000fa4:	2002      	movs	r0, #2
 8000fa6:	f004 fa39 	bl	800541c <LOGGER_SendFormatted>
        return RESPONSE_OK;
 8000faa:	2300      	movs	r3, #0
 8000fac:	e01f      	b.n	8000fee <ResponseHandler_ParseSendResponse+0x7e>
    }
    if (strstr(response, "+EVT:SEND_CONFIRMED_FAILED") != NULL) {
 8000fae:	4916      	ldr	r1, [pc, #88]	@ (8001008 <ResponseHandler_ParseSendResponse+0x98>)
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f016 fc14 	bl	80177de <strstr>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d005      	beq.n	8000fc8 <ResponseHandler_ParseSendResponse+0x58>
        LOG_WARN("[ResponseHandler] SEND response: CONFIRMED_FAILED");
 8000fbc:	4913      	ldr	r1, [pc, #76]	@ (800100c <ResponseHandler_ParseSendResponse+0x9c>)
 8000fbe:	2002      	movs	r0, #2
 8000fc0:	f004 fa2c 	bl	800541c <LOGGER_SendFormatted>
        return RESPONSE_ERROR;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	e012      	b.n	8000fee <ResponseHandler_ParseSendResponse+0x7e>
    }
    if (strcmp(response, "TIMEOUT") == 0) {
 8000fc8:	4911      	ldr	r1, [pc, #68]	@ (8001010 <ResponseHandler_ParseSendResponse+0xa0>)
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f7ff f920 	bl	8000210 <strcmp>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d105      	bne.n	8000fe2 <ResponseHandler_ParseSendResponse+0x72>
        LOG_WARN("[ResponseHandler] SEND response: TIMEOUT");
 8000fd6:	490f      	ldr	r1, [pc, #60]	@ (8001014 <ResponseHandler_ParseSendResponse+0xa4>)
 8000fd8:	2002      	movs	r0, #2
 8000fda:	f004 fa1f 	bl	800541c <LOGGER_SendFormatted>
        return RESPONSE_TIMEOUT;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	e005      	b.n	8000fee <ResponseHandler_ParseSendResponse+0x7e>
    }
    
    LOG_DEBUG("[ResponseHandler] Unknown SEND response: '%s'", response);
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	490c      	ldr	r1, [pc, #48]	@ (8001018 <ResponseHandler_ParseSendResponse+0xa8>)
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f004 fa18 	bl	800541c <LOGGER_SendFormatted>
    return RESPONSE_UNKNOWN;
 8000fec:	2303      	movs	r3, #3
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	08018e8c 	.word	0x08018e8c
 8000ffc:	08018ec0 	.word	0x08018ec0
 8001000:	08018ef0 	.word	0x08018ef0
 8001004:	08018f08 	.word	0x08018f08
 8001008:	08018f3c 	.word	0x08018f3c
 800100c:	08018f58 	.word	0x08018f58
 8001010:	08018f8c 	.word	0x08018f8c
 8001014:	08018f94 	.word	0x08018f94
 8001018:	08018fc0 	.word	0x08018fc0

0800101c <SCB_CleanInvalidateDCache>:
/**
  \brief   Clean & Invalidate D-Cache
  \details Cleans and Invalidates D-Cache
  */
__STATIC_INLINE void SCB_CleanInvalidateDCache (void)
{
 800101c:	b480      	push	{r7}
 800101e:	b085      	sub	sp, #20
 8001020:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001022:	4b1b      	ldr	r3, [pc, #108]	@ (8001090 <SCB_CleanInvalidateDCache+0x74>)
 8001024:	2200      	movs	r2, #0
 8001026:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800102a:	f3bf 8f4f 	dsb	sy
}
 800102e:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001030:	4b17      	ldr	r3, [pc, #92]	@ (8001090 <SCB_CleanInvalidateDCache+0x74>)
 8001032:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001036:	607b      	str	r3, [r7, #4]

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	0b5b      	lsrs	r3, r3, #13
 800103c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001040:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	08db      	lsrs	r3, r3, #3
 8001046:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800104a:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	015a      	lsls	r2, r3, #5
 8001050:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001054:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 8001056:	68ba      	ldr	r2, [r7, #8]
 8001058:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800105a:	490d      	ldr	r1, [pc, #52]	@ (8001090 <SCB_CleanInvalidateDCache+0x74>)
 800105c:	4313      	orrs	r3, r2
 800105e:	f8c1 3274 	str.w	r3, [r1, #628]	@ 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	1e5a      	subs	r2, r3, #1
 8001066:	60ba      	str	r2, [r7, #8]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1ef      	bne.n	800104c <SCB_CleanInvalidateDCache+0x30>
    } while(sets-- != 0U);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	1e5a      	subs	r2, r3, #1
 8001070:	60fa      	str	r2, [r7, #12]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d1e5      	bne.n	8001042 <SCB_CleanInvalidateDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8001076:	f3bf 8f4f 	dsb	sy
}
 800107a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800107c:	f3bf 8f6f 	isb	sy
}
 8001080:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8001082:	bf00      	nop
 8001084:	3714      	adds	r7, #20
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	e000ed00 	.word	0xe000ed00

08001094 <_ensure_file_closed>:
static FILE* g_log_file = NULL;
#endif

// ÌååÏùº Îã´Í∏∞ Î≥¥Ïû• Ìï®ÏàòÎì§
#ifdef STM32F746xx
static void _ensure_file_closed(void) {
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
    if (g_current_file_handle != NULL) {
 8001098:	4b0c      	ldr	r3, [pc, #48]	@ (80010cc <_ensure_file_closed+0x38>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d012      	beq.n	80010c6 <_ensure_file_closed+0x32>
        LOG_DEBUG("[SDStorage] Force closing previously opened file: %s", g_current_open_file);
 80010a0:	4a0b      	ldr	r2, [pc, #44]	@ (80010d0 <_ensure_file_closed+0x3c>)
 80010a2:	490c      	ldr	r1, [pc, #48]	@ (80010d4 <_ensure_file_closed+0x40>)
 80010a4:	2000      	movs	r0, #0
 80010a6:	f004 f9b9 	bl	800541c <LOGGER_SendFormatted>
        f_close(g_current_file_handle);
 80010aa:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <_ensure_file_closed+0x38>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f012 ff30 	bl	8013f14 <f_close>
        g_current_file_handle = NULL;
 80010b4:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <_ensure_file_closed+0x38>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
        memset(g_current_open_file, 0, sizeof(g_current_open_file));
 80010ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010be:	2100      	movs	r1, #0
 80010c0:	4803      	ldr	r0, [pc, #12]	@ (80010d0 <_ensure_file_closed+0x3c>)
 80010c2:	f016 fb71 	bl	80177a8 <memset>
    }
}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000348 	.word	0x20000348
 80010d0:	2000034c 	.word	0x2000034c
 80010d4:	08018ff0 	.word	0x08018ff0

080010d8 <_register_file_opened>:

static void _register_file_opened(FIL* file_handle, const char* filename) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
    g_current_file_handle = file_handle;
 80010e2:	4a08      	ldr	r2, [pc, #32]	@ (8001104 <_register_file_opened+0x2c>)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6013      	str	r3, [r2, #0]
    strncpy(g_current_open_file, filename, sizeof(g_current_open_file) - 1);
 80010e8:	22ff      	movs	r2, #255	@ 0xff
 80010ea:	6839      	ldr	r1, [r7, #0]
 80010ec:	4806      	ldr	r0, [pc, #24]	@ (8001108 <_register_file_opened+0x30>)
 80010ee:	f016 fb63 	bl	80177b8 <strncpy>
    g_current_open_file[sizeof(g_current_open_file) - 1] = '\0';
 80010f2:	4b05      	ldr	r3, [pc, #20]	@ (8001108 <_register_file_opened+0x30>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000348 	.word	0x20000348
 8001108:	2000034c 	.word	0x2000034c

0800110c <_register_file_closed>:

static void _register_file_closed(void) {
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
    g_current_file_handle = NULL;
 8001110:	4b05      	ldr	r3, [pc, #20]	@ (8001128 <_register_file_closed+0x1c>)
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
    memset(g_current_open_file, 0, sizeof(g_current_open_file));
 8001116:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800111a:	2100      	movs	r1, #0
 800111c:	4803      	ldr	r0, [pc, #12]	@ (800112c <_register_file_closed+0x20>)
 800111e:	f016 fb43 	bl	80177a8 <memset>
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20000348 	.word	0x20000348
 800112c:	2000034c 	.word	0x2000034c

08001130 <SDStorage_Init>:
static int _create_log_directory(void);
static int _generate_log_filename(char* filename, size_t max_len);
// static uint32_t _get_current_timestamp(void); - unused function removed

int SDStorage_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b088      	sub	sp, #32
 8001134:	af02      	add	r7, sp, #8
#ifdef STM32F746xx
    // STM32 ÌôòÍ≤Ω: FatFs Ï¥àÍ∏∞Ìôî Î∞è ÏßÑÎã®
    LOG_INFO("[SDStorage] Starting SD card initialization...");
 8001136:	49b0      	ldr	r1, [pc, #704]	@ (80013f8 <SDStorage_Init+0x2c8>)
 8001138:	2001      	movs	r0, #1
 800113a:	f004 f96f 	bl	800541c <LOGGER_SendFormatted>
    
    // Ï¥àÍ∏∞Ìôî Ïãú ÌååÏùº Îã´Í∏∞ Î≥¥Ïû•
    _ensure_file_closed();
 800113e:	f7ff ffa9 	bl	8001094 <_ensure_file_closed>
    
    // 1. ÌïòÎìúÏõ®Ïñ¥ ÏÉÅÌÉú ÏßÑÎã® Î∞è TRANSFER ÏÉÅÌÉúÍπåÏßÄ ÎåÄÍ∏∞
    extern SD_HandleTypeDef hsd1;
    HAL_SD_CardStateTypeDef card_state = HAL_SD_GetCardState(&hsd1);
 8001142:	48ae      	ldr	r0, [pc, #696]	@ (80013fc <SDStorage_Init+0x2cc>)
 8001144:	f00c f8f6 	bl	800d334 <HAL_SD_GetCardState>
 8001148:	6178      	str	r0, [r7, #20]
    LOG_INFO("[SDStorage] Initial SD card state: %d", card_state);
 800114a:	697a      	ldr	r2, [r7, #20]
 800114c:	49ac      	ldr	r1, [pc, #688]	@ (8001400 <SDStorage_Init+0x2d0>)
 800114e:	2001      	movs	r0, #1
 8001150:	f004 f964 	bl	800541c <LOGGER_SendFormatted>
    
    // SD Ïπ¥ÎìúÍ∞Ä TRANSFER ÏÉÅÌÉúÍ∞Ä Îê† ÎïåÍπåÏßÄ ÎåÄÍ∏∞ (ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Ìå®ÌÑ¥)
    int wait_count = 0;
 8001154:	2300      	movs	r3, #0
 8001156:	613b      	str	r3, [r7, #16]
    while (card_state != HAL_SD_CARD_TRANSFER && wait_count < 50) {  // ÏµúÎåÄ 5Ï¥à ÎåÄÍ∏∞
 8001158:	e010      	b.n	800117c <SDStorage_Init+0x4c>
        LOG_INFO("[SDStorage] Waiting for SD card TRANSFER state... (attempt %d)", wait_count + 1);
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	3301      	adds	r3, #1
 800115e:	461a      	mov	r2, r3
 8001160:	49a8      	ldr	r1, [pc, #672]	@ (8001404 <SDStorage_Init+0x2d4>)
 8001162:	2001      	movs	r0, #1
 8001164:	f004 f95a 	bl	800541c <LOGGER_SendFormatted>
        HAL_Delay(100);
 8001168:	2064      	movs	r0, #100	@ 0x64
 800116a:	f004 ff4d 	bl	8006008 <HAL_Delay>
        card_state = HAL_SD_GetCardState(&hsd1);
 800116e:	48a3      	ldr	r0, [pc, #652]	@ (80013fc <SDStorage_Init+0x2cc>)
 8001170:	f00c f8e0 	bl	800d334 <HAL_SD_GetCardState>
 8001174:	6178      	str	r0, [r7, #20]
        wait_count++;
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	3301      	adds	r3, #1
 800117a:	613b      	str	r3, [r7, #16]
    while (card_state != HAL_SD_CARD_TRANSFER && wait_count < 50) {  // ÏµúÎåÄ 5Ï¥à ÎåÄÍ∏∞
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	2b04      	cmp	r3, #4
 8001180:	d002      	beq.n	8001188 <SDStorage_Init+0x58>
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	2b31      	cmp	r3, #49	@ 0x31
 8001186:	dde8      	ble.n	800115a <SDStorage_Init+0x2a>
    }
    
    if (card_state == HAL_SD_CARD_TRANSFER) {
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	2b04      	cmp	r3, #4
 800118c:	d128      	bne.n	80011e0 <SDStorage_Init+0xb0>
        LOG_INFO("[SDStorage] ‚úÖ SD card reached TRANSFER state successfully");
 800118e:	499e      	ldr	r1, [pc, #632]	@ (8001408 <SDStorage_Init+0x2d8>)
 8001190:	2001      	movs	r0, #1
 8001192:	f004 f943 	bl	800541c <LOGGER_SendFormatted>
        
        // SDMMC ÏóêÎü¨ ÏΩîÎìú ÏÉÅÏÑ∏ Ï≤¥ÌÅ¨ (ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Ìå®ÌÑ¥)
        if (hsd1.ErrorCode != HAL_SD_ERROR_NONE) {
 8001196:	4b99      	ldr	r3, [pc, #612]	@ (80013fc <SDStorage_Init+0x2cc>)
 8001198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800119a:	2b00      	cmp	r3, #0
 800119c:	d02f      	beq.n	80011fe <SDStorage_Init+0xce>
            LOG_WARN("[SDStorage] SDMMC ErrorCode detected: 0x%08X", hsd1.ErrorCode);
 800119e:	4b97      	ldr	r3, [pc, #604]	@ (80013fc <SDStorage_Init+0x2cc>)
 80011a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011a2:	461a      	mov	r2, r3
 80011a4:	4999      	ldr	r1, [pc, #612]	@ (800140c <SDStorage_Init+0x2dc>)
 80011a6:	2002      	movs	r0, #2
 80011a8:	f004 f938 	bl	800541c <LOGGER_SendFormatted>
            
            if (hsd1.ErrorCode & SDMMC_ERROR_TX_UNDERRUN) {
 80011ac:	4b93      	ldr	r3, [pc, #588]	@ (80013fc <SDStorage_Init+0x2cc>)
 80011ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011b0:	f003 0310 	and.w	r3, r3, #16
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d003      	beq.n	80011c0 <SDStorage_Init+0x90>
                LOG_WARN("[SDStorage] TX_UNDERRUN detected - clock may be too fast");
 80011b8:	4995      	ldr	r1, [pc, #596]	@ (8001410 <SDStorage_Init+0x2e0>)
 80011ba:	2002      	movs	r0, #2
 80011bc:	f004 f92e 	bl	800541c <LOGGER_SendFormatted>
            }
            if (hsd1.ErrorCode & SDMMC_ERROR_DATA_CRC_FAIL) {
 80011c0:	4b8e      	ldr	r3, [pc, #568]	@ (80013fc <SDStorage_Init+0x2cc>)
 80011c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011c4:	f003 0302 	and.w	r3, r3, #2
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d005      	beq.n	80011d8 <SDStorage_Init+0xa8>
                LOG_WARN("[SDStorage] CRC_FAIL detected - cache issue possible");
 80011cc:	4991      	ldr	r1, [pc, #580]	@ (8001414 <SDStorage_Init+0x2e4>)
 80011ce:	2002      	movs	r0, #2
 80011d0:	f004 f924 	bl	800541c <LOGGER_SendFormatted>
                SCB_CleanInvalidateDCache();
 80011d4:	f7ff ff22 	bl	800101c <SCB_CleanInvalidateDCache>
            }
            
            // ÏóêÎü¨ ÏΩîÎìú ÌÅ¥Î¶¨Ïñ¥
            hsd1.ErrorCode = HAL_SD_ERROR_NONE;
 80011d8:	4b88      	ldr	r3, [pc, #544]	@ (80013fc <SDStorage_Init+0x2cc>)
 80011da:	2200      	movs	r2, #0
 80011dc:	639a      	str	r2, [r3, #56]	@ 0x38
 80011de:	e00e      	b.n	80011fe <SDStorage_Init+0xce>
        }
    } else {
        LOG_ERROR("[SDStorage] ‚ùå SD card failed to reach TRANSFER state (state: %d)", card_state);
 80011e0:	697a      	ldr	r2, [r7, #20]
 80011e2:	498d      	ldr	r1, [pc, #564]	@ (8001418 <SDStorage_Init+0x2e8>)
 80011e4:	2003      	movs	r0, #3
 80011e6:	f004 f919 	bl	800541c <LOGGER_SendFormatted>
        LOG_ERROR("[SDStorage] SDMMC ErrorCode: 0x%08X", hsd1.ErrorCode);
 80011ea:	4b84      	ldr	r3, [pc, #528]	@ (80013fc <SDStorage_Init+0x2cc>)
 80011ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011ee:	461a      	mov	r2, r3
 80011f0:	498a      	ldr	r1, [pc, #552]	@ (800141c <SDStorage_Init+0x2ec>)
 80011f2:	2003      	movs	r0, #3
 80011f4:	f004 f912 	bl	800541c <LOGGER_SendFormatted>
        return SDSTORAGE_ERROR;
 80011f8:	f04f 33ff 	mov.w	r3, #4294967295
 80011fc:	e199      	b.n	8001532 <SDStorage_Init+0x402>
    }
    
    DSTATUS disk_status = disk_initialize(0);
 80011fe:	2000      	movs	r0, #0
 8001200:	f010 ff16 	bl	8012030 <disk_initialize>
 8001204:	4603      	mov	r3, r0
 8001206:	71fb      	strb	r3, [r7, #7]
    LOG_INFO("[SDStorage] disk_initialize result: 0x%02X", disk_status);
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	461a      	mov	r2, r3
 800120c:	4984      	ldr	r1, [pc, #528]	@ (8001420 <SDStorage_Init+0x2f0>)
 800120e:	2001      	movs	r0, #1
 8001210:	f004 f904 	bl	800541c <LOGGER_SendFormatted>
    
    // disk_initialize Ïã§Ìå® Ïãú Ï°∞Í∏∞ Ï¢ÖÎ£å (Î∏îÎ°úÌÇπ Î∞©ÏßÄ)
    if (disk_status != 0) {
 8001214:	79fb      	ldrb	r3, [r7, #7]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d00a      	beq.n	8001230 <SDStorage_Init+0x100>
        LOG_ERROR("[SDStorage] disk_initialize failed - SD card not ready");
 800121a:	4982      	ldr	r1, [pc, #520]	@ (8001424 <SDStorage_Init+0x2f4>)
 800121c:	2003      	movs	r0, #3
 800121e:	f004 f8fd 	bl	800541c <LOGGER_SendFormatted>
        LOG_ERROR("[SDStorage] Possible causes: write-protected, bad card, or BSP/HAL conflict");
 8001222:	4981      	ldr	r1, [pc, #516]	@ (8001428 <SDStorage_Init+0x2f8>)
 8001224:	2003      	movs	r0, #3
 8001226:	f004 f8f9 	bl	800541c <LOGGER_SendFormatted>
        return SDSTORAGE_ERROR;
 800122a:	f04f 33ff 	mov.w	r3, #4294967295
 800122e:	e180      	b.n	8001532 <SDStorage_Init+0x402>
    }
    
    // 2. ÌååÏùºÏãúÏä§ÌÖú ÎßàÏö¥Ìä∏ ÏãúÎèÑ (ÏßÄÏó∞ ÎßàÏö¥Ìä∏Î°ú Î≥ÄÍ≤Ω - Î∏îÎ°úÌÇπ Î∞©ÏßÄ)
    LOG_INFO("[SDStorage] Using deferred mount (flag=0) to avoid blocking...");
 8001230:	497e      	ldr	r1, [pc, #504]	@ (800142c <SDStorage_Init+0x2fc>)
 8001232:	2001      	movs	r0, #1
 8001234:	f004 f8f2 	bl	800541c <LOGGER_SendFormatted>
    
    // f_mount Ìò∏Ï∂ú Ï†ÑÏóê Ï∂©Î∂ÑÌïú ÏßÄÏó∞ (SD Ïπ¥Îìú ÏïàÏ†ïÌôî)
    #ifdef STM32F746xx
    LOG_INFO("[SDStorage] Waiting for SD card stabilization (500ms)...");
 8001238:	497d      	ldr	r1, [pc, #500]	@ (8001430 <SDStorage_Init+0x300>)
 800123a:	2001      	movs	r0, #1
 800123c:	f004 f8ee 	bl	800541c <LOGGER_SendFormatted>
    HAL_Delay(500);
 8001240:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001244:	f004 fee0 	bl	8006008 <HAL_Delay>
    #endif
    
    // f_mount Î∏îÎ°úÌÇπ Î¨∏Ï†ú - ÏôÑÏ†Ñ Ïö∞Ìöå ÏãúÎèÑ
    LOG_WARN("[SDStorage] f_mount consistently blocks despite all fixes");
 8001248:	497a      	ldr	r1, [pc, #488]	@ (8001434 <SDStorage_Init+0x304>)
 800124a:	2002      	movs	r0, #2
 800124c:	f004 f8e6 	bl	800541c <LOGGER_SendFormatted>
    LOG_INFO("[SDStorage] Attempting direct file operations without f_mount...");
 8001250:	4979      	ldr	r1, [pc, #484]	@ (8001438 <SDStorage_Init+0x308>)
 8001252:	2001      	movs	r0, #1
 8001254:	f004 f8e2 	bl	800541c <LOGGER_SendFormatted>
    LOG_INFO("[SDStorage] Some FatFs implementations support auto-mount on first file access");
 8001258:	4978      	ldr	r1, [pc, #480]	@ (800143c <SDStorage_Init+0x30c>)
 800125a:	2001      	movs	r0, #1
 800125c:	f004 f8de 	bl	800541c <LOGGER_SendFormatted>
    
    // f_mount Ïó¨Îü¨ Î≤à Ïû¨ÏãúÎèÑ (ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Ìå®ÌÑ¥)
    LOG_INFO("[SDStorage] Attempting f_mount with retry logic...");
 8001260:	4977      	ldr	r1, [pc, #476]	@ (8001440 <SDStorage_Init+0x310>)
 8001262:	2001      	movs	r0, #1
 8001264:	f004 f8da 	bl	800541c <LOGGER_SendFormatted>
    FRESULT mount_result = FR_DISK_ERR;  // Ï¥àÍ∏∞Í∞í
 8001268:	2301      	movs	r3, #1
 800126a:	73fb      	strb	r3, [r7, #15]
    
    for (int retry = 0; retry < 3; retry++) {
 800126c:	2300      	movs	r3, #0
 800126e:	60bb      	str	r3, [r7, #8]
 8001270:	e035      	b.n	80012de <SDStorage_Init+0x1ae>
        LOG_INFO("[SDStorage] f_mount attempt %d/3...", retry + 1);
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	3301      	adds	r3, #1
 8001276:	461a      	mov	r2, r3
 8001278:	4972      	ldr	r1, [pc, #456]	@ (8001444 <SDStorage_Init+0x314>)
 800127a:	2001      	movs	r0, #1
 800127c:	f004 f8ce 	bl	800541c <LOGGER_SendFormatted>
        mount_result = f_mount(&SDFatFS, SDPath, 1);  // Ï¶âÏãú ÎßàÏö¥Ìä∏
 8001280:	2201      	movs	r2, #1
 8001282:	4971      	ldr	r1, [pc, #452]	@ (8001448 <SDStorage_Init+0x318>)
 8001284:	4871      	ldr	r0, [pc, #452]	@ (800144c <SDStorage_Init+0x31c>)
 8001286:	f012 fa83 	bl	8013790 <f_mount>
 800128a:	4603      	mov	r3, r0
 800128c:	73fb      	strb	r3, [r7, #15]
        LOG_INFO("[SDStorage] f_mount result: %d", mount_result);
 800128e:	7bfb      	ldrb	r3, [r7, #15]
 8001290:	461a      	mov	r2, r3
 8001292:	496f      	ldr	r1, [pc, #444]	@ (8001450 <SDStorage_Init+0x320>)
 8001294:	2001      	movs	r0, #1
 8001296:	f004 f8c1 	bl	800541c <LOGGER_SendFormatted>
        
        if (mount_result == FR_OK) {
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d107      	bne.n	80012b0 <SDStorage_Init+0x180>
            LOG_INFO("[SDStorage] ‚úÖ f_mount successful on attempt %d", retry + 1);
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	3301      	adds	r3, #1
 80012a4:	461a      	mov	r2, r3
 80012a6:	496b      	ldr	r1, [pc, #428]	@ (8001454 <SDStorage_Init+0x324>)
 80012a8:	2001      	movs	r0, #1
 80012aa:	f004 f8b7 	bl	800541c <LOGGER_SendFormatted>
            break;
 80012ae:	e019      	b.n	80012e4 <SDStorage_Init+0x1b4>
        } else {
            LOG_WARN("[SDStorage] f_mount failed on attempt %d, retrying in 1000ms...", retry + 1);
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	3301      	adds	r3, #1
 80012b4:	461a      	mov	r2, r3
 80012b6:	4968      	ldr	r1, [pc, #416]	@ (8001458 <SDStorage_Init+0x328>)
 80012b8:	2002      	movs	r0, #2
 80012ba:	f004 f8af 	bl	800541c <LOGGER_SendFormatted>
            if (retry < 2) {  // ÎßàÏßÄÎßâ ÏãúÎèÑÍ∞Ä ÏïÑÎãàÎ©¥ ÎåÄÍ∏∞
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	dc09      	bgt.n	80012d8 <SDStorage_Init+0x1a8>
                // STM32F7 D-Cache ÌÅ¥Î¶¨Ïñ¥ (ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Ìå®ÌÑ¥)
                LOG_INFO("[SDStorage] Clearing D-Cache for STM32F7 compatibility...");
 80012c4:	4965      	ldr	r1, [pc, #404]	@ (800145c <SDStorage_Init+0x32c>)
 80012c6:	2001      	movs	r0, #1
 80012c8:	f004 f8a8 	bl	800541c <LOGGER_SendFormatted>
                SCB_CleanInvalidateDCache();
 80012cc:	f7ff fea6 	bl	800101c <SCB_CleanInvalidateDCache>
                HAL_Delay(1000);
 80012d0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012d4:	f004 fe98 	bl	8006008 <HAL_Delay>
    for (int retry = 0; retry < 3; retry++) {
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	3301      	adds	r3, #1
 80012dc:	60bb      	str	r3, [r7, #8]
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	ddc6      	ble.n	8001272 <SDStorage_Init+0x142>
            }
        }
    }
    
    // Ï¶âÏãú ÎßàÏö¥Ìä∏ ÏÑ±Í≥µ Ïãú Ïì∞Í∏∞ Ï§ÄÎπÑ ÏôÑÎ£å
    if (mount_result == FR_OK) {
 80012e4:	7bfb      	ldrb	r3, [r7, #15]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d103      	bne.n	80012f2 <SDStorage_Init+0x1c2>
        LOG_INFO("[SDStorage] Immediate mount successful - SD ready for write operations");
 80012ea:	495d      	ldr	r1, [pc, #372]	@ (8001460 <SDStorage_Init+0x330>)
 80012ec:	2001      	movs	r0, #1
 80012ee:	f004 f895 	bl	800541c <LOGGER_SendFormatted>
    }
    
    if (mount_result != FR_OK) {
 80012f2:	7bfb      	ldrb	r3, [r7, #15]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	f000 80f8 	beq.w	80014ea <SDStorage_Init+0x3ba>
        LOG_WARN("[SDStorage] f_mount failed with result: %d", mount_result);
 80012fa:	7bfb      	ldrb	r3, [r7, #15]
 80012fc:	461a      	mov	r2, r3
 80012fe:	4959      	ldr	r1, [pc, #356]	@ (8001464 <SDStorage_Init+0x334>)
 8001300:	2002      	movs	r0, #2
 8001302:	f004 f88b 	bl	800541c <LOGGER_SendFormatted>
        
        // SD Ïπ¥ÎìúÍ∞Ä Ïù¥ÎØ∏ Ìè¨Îß∑ÎêòÏñ¥ ÏûàÎã§Î©¥ f_mkfs ÏãúÎèÑÌïòÏßÄ ÏïäÍ≥† Îã§Î•∏ Ï†ëÍ∑ºÎ≤ï ÏÇ¨Ïö©
        if (mount_result == FR_DISK_ERR) {
 8001306:	7bfb      	ldrb	r3, [r7, #15]
 8001308:	2b01      	cmp	r3, #1
 800130a:	d12f      	bne.n	800136c <SDStorage_Init+0x23c>
            LOG_WARN("[SDStorage] FR_DISK_ERR detected - SD card may be formatted but incompatible");
 800130c:	4956      	ldr	r1, [pc, #344]	@ (8001468 <SDStorage_Init+0x338>)
 800130e:	2002      	movs	r0, #2
 8001310:	f004 f884 	bl	800541c <LOGGER_SendFormatted>
            LOG_INFO("[SDStorage] Skipping f_mkfs since SD card is already FAT32 formatted");
 8001314:	4955      	ldr	r1, [pc, #340]	@ (800146c <SDStorage_Init+0x33c>)
 8001316:	2001      	movs	r0, #1
 8001318:	f004 f880 	bl	800541c <LOGGER_SendFormatted>
            LOG_INFO("[SDStorage] Trying alternative mount approach...");
 800131c:	4954      	ldr	r1, [pc, #336]	@ (8001470 <SDStorage_Init+0x340>)
 800131e:	2001      	movs	r0, #1
 8001320:	f004 f87c 	bl	800541c <LOGGER_SendFormatted>
            
            // Îã§Î•∏ ÎßàÏö¥Ìä∏ Î∞©Ïãù ÏãúÎèÑ (ÏßÄÏó∞ ÎßàÏö¥Ìä∏)
            LOG_INFO("[SDStorage] Attempting deferred mount (flag=0)...");
 8001324:	4953      	ldr	r1, [pc, #332]	@ (8001474 <SDStorage_Init+0x344>)
 8001326:	2001      	movs	r0, #1
 8001328:	f004 f878 	bl	800541c <LOGGER_SendFormatted>
            mount_result = f_mount(&SDFatFS, SDPath, 0);
 800132c:	2200      	movs	r2, #0
 800132e:	4946      	ldr	r1, [pc, #280]	@ (8001448 <SDStorage_Init+0x318>)
 8001330:	4846      	ldr	r0, [pc, #280]	@ (800144c <SDStorage_Init+0x31c>)
 8001332:	f012 fa2d 	bl	8013790 <f_mount>
 8001336:	4603      	mov	r3, r0
 8001338:	73fb      	strb	r3, [r7, #15]
            LOG_INFO("[SDStorage] Deferred mount result: %d", mount_result);
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	461a      	mov	r2, r3
 800133e:	494e      	ldr	r1, [pc, #312]	@ (8001478 <SDStorage_Init+0x348>)
 8001340:	2001      	movs	r0, #1
 8001342:	f004 f86b 	bl	800541c <LOGGER_SendFormatted>
            
            if (mount_result == FR_OK) {
 8001346:	7bfb      	ldrb	r3, [r7, #15]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d104      	bne.n	8001356 <SDStorage_Init+0x226>
                LOG_INFO("[SDStorage] Deferred mount successful!");
 800134c:	494b      	ldr	r1, [pc, #300]	@ (800147c <SDStorage_Init+0x34c>)
 800134e:	2001      	movs	r0, #1
 8001350:	f004 f864 	bl	800541c <LOGGER_SendFormatted>
 8001354:	e0c9      	b.n	80014ea <SDStorage_Init+0x3ba>
            } else {
                LOG_ERROR("[SDStorage] Both immediate and deferred mount failed");
 8001356:	494a      	ldr	r1, [pc, #296]	@ (8001480 <SDStorage_Init+0x350>)
 8001358:	2003      	movs	r0, #3
 800135a:	f004 f85f 	bl	800541c <LOGGER_SendFormatted>
                LOG_ERROR("[SDStorage] SD card may have hardware compatibility issues");
 800135e:	4949      	ldr	r1, [pc, #292]	@ (8001484 <SDStorage_Init+0x354>)
 8001360:	2003      	movs	r0, #3
 8001362:	f004 f85b 	bl	800541c <LOGGER_SendFormatted>
                return SDSTORAGE_ERROR;
 8001366:	f04f 33ff 	mov.w	r3, #4294967295
 800136a:	e0e2      	b.n	8001532 <SDStorage_Init+0x402>
            }
        }
        else if (mount_result == FR_NOT_READY || mount_result == FR_NO_FILESYSTEM) {
 800136c:	7bfb      	ldrb	r3, [r7, #15]
 800136e:	2b03      	cmp	r3, #3
 8001370:	d003      	beq.n	800137a <SDStorage_Init+0x24a>
 8001372:	7bfb      	ldrb	r3, [r7, #15]
 8001374:	2b0d      	cmp	r3, #13
 8001376:	f040 80ae 	bne.w	80014d6 <SDStorage_Init+0x3a6>
            // ÏûëÏóÖ Î≤ÑÌçº Ìï†Îãπ (Ï†ÑÏó≠ ÎòêÎäî Ïä§ÌÉù)
            static BYTE work[_MAX_SS];
            
            // Ïã§Ï†ú f_mkfs ÏãúÎèÑ
            LOG_INFO("[SDStorage] Attempting to create filesystem with f_mkfs...");
 800137a:	4943      	ldr	r1, [pc, #268]	@ (8001488 <SDStorage_Init+0x358>)
 800137c:	2001      	movs	r0, #1
 800137e:	f004 f84d 	bl	800541c <LOGGER_SendFormatted>
            FRESULT mkfs_result = f_mkfs(SDPath, FM_ANY, 0, work, sizeof(work));
 8001382:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001386:	9300      	str	r3, [sp, #0]
 8001388:	4b40      	ldr	r3, [pc, #256]	@ (800148c <SDStorage_Init+0x35c>)
 800138a:	2200      	movs	r2, #0
 800138c:	2107      	movs	r1, #7
 800138e:	482e      	ldr	r0, [pc, #184]	@ (8001448 <SDStorage_Init+0x318>)
 8001390:	f012 fee8 	bl	8014164 <f_mkfs>
 8001394:	4603      	mov	r3, r0
 8001396:	71bb      	strb	r3, [r7, #6]
            LOG_INFO("[SDStorage] f_mkfs(FM_ANY) result: %d", mkfs_result);
 8001398:	79bb      	ldrb	r3, [r7, #6]
 800139a:	461a      	mov	r2, r3
 800139c:	493c      	ldr	r1, [pc, #240]	@ (8001490 <SDStorage_Init+0x360>)
 800139e:	2001      	movs	r0, #1
 80013a0:	f004 f83c 	bl	800541c <LOGGER_SendFormatted>
            
            if (mkfs_result != FR_OK) {
 80013a4:	79bb      	ldrb	r3, [r7, #6]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d07c      	beq.n	80014a4 <SDStorage_Init+0x374>
                // FAT32Î°ú Îã§Ïãú ÏãúÎèÑ
                LOG_INFO("[SDStorage] Retrying with explicit FAT32 format...");
 80013aa:	493a      	ldr	r1, [pc, #232]	@ (8001494 <SDStorage_Init+0x364>)
 80013ac:	2001      	movs	r0, #1
 80013ae:	f004 f835 	bl	800541c <LOGGER_SendFormatted>
                mkfs_result = f_mkfs(SDPath, FM_FAT32, 4096, work, sizeof(work));
 80013b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013b6:	9300      	str	r3, [sp, #0]
 80013b8:	4b34      	ldr	r3, [pc, #208]	@ (800148c <SDStorage_Init+0x35c>)
 80013ba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013be:	2102      	movs	r1, #2
 80013c0:	4821      	ldr	r0, [pc, #132]	@ (8001448 <SDStorage_Init+0x318>)
 80013c2:	f012 fecf 	bl	8014164 <f_mkfs>
 80013c6:	4603      	mov	r3, r0
 80013c8:	71bb      	strb	r3, [r7, #6]
                LOG_INFO("[SDStorage] f_mkfs(FM_FAT32) result: %d", mkfs_result);
 80013ca:	79bb      	ldrb	r3, [r7, #6]
 80013cc:	461a      	mov	r2, r3
 80013ce:	4932      	ldr	r1, [pc, #200]	@ (8001498 <SDStorage_Init+0x368>)
 80013d0:	2001      	movs	r0, #1
 80013d2:	f004 f823 	bl	800541c <LOGGER_SendFormatted>
                
                if (mkfs_result != FR_OK) {
 80013d6:	79bb      	ldrb	r3, [r7, #6]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d063      	beq.n	80014a4 <SDStorage_Init+0x374>
                    LOG_ERROR("[SDStorage] File system creation failed: %d", mkfs_result);
 80013dc:	79bb      	ldrb	r3, [r7, #6]
 80013de:	461a      	mov	r2, r3
 80013e0:	492e      	ldr	r1, [pc, #184]	@ (800149c <SDStorage_Init+0x36c>)
 80013e2:	2003      	movs	r0, #3
 80013e4:	f004 f81a 	bl	800541c <LOGGER_SendFormatted>
                    LOG_ERROR("[SDStorage] Possible SD card hardware issue - try different card");
 80013e8:	492d      	ldr	r1, [pc, #180]	@ (80014a0 <SDStorage_Init+0x370>)
 80013ea:	2003      	movs	r0, #3
 80013ec:	f004 f816 	bl	800541c <LOGGER_SendFormatted>
                    return SDSTORAGE_ERROR;
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295
 80013f4:	e09d      	b.n	8001532 <SDStorage_Init+0x402>
 80013f6:	bf00      	nop
 80013f8:	08019028 	.word	0x08019028
 80013fc:	20001d50 	.word	0x20001d50
 8001400:	08019058 	.word	0x08019058
 8001404:	08019080 	.word	0x08019080
 8001408:	080190c0 	.word	0x080190c0
 800140c:	080190fc 	.word	0x080190fc
 8001410:	0801912c 	.word	0x0801912c
 8001414:	08019168 	.word	0x08019168
 8001418:	080191a0 	.word	0x080191a0
 800141c:	080191e4 	.word	0x080191e4
 8001420:	08019208 	.word	0x08019208
 8001424:	08019234 	.word	0x08019234
 8001428:	0801926c 	.word	0x0801926c
 800142c:	080192b8 	.word	0x080192b8
 8001430:	080192f8 	.word	0x080192f8
 8001434:	08019334 	.word	0x08019334
 8001438:	08019370 	.word	0x08019370
 800143c:	080193b4 	.word	0x080193b4
 8001440:	08019404 	.word	0x08019404
 8001444:	08019438 	.word	0x08019438
 8001448:	20002690 	.word	0x20002690
 800144c:	20002694 	.word	0x20002694
 8001450:	0801945c 	.word	0x0801945c
 8001454:	0801947c 	.word	0x0801947c
 8001458:	080194b0 	.word	0x080194b0
 800145c:	080194f0 	.word	0x080194f0
 8001460:	0801952c 	.word	0x0801952c
 8001464:	08019574 	.word	0x08019574
 8001468:	080195a0 	.word	0x080195a0
 800146c:	080195f0 	.word	0x080195f0
 8001470:	08019638 	.word	0x08019638
 8001474:	0801966c 	.word	0x0801966c
 8001478:	080196a0 	.word	0x080196a0
 800147c:	080196c8 	.word	0x080196c8
 8001480:	080196f0 	.word	0x080196f0
 8001484:	08019728 	.word	0x08019728
 8001488:	08019764 	.word	0x08019764
 800148c:	2000044c 	.word	0x2000044c
 8001490:	080197a0 	.word	0x080197a0
 8001494:	080197c8 	.word	0x080197c8
 8001498:	080197fc 	.word	0x080197fc
 800149c:	08019824 	.word	0x08019824
 80014a0:	08019850 	.word	0x08019850
                }
            }
            
            // ÌååÏùºÏãúÏä§ÌÖú ÏÉùÏÑ± ÌõÑ Ïû¨ÎßàÏö¥Ìä∏ ÏãúÎèÑ
            mount_result = f_mount(&SDFatFS, SDPath, 1);
 80014a4:	2201      	movs	r2, #1
 80014a6:	4925      	ldr	r1, [pc, #148]	@ (800153c <SDStorage_Init+0x40c>)
 80014a8:	4825      	ldr	r0, [pc, #148]	@ (8001540 <SDStorage_Init+0x410>)
 80014aa:	f012 f971 	bl	8013790 <f_mount>
 80014ae:	4603      	mov	r3, r0
 80014b0:	73fb      	strb	r3, [r7, #15]
            LOG_INFO("[SDStorage] Re-mount after mkfs result: %d", mount_result);
 80014b2:	7bfb      	ldrb	r3, [r7, #15]
 80014b4:	461a      	mov	r2, r3
 80014b6:	4923      	ldr	r1, [pc, #140]	@ (8001544 <SDStorage_Init+0x414>)
 80014b8:	2001      	movs	r0, #1
 80014ba:	f003 ffaf 	bl	800541c <LOGGER_SendFormatted>
            
            if (mount_result != FR_OK) {
 80014be:	7bfb      	ldrb	r3, [r7, #15]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d011      	beq.n	80014e8 <SDStorage_Init+0x3b8>
                LOG_ERROR("[SDStorage] Re-mount failed after mkfs: %d", mount_result);
 80014c4:	7bfb      	ldrb	r3, [r7, #15]
 80014c6:	461a      	mov	r2, r3
 80014c8:	491f      	ldr	r1, [pc, #124]	@ (8001548 <SDStorage_Init+0x418>)
 80014ca:	2003      	movs	r0, #3
 80014cc:	f003 ffa6 	bl	800541c <LOGGER_SendFormatted>
                return SDSTORAGE_ERROR;
 80014d0:	f04f 33ff 	mov.w	r3, #4294967295
 80014d4:	e02d      	b.n	8001532 <SDStorage_Init+0x402>
            }
        } else {
            LOG_ERROR("[SDStorage] Mount failed with unrecoverable error: %d", mount_result);
 80014d6:	7bfb      	ldrb	r3, [r7, #15]
 80014d8:	461a      	mov	r2, r3
 80014da:	491c      	ldr	r1, [pc, #112]	@ (800154c <SDStorage_Init+0x41c>)
 80014dc:	2003      	movs	r0, #3
 80014de:	f003 ff9d 	bl	800541c <LOGGER_SendFormatted>
            return SDSTORAGE_ERROR;
 80014e2:	f04f 33ff 	mov.w	r3, #4294967295
 80014e6:	e024      	b.n	8001532 <SDStorage_Init+0x402>
        else if (mount_result == FR_NOT_READY || mount_result == FR_NO_FILESYSTEM) {
 80014e8:	bf00      	nop
        }
    }
    
    LOG_INFO("[SDStorage] File system mount successful");
 80014ea:	4919      	ldr	r1, [pc, #100]	@ (8001550 <SDStorage_Init+0x420>)
 80014ec:	2001      	movs	r0, #1
 80014ee:	f003 ff95 	bl	800541c <LOGGER_SendFormatted>
#endif

    // FatFs ÎßàÏö¥Ìä∏ ÏÑ±Í≥µ ÌôïÏù∏Îê®
    
    // ÎîîÎ†âÌÜ†Î¶¨ ÏÉùÏÑ± ÏãúÎèÑ
    LOG_INFO("[SDStorage] Creating log directory...");
 80014f2:	4918      	ldr	r1, [pc, #96]	@ (8001554 <SDStorage_Init+0x424>)
 80014f4:	2001      	movs	r0, #1
 80014f6:	f003 ff91 	bl	800541c <LOGGER_SendFormatted>
    int dir_result = _create_log_directory();
 80014fa:	f000 fb51 	bl	8001ba0 <_create_log_directory>
 80014fe:	6038      	str	r0, [r7, #0]
    g_directory_available = (dir_result == SDSTORAGE_OK);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	2b00      	cmp	r3, #0
 8001504:	bf0c      	ite	eq
 8001506:	2301      	moveq	r3, #1
 8001508:	2300      	movne	r3, #0
 800150a:	b2da      	uxtb	r2, r3
 800150c:	4b12      	ldr	r3, [pc, #72]	@ (8001558 <SDStorage_Init+0x428>)
 800150e:	701a      	strb	r2, [r3, #0]
    
    g_sd_ready = true;
 8001510:	4b12      	ldr	r3, [pc, #72]	@ (800155c <SDStorage_Init+0x42c>)
 8001512:	2201      	movs	r2, #1
 8001514:	701a      	strb	r2, [r3, #0]
    g_current_log_size = 0;
 8001516:	4b12      	ldr	r3, [pc, #72]	@ (8001560 <SDStorage_Init+0x430>)
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
    memset(g_current_log_file, 0, sizeof(g_current_log_file));
 800151c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001520:	2100      	movs	r1, #0
 8001522:	4810      	ldr	r0, [pc, #64]	@ (8001564 <SDStorage_Init+0x434>)
 8001524:	f016 f940 	bl	80177a8 <memset>
    
    LOG_INFO("[SDStorage] Initialization completed successfully");
 8001528:	490f      	ldr	r1, [pc, #60]	@ (8001568 <SDStorage_Init+0x438>)
 800152a:	2001      	movs	r0, #1
 800152c:	f003 ff76 	bl	800541c <LOGGER_SendFormatted>
    return SDSTORAGE_OK;
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	20002690 	.word	0x20002690
 8001540:	20002694 	.word	0x20002694
 8001544:	08019894 	.word	0x08019894
 8001548:	080198c0 	.word	0x080198c0
 800154c:	080198ec 	.word	0x080198ec
 8001550:	08019924 	.word	0x08019924
 8001554:	08019950 	.word	0x08019950
 8001558:	20000344 	.word	0x20000344
 800155c:	2000023c 	.word	0x2000023c
 8001560:	20000340 	.word	0x20000340
 8001564:	20000240 	.word	0x20000240
 8001568:	08019978 	.word	0x08019978

0800156c <SDStorage_WriteLog>:

int SDStorage_WriteLog(const void* data, size_t size)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	f5ad 6d8b 	sub.w	sp, sp, #1112	@ 0x458
 8001572:	af02      	add	r7, sp, #8
 8001574:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001578:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 800157c:	6018      	str	r0, [r3, #0]
 800157e:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001582:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8001586:	6019      	str	r1, [r3, #0]
    if (!g_sd_ready) {
 8001588:	4b90      	ldr	r3, [pc, #576]	@ (80017cc <SDStorage_WriteLog+0x260>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	f083 0301 	eor.w	r3, r3, #1
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d002      	beq.n	800159c <SDStorage_WriteLog+0x30>
        return SDSTORAGE_NOT_READY;
 8001596:	f06f 0301 	mvn.w	r3, #1
 800159a:	e23c      	b.n	8001a16 <SDStorage_WriteLog+0x4aa>
    }
    
    if (data == NULL || size == 0) {
 800159c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80015a0:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d006      	beq.n	80015b8 <SDStorage_WriteLog+0x4c>
 80015aa:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80015ae:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d102      	bne.n	80015be <SDStorage_WriteLog+0x52>
        return SDSTORAGE_INVALID_PARAM;
 80015b8:	f06f 0304 	mvn.w	r3, #4
 80015bc:	e22b      	b.n	8001a16 <SDStorage_WriteLog+0x4aa>
    }
    
    // ÏÉà Î°úÍ∑∏ ÌååÏùºÏù¥ ÌïÑÏöîÌïú Í≤ΩÏö∞ ÏÉùÏÑ±
    if (strlen(g_current_log_file) == 0 || 
 80015be:	4b84      	ldr	r3, [pc, #528]	@ (80017d0 <SDStorage_WriteLog+0x264>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d00a      	beq.n	80015dc <SDStorage_WriteLog+0x70>
        g_current_log_size + size > SDSTORAGE_MAX_LOG_SIZE) {
 80015c6:	4b83      	ldr	r3, [pc, #524]	@ (80017d4 <SDStorage_WriteLog+0x268>)
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80015ce:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4413      	add	r3, r2
    if (strlen(g_current_log_file) == 0 || 
 80015d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80015da:	d907      	bls.n	80015ec <SDStorage_WriteLog+0x80>
        if (SDStorage_CreateNewLogFile() != SDSTORAGE_OK) {
 80015dc:	f000 fa3a 	bl	8001a54 <SDStorage_CreateNewLogFile>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d002      	beq.n	80015ec <SDStorage_WriteLog+0x80>
            return SDSTORAGE_FILE_ERROR;
 80015e6:	f06f 0302 	mvn.w	r3, #2
 80015ea:	e214      	b.n	8001a16 <SDStorage_WriteLog+0x4aa>

#ifdef STM32F746xx
    // STM32 ÌôòÍ≤Ω: ÏïàÏ†ïÏ†ÅÏù∏ Ïó¥Í∏∞-Ïì∞Í∏∞-Îã´Í∏∞ Î∞©Ïãù
    
    // Î°úÍ∑∏ ÌååÏùºÎ™ÖÏù¥ ÏóÜÏúºÎ©¥ ÏÉùÏÑ±
    if (strlen(g_current_log_file) == 0) {
 80015ec:	4b78      	ldr	r3, [pc, #480]	@ (80017d0 <SDStorage_WriteLog+0x264>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d10e      	bne.n	8001612 <SDStorage_WriteLog+0xa6>
        if (_generate_log_filename(g_current_log_file, sizeof(g_current_log_file)) != SDSTORAGE_OK) {
 80015f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015f8:	4875      	ldr	r0, [pc, #468]	@ (80017d0 <SDStorage_WriteLog+0x264>)
 80015fa:	f000 fb33 	bl	8001c64 <_generate_log_filename>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d006      	beq.n	8001612 <SDStorage_WriteLog+0xa6>
            LOG_ERROR("[SDStorage] Failed to generate log filename");
 8001604:	4974      	ldr	r1, [pc, #464]	@ (80017d8 <SDStorage_WriteLog+0x26c>)
 8001606:	2003      	movs	r0, #3
 8001608:	f003 ff08 	bl	800541c <LOGGER_SendFormatted>
            return SDSTORAGE_ERROR;
 800160c:	f04f 33ff 	mov.w	r3, #4294967295
 8001610:	e201      	b.n	8001a16 <SDStorage_WriteLog+0x4aa>
        }
    }
    
    // SD Ïπ¥Îìú ÏÉÅÌÉú Î≥ÄÌôîÏóê robustÌïú Î∞©Ïãù: Îß§Î≤à Ïó¥Í≥† Îã´Í∏∞
    FIL temp_file;
    memset(&temp_file, 0, sizeof(temp_file));
 8001612:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8001616:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800161a:	2100      	movs	r1, #0
 800161c:	4618      	mov	r0, r3
 800161e:	f016 f8c3 	bl	80177a8 <memset>
    
    // ÌååÏùº Îã´Í∏∞ Î≥¥Ïû•: Ïù¥Ï†ÑÏóê Ïó¥Î¶∞ ÌååÏùºÏù¥ ÏûàÏúºÎ©¥ Í∞ïÏ†úÎ°ú Îã´Í∏∞
    _ensure_file_closed();
 8001622:	f7ff fd37 	bl	8001094 <_ensure_file_closed>
    
    // ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Î∞©Ïãù: ÎîîÏä§ÌÅ¨ ÏÉÅÌÉú Î®ºÏ†Ä ÌôïÏù∏
    DSTATUS current_disk_stat = disk_status(0);
 8001626:	2000      	movs	r0, #0
 8001628:	f010 fce8 	bl	8011ffc <disk_status>
 800162c:	4603      	mov	r3, r0
 800162e:	f887 344e 	strb.w	r3, [r7, #1102]	@ 0x44e
    if (current_disk_stat != 0) {
 8001632:	f897 344e 	ldrb.w	r3, [r7, #1102]	@ 0x44e
 8001636:	2b00      	cmp	r3, #0
 8001638:	d01a      	beq.n	8001670 <SDStorage_WriteLog+0x104>
        LOG_WARN("[SDStorage] Disk not ready (%d), reinitializing...", current_disk_stat);
 800163a:	f897 344e 	ldrb.w	r3, [r7, #1102]	@ 0x44e
 800163e:	461a      	mov	r2, r3
 8001640:	4966      	ldr	r1, [pc, #408]	@ (80017dc <SDStorage_WriteLog+0x270>)
 8001642:	2002      	movs	r0, #2
 8001644:	f003 feea 	bl	800541c <LOGGER_SendFormatted>
        DSTATUS init_result = disk_initialize(0);
 8001648:	2000      	movs	r0, #0
 800164a:	f010 fcf1 	bl	8012030 <disk_initialize>
 800164e:	4603      	mov	r3, r0
 8001650:	f887 344d 	strb.w	r3, [r7, #1101]	@ 0x44d
        if (init_result != 0) {
 8001654:	f897 344d 	ldrb.w	r3, [r7, #1101]	@ 0x44d
 8001658:	2b00      	cmp	r3, #0
 800165a:	d009      	beq.n	8001670 <SDStorage_WriteLog+0x104>
            LOG_ERROR("[SDStorage] Disk reinitialization failed: %d", init_result);
 800165c:	f897 344d 	ldrb.w	r3, [r7, #1101]	@ 0x44d
 8001660:	461a      	mov	r2, r3
 8001662:	495f      	ldr	r1, [pc, #380]	@ (80017e0 <SDStorage_WriteLog+0x274>)
 8001664:	2003      	movs	r0, #3
 8001666:	f003 fed9 	bl	800541c <LOGGER_SendFormatted>
            return SDSTORAGE_NOT_READY;
 800166a:	f06f 0301 	mvn.w	r3, #1
 800166e:	e1d2      	b.n	8001a16 <SDStorage_WriteLog+0x4aa>
        }
    }
    
    // ÌååÏùº Ïó¥Í∏∞ (ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Î∞©Ïãù: Îã®Í≥ÑÏ†Å ÏãúÎèÑ)
    FRESULT open_result = f_open(&temp_file, g_current_log_file, FA_OPEN_APPEND | FA_WRITE);
 8001670:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8001674:	2232      	movs	r2, #50	@ 0x32
 8001676:	4956      	ldr	r1, [pc, #344]	@ (80017d0 <SDStorage_WriteLog+0x264>)
 8001678:	4618      	mov	r0, r3
 800167a:	f012 f8cd 	bl	8013818 <f_open>
 800167e:	4603      	mov	r3, r0
 8001680:	f887 344f 	strb.w	r3, [r7, #1103]	@ 0x44f
    
    // ÌååÏùº Ïó¥Í∏∞ ÏÑ±Í≥µ Ïãú Ï∂îÏ†Å Îì±Î°ù
    if (open_result == FR_OK) {
 8001684:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 8001688:	2b00      	cmp	r3, #0
 800168a:	d10a      	bne.n	80016a2 <SDStorage_WriteLog+0x136>
        _register_file_opened(&temp_file, g_current_log_file);
 800168c:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8001690:	494f      	ldr	r1, [pc, #316]	@ (80017d0 <SDStorage_WriteLog+0x264>)
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff fd20 	bl	80010d8 <_register_file_opened>
        LOG_DEBUG("[SDStorage] File opened and registered: %s", g_current_log_file);
 8001698:	4a4d      	ldr	r2, [pc, #308]	@ (80017d0 <SDStorage_WriteLog+0x264>)
 800169a:	4952      	ldr	r1, [pc, #328]	@ (80017e4 <SDStorage_WriteLog+0x278>)
 800169c:	2000      	movs	r0, #0
 800169e:	f003 febd 	bl	800541c <LOGGER_SendFormatted>
    }
    
    // f_open Ïã§Ìå® Ïãú ÏÑ±Í≥µ ÌîÑÎ°úÏ†ùÌä∏ Î∞©ÏãùÏùò Î≥µÍµ¨ Î°úÏßÅ
    if (open_result != FR_OK) {
 80016a2:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	f000 80b0 	beq.w	800180c <SDStorage_WriteLog+0x2a0>
        LOG_WARN("[SDStorage] f_open failed (%d), trying recovery...", open_result);
 80016ac:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 80016b0:	461a      	mov	r2, r3
 80016b2:	494d      	ldr	r1, [pc, #308]	@ (80017e8 <SDStorage_WriteLog+0x27c>)
 80016b4:	2002      	movs	r0, #2
 80016b6:	f003 feb1 	bl	800541c <LOGGER_SendFormatted>
        
        // 1Îã®Í≥Ñ: ÎßàÏö¥Ìä∏ Ïû¨ÏãúÎèÑ
        f_mount(NULL, SDPath, 0);  // Ïñ∏ÎßàÏö¥Ìä∏
 80016ba:	2200      	movs	r2, #0
 80016bc:	494b      	ldr	r1, [pc, #300]	@ (80017ec <SDStorage_WriteLog+0x280>)
 80016be:	2000      	movs	r0, #0
 80016c0:	f012 f866 	bl	8013790 <f_mount>
        HAL_Delay(200);
 80016c4:	20c8      	movs	r0, #200	@ 0xc8
 80016c6:	f004 fc9f 	bl	8006008 <HAL_Delay>
        FRESULT remount_result = f_mount(&SDFatFS, SDPath, 1);  // Í∞ïÏ†ú Ïû¨ÎßàÏö¥Ìä∏
 80016ca:	2201      	movs	r2, #1
 80016cc:	4947      	ldr	r1, [pc, #284]	@ (80017ec <SDStorage_WriteLog+0x280>)
 80016ce:	4848      	ldr	r0, [pc, #288]	@ (80017f0 <SDStorage_WriteLog+0x284>)
 80016d0:	f012 f85e 	bl	8013790 <f_mount>
 80016d4:	4603      	mov	r3, r0
 80016d6:	f887 344c 	strb.w	r3, [r7, #1100]	@ 0x44c
        
        if (remount_result == FR_OK) {
 80016da:	f897 344c 	ldrb.w	r3, [r7, #1100]	@ 0x44c
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d117      	bne.n	8001712 <SDStorage_WriteLog+0x1a6>
            // Ïû¨ÎßàÏö¥Ìä∏ ÏÑ±Í≥µ ÌõÑ Îã§Ïãú ÌååÏùº Ïó¥Í∏∞ ÏãúÎèÑ
            open_result = f_open(&temp_file, g_current_log_file, FA_OPEN_APPEND | FA_WRITE);
 80016e2:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80016e6:	2232      	movs	r2, #50	@ 0x32
 80016e8:	4939      	ldr	r1, [pc, #228]	@ (80017d0 <SDStorage_WriteLog+0x264>)
 80016ea:	4618      	mov	r0, r3
 80016ec:	f012 f894 	bl	8013818 <f_open>
 80016f0:	4603      	mov	r3, r0
 80016f2:	f887 344f 	strb.w	r3, [r7, #1103]	@ 0x44f
            if (open_result == FR_OK) {
 80016f6:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d109      	bne.n	8001712 <SDStorage_WriteLog+0x1a6>
                _register_file_opened(&temp_file, g_current_log_file);
 80016fe:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8001702:	4933      	ldr	r1, [pc, #204]	@ (80017d0 <SDStorage_WriteLog+0x264>)
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff fce7 	bl	80010d8 <_register_file_opened>
                LOG_INFO("[SDStorage] File opened after remount recovery");
 800170a:	493a      	ldr	r1, [pc, #232]	@ (80017f4 <SDStorage_WriteLog+0x288>)
 800170c:	2001      	movs	r0, #1
 800170e:	f003 fe85 	bl	800541c <LOGGER_SendFormatted>
            }
        }
        
        // 2Îã®Í≥Ñ: Ïó¨Ï†ÑÌûà Ïã§Ìå®ÌïòÎ©¥ f_mkfs ÏãúÎèÑ
        if (open_result != FR_OK) {
 8001712:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 8001716:	2b00      	cmp	r3, #0
 8001718:	d049      	beq.n	80017ae <SDStorage_WriteLog+0x242>
            LOG_WARN("[SDStorage] File still failed, trying f_mkfs recovery...");
 800171a:	4937      	ldr	r1, [pc, #220]	@ (80017f8 <SDStorage_WriteLog+0x28c>)
 800171c:	2002      	movs	r0, #2
 800171e:	f003 fe7d 	bl	800541c <LOGGER_SendFormatted>
            static BYTE work[4096];
            FRESULT mkfs_result = f_mkfs(SDPath, FM_ANY, 0, work, sizeof(work));
 8001722:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	4b34      	ldr	r3, [pc, #208]	@ (80017fc <SDStorage_WriteLog+0x290>)
 800172a:	2200      	movs	r2, #0
 800172c:	2107      	movs	r1, #7
 800172e:	482f      	ldr	r0, [pc, #188]	@ (80017ec <SDStorage_WriteLog+0x280>)
 8001730:	f012 fd18 	bl	8014164 <f_mkfs>
 8001734:	4603      	mov	r3, r0
 8001736:	f887 344b 	strb.w	r3, [r7, #1099]	@ 0x44b
            
            if (mkfs_result == FR_OK) {
 800173a:	f897 344b 	ldrb.w	r3, [r7, #1099]	@ 0x44b
 800173e:	2b00      	cmp	r3, #0
 8001740:	d135      	bne.n	80017ae <SDStorage_WriteLog+0x242>
                LOG_INFO("[SDStorage] f_mkfs successful, remounting...");
 8001742:	492f      	ldr	r1, [pc, #188]	@ (8001800 <SDStorage_WriteLog+0x294>)
 8001744:	2001      	movs	r0, #1
 8001746:	f003 fe69 	bl	800541c <LOGGER_SendFormatted>
                f_mount(NULL, SDPath, 0);
 800174a:	2200      	movs	r2, #0
 800174c:	4927      	ldr	r1, [pc, #156]	@ (80017ec <SDStorage_WriteLog+0x280>)
 800174e:	2000      	movs	r0, #0
 8001750:	f012 f81e 	bl	8013790 <f_mount>
                HAL_Delay(500);
 8001754:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001758:	f004 fc56 	bl	8006008 <HAL_Delay>
                remount_result = f_mount(&SDFatFS, SDPath, 1);
 800175c:	2201      	movs	r2, #1
 800175e:	4923      	ldr	r1, [pc, #140]	@ (80017ec <SDStorage_WriteLog+0x280>)
 8001760:	4823      	ldr	r0, [pc, #140]	@ (80017f0 <SDStorage_WriteLog+0x284>)
 8001762:	f012 f815 	bl	8013790 <f_mount>
 8001766:	4603      	mov	r3, r0
 8001768:	f887 344c 	strb.w	r3, [r7, #1100]	@ 0x44c
                
                if (remount_result == FR_OK) {
 800176c:	f897 344c 	ldrb.w	r3, [r7, #1100]	@ 0x44c
 8001770:	2b00      	cmp	r3, #0
 8001772:	d11c      	bne.n	80017ae <SDStorage_WriteLog+0x242>
                    // ÌååÏùºÎ™Ö Ïû¨ÏÉùÏÑ± (mkfs ÌõÑ ÌååÏùºÏù¥ ÏÇ¨ÎùºÏ°åÏúºÎØÄÎ°ú)
                    _generate_log_filename(g_current_log_file, sizeof(g_current_log_file));
 8001774:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001778:	4815      	ldr	r0, [pc, #84]	@ (80017d0 <SDStorage_WriteLog+0x264>)
 800177a:	f000 fa73 	bl	8001c64 <_generate_log_filename>
                    open_result = f_open(&temp_file, g_current_log_file, FA_CREATE_ALWAYS | FA_WRITE);
 800177e:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8001782:	220a      	movs	r2, #10
 8001784:	4912      	ldr	r1, [pc, #72]	@ (80017d0 <SDStorage_WriteLog+0x264>)
 8001786:	4618      	mov	r0, r3
 8001788:	f012 f846 	bl	8013818 <f_open>
 800178c:	4603      	mov	r3, r0
 800178e:	f887 344f 	strb.w	r3, [r7, #1103]	@ 0x44f
                    if (open_result == FR_OK) {
 8001792:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 8001796:	2b00      	cmp	r3, #0
 8001798:	d109      	bne.n	80017ae <SDStorage_WriteLog+0x242>
                        _register_file_opened(&temp_file, g_current_log_file);
 800179a:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 800179e:	490c      	ldr	r1, [pc, #48]	@ (80017d0 <SDStorage_WriteLog+0x264>)
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff fc99 	bl	80010d8 <_register_file_opened>
                        LOG_INFO("[SDStorage] File created after f_mkfs recovery");
 80017a6:	4917      	ldr	r1, [pc, #92]	@ (8001804 <SDStorage_WriteLog+0x298>)
 80017a8:	2001      	movs	r0, #1
 80017aa:	f003 fe37 	bl	800541c <LOGGER_SendFormatted>
                }
            }
        }
        
        // Î™®Îì† Î≥µÍµ¨ ÏãúÎèÑ Ïã§Ìå®
        if (open_result != FR_OK) {
 80017ae:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d02a      	beq.n	800180c <SDStorage_WriteLog+0x2a0>
            LOG_ERROR("[SDStorage] All recovery attempts failed: %d", open_result);
 80017b6:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 80017ba:	461a      	mov	r2, r3
 80017bc:	4912      	ldr	r1, [pc, #72]	@ (8001808 <SDStorage_WriteLog+0x29c>)
 80017be:	2003      	movs	r0, #3
 80017c0:	f003 fe2c 	bl	800541c <LOGGER_SendFormatted>
            return SDSTORAGE_FILE_ERROR;
 80017c4:	f06f 0302 	mvn.w	r3, #2
 80017c8:	e125      	b.n	8001a16 <SDStorage_WriteLog+0x4aa>
 80017ca:	bf00      	nop
 80017cc:	2000023c 	.word	0x2000023c
 80017d0:	20000240 	.word	0x20000240
 80017d4:	20000340 	.word	0x20000340
 80017d8:	080199ac 	.word	0x080199ac
 80017dc:	080199d8 	.word	0x080199d8
 80017e0:	08019a0c 	.word	0x08019a0c
 80017e4:	08019a3c 	.word	0x08019a3c
 80017e8:	08019a68 	.word	0x08019a68
 80017ec:	20002690 	.word	0x20002690
 80017f0:	20002694 	.word	0x20002694
 80017f4:	08019a9c 	.word	0x08019a9c
 80017f8:	08019acc 	.word	0x08019acc
 80017fc:	2000064c 	.word	0x2000064c
 8001800:	08019b08 	.word	0x08019b08
 8001804:	08019b38 	.word	0x08019b38
 8001808:	08019b68 	.word	0x08019b68
        }
    }
    
    if (open_result == FR_OK) {
 800180c:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 8001810:	2b00      	cmp	r3, #0
 8001812:	f040 80df 	bne.w	80019d4 <SDStorage_WriteLog+0x468>
        // FA_OPEN_APPEND ÏÇ¨Ïö© Ïãú ÏûêÎèôÏúºÎ°ú ÌååÏùº ÎÅùÏóê ÏúÑÏπò
        
        // ÏõêÎ≥∏ Îç∞Ïù¥ÌÑ∞ + Ï§ÑÎ∞îÍøàÏùÑ Ìï®Íªò Ïì∞Í∏∞ (FR_INVALID_OBJECT Î∞©ÏßÄ)
        char write_buffer[512];  // Ï∂©Î∂ÑÌïú Î≤ÑÌçº ÌÅ¨Í∏∞
        UINT total_bytes_to_write = size + 2;  // ÏõêÎ≥∏ Îç∞Ïù¥ÌÑ∞ + \r\n
 8001816:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800181a:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	3302      	adds	r3, #2
 8001822:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444
        
        if (size + 2 < sizeof(write_buffer)) {
 8001826:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800182a:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	3302      	adds	r3, #2
 8001832:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001836:	d273      	bcs.n	8001920 <SDStorage_WriteLog+0x3b4>
            // ÏõêÎ≥∏ Îç∞Ïù¥ÌÑ∞ Î≥µÏÇ¨
            memcpy(write_buffer, data, size);
 8001838:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800183c:	f5a3 628a 	sub.w	r2, r3, #1104	@ 0x450
 8001840:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001844:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8001848:	f107 000c 	add.w	r0, r7, #12
 800184c:	6812      	ldr	r2, [r2, #0]
 800184e:	6819      	ldr	r1, [r3, #0]
 8001850:	f016 f85f 	bl	8017912 <memcpy>
            // Ï§ÑÎ∞îÍøà Ï∂îÍ∞Ä
            write_buffer[size] = '\r';
 8001854:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001858:	f2a3 4244 	subw	r2, r3, #1092	@ 0x444
 800185c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001860:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4413      	add	r3, r2
 8001868:	220d      	movs	r2, #13
 800186a:	701a      	strb	r2, [r3, #0]
            write_buffer[size + 1] = '\n';
 800186c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001870:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	3301      	adds	r3, #1
 8001878:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 800187c:	f2a2 4244 	subw	r2, r2, #1092	@ 0x444
 8001880:	210a      	movs	r1, #10
 8001882:	54d1      	strb	r1, [r2, r3]
            
            // Ìïú Î≤àÏóê Ïì∞Í∏∞
            UINT bytes_written;
            FRESULT write_result = f_write(&temp_file, write_buffer, total_bytes_to_write, &bytes_written);
 8001884:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001888:	f107 010c 	add.w	r1, r7, #12
 800188c:	f507 7005 	add.w	r0, r7, #532	@ 0x214
 8001890:	f8d7 2444 	ldr.w	r2, [r7, #1092]	@ 0x444
 8001894:	f012 f94b 	bl	8013b2e <f_write>
 8001898:	4603      	mov	r3, r0
 800189a:	f887 3442 	strb.w	r3, [r7, #1090]	@ 0x442
            
            // Ï¶âÏãú ÎèôÍ∏∞Ìôî Î∞è Îã´Í∏∞
            f_sync(&temp_file);
 800189e:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80018a2:	4618      	mov	r0, r3
 80018a4:	f012 fab8 	bl	8013e18 <f_sync>
            f_close(&temp_file);
 80018a8:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80018ac:	4618      	mov	r0, r3
 80018ae:	f012 fb31 	bl	8013f14 <f_close>
            _register_file_closed();  // Ï∂îÏ†Å Ìï¥Ï†ú
 80018b2:	f7ff fc2b 	bl	800110c <_register_file_closed>
            
            if (write_result == FR_OK && bytes_written == total_bytes_to_write) {
 80018b6:	f897 3442 	ldrb.w	r3, [r7, #1090]	@ 0x442
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d11e      	bne.n	80018fc <SDStorage_WriteLog+0x390>
 80018be:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80018c2:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f8d7 2444 	ldr.w	r2, [r7, #1092]	@ 0x444
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d115      	bne.n	80018fc <SDStorage_WriteLog+0x390>
                g_current_log_size += bytes_written;
 80018d0:	4b53      	ldr	r3, [pc, #332]	@ (8001a20 <SDStorage_WriteLog+0x4b4>)
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80018d8:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4413      	add	r3, r2
 80018e0:	4a4f      	ldr	r2, [pc, #316]	@ (8001a20 <SDStorage_WriteLog+0x4b4>)
 80018e2:	6013      	str	r3, [r2, #0]
                LOG_DEBUG("[SDStorage] Log written successfully: %d bytes (including CRLF)", bytes_written);
 80018e4:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80018e8:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	461a      	mov	r2, r3
 80018f0:	494c      	ldr	r1, [pc, #304]	@ (8001a24 <SDStorage_WriteLog+0x4b8>)
 80018f2:	2000      	movs	r0, #0
 80018f4:	f003 fd92 	bl	800541c <LOGGER_SendFormatted>
                return SDSTORAGE_OK;
 80018f8:	2300      	movs	r3, #0
 80018fa:	e08c      	b.n	8001a16 <SDStorage_WriteLog+0x4aa>
            } else {
                LOG_ERROR("[SDStorage] f_write failed: %d, written: %d/%d", write_result, bytes_written, total_bytes_to_write);
 80018fc:	f897 2442 	ldrb.w	r2, [r7, #1090]	@ 0x442
 8001900:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001904:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8001908:	6819      	ldr	r1, [r3, #0]
 800190a:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 800190e:	9300      	str	r3, [sp, #0]
 8001910:	460b      	mov	r3, r1
 8001912:	4945      	ldr	r1, [pc, #276]	@ (8001a28 <SDStorage_WriteLog+0x4bc>)
 8001914:	2003      	movs	r0, #3
 8001916:	f003 fd81 	bl	800541c <LOGGER_SendFormatted>
                return SDSTORAGE_FILE_ERROR;
 800191a:	f06f 0302 	mvn.w	r3, #2
 800191e:	e07a      	b.n	8001a16 <SDStorage_WriteLog+0x4aa>
            }
        } else {
            // Î≤ÑÌçº ÌÅ¨Í∏∞ Ï¥àÍ≥º - ÏõêÎ≥∏ Îç∞Ïù¥ÌÑ∞Îßå Ïì∞Í∏∞
            UINT bytes_written;
            FRESULT write_result = f_write(&temp_file, data, size, &bytes_written);
 8001920:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 8001924:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 8001928:	f5a2 628a 	sub.w	r2, r2, #1104	@ 0x450
 800192c:	f507 618a 	add.w	r1, r7, #1104	@ 0x450
 8001930:	f2a1 414c 	subw	r1, r1, #1100	@ 0x44c
 8001934:	f507 7005 	add.w	r0, r7, #532	@ 0x214
 8001938:	6812      	ldr	r2, [r2, #0]
 800193a:	6809      	ldr	r1, [r1, #0]
 800193c:	f012 f8f7 	bl	8013b2e <f_write>
 8001940:	4603      	mov	r3, r0
 8001942:	f887 3443 	strb.w	r3, [r7, #1091]	@ 0x443
            
            // Ï¶âÏãú ÎèôÍ∏∞Ìôî Î∞è Îã´Í∏∞
            f_sync(&temp_file);
 8001946:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 800194a:	4618      	mov	r0, r3
 800194c:	f012 fa64 	bl	8013e18 <f_sync>
            f_close(&temp_file);
 8001950:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8001954:	4618      	mov	r0, r3
 8001956:	f012 fadd 	bl	8013f14 <f_close>
            _register_file_closed();  // Ï∂îÏ†Å Ìï¥Ï†ú
 800195a:	f7ff fbd7 	bl	800110c <_register_file_closed>
            
            if (write_result == FR_OK && bytes_written == size) {
 800195e:	f897 3443 	ldrb.w	r3, [r7, #1091]	@ 0x443
 8001962:	2b00      	cmp	r3, #0
 8001964:	d121      	bne.n	80019aa <SDStorage_WriteLog+0x43e>
 8001966:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800196a:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 8001974:	f5a2 628a 	sub.w	r2, r2, #1104	@ 0x450
 8001978:	6812      	ldr	r2, [r2, #0]
 800197a:	429a      	cmp	r2, r3
 800197c:	d115      	bne.n	80019aa <SDStorage_WriteLog+0x43e>
                g_current_log_size += bytes_written;
 800197e:	4b28      	ldr	r3, [pc, #160]	@ (8001a20 <SDStorage_WriteLog+0x4b4>)
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001986:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4413      	add	r3, r2
 800198e:	4a24      	ldr	r2, [pc, #144]	@ (8001a20 <SDStorage_WriteLog+0x4b4>)
 8001990:	6013      	str	r3, [r2, #0]
                LOG_DEBUG("[SDStorage] Log written successfully: %d bytes (no CRLF due to size)", bytes_written);
 8001992:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001996:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	461a      	mov	r2, r3
 800199e:	4923      	ldr	r1, [pc, #140]	@ (8001a2c <SDStorage_WriteLog+0x4c0>)
 80019a0:	2000      	movs	r0, #0
 80019a2:	f003 fd3b 	bl	800541c <LOGGER_SendFormatted>
                return SDSTORAGE_OK;
 80019a6:	2300      	movs	r3, #0
 80019a8:	e035      	b.n	8001a16 <SDStorage_WriteLog+0x4aa>
            } else {
                LOG_ERROR("[SDStorage] f_write failed: %d, written: %d/%d", write_result, bytes_written, size);
 80019aa:	f897 2443 	ldrb.w	r2, [r7, #1091]	@ 0x443
 80019ae:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80019b2:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80019b6:	6819      	ldr	r1, [r3, #0]
 80019b8:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80019bc:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	9300      	str	r3, [sp, #0]
 80019c4:	460b      	mov	r3, r1
 80019c6:	4918      	ldr	r1, [pc, #96]	@ (8001a28 <SDStorage_WriteLog+0x4bc>)
 80019c8:	2003      	movs	r0, #3
 80019ca:	f003 fd27 	bl	800541c <LOGGER_SendFormatted>
                return SDSTORAGE_FILE_ERROR;
 80019ce:	f06f 0302 	mvn.w	r3, #2
 80019d2:	e020      	b.n	8001a16 <SDStorage_WriteLog+0x4aa>
            }
        }
    } else {
        LOG_ERROR("[SDStorage] f_open failed: %d - SD card state may have changed", open_result);
 80019d4:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 80019d8:	461a      	mov	r2, r3
 80019da:	4915      	ldr	r1, [pc, #84]	@ (8001a30 <SDStorage_WriteLog+0x4c4>)
 80019dc:	2003      	movs	r0, #3
 80019de:	f003 fd1d 	bl	800541c <LOGGER_SendFormatted>
        
        // SD Ïπ¥Îìú ÏÉÅÌÉú Ïû¨ÌôïÏù∏
        DSTATUS current_status = disk_status(0);
 80019e2:	2000      	movs	r0, #0
 80019e4:	f010 fb0a 	bl	8011ffc <disk_status>
 80019e8:	4603      	mov	r3, r0
 80019ea:	f887 344a 	strb.w	r3, [r7, #1098]	@ 0x44a
        LOG_WARN("[SDStorage] Current disk status: 0x%02X", current_status);
 80019ee:	f897 344a 	ldrb.w	r3, [r7, #1098]	@ 0x44a
 80019f2:	461a      	mov	r2, r3
 80019f4:	490f      	ldr	r1, [pc, #60]	@ (8001a34 <SDStorage_WriteLog+0x4c8>)
 80019f6:	2002      	movs	r0, #2
 80019f8:	f003 fd10 	bl	800541c <LOGGER_SendFormatted>
        
        if (current_status != 0) {
 80019fc:	f897 344a 	ldrb.w	r3, [r7, #1098]	@ 0x44a
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d006      	beq.n	8001a12 <SDStorage_WriteLog+0x4a6>
            LOG_WARN("[SDStorage] SD card not ready - temporarily disabling SD logging");
 8001a04:	490c      	ldr	r1, [pc, #48]	@ (8001a38 <SDStorage_WriteLog+0x4cc>)
 8001a06:	2002      	movs	r0, #2
 8001a08:	f003 fd08 	bl	800541c <LOGGER_SendFormatted>
            return SDSTORAGE_NOT_READY;
 8001a0c:	f06f 0301 	mvn.w	r3, #1
 8001a10:	e001      	b.n	8001a16 <SDStorage_WriteLog+0x4aa>
        }
        
        return SDSTORAGE_FILE_ERROR;
 8001a12:	f06f 0302 	mvn.w	r3, #2
    // Ïã§Ï†ú ÌååÏùº Ïì∞Í∏∞ ÏóÜÏù¥ ÏÑ±Í≥µÏúºÎ°ú Ï≤òÎ¶¨
#endif

    g_current_log_size += size;
    return SDSTORAGE_OK;
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	f507 678a 	add.w	r7, r7, #1104	@ 0x450
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20000340 	.word	0x20000340
 8001a24:	08019b98 	.word	0x08019b98
 8001a28:	08019bd8 	.word	0x08019bd8
 8001a2c:	08019c08 	.word	0x08019c08
 8001a30:	08019c50 	.word	0x08019c50
 8001a34:	08019c90 	.word	0x08019c90
 8001a38:	08019cb8 	.word	0x08019cb8

08001a3c <SDStorage_IsReady>:

bool SDStorage_IsReady(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
    return g_sd_ready;
 8001a40:	4b03      	ldr	r3, [pc, #12]	@ (8001a50 <SDStorage_IsReady+0x14>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	2000023c 	.word	0x2000023c

08001a54 <SDStorage_CreateNewLogFile>:
        memset(g_current_log_file, 0, sizeof(g_current_log_file));
    }
}

int SDStorage_CreateNewLogFile(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	f5ad 7d0c 	sub.w	sp, sp, #560	@ 0x230
 8001a5a:	af00      	add	r7, sp, #0
    if (!g_sd_ready) {
 8001a5c:	4b43      	ldr	r3, [pc, #268]	@ (8001b6c <SDStorage_CreateNewLogFile+0x118>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	f083 0301 	eor.w	r3, r3, #1
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d002      	beq.n	8001a70 <SDStorage_CreateNewLogFile+0x1c>
        return SDSTORAGE_NOT_READY;
 8001a6a:	f06f 0301 	mvn.w	r3, #1
 8001a6e:	e077      	b.n	8001b60 <SDStorage_CreateNewLogFile+0x10c>
    }
    
    // Ï†ÑÏó≠ ÌååÏùº Í∞ùÏ≤¥ Ï†úÍ±∞Îê® - Î≥ÑÎèÑ Ï≤òÎ¶¨ Î∂àÌïÑÏöî
    
    // ÏÉà ÌååÏùºÎ™Ö ÏÉùÏÑ±
    if (_generate_log_filename(g_current_log_file, sizeof(g_current_log_file)) != SDSTORAGE_OK) {
 8001a70:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a74:	483e      	ldr	r0, [pc, #248]	@ (8001b70 <SDStorage_CreateNewLogFile+0x11c>)
 8001a76:	f000 f8f5 	bl	8001c64 <_generate_log_filename>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d002      	beq.n	8001a86 <SDStorage_CreateNewLogFile+0x32>
        return SDSTORAGE_ERROR;
 8001a80:	f04f 33ff 	mov.w	r3, #4294967295
 8001a84:	e06c      	b.n	8001b60 <SDStorage_CreateNewLogFile+0x10c>
    }
    
    // ÌååÏùº ÏÉùÏÑ± ÌÖåÏä§Ìä∏ (Í∞ÑÎã®Ìïú Î∞©Ïãù)
#ifdef STM32F746xx
    LOG_INFO("[SDStorage] Testing file creation: %s", g_current_log_file);
 8001a86:	4a3a      	ldr	r2, [pc, #232]	@ (8001b70 <SDStorage_CreateNewLogFile+0x11c>)
 8001a88:	493a      	ldr	r1, [pc, #232]	@ (8001b74 <SDStorage_CreateNewLogFile+0x120>)
 8001a8a:	2001      	movs	r0, #1
 8001a8c:	f003 fcc6 	bl	800541c <LOGGER_SendFormatted>
    
    // ÏßÄÏó≠ Î≥ÄÏàòÎ°ú ÌååÏùº Í∞ùÏ≤¥ ÏÉùÏÑ±
    FIL test_file;
    memset(&test_file, 0, sizeof(test_file));
 8001a90:	463b      	mov	r3, r7
 8001a92:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 8001a96:	2100      	movs	r1, #0
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f015 fe85 	bl	80177a8 <memset>
    
    // SD Ïπ¥Îìú ÏÉÅÌÉú Ïû¨ÌôïÏù∏
    DSTATUS current_disk_status = disk_status(0);
 8001a9e:	2000      	movs	r0, #0
 8001aa0:	f010 faac 	bl	8011ffc <disk_status>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	f887 322f 	strb.w	r3, [r7, #559]	@ 0x22f
    LOG_INFO("[SDStorage] Current disk status: 0x%02X", current_disk_status);
 8001aaa:	f897 322f 	ldrb.w	r3, [r7, #559]	@ 0x22f
 8001aae:	461a      	mov	r2, r3
 8001ab0:	4931      	ldr	r1, [pc, #196]	@ (8001b78 <SDStorage_CreateNewLogFile+0x124>)
 8001ab2:	2001      	movs	r0, #1
 8001ab4:	f003 fcb2 	bl	800541c <LOGGER_SendFormatted>
    
    // ÌååÏùº ÏÉùÏÑ± ÌÖåÏä§Ìä∏
    FRESULT open_result = f_open(&test_file, g_current_log_file, FA_CREATE_ALWAYS | FA_WRITE);
 8001ab8:	463b      	mov	r3, r7
 8001aba:	220a      	movs	r2, #10
 8001abc:	492c      	ldr	r1, [pc, #176]	@ (8001b70 <SDStorage_CreateNewLogFile+0x11c>)
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f011 feaa 	bl	8013818 <f_open>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	f887 322e 	strb.w	r3, [r7, #558]	@ 0x22e
    LOG_INFO("[SDStorage] f_open result: %d", open_result);
 8001aca:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001ace:	461a      	mov	r2, r3
 8001ad0:	492a      	ldr	r1, [pc, #168]	@ (8001b7c <SDStorage_CreateNewLogFile+0x128>)
 8001ad2:	2001      	movs	r0, #1
 8001ad4:	f003 fca2 	bl	800541c <LOGGER_SendFormatted>
    
    if (open_result != FR_OK) {
 8001ad8:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d032      	beq.n	8001b46 <SDStorage_CreateNewLogFile+0xf2>
        LOG_ERROR("[SDStorage] f_open failed: %d", open_result);
 8001ae0:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	4926      	ldr	r1, [pc, #152]	@ (8001b80 <SDStorage_CreateNewLogFile+0x12c>)
 8001ae8:	2003      	movs	r0, #3
 8001aea:	f003 fc97 	bl	800541c <LOGGER_SendFormatted>
        
        // ÏÉÅÏÑ∏ ÏóêÎü¨ Î∂ÑÏÑù
        switch (open_result) {
 8001aee:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001af2:	2b10      	cmp	r3, #16
 8001af4:	d006      	beq.n	8001b04 <SDStorage_CreateNewLogFile+0xb0>
 8001af6:	2b10      	cmp	r3, #16
 8001af8:	dc13      	bgt.n	8001b22 <SDStorage_CreateNewLogFile+0xce>
 8001afa:	2b03      	cmp	r3, #3
 8001afc:	d00c      	beq.n	8001b18 <SDStorage_CreateNewLogFile+0xc4>
 8001afe:	2b09      	cmp	r3, #9
 8001b00:	d005      	beq.n	8001b0e <SDStorage_CreateNewLogFile+0xba>
 8001b02:	e00e      	b.n	8001b22 <SDStorage_CreateNewLogFile+0xce>
            case 16: // FR_INVALID_OBJECT
                LOG_ERROR("[SDStorage] FR_INVALID_OBJECT - File object initialization issue");
 8001b04:	491f      	ldr	r1, [pc, #124]	@ (8001b84 <SDStorage_CreateNewLogFile+0x130>)
 8001b06:	2003      	movs	r0, #3
 8001b08:	f003 fc88 	bl	800541c <LOGGER_SendFormatted>
                break;
 8001b0c:	e011      	b.n	8001b32 <SDStorage_CreateNewLogFile+0xde>
            case 9: // FR_WRITE_PROTECTED  
                LOG_ERROR("[SDStorage] FR_WRITE_PROTECTED - SD card is write protected");
 8001b0e:	491e      	ldr	r1, [pc, #120]	@ (8001b88 <SDStorage_CreateNewLogFile+0x134>)
 8001b10:	2003      	movs	r0, #3
 8001b12:	f003 fc83 	bl	800541c <LOGGER_SendFormatted>
                break;
 8001b16:	e00c      	b.n	8001b32 <SDStorage_CreateNewLogFile+0xde>
            case 3: // FR_NOT_READY
                LOG_ERROR("[SDStorage] FR_NOT_READY - Disk not ready");
 8001b18:	491c      	ldr	r1, [pc, #112]	@ (8001b8c <SDStorage_CreateNewLogFile+0x138>)
 8001b1a:	2003      	movs	r0, #3
 8001b1c:	f003 fc7e 	bl	800541c <LOGGER_SendFormatted>
                break;
 8001b20:	e007      	b.n	8001b32 <SDStorage_CreateNewLogFile+0xde>
            default:
                LOG_ERROR("[SDStorage] Unknown f_open error: %d", open_result);
 8001b22:	f897 322e 	ldrb.w	r3, [r7, #558]	@ 0x22e
 8001b26:	461a      	mov	r2, r3
 8001b28:	4919      	ldr	r1, [pc, #100]	@ (8001b90 <SDStorage_CreateNewLogFile+0x13c>)
 8001b2a:	2003      	movs	r0, #3
 8001b2c:	f003 fc76 	bl	800541c <LOGGER_SendFormatted>
                break;
 8001b30:	bf00      	nop
        }
        
        LOG_WARN("[SDStorage] Disabling SD logging due to file creation failure");
 8001b32:	4918      	ldr	r1, [pc, #96]	@ (8001b94 <SDStorage_CreateNewLogFile+0x140>)
 8001b34:	2002      	movs	r0, #2
 8001b36:	f003 fc71 	bl	800541c <LOGGER_SendFormatted>
        g_sd_ready = false;  // SD Î°úÍπÖ ÎπÑÌôúÏÑ±Ìôî
 8001b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b6c <SDStorage_CreateNewLogFile+0x118>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	701a      	strb	r2, [r3, #0]
        return SDSTORAGE_FILE_ERROR;
 8001b40:	f06f 0302 	mvn.w	r3, #2
 8001b44:	e00c      	b.n	8001b60 <SDStorage_CreateNewLogFile+0x10c>
    }
    
    // ÌååÏùº ÏÉùÏÑ± ÌôïÏù∏ ÌõÑ Ï¶âÏãú Îã´Í∏∞ (Ï∂îÏ†Å Îì±Î°ù ÏóÜÏù¥)
    f_close(&test_file);
 8001b46:	463b      	mov	r3, r7
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f012 f9e3 	bl	8013f14 <f_close>
    LOG_INFO("[SDStorage] File created and ready for logging: %s", g_current_log_file);
 8001b4e:	4a08      	ldr	r2, [pc, #32]	@ (8001b70 <SDStorage_CreateNewLogFile+0x11c>)
 8001b50:	4911      	ldr	r1, [pc, #68]	@ (8001b98 <SDStorage_CreateNewLogFile+0x144>)
 8001b52:	2001      	movs	r0, #1
 8001b54:	f003 fc62 	bl	800541c <LOGGER_SendFormatted>
#else
    // PC/ÌÖåÏä§Ìä∏ ÌôòÍ≤Ω: ÌååÏùº ÏÉùÏÑ± ÏãúÎÆ¨Î†àÏù¥ÏÖò (Ìï≠ÏÉÅ ÏÑ±Í≥µ)
    LOG_INFO("[SDStorage] Test environment - file creation simulated");
#endif
    
    g_current_log_size = 0;
 8001b58:	4b10      	ldr	r3, [pc, #64]	@ (8001b9c <SDStorage_CreateNewLogFile+0x148>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]
    return SDSTORAGE_OK;
 8001b5e:	2300      	movs	r3, #0
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	f507 770c 	add.w	r7, r7, #560	@ 0x230
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	2000023c 	.word	0x2000023c
 8001b70:	20000240 	.word	0x20000240
 8001b74:	08019cfc 	.word	0x08019cfc
 8001b78:	08019c90 	.word	0x08019c90
 8001b7c:	08019d24 	.word	0x08019d24
 8001b80:	08019d44 	.word	0x08019d44
 8001b84:	08019d64 	.word	0x08019d64
 8001b88:	08019da8 	.word	0x08019da8
 8001b8c:	08019de4 	.word	0x08019de4
 8001b90:	08019e10 	.word	0x08019e10
 8001b94:	08019e38 	.word	0x08019e38
 8001b98:	08019e78 	.word	0x08019e78
 8001b9c:	20000340 	.word	0x20000340

08001ba0 <_create_log_directory>:
    return g_current_log_size;
}

// ÎÇ¥Î∂Ä Ìï®Ïàò Íµ¨ÌòÑ
static int _create_log_directory(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
#ifdef STM32F746xx
    // FatFsÍ∞Ä Ïù¥ÎØ∏ Ï†ïÏÉÅ ÎèôÏûëÌïòÎØÄÎ°ú HAL ÌÖåÏä§Ìä∏ Î∂àÌïÑÏöî
    
    // f_mkdir Ï†ÑÏóê Î≥ºÎ•® ÏÉÅÌÉú Ïû¨ÌôïÏù∏ (ÏóêÎü¨ 6 Î∞©ÏßÄ)
    LOG_INFO("[SDStorage] Verifying volume state before f_mkdir...");
 8001ba6:	4924      	ldr	r1, [pc, #144]	@ (8001c38 <_create_log_directory+0x98>)
 8001ba8:	2001      	movs	r0, #1
 8001baa:	f003 fc37 	bl	800541c <LOGGER_SendFormatted>
    
    // Î≥ºÎ•® Ïû¨ÎßàÏö¥Ìä∏ ÏãúÎèÑ (ÏÉÅÌÉú ÏïàÏ†ïÌôî)
    FRESULT remount_result = f_mount(&SDFatFS, SDPath, 1);
 8001bae:	2201      	movs	r2, #1
 8001bb0:	4922      	ldr	r1, [pc, #136]	@ (8001c3c <_create_log_directory+0x9c>)
 8001bb2:	4823      	ldr	r0, [pc, #140]	@ (8001c40 <_create_log_directory+0xa0>)
 8001bb4:	f011 fdec 	bl	8013790 <f_mount>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	71bb      	strb	r3, [r7, #6]
    LOG_INFO("[SDStorage] Volume re-mount result: %d", remount_result);
 8001bbc:	79bb      	ldrb	r3, [r7, #6]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	4920      	ldr	r1, [pc, #128]	@ (8001c44 <_create_log_directory+0xa4>)
 8001bc2:	2001      	movs	r0, #1
 8001bc4:	f003 fc2a 	bl	800541c <LOGGER_SendFormatted>
    
    FRESULT mkdir_result = FR_NOT_ENABLED;  // Ï¥àÍ∏∞Í∞í ÏÑ§Ï†ï
 8001bc8:	230c      	movs	r3, #12
 8001bca:	71fb      	strb	r3, [r7, #7]
    
    if (remount_result == FR_OK) {
 8001bcc:	79bb      	ldrb	r3, [r7, #6]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d10f      	bne.n	8001bf2 <_create_log_directory+0x52>
        LOG_INFO("[SDStorage] Volume ready - attempting f_mkdir...");
 8001bd2:	491d      	ldr	r1, [pc, #116]	@ (8001c48 <_create_log_directory+0xa8>)
 8001bd4:	2001      	movs	r0, #1
 8001bd6:	f003 fc21 	bl	800541c <LOGGER_SendFormatted>
        mkdir_result = f_mkdir("lora_logs");
 8001bda:	481c      	ldr	r0, [pc, #112]	@ (8001c4c <_create_log_directory+0xac>)
 8001bdc:	f012 f9ba 	bl	8013f54 <f_mkdir>
 8001be0:	4603      	mov	r3, r0
 8001be2:	71fb      	strb	r3, [r7, #7]
        LOG_INFO("[SDStorage] f_mkdir result: %d", mkdir_result);
 8001be4:	79fb      	ldrb	r3, [r7, #7]
 8001be6:	461a      	mov	r2, r3
 8001be8:	4919      	ldr	r1, [pc, #100]	@ (8001c50 <_create_log_directory+0xb0>)
 8001bea:	2001      	movs	r0, #1
 8001bec:	f003 fc16 	bl	800541c <LOGGER_SendFormatted>
 8001bf0:	e005      	b.n	8001bfe <_create_log_directory+0x5e>
    } else {
        LOG_ERROR("[SDStorage] Volume re-mount failed: %d", remount_result);
 8001bf2:	79bb      	ldrb	r3, [r7, #6]
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	4917      	ldr	r1, [pc, #92]	@ (8001c54 <_create_log_directory+0xb4>)
 8001bf8:	2003      	movs	r0, #3
 8001bfa:	f003 fc0f 	bl	800541c <LOGGER_SendFormatted>
    }
    
    // FR_EXIST(9)Îäî Ïù¥ÎØ∏ Ï°¥Ïû¨Ìï®ÏùÑ ÏùòÎØ∏ÌïòÎØÄÎ°ú ÏÑ±Í≥µÏúºÎ°ú Ï≤òÎ¶¨
    if (mkdir_result == FR_OK || mkdir_result == FR_EXIST) {
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d002      	beq.n	8001c0a <_create_log_directory+0x6a>
 8001c04:	79fb      	ldrb	r3, [r7, #7]
 8001c06:	2b08      	cmp	r3, #8
 8001c08:	d105      	bne.n	8001c16 <_create_log_directory+0x76>
        LOG_INFO("[SDStorage] Directory ready (created or already exists)");
 8001c0a:	4913      	ldr	r1, [pc, #76]	@ (8001c58 <_create_log_directory+0xb8>)
 8001c0c:	2001      	movs	r0, #1
 8001c0e:	f003 fc05 	bl	800541c <LOGGER_SendFormatted>
        return SDSTORAGE_OK;  // ÎîîÎ†âÌÜ†Î¶¨ ÏÑ±Í≥µ
 8001c12:	2300      	movs	r3, #0
 8001c14:	e00b      	b.n	8001c2e <_create_log_directory+0x8e>
    } else {
        LOG_ERROR("[SDStorage] f_mkdir failed: %d - FatFs level problem", mkdir_result);
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	461a      	mov	r2, r3
 8001c1a:	4910      	ldr	r1, [pc, #64]	@ (8001c5c <_create_log_directory+0xbc>)
 8001c1c:	2003      	movs	r0, #3
 8001c1e:	f003 fbfd 	bl	800541c <LOGGER_SendFormatted>
        LOG_INFO("[SDStorage] Will try direct file creation without directory");
 8001c22:	490f      	ldr	r1, [pc, #60]	@ (8001c60 <_create_log_directory+0xc0>)
 8001c24:	2001      	movs	r0, #1
 8001c26:	f003 fbf9 	bl	800541c <LOGGER_SendFormatted>
        return SDSTORAGE_ERROR;  // ÎîîÎ†âÌÜ†Î¶¨ Ïã§Ìå®
 8001c2a:	f04f 33ff 	mov.w	r3, #4294967295
#else
    // PC: mkdir ÏãúÎÆ¨Î†àÏù¥ÏÖò (ÌÖåÏä§Ìä∏ÏóêÏÑúÎäî ÏÑ±Í≥µÏúºÎ°ú Í∞ÄÏ†ï)
    LOG_INFO("[SDStorage] Test environment - directory creation simulated");
    return SDSTORAGE_OK;
#endif
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	08019eac 	.word	0x08019eac
 8001c3c:	20002690 	.word	0x20002690
 8001c40:	20002694 	.word	0x20002694
 8001c44:	08019ee4 	.word	0x08019ee4
 8001c48:	08019f0c 	.word	0x08019f0c
 8001c4c:	08019f40 	.word	0x08019f40
 8001c50:	08019f4c 	.word	0x08019f4c
 8001c54:	08019f6c 	.word	0x08019f6c
 8001c58:	08019f94 	.word	0x08019f94
 8001c5c:	08019fcc 	.word	0x08019fcc
 8001c60:	0801a004 	.word	0x0801a004

08001c64 <_generate_log_filename>:

static int _generate_log_filename(char* filename, size_t max_len)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	f5ad 7d50 	sub.w	sp, sp, #832	@ 0x340
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001c70:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8001c74:	6018      	str	r0, [r3, #0]
 8001c76:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001c7a:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 8001c7e:	6019      	str	r1, [r3, #0]
    // 8.3 ÌòïÏãù ÌååÏùºÎ™Ö ÏÉùÏÑ± - Í∏∞Ï°¥ ÌååÏùº ÌôïÏù∏ÌïòÏó¨ Ï§ëÎ≥µ Î∞©ÏßÄ
    static int file_counter = 0;  // 0Î∂ÄÌÑ∞ ÏãúÏûëÌïòÏó¨ Ï≤´ Î≤àÏß∏ Ìò∏Ï∂úÏóêÏÑú 1Î°ú ÏÑ§Ï†ï
    
    // Ï≤´ Î≤àÏß∏ Ìò∏Ï∂úÏóêÏÑúÎßå Í∏∞Ï°¥ ÌååÏùº ÌôïÏù∏
    if (file_counter == 0) {
 8001c80:	4b48      	ldr	r3, [pc, #288]	@ (8001da4 <_generate_log_filename+0x140>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d14a      	bne.n	8001d1e <_generate_log_filename+0xba>
        file_counter = 1;
 8001c88:	4b46      	ldr	r3, [pc, #280]	@ (8001da4 <_generate_log_filename+0x140>)
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	601a      	str	r2, [r3, #0]
        
        // Í∏∞Ï°¥ ÌååÏùºÎì§ ÌôïÏù∏ÌïòÏó¨ Îã§Ïùå Î≤àÌò∏ Ï∞æÍ∏∞
        for (int i = 1; i <= 9999; i++) {
 8001c8e:	2301      	movs	r3, #1
 8001c90:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
 8001c94:	e034      	b.n	8001d00 <_generate_log_filename+0x9c>
            char test_filename[256];
            FIL test_file;
            
            if (g_directory_available) {
 8001c96:	4b44      	ldr	r3, [pc, #272]	@ (8001da8 <_generate_log_filename+0x144>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d009      	beq.n	8001cb2 <_generate_log_filename+0x4e>
                snprintf(test_filename, sizeof(test_filename), "lora_logs/LORA%04d.TXT", i);
 8001c9e:	f107 0008 	add.w	r0, r7, #8
 8001ca2:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8001ca6:	4a41      	ldr	r2, [pc, #260]	@ (8001dac <_generate_log_filename+0x148>)
 8001ca8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001cac:	f015 fca4 	bl	80175f8 <sniprintf>
 8001cb0:	e008      	b.n	8001cc4 <_generate_log_filename+0x60>
            } else {
                snprintf(test_filename, sizeof(test_filename), "LORA%04d.TXT", i);
 8001cb2:	f107 0008 	add.w	r0, r7, #8
 8001cb6:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8001cba:	4a3d      	ldr	r2, [pc, #244]	@ (8001db0 <_generate_log_filename+0x14c>)
 8001cbc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001cc0:	f015 fc9a 	bl	80175f8 <sniprintf>
            }
            
            // ÌååÏùºÏù¥ Ï°¥Ïû¨ÌïòÎäîÏßÄ ÌôïÏù∏
            FRESULT test_result = f_open(&test_file, test_filename, FA_READ);
 8001cc4:	f107 0108 	add.w	r1, r7, #8
 8001cc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001ccc:	2201      	movs	r2, #1
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f011 fda2 	bl	8013818 <f_open>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	f887 3337 	strb.w	r3, [r7, #823]	@ 0x337
            if (test_result == FR_OK) {
 8001cda:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d115      	bne.n	8001d0e <_generate_log_filename+0xaa>
                f_close(&test_file);
 8001ce2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f012 f914 	bl	8013f14 <f_close>
                file_counter = i + 1;  // Îã§Ïùå Î≤àÌò∏Î°ú ÏÑ§Ï†ï
 8001cec:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	4a2c      	ldr	r2, [pc, #176]	@ (8001da4 <_generate_log_filename+0x140>)
 8001cf4:	6013      	str	r3, [r2, #0]
        for (int i = 1; i <= 9999; i++) {
 8001cf6:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
 8001d00:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8001d04:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	ddc4      	ble.n	8001c96 <_generate_log_filename+0x32>
 8001d0c:	e000      	b.n	8001d10 <_generate_log_filename+0xac>
            } else {
                break;  // ÌååÏùºÏù¥ ÏóÜÏúºÎ©¥ ÌòÑÏû¨ Î≤àÌò∏ ÏÇ¨Ïö©
 8001d0e:	bf00      	nop
            }
        }
        
        LOG_DEBUG("[SDStorage] Auto-detected next log file number: %d", file_counter);
 8001d10:	4b24      	ldr	r3, [pc, #144]	@ (8001da4 <_generate_log_filename+0x140>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	461a      	mov	r2, r3
 8001d16:	4927      	ldr	r1, [pc, #156]	@ (8001db4 <_generate_log_filename+0x150>)
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f003 fb7f 	bl	800541c <LOGGER_SendFormatted>
    }
    
    // ÎîîÎ†âÌÜ†Î¶¨ ÏÇ¨Ïö© Í∞ÄÎä• Ïó¨Î∂ÄÏóê Îî∞Îùº Í≤ΩÎ°ú Í≤∞Ï†ï
    int result;
    if (g_directory_available) {
 8001d1e:	4b22      	ldr	r3, [pc, #136]	@ (8001da8 <_generate_log_filename+0x144>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d011      	beq.n	8001d4a <_generate_log_filename+0xe6>
        // lora_logs ÎîîÎ†âÌÜ†Î¶¨Ïóê ÌååÏùº ÏÉùÏÑ± (TXT ÌòïÏãù)
        result = snprintf(filename, max_len, "lora_logs/LORA%04d.TXT", file_counter);
 8001d26:	4b1f      	ldr	r3, [pc, #124]	@ (8001da4 <_generate_log_filename+0x140>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 8001d2e:	f5a2 7150 	sub.w	r1, r2, #832	@ 0x340
 8001d32:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 8001d36:	f5a2 704f 	sub.w	r0, r2, #828	@ 0x33c
 8001d3a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dac <_generate_log_filename+0x148>)
 8001d3c:	6809      	ldr	r1, [r1, #0]
 8001d3e:	6800      	ldr	r0, [r0, #0]
 8001d40:	f015 fc5a 	bl	80175f8 <sniprintf>
 8001d44:	f8c7 0338 	str.w	r0, [r7, #824]	@ 0x338
 8001d48:	e010      	b.n	8001d6c <_generate_log_filename+0x108>
    } else {
        // Î£®Ìä∏ ÎîîÎ†âÌÜ†Î¶¨Ïóê ÌååÏùº ÏÉùÏÑ± (TXT ÌòïÏãù)
        result = snprintf(filename, max_len, "LORA%04d.TXT", file_counter);
 8001d4a:	4b16      	ldr	r3, [pc, #88]	@ (8001da4 <_generate_log_filename+0x140>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 8001d52:	f5a2 7150 	sub.w	r1, r2, #832	@ 0x340
 8001d56:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 8001d5a:	f5a2 704f 	sub.w	r0, r2, #828	@ 0x33c
 8001d5e:	4a14      	ldr	r2, [pc, #80]	@ (8001db0 <_generate_log_filename+0x14c>)
 8001d60:	6809      	ldr	r1, [r1, #0]
 8001d62:	6800      	ldr	r0, [r0, #0]
 8001d64:	f015 fc48 	bl	80175f8 <sniprintf>
 8001d68:	f8c7 0338 	str.w	r0, [r7, #824]	@ 0x338
    }
    
    file_counter++;
 8001d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001da4 <_generate_log_filename+0x140>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	3301      	adds	r3, #1
 8001d72:	4a0c      	ldr	r2, [pc, #48]	@ (8001da4 <_generate_log_filename+0x140>)
 8001d74:	6013      	str	r3, [r2, #0]
    
    if (result < 0 || (size_t)result >= max_len) {
 8001d76:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	db08      	blt.n	8001d90 <_generate_log_filename+0x12c>
 8001d7e:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 8001d82:	f507 7250 	add.w	r2, r7, #832	@ 0x340
 8001d86:	f5a2 7250 	sub.w	r2, r2, #832	@ 0x340
 8001d8a:	6812      	ldr	r2, [r2, #0]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d802      	bhi.n	8001d96 <_generate_log_filename+0x132>
        return SDSTORAGE_ERROR;
 8001d90:	f04f 33ff 	mov.w	r3, #4294967295
 8001d94:	e000      	b.n	8001d98 <_generate_log_filename+0x134>
    }
    
    return SDSTORAGE_OK;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f507 7750 	add.w	r7, r7, #832	@ 0x340
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	2000164c 	.word	0x2000164c
 8001da8:	20000344 	.word	0x20000344
 8001dac:	0801a040 	.word	0x0801a040
 8001db0:	0801a058 	.word	0x0801a058
 8001db4:	0801a068 	.word	0x0801a068

08001db8 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	b083      	sub	sp, #12
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
 8001dce:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8001dd0:	bf00      	nop
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
	...

08001dec <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4a07      	ldr	r2, [pc, #28]	@ (8001e18 <vApplicationGetIdleTaskMemory+0x2c>)
 8001dfc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	4a06      	ldr	r2, [pc, #24]	@ (8001e1c <vApplicationGetIdleTaskMemory+0x30>)
 8001e02:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2280      	movs	r2, #128	@ 0x80
 8001e08:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001e0a:	bf00      	nop
 8001e0c:	3714      	adds	r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	20001650 	.word	0x20001650
 8001e1c:	200016a8 	.word	0x200016a8

08001e20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e20:	b5b0      	push	{r4, r5, r7, lr}
 8001e22:	b09a      	sub	sp, #104	@ 0x68
 8001e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  // Î¶¨ÏÖã Ïπ¥Ïö¥ÌÑ∞ Ï∂îÍ∞Ä
  static uint32_t reset_count = 0;
  reset_count++;
 8001e26:	4b96      	ldr	r3, [pc, #600]	@ (8002080 <main+0x260>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	4a94      	ldr	r2, [pc, #592]	@ (8002080 <main+0x260>)
 8001e2e:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e30:	f004 f8bd 	bl	8005fae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e34:	f000 f966 	bl	8002104 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001e38:	f000 f9d6 	bl	80021e8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e3c:	f001 f9a0 	bl	8003180 <MX_GPIO_Init>
  MX_DMA_Init();  // DMAÎäî UARTÎ≥¥Îã§ Î®ºÏ†Ä Ï¥àÍ∏∞Ìôî
 8001e40:	f001 ffb4 	bl	8003dac <MX_DMA_Init>
  MX_USART6_DMA_Init();  // USART6 DMA Ï¥àÍ∏∞Ìôî (UARTÎ≥¥Îã§ Î®ºÏ†Ä)
 8001e44:	f001 ffd8 	bl	8003df8 <MX_USART6_DMA_Init>
  MX_ADC3_Init();
 8001e48:	f000 fa00 	bl	800224c <MX_ADC3_Init>
  MX_CRC_Init();
 8001e4c:	f000 fa50 	bl	80022f0 <MX_CRC_Init>
  MX_DCMI_Init();
 8001e50:	f000 fa70 	bl	8002334 <MX_DCMI_Init>
  MX_DMA2D_Init();
 8001e54:	f000 faa2 	bl	800239c <MX_DMA2D_Init>
  MX_ETH_Init();
 8001e58:	f000 fad2 	bl	8002400 <MX_ETH_Init>
  MX_FMC_Init();
 8001e5c:	f001 f940 	bl	80030e0 <MX_FMC_Init>
  MX_I2C1_Init();
 8001e60:	f000 fb1c 	bl	800249c <MX_I2C1_Init>
  MX_I2C3_Init();
 8001e64:	f000 fb5a 	bl	800251c <MX_I2C3_Init>
  MX_LTDC_Init();
 8001e68:	f000 fb98 	bl	800259c <MX_LTDC_Init>
  MX_QUADSPI_Init();
 8001e6c:	f000 fc18 	bl	80026a0 <MX_QUADSPI_Init>
  MX_RTC_Init();
 8001e70:	f000 fc42 	bl	80026f8 <MX_RTC_Init>
  MX_SAI2_Init();
 8001e74:	f000 fce4 	bl	8002840 <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 8001e78:	f000 fd8a 	bl	8002990 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 8001e7c:	f000 fdb6 	bl	80029ec <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 8001e80:	f000 fde4 	bl	8002a4c <MX_SPI2_Init>
  MX_TIM1_Init();
 8001e84:	f000 fe20 	bl	8002ac8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001e88:	f000 feca 	bl	8002c20 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001e8c:	f000 ff3e 	bl	8002d0c <MX_TIM3_Init>
  MX_TIM5_Init();
 8001e90:	f000 ffb4 	bl	8002dfc <MX_TIM5_Init>
  MX_TIM8_Init();
 8001e94:	f001 f82a 	bl	8002eec <MX_TIM8_Init>
  MX_TIM12_Init();
 8001e98:	f001 f87c 	bl	8002f94 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8001e9c:	f001 f8c0 	bl	8003020 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8001ea0:	f001 f8ee 	bl	8003080 <MX_USART6_UART_Init>
  
  // UART Ï¥àÍ∏∞Ìôî ÌõÑ DMA Ìï∏Îì§ Îã§Ïãú Ïó∞Í≤∞ (HAL_UART_InitÏóêÏÑú Î¶¨ÏÖãÎê† Ïàò ÏûàÏùå)
  __HAL_LINKDMA(&huart6, hdmarx, hdma_usart6_rx);
 8001ea4:	4b77      	ldr	r3, [pc, #476]	@ (8002084 <main+0x264>)
 8001ea6:	4a78      	ldr	r2, [pc, #480]	@ (8002088 <main+0x268>)
 8001ea8:	675a      	str	r2, [r3, #116]	@ 0x74
 8001eaa:	4b77      	ldr	r3, [pc, #476]	@ (8002088 <main+0x268>)
 8001eac:	4a75      	ldr	r2, [pc, #468]	@ (8002084 <main+0x264>)
 8001eae:	639a      	str	r2, [r3, #56]	@ 0x38
  
  // UART IDLE Ïù∏ÌÑ∞ÎüΩÌä∏ ÌôúÏÑ±Ìôî (DMA Í∏∞Î∞ò ÏàòÏã†ÏùÑ ÏúÑÌï¥)
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);
 8001eb0:	4b74      	ldr	r3, [pc, #464]	@ (8002084 <main+0x264>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	4b73      	ldr	r3, [pc, #460]	@ (8002084 <main+0x264>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f042 0210 	orr.w	r2, r2, #16
 8001ebe:	601a      	str	r2, [r3, #0]
  MX_FATFS_Init();
 8001ec0:	f00f fca4 	bl	801180c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  
  // Logger Ï¥àÍ∏∞Ìôî (ÌÑ∞ÎØ∏ÎÑê Ï∂úÎ†•Îßå ÏÇ¨Ïö©)
  LOGGER_Connect("STM32", 0);
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	4871      	ldr	r0, [pc, #452]	@ (800208c <main+0x26c>)
 8001ec8:	f003 fa1c 	bl	8005304 <LOGGER_Connect>
  
  // Î¶¨ÏÖã ÏõêÏù∏ ÌôïÏù∏
  LOG_INFO("=== SYSTEM START (Reset #%lu) ===", reset_count);
 8001ecc:	4b6c      	ldr	r3, [pc, #432]	@ (8002080 <main+0x260>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	496f      	ldr	r1, [pc, #444]	@ (8002090 <main+0x270>)
 8001ed4:	2001      	movs	r0, #1
 8001ed6:	f003 faa1 	bl	800541c <LOGGER_SendFormatted>
  
  // RCC Î¶¨ÏÖã ÌîåÎûòÍ∑∏ ÌôïÏù∏
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST)) LOG_WARN("Reset: BOR (Brown-out)");
 8001eda:	4b6e      	ldr	r3, [pc, #440]	@ (8002094 <main+0x274>)
 8001edc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ede:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d003      	beq.n	8001eee <main+0xce>
 8001ee6:	496c      	ldr	r1, [pc, #432]	@ (8002098 <main+0x278>)
 8001ee8:	2002      	movs	r0, #2
 8001eea:	f003 fa97 	bl	800541c <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST)) LOG_WARN("Reset: PIN (External)");
 8001eee:	4b69      	ldr	r3, [pc, #420]	@ (8002094 <main+0x274>)
 8001ef0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ef2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d003      	beq.n	8001f02 <main+0xe2>
 8001efa:	4968      	ldr	r1, [pc, #416]	@ (800209c <main+0x27c>)
 8001efc:	2002      	movs	r0, #2
 8001efe:	f003 fa8d 	bl	800541c <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST)) LOG_WARN("Reset: POR (Power-on)");
 8001f02:	4b64      	ldr	r3, [pc, #400]	@ (8002094 <main+0x274>)
 8001f04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d003      	beq.n	8001f16 <main+0xf6>
 8001f0e:	4964      	ldr	r1, [pc, #400]	@ (80020a0 <main+0x280>)
 8001f10:	2002      	movs	r0, #2
 8001f12:	f003 fa83 	bl	800541c <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST)) LOG_WARN("Reset: SOFTWARE");
 8001f16:	4b5f      	ldr	r3, [pc, #380]	@ (8002094 <main+0x274>)
 8001f18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d003      	beq.n	8001f2a <main+0x10a>
 8001f22:	4960      	ldr	r1, [pc, #384]	@ (80020a4 <main+0x284>)
 8001f24:	2002      	movs	r0, #2
 8001f26:	f003 fa79 	bl	800541c <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST)) LOG_WARN("Reset: IWDG (Watchdog)");
 8001f2a:	4b5a      	ldr	r3, [pc, #360]	@ (8002094 <main+0x274>)
 8001f2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d003      	beq.n	8001f3e <main+0x11e>
 8001f36:	495c      	ldr	r1, [pc, #368]	@ (80020a8 <main+0x288>)
 8001f38:	2002      	movs	r0, #2
 8001f3a:	f003 fa6f 	bl	800541c <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST)) LOG_WARN("Reset: WWDG (Window Watchdog)");
 8001f3e:	4b55      	ldr	r3, [pc, #340]	@ (8002094 <main+0x274>)
 8001f40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f42:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d003      	beq.n	8001f52 <main+0x132>
 8001f4a:	4958      	ldr	r1, [pc, #352]	@ (80020ac <main+0x28c>)
 8001f4c:	2002      	movs	r0, #2
 8001f4e:	f003 fa65 	bl	800541c <LOGGER_SendFormatted>
  if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST)) LOG_WARN("Reset: LPWR (Low Power)");
 8001f52:	4b50      	ldr	r3, [pc, #320]	@ (8002094 <main+0x274>)
 8001f54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	da03      	bge.n	8001f62 <main+0x142>
 8001f5a:	4955      	ldr	r1, [pc, #340]	@ (80020b0 <main+0x290>)
 8001f5c:	2002      	movs	r0, #2
 8001f5e:	f003 fa5d 	bl	800541c <LOGGER_SendFormatted>
  
  // ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
  __HAL_RCC_CLEAR_RESET_FLAGS();
 8001f62:	4b4c      	ldr	r3, [pc, #304]	@ (8002094 <main+0x274>)
 8001f64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f66:	4a4b      	ldr	r2, [pc, #300]	@ (8002094 <main+0x274>)
 8001f68:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f6c:	6753      	str	r3, [r2, #116]	@ 0x74
  
  // ===== ÌïòÎìúÏõ®Ïñ¥ Ï¥àÍ∏∞ÌôîÎßå main()ÏóêÏÑú ÏàòÌñâ =====
  
  // SDÏπ¥Îìú Ï¥àÍ∏∞ÌôîÎäî FreeRTOS ÌÉúÏä§ÌÅ¨ÏóêÏÑú ÏàòÌñâ (Ïª§ÎÑê ÏãúÏûë ÌõÑ)
  LOG_INFO("üîÑ SD card initialization will be performed in FreeRTOS task");
 8001f6e:	4951      	ldr	r1, [pc, #324]	@ (80020b4 <main+0x294>)
 8001f70:	2001      	movs	r0, #1
 8001f72:	f003 fa53 	bl	800541c <LOGGER_SendFormatted>
  g_sd_initialization_result = -1;  // Ï¥àÍ∏∞Ìôî ÏïàÎê® ÏÉÅÌÉú
 8001f76:	4b50      	ldr	r3, [pc, #320]	@ (80020b8 <main+0x298>)
 8001f78:	f04f 32ff 	mov.w	r2, #4294967295
 8001f7c:	601a      	str	r2, [r3, #0]
  
  // UART6 DMA Ï¥àÍ∏∞Ìôî Í±¥ÎÑàÎõ∞Í∏∞ (Ïù¥ÎØ∏ main Ï¥àÍ∏∞ÌôîÏóêÏÑú ÏôÑÎ£åÎê®)
  LOG_INFO("üì§ UART DMA already initialized in main() - skipping");
 8001f7e:	494f      	ldr	r1, [pc, #316]	@ (80020bc <main+0x29c>)
 8001f80:	2001      	movs	r0, #1
 8001f82:	f003 fa4b 	bl	800541c <LOGGER_SendFormatted>
  
  // IDLE Ïù∏ÌÑ∞ÎüΩÌä∏Îßå ÌôúÏÑ±Ìôî (Î©îÏãúÏßÄ ÎÅù Í∞êÏßÄÏö©)
  LOG_INFO("üì§ Enabling UART IDLE interrupt...");
 8001f86:	494e      	ldr	r1, [pc, #312]	@ (80020c0 <main+0x2a0>)
 8001f88:	2001      	movs	r0, #1
 8001f8a:	f003 fa47 	bl	800541c <LOGGER_SendFormatted>
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);
 8001f8e:	4b3d      	ldr	r3, [pc, #244]	@ (8002084 <main+0x264>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	4b3b      	ldr	r3, [pc, #236]	@ (8002084 <main+0x264>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f042 0210 	orr.w	r2, r2, #16
 8001f9c:	601a      	str	r2, [r3, #0]
  LOG_INFO("‚úÖ UART setup completed");
 8001f9e:	4949      	ldr	r1, [pc, #292]	@ (80020c4 <main+0x2a4>)
 8001fa0:	2001      	movs	r0, #1
 8001fa2:	f003 fa3b 	bl	800541c <LOGGER_SendFormatted>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  // SD Î°úÍπÖ ÌÅê ÏÉùÏÑ± (ÏïàÏ†ÑÏÑ± Ï≤¥ÌÅ¨ Ìè¨Ìï®)
  LOG_INFO("üì§ Creating SD logging queue (size: %d, item: %d bytes)", 
 8001fa6:	2388      	movs	r3, #136	@ 0x88
 8001fa8:	220a      	movs	r2, #10
 8001faa:	4947      	ldr	r1, [pc, #284]	@ (80020c8 <main+0x2a8>)
 8001fac:	2001      	movs	r0, #1
 8001fae:	f003 fa35 	bl	800541c <LOGGER_SendFormatted>
           SD_LOG_QUEUE_SIZE, sizeof(SDLogEntry_t));
  
  osMessageQDef(sdLogQueue, SD_LOG_QUEUE_SIZE, SDLogEntry_t);
 8001fb2:	4b46      	ldr	r3, [pc, #280]	@ (80020cc <main+0x2ac>)
 8001fb4:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8001fb8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  sdLogQueueHandle = osMessageCreate(osMessageQ(sdLogQueue), NULL);
 8001fbe:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f012 fe01 	bl	8014bcc <osMessageCreate>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	4a40      	ldr	r2, [pc, #256]	@ (80020d0 <main+0x2b0>)
 8001fce:	6013      	str	r3, [r2, #0]
  
  if (sdLogQueueHandle == NULL) {
 8001fd0:	4b3f      	ldr	r3, [pc, #252]	@ (80020d0 <main+0x2b0>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d104      	bne.n	8001fe2 <main+0x1c2>
    LOG_ERROR("‚ùå SD logging queue creation FAILED - insufficient memory");
 8001fd8:	493e      	ldr	r1, [pc, #248]	@ (80020d4 <main+0x2b4>)
 8001fda:	2003      	movs	r0, #3
 8001fdc:	f003 fa1e 	bl	800541c <LOGGER_SendFormatted>
 8001fe0:	e003      	b.n	8001fea <main+0x1ca>
  } else {
    LOG_INFO("‚úÖ SD logging queue created successfully");
 8001fe2:	493d      	ldr	r1, [pc, #244]	@ (80020d8 <main+0x2b8>)
 8001fe4:	2001      	movs	r0, #1
 8001fe6:	f003 fa19 	bl	800541c <LOGGER_SendFormatted>
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 8192);
 8001fea:	4b3c      	ldr	r3, [pc, #240]	@ (80020dc <main+0x2bc>)
 8001fec:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001ff0:	461d      	mov	r5, r3
 8001ff2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ff4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ff6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ffa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001ffe:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002002:	2100      	movs	r1, #0
 8002004:	4618      	mov	r0, r3
 8002006:	f012 fd81 	bl	8014b0c <osThreadCreate>
 800200a:	4603      	mov	r3, r0
 800200c:	4a34      	ldr	r2, [pc, #208]	@ (80020e0 <main+0x2c0>)
 800200e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* ÏàòÏã† ÌÉúÏä§ÌÅ¨ ÌôúÏÑ±Ìôî - LoRa ÌÜµÏã†ÏùÑ ÏúÑÌï¥ ÌïÑÏàò */
  osThreadDef(receiveTask, StartReceiveTask, osPriorityNormal, 0, 4096);
 8002010:	4b34      	ldr	r3, [pc, #208]	@ (80020e4 <main+0x2c4>)
 8002012:	f107 0420 	add.w	r4, r7, #32
 8002016:	461d      	mov	r5, r3
 8002018:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800201a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800201c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002020:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  receiveTaskHandle = osThreadCreate(osThread(receiveTask), NULL);
 8002024:	f107 0320 	add.w	r3, r7, #32
 8002028:	2100      	movs	r1, #0
 800202a:	4618      	mov	r0, r3
 800202c:	f012 fd6e 	bl	8014b0c <osThreadCreate>
 8002030:	4603      	mov	r3, r0
 8002032:	4a2d      	ldr	r2, [pc, #180]	@ (80020e8 <main+0x2c8>)
 8002034:	6013      	str	r3, [r2, #0]
  LOG_INFO("üì§ Receive Task enabled for LoRa communication");
 8002036:	492d      	ldr	r1, [pc, #180]	@ (80020ec <main+0x2cc>)
 8002038:	2001      	movs	r0, #1
 800203a:	f003 f9ef 	bl	800541c <LOGGER_SendFormatted>
  
  /* SD Î°úÍπÖ ÌÉúÏä§ÌÅ¨ ÌôúÏÑ±Ìôî - SD Ïπ¥Îìú Î°úÍπÖÏùÑ ÏúÑÌï¥ */
  osThreadDef(sdLoggingTask, StartSDLoggingTask, osPriorityLow, 0, 4096);
 800203e:	4b2c      	ldr	r3, [pc, #176]	@ (80020f0 <main+0x2d0>)
 8002040:	1d3c      	adds	r4, r7, #4
 8002042:	461d      	mov	r5, r3
 8002044:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002046:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002048:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800204c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sdLoggingTaskHandle = osThreadCreate(osThread(sdLoggingTask), NULL);
 8002050:	1d3b      	adds	r3, r7, #4
 8002052:	2100      	movs	r1, #0
 8002054:	4618      	mov	r0, r3
 8002056:	f012 fd59 	bl	8014b0c <osThreadCreate>
 800205a:	4603      	mov	r3, r0
 800205c:	4a25      	ldr	r2, [pc, #148]	@ (80020f4 <main+0x2d4>)
 800205e:	6013      	str	r3, [r2, #0]
  LOG_INFO("üì§ SD Logging Task enabled");
 8002060:	4925      	ldr	r1, [pc, #148]	@ (80020f8 <main+0x2d8>)
 8002062:	2001      	movs	r0, #1
 8002064:	f003 f9da 	bl	800541c <LOGGER_SendFormatted>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  LOG_INFO("üöÄ Starting FreeRTOS scheduler...");
 8002068:	4924      	ldr	r1, [pc, #144]	@ (80020fc <main+0x2dc>)
 800206a:	2001      	movs	r0, #1
 800206c:	f003 f9d6 	bl	800541c <LOGGER_SendFormatted>
  osKernelStart();
 8002070:	f012 fd29 	bl	8014ac6 <osKernelStart>
  
  // Ïù¥ Î∂ÄÎ∂ÑÏùÄ Ï†àÎåÄ Ïã§ÌñâÎêòÎ©¥ ÏïàÎê® (Ïä§ÏºÄÏ§ÑÎü¨Í∞Ä Ï†úÏñ¥Î•º Í∞ÄÏ†∏Í∞ÄÏïº Ìï®)
  LOG_ERROR("‚ùå FATAL: Scheduler failed to start - system halted");
 8002074:	4922      	ldr	r1, [pc, #136]	@ (8002100 <main+0x2e0>)
 8002076:	2003      	movs	r0, #3
 8002078:	f003 f9d0 	bl	800541c <LOGGER_SendFormatted>

  /* We should never get here as control is now taken by the scheduler */
  
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800207c:	bf00      	nop
 800207e:	e7fd      	b.n	800207c <main+0x25c>
 8002080:	2000240c 	.word	0x2000240c
 8002084:	200020d4 	.word	0x200020d4
 8002088:	200023ac 	.word	0x200023ac
 800208c:	0801a09c 	.word	0x0801a09c
 8002090:	0801a0a4 	.word	0x0801a0a4
 8002094:	40023800 	.word	0x40023800
 8002098:	0801a0c8 	.word	0x0801a0c8
 800209c:	0801a0e0 	.word	0x0801a0e0
 80020a0:	0801a0f8 	.word	0x0801a0f8
 80020a4:	0801a110 	.word	0x0801a110
 80020a8:	0801a120 	.word	0x0801a120
 80020ac:	0801a138 	.word	0x0801a138
 80020b0:	0801a158 	.word	0x0801a158
 80020b4:	0801a170 	.word	0x0801a170
 80020b8:	20000014 	.word	0x20000014
 80020bc:	0801a1b0 	.word	0x0801a1b0
 80020c0:	0801a1e8 	.word	0x0801a1e8
 80020c4:	0801a210 	.word	0x0801a210
 80020c8:	0801a22c 	.word	0x0801a22c
 80020cc:	0801a380 	.word	0x0801a380
 80020d0:	2000219c 	.word	0x2000219c
 80020d4:	0801a268 	.word	0x0801a268
 80020d8:	0801a2a4 	.word	0x0801a2a4
 80020dc:	0801a39c 	.word	0x0801a39c
 80020e0:	20002190 	.word	0x20002190
 80020e4:	0801a3c4 	.word	0x0801a3c4
 80020e8:	20002194 	.word	0x20002194
 80020ec:	0801a2d0 	.word	0x0801a2d0
 80020f0:	0801a3f0 	.word	0x0801a3f0
 80020f4:	20002198 	.word	0x20002198
 80020f8:	0801a304 	.word	0x0801a304
 80020fc:	0801a324 	.word	0x0801a324
 8002100:	0801a348 	.word	0x0801a348

08002104 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b094      	sub	sp, #80	@ 0x50
 8002108:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800210a:	f107 0320 	add.w	r3, r7, #32
 800210e:	2230      	movs	r2, #48	@ 0x30
 8002110:	2100      	movs	r1, #0
 8002112:	4618      	mov	r0, r3
 8002114:	f015 fb48 	bl	80177a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002118:	f107 030c 	add.w	r3, r7, #12
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]
 8002126:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002128:	f008 f9f0 	bl	800a50c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800212c:	4b2c      	ldr	r3, [pc, #176]	@ (80021e0 <SystemClock_Config+0xdc>)
 800212e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002130:	4a2b      	ldr	r2, [pc, #172]	@ (80021e0 <SystemClock_Config+0xdc>)
 8002132:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002136:	6413      	str	r3, [r2, #64]	@ 0x40
 8002138:	4b29      	ldr	r3, [pc, #164]	@ (80021e0 <SystemClock_Config+0xdc>)
 800213a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002140:	60bb      	str	r3, [r7, #8]
 8002142:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002144:	4b27      	ldr	r3, [pc, #156]	@ (80021e4 <SystemClock_Config+0xe0>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a26      	ldr	r2, [pc, #152]	@ (80021e4 <SystemClock_Config+0xe0>)
 800214a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800214e:	6013      	str	r3, [r2, #0]
 8002150:	4b24      	ldr	r3, [pc, #144]	@ (80021e4 <SystemClock_Config+0xe0>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002158:	607b      	str	r3, [r7, #4]
 800215a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800215c:	2309      	movs	r3, #9
 800215e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002160:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002164:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002166:	2301      	movs	r3, #1
 8002168:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800216a:	2302      	movs	r3, #2
 800216c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800216e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002172:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002174:	2319      	movs	r3, #25
 8002176:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8002178:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800217c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800217e:	2302      	movs	r3, #2
 8002180:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002182:	2309      	movs	r3, #9
 8002184:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002186:	f107 0320 	add.w	r3, r7, #32
 800218a:	4618      	mov	r0, r3
 800218c:	f008 fae0 	bl	800a750 <HAL_RCC_OscConfig>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002196:	f001 fe03 	bl	8003da0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800219a:	f008 f9c7 	bl	800a52c <HAL_PWREx_EnableOverDrive>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80021a4:	f001 fdfc 	bl	8003da0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021a8:	230f      	movs	r3, #15
 80021aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021ac:	2302      	movs	r3, #2
 80021ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021b0:	2300      	movs	r3, #0
 80021b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80021b4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80021b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80021ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80021c0:	f107 030c 	add.w	r3, r7, #12
 80021c4:	2106      	movs	r1, #6
 80021c6:	4618      	mov	r0, r3
 80021c8:	f008 fd66 	bl	800ac98 <HAL_RCC_ClockConfig>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80021d2:	f001 fde5 	bl	8003da0 <Error_Handler>
  }
}
 80021d6:	bf00      	nop
 80021d8:	3750      	adds	r7, #80	@ 0x50
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	40023800 	.word	0x40023800
 80021e4:	40007000 	.word	0x40007000

080021e8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b0a2      	sub	sp, #136	@ 0x88
 80021ec:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021ee:	1d3b      	adds	r3, r7, #4
 80021f0:	2284      	movs	r2, #132	@ 0x84
 80021f2:	2100      	movs	r1, #0
 80021f4:	4618      	mov	r0, r3
 80021f6:	f015 fad7 	bl	80177a8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 80021fa:	4b13      	ldr	r3, [pc, #76]	@ (8002248 <PeriphCommonClock_Config+0x60>)
 80021fc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80021fe:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002202:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8002204:	2305      	movs	r3, #5
 8002206:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8002208:	2302      	movs	r3, #2
 800220a:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 800220c:	2303      	movs	r3, #3
 800220e:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8002210:	2301      	movs	r3, #1
 8002212:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002214:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002218:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 800221a:	2300      	movs	r3, #0
 800221c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 800221e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002222:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8002226:	2300      	movs	r3, #0
 8002228:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800222c:	1d3b      	adds	r3, r7, #4
 800222e:	4618      	mov	r0, r3
 8002230:	f008 ff4a 	bl	800b0c8 <HAL_RCCEx_PeriphCLKConfig>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800223a:	f001 fdb1 	bl	8003da0 <Error_Handler>
  }
}
 800223e:	bf00      	nop
 8002240:	3788      	adds	r7, #136	@ 0x88
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	00b00008 	.word	0x00b00008

0800224c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002252:	463b      	mov	r3, r7
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]
 8002258:	605a      	str	r2, [r3, #4]
 800225a:	609a      	str	r2, [r3, #8]
 800225c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800225e:	4b21      	ldr	r3, [pc, #132]	@ (80022e4 <MX_ADC3_Init+0x98>)
 8002260:	4a21      	ldr	r2, [pc, #132]	@ (80022e8 <MX_ADC3_Init+0x9c>)
 8002262:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002264:	4b1f      	ldr	r3, [pc, #124]	@ (80022e4 <MX_ADC3_Init+0x98>)
 8002266:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800226a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800226c:	4b1d      	ldr	r3, [pc, #116]	@ (80022e4 <MX_ADC3_Init+0x98>)
 800226e:	2200      	movs	r2, #0
 8002270:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002272:	4b1c      	ldr	r3, [pc, #112]	@ (80022e4 <MX_ADC3_Init+0x98>)
 8002274:	2200      	movs	r2, #0
 8002276:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8002278:	4b1a      	ldr	r3, [pc, #104]	@ (80022e4 <MX_ADC3_Init+0x98>)
 800227a:	2200      	movs	r2, #0
 800227c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800227e:	4b19      	ldr	r3, [pc, #100]	@ (80022e4 <MX_ADC3_Init+0x98>)
 8002280:	2200      	movs	r2, #0
 8002282:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002286:	4b17      	ldr	r3, [pc, #92]	@ (80022e4 <MX_ADC3_Init+0x98>)
 8002288:	2200      	movs	r2, #0
 800228a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800228c:	4b15      	ldr	r3, [pc, #84]	@ (80022e4 <MX_ADC3_Init+0x98>)
 800228e:	4a17      	ldr	r2, [pc, #92]	@ (80022ec <MX_ADC3_Init+0xa0>)
 8002290:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002292:	4b14      	ldr	r3, [pc, #80]	@ (80022e4 <MX_ADC3_Init+0x98>)
 8002294:	2200      	movs	r2, #0
 8002296:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8002298:	4b12      	ldr	r3, [pc, #72]	@ (80022e4 <MX_ADC3_Init+0x98>)
 800229a:	2201      	movs	r2, #1
 800229c:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800229e:	4b11      	ldr	r3, [pc, #68]	@ (80022e4 <MX_ADC3_Init+0x98>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80022a6:	4b0f      	ldr	r3, [pc, #60]	@ (80022e4 <MX_ADC3_Init+0x98>)
 80022a8:	2201      	movs	r2, #1
 80022aa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80022ac:	480d      	ldr	r0, [pc, #52]	@ (80022e4 <MX_ADC3_Init+0x98>)
 80022ae:	f003 fecf 	bl	8006050 <HAL_ADC_Init>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 80022b8:	f001 fd72 	bl	8003da0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80022bc:	2304      	movs	r3, #4
 80022be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80022c0:	2301      	movs	r3, #1
 80022c2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80022c4:	2300      	movs	r3, #0
 80022c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80022c8:	463b      	mov	r3, r7
 80022ca:	4619      	mov	r1, r3
 80022cc:	4805      	ldr	r0, [pc, #20]	@ (80022e4 <MX_ADC3_Init+0x98>)
 80022ce:	f003 ff03 	bl	80060d8 <HAL_ADC_ConfigChannel>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 80022d8:	f001 fd62 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80022dc:	bf00      	nop
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	200018e0 	.word	0x200018e0
 80022e8:	40012200 	.word	0x40012200
 80022ec:	0f000001 	.word	0x0f000001

080022f0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80022f4:	4b0d      	ldr	r3, [pc, #52]	@ (800232c <MX_CRC_Init+0x3c>)
 80022f6:	4a0e      	ldr	r2, [pc, #56]	@ (8002330 <MX_CRC_Init+0x40>)
 80022f8:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80022fa:	4b0c      	ldr	r3, [pc, #48]	@ (800232c <MX_CRC_Init+0x3c>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8002300:	4b0a      	ldr	r3, [pc, #40]	@ (800232c <MX_CRC_Init+0x3c>)
 8002302:	2200      	movs	r2, #0
 8002304:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8002306:	4b09      	ldr	r3, [pc, #36]	@ (800232c <MX_CRC_Init+0x3c>)
 8002308:	2200      	movs	r2, #0
 800230a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800230c:	4b07      	ldr	r3, [pc, #28]	@ (800232c <MX_CRC_Init+0x3c>)
 800230e:	2200      	movs	r2, #0
 8002310:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8002312:	4b06      	ldr	r3, [pc, #24]	@ (800232c <MX_CRC_Init+0x3c>)
 8002314:	2201      	movs	r2, #1
 8002316:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002318:	4804      	ldr	r0, [pc, #16]	@ (800232c <MX_CRC_Init+0x3c>)
 800231a:	f004 fa13 	bl	8006744 <HAL_CRC_Init>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8002324:	f001 fd3c 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002328:	bf00      	nop
 800232a:	bd80      	pop	{r7, pc}
 800232c:	20001928 	.word	0x20001928
 8002330:	40023000 	.word	0x40023000

08002334 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8002338:	4b16      	ldr	r3, [pc, #88]	@ (8002394 <MX_DCMI_Init+0x60>)
 800233a:	4a17      	ldr	r2, [pc, #92]	@ (8002398 <MX_DCMI_Init+0x64>)
 800233c:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 800233e:	4b15      	ldr	r3, [pc, #84]	@ (8002394 <MX_DCMI_Init+0x60>)
 8002340:	2200      	movs	r2, #0
 8002342:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8002344:	4b13      	ldr	r3, [pc, #76]	@ (8002394 <MX_DCMI_Init+0x60>)
 8002346:	2200      	movs	r2, #0
 8002348:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 800234a:	4b12      	ldr	r3, [pc, #72]	@ (8002394 <MX_DCMI_Init+0x60>)
 800234c:	2200      	movs	r2, #0
 800234e:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8002350:	4b10      	ldr	r3, [pc, #64]	@ (8002394 <MX_DCMI_Init+0x60>)
 8002352:	2200      	movs	r2, #0
 8002354:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8002356:	4b0f      	ldr	r3, [pc, #60]	@ (8002394 <MX_DCMI_Init+0x60>)
 8002358:	2200      	movs	r2, #0
 800235a:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 800235c:	4b0d      	ldr	r3, [pc, #52]	@ (8002394 <MX_DCMI_Init+0x60>)
 800235e:	2200      	movs	r2, #0
 8002360:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8002362:	4b0c      	ldr	r3, [pc, #48]	@ (8002394 <MX_DCMI_Init+0x60>)
 8002364:	2200      	movs	r2, #0
 8002366:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8002368:	4b0a      	ldr	r3, [pc, #40]	@ (8002394 <MX_DCMI_Init+0x60>)
 800236a:	2200      	movs	r2, #0
 800236c:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 800236e:	4b09      	ldr	r3, [pc, #36]	@ (8002394 <MX_DCMI_Init+0x60>)
 8002370:	2200      	movs	r2, #0
 8002372:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8002374:	4b07      	ldr	r3, [pc, #28]	@ (8002394 <MX_DCMI_Init+0x60>)
 8002376:	2200      	movs	r2, #0
 8002378:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 800237a:	4b06      	ldr	r3, [pc, #24]	@ (8002394 <MX_DCMI_Init+0x60>)
 800237c:	2200      	movs	r2, #0
 800237e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8002380:	4804      	ldr	r0, [pc, #16]	@ (8002394 <MX_DCMI_Init+0x60>)
 8002382:	f004 fad1 	bl	8006928 <HAL_DCMI_Init>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 800238c:	f001 fd08 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8002390:	bf00      	nop
 8002392:	bd80      	pop	{r7, pc}
 8002394:	2000194c 	.word	0x2000194c
 8002398:	50050000 	.word	0x50050000

0800239c <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80023a0:	4b15      	ldr	r3, [pc, #84]	@ (80023f8 <MX_DMA2D_Init+0x5c>)
 80023a2:	4a16      	ldr	r2, [pc, #88]	@ (80023fc <MX_DMA2D_Init+0x60>)
 80023a4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80023a6:	4b14      	ldr	r3, [pc, #80]	@ (80023f8 <MX_DMA2D_Init+0x5c>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80023ac:	4b12      	ldr	r3, [pc, #72]	@ (80023f8 <MX_DMA2D_Init+0x5c>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80023b2:	4b11      	ldr	r3, [pc, #68]	@ (80023f8 <MX_DMA2D_Init+0x5c>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80023b8:	4b0f      	ldr	r3, [pc, #60]	@ (80023f8 <MX_DMA2D_Init+0x5c>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80023be:	4b0e      	ldr	r3, [pc, #56]	@ (80023f8 <MX_DMA2D_Init+0x5c>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80023c4:	4b0c      	ldr	r3, [pc, #48]	@ (80023f8 <MX_DMA2D_Init+0x5c>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80023ca:	4b0b      	ldr	r3, [pc, #44]	@ (80023f8 <MX_DMA2D_Init+0x5c>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80023d0:	4809      	ldr	r0, [pc, #36]	@ (80023f8 <MX_DMA2D_Init+0x5c>)
 80023d2:	f004 ff97 	bl	8007304 <HAL_DMA2D_Init>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80023dc:	f001 fce0 	bl	8003da0 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80023e0:	2101      	movs	r1, #1
 80023e2:	4805      	ldr	r0, [pc, #20]	@ (80023f8 <MX_DMA2D_Init+0x5c>)
 80023e4:	f005 f8e8 	bl	80075b8 <HAL_DMA2D_ConfigLayer>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80023ee:	f001 fcd7 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	2000199c 	.word	0x2000199c
 80023fc:	4002b000 	.word	0x4002b000

08002400 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8002404:	4b1f      	ldr	r3, [pc, #124]	@ (8002484 <MX_ETH_Init+0x84>)
 8002406:	4a20      	ldr	r2, [pc, #128]	@ (8002488 <MX_ETH_Init+0x88>)
 8002408:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800240a:	4b20      	ldr	r3, [pc, #128]	@ (800248c <MX_ETH_Init+0x8c>)
 800240c:	2200      	movs	r2, #0
 800240e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8002410:	4b1e      	ldr	r3, [pc, #120]	@ (800248c <MX_ETH_Init+0x8c>)
 8002412:	2280      	movs	r2, #128	@ 0x80
 8002414:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8002416:	4b1d      	ldr	r3, [pc, #116]	@ (800248c <MX_ETH_Init+0x8c>)
 8002418:	22e1      	movs	r2, #225	@ 0xe1
 800241a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800241c:	4b1b      	ldr	r3, [pc, #108]	@ (800248c <MX_ETH_Init+0x8c>)
 800241e:	2200      	movs	r2, #0
 8002420:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8002422:	4b1a      	ldr	r3, [pc, #104]	@ (800248c <MX_ETH_Init+0x8c>)
 8002424:	2200      	movs	r2, #0
 8002426:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8002428:	4b18      	ldr	r3, [pc, #96]	@ (800248c <MX_ETH_Init+0x8c>)
 800242a:	2200      	movs	r2, #0
 800242c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800242e:	4b15      	ldr	r3, [pc, #84]	@ (8002484 <MX_ETH_Init+0x84>)
 8002430:	4a16      	ldr	r2, [pc, #88]	@ (800248c <MX_ETH_Init+0x8c>)
 8002432:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8002434:	4b13      	ldr	r3, [pc, #76]	@ (8002484 <MX_ETH_Init+0x84>)
 8002436:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800243a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800243c:	4b11      	ldr	r3, [pc, #68]	@ (8002484 <MX_ETH_Init+0x84>)
 800243e:	4a14      	ldr	r2, [pc, #80]	@ (8002490 <MX_ETH_Init+0x90>)
 8002440:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8002442:	4b10      	ldr	r3, [pc, #64]	@ (8002484 <MX_ETH_Init+0x84>)
 8002444:	4a13      	ldr	r2, [pc, #76]	@ (8002494 <MX_ETH_Init+0x94>)
 8002446:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8002448:	4b0e      	ldr	r3, [pc, #56]	@ (8002484 <MX_ETH_Init+0x84>)
 800244a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800244e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8002450:	480c      	ldr	r0, [pc, #48]	@ (8002484 <MX_ETH_Init+0x84>)
 8002452:	f005 f943 	bl	80076dc <HAL_ETH_Init>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800245c:	f001 fca0 	bl	8003da0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8002460:	2238      	movs	r2, #56	@ 0x38
 8002462:	2100      	movs	r1, #0
 8002464:	480c      	ldr	r0, [pc, #48]	@ (8002498 <MX_ETH_Init+0x98>)
 8002466:	f015 f99f 	bl	80177a8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800246a:	4b0b      	ldr	r3, [pc, #44]	@ (8002498 <MX_ETH_Init+0x98>)
 800246c:	2221      	movs	r2, #33	@ 0x21
 800246e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8002470:	4b09      	ldr	r3, [pc, #36]	@ (8002498 <MX_ETH_Init+0x98>)
 8002472:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8002476:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8002478:	4b07      	ldr	r3, [pc, #28]	@ (8002498 <MX_ETH_Init+0x98>)
 800247a:	2200      	movs	r2, #0
 800247c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800247e:	bf00      	nop
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	200019dc 	.word	0x200019dc
 8002488:	40028000 	.word	0x40028000
 800248c:	20002410 	.word	0x20002410
 8002490:	20000174 	.word	0x20000174
 8002494:	200000d4 	.word	0x200000d4
 8002498:	200018a8 	.word	0x200018a8

0800249c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80024a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002510 <MX_I2C1_Init+0x74>)
 80024a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002514 <MX_I2C1_Init+0x78>)
 80024a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 80024a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002510 <MX_I2C1_Init+0x74>)
 80024a8:	4a1b      	ldr	r2, [pc, #108]	@ (8002518 <MX_I2C1_Init+0x7c>)
 80024aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80024ac:	4b18      	ldr	r3, [pc, #96]	@ (8002510 <MX_I2C1_Init+0x74>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024b2:	4b17      	ldr	r3, [pc, #92]	@ (8002510 <MX_I2C1_Init+0x74>)
 80024b4:	2201      	movs	r2, #1
 80024b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024b8:	4b15      	ldr	r3, [pc, #84]	@ (8002510 <MX_I2C1_Init+0x74>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80024be:	4b14      	ldr	r3, [pc, #80]	@ (8002510 <MX_I2C1_Init+0x74>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80024c4:	4b12      	ldr	r3, [pc, #72]	@ (8002510 <MX_I2C1_Init+0x74>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024ca:	4b11      	ldr	r3, [pc, #68]	@ (8002510 <MX_I2C1_Init+0x74>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002510 <MX_I2C1_Init+0x74>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80024d6:	480e      	ldr	r0, [pc, #56]	@ (8002510 <MX_I2C1_Init+0x74>)
 80024d8:	f007 fbd2 	bl	8009c80 <HAL_I2C_Init>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80024e2:	f001 fc5d 	bl	8003da0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80024e6:	2100      	movs	r1, #0
 80024e8:	4809      	ldr	r0, [pc, #36]	@ (8002510 <MX_I2C1_Init+0x74>)
 80024ea:	f007 fc65 	bl	8009db8 <HAL_I2CEx_ConfigAnalogFilter>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80024f4:	f001 fc54 	bl	8003da0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80024f8:	2100      	movs	r1, #0
 80024fa:	4805      	ldr	r0, [pc, #20]	@ (8002510 <MX_I2C1_Init+0x74>)
 80024fc:	f007 fca7 	bl	8009e4e <HAL_I2CEx_ConfigDigitalFilter>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002506:	f001 fc4b 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	20001a8c 	.word	0x20001a8c
 8002514:	40005400 	.word	0x40005400
 8002518:	00c0eaff 	.word	0x00c0eaff

0800251c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002520:	4b1b      	ldr	r3, [pc, #108]	@ (8002590 <MX_I2C3_Init+0x74>)
 8002522:	4a1c      	ldr	r2, [pc, #112]	@ (8002594 <MX_I2C3_Init+0x78>)
 8002524:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8002526:	4b1a      	ldr	r3, [pc, #104]	@ (8002590 <MX_I2C3_Init+0x74>)
 8002528:	4a1b      	ldr	r2, [pc, #108]	@ (8002598 <MX_I2C3_Init+0x7c>)
 800252a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800252c:	4b18      	ldr	r3, [pc, #96]	@ (8002590 <MX_I2C3_Init+0x74>)
 800252e:	2200      	movs	r2, #0
 8002530:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002532:	4b17      	ldr	r3, [pc, #92]	@ (8002590 <MX_I2C3_Init+0x74>)
 8002534:	2201      	movs	r2, #1
 8002536:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002538:	4b15      	ldr	r3, [pc, #84]	@ (8002590 <MX_I2C3_Init+0x74>)
 800253a:	2200      	movs	r2, #0
 800253c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800253e:	4b14      	ldr	r3, [pc, #80]	@ (8002590 <MX_I2C3_Init+0x74>)
 8002540:	2200      	movs	r2, #0
 8002542:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002544:	4b12      	ldr	r3, [pc, #72]	@ (8002590 <MX_I2C3_Init+0x74>)
 8002546:	2200      	movs	r2, #0
 8002548:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800254a:	4b11      	ldr	r3, [pc, #68]	@ (8002590 <MX_I2C3_Init+0x74>)
 800254c:	2200      	movs	r2, #0
 800254e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002550:	4b0f      	ldr	r3, [pc, #60]	@ (8002590 <MX_I2C3_Init+0x74>)
 8002552:	2200      	movs	r2, #0
 8002554:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002556:	480e      	ldr	r0, [pc, #56]	@ (8002590 <MX_I2C3_Init+0x74>)
 8002558:	f007 fb92 	bl	8009c80 <HAL_I2C_Init>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8002562:	f001 fc1d 	bl	8003da0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002566:	2100      	movs	r1, #0
 8002568:	4809      	ldr	r0, [pc, #36]	@ (8002590 <MX_I2C3_Init+0x74>)
 800256a:	f007 fc25 	bl	8009db8 <HAL_I2CEx_ConfigAnalogFilter>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002574:	f001 fc14 	bl	8003da0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002578:	2100      	movs	r1, #0
 800257a:	4805      	ldr	r0, [pc, #20]	@ (8002590 <MX_I2C3_Init+0x74>)
 800257c:	f007 fc67 	bl	8009e4e <HAL_I2CEx_ConfigDigitalFilter>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8002586:	f001 fc0b 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800258a:	bf00      	nop
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	20001ae0 	.word	0x20001ae0
 8002594:	40005c00 	.word	0x40005c00
 8002598:	00c0eaff 	.word	0x00c0eaff

0800259c <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b08e      	sub	sp, #56	@ 0x38
 80025a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80025a2:	1d3b      	adds	r3, r7, #4
 80025a4:	2234      	movs	r2, #52	@ 0x34
 80025a6:	2100      	movs	r1, #0
 80025a8:	4618      	mov	r0, r3
 80025aa:	f015 f8fd 	bl	80177a8 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80025ae:	4b3a      	ldr	r3, [pc, #232]	@ (8002698 <MX_LTDC_Init+0xfc>)
 80025b0:	4a3a      	ldr	r2, [pc, #232]	@ (800269c <MX_LTDC_Init+0x100>)
 80025b2:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80025b4:	4b38      	ldr	r3, [pc, #224]	@ (8002698 <MX_LTDC_Init+0xfc>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80025ba:	4b37      	ldr	r3, [pc, #220]	@ (8002698 <MX_LTDC_Init+0xfc>)
 80025bc:	2200      	movs	r2, #0
 80025be:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80025c0:	4b35      	ldr	r3, [pc, #212]	@ (8002698 <MX_LTDC_Init+0xfc>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80025c6:	4b34      	ldr	r3, [pc, #208]	@ (8002698 <MX_LTDC_Init+0xfc>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 80025cc:	4b32      	ldr	r3, [pc, #200]	@ (8002698 <MX_LTDC_Init+0xfc>)
 80025ce:	2228      	movs	r2, #40	@ 0x28
 80025d0:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 80025d2:	4b31      	ldr	r3, [pc, #196]	@ (8002698 <MX_LTDC_Init+0xfc>)
 80025d4:	2209      	movs	r2, #9
 80025d6:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 80025d8:	4b2f      	ldr	r3, [pc, #188]	@ (8002698 <MX_LTDC_Init+0xfc>)
 80025da:	2235      	movs	r2, #53	@ 0x35
 80025dc:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 80025de:	4b2e      	ldr	r3, [pc, #184]	@ (8002698 <MX_LTDC_Init+0xfc>)
 80025e0:	220b      	movs	r2, #11
 80025e2:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 80025e4:	4b2c      	ldr	r3, [pc, #176]	@ (8002698 <MX_LTDC_Init+0xfc>)
 80025e6:	f240 2215 	movw	r2, #533	@ 0x215
 80025ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 80025ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002698 <MX_LTDC_Init+0xfc>)
 80025ee:	f240 121b 	movw	r2, #283	@ 0x11b
 80025f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 80025f4:	4b28      	ldr	r3, [pc, #160]	@ (8002698 <MX_LTDC_Init+0xfc>)
 80025f6:	f240 2235 	movw	r2, #565	@ 0x235
 80025fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 80025fc:	4b26      	ldr	r3, [pc, #152]	@ (8002698 <MX_LTDC_Init+0xfc>)
 80025fe:	f240 121d 	movw	r2, #285	@ 0x11d
 8002602:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8002604:	4b24      	ldr	r3, [pc, #144]	@ (8002698 <MX_LTDC_Init+0xfc>)
 8002606:	2200      	movs	r2, #0
 8002608:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 800260c:	4b22      	ldr	r3, [pc, #136]	@ (8002698 <MX_LTDC_Init+0xfc>)
 800260e:	2200      	movs	r2, #0
 8002610:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8002614:	4b20      	ldr	r3, [pc, #128]	@ (8002698 <MX_LTDC_Init+0xfc>)
 8002616:	2200      	movs	r2, #0
 8002618:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800261c:	481e      	ldr	r0, [pc, #120]	@ (8002698 <MX_LTDC_Init+0xfc>)
 800261e:	f007 fc62 	bl	8009ee6 <HAL_LTDC_Init>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8002628:	f001 fbba 	bl	8003da0 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800262c:	2300      	movs	r3, #0
 800262e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8002630:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8002634:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8002636:	2300      	movs	r3, #0
 8002638:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 800263a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800263e:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8002640:	2302      	movs	r3, #2
 8002642:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8002644:	23ff      	movs	r3, #255	@ 0xff
 8002646:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8002648:	2300      	movs	r3, #0
 800264a:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800264c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002650:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002652:	2307      	movs	r3, #7
 8002654:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8002656:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 800265a:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 800265c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8002660:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8002662:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8002666:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8002668:	2300      	movs	r3, #0
 800266a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 800266e:	2300      	movs	r3, #0
 8002670:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8002674:	2300      	movs	r3, #0
 8002676:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800267a:	1d3b      	adds	r3, r7, #4
 800267c:	2200      	movs	r2, #0
 800267e:	4619      	mov	r1, r3
 8002680:	4805      	ldr	r0, [pc, #20]	@ (8002698 <MX_LTDC_Init+0xfc>)
 8002682:	f007 fd8f 	bl	800a1a4 <HAL_LTDC_ConfigLayer>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 800268c:	f001 fb88 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8002690:	bf00      	nop
 8002692:	3738      	adds	r7, #56	@ 0x38
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	20001b34 	.word	0x20001b34
 800269c:	40016800 	.word	0x40016800

080026a0 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80026a4:	4b12      	ldr	r3, [pc, #72]	@ (80026f0 <MX_QUADSPI_Init+0x50>)
 80026a6:	4a13      	ldr	r2, [pc, #76]	@ (80026f4 <MX_QUADSPI_Init+0x54>)
 80026a8:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 80026aa:	4b11      	ldr	r3, [pc, #68]	@ (80026f0 <MX_QUADSPI_Init+0x50>)
 80026ac:	2201      	movs	r2, #1
 80026ae:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 80026b0:	4b0f      	ldr	r3, [pc, #60]	@ (80026f0 <MX_QUADSPI_Init+0x50>)
 80026b2:	2204      	movs	r2, #4
 80026b4:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80026b6:	4b0e      	ldr	r3, [pc, #56]	@ (80026f0 <MX_QUADSPI_Init+0x50>)
 80026b8:	2210      	movs	r2, #16
 80026ba:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 80026bc:	4b0c      	ldr	r3, [pc, #48]	@ (80026f0 <MX_QUADSPI_Init+0x50>)
 80026be:	2218      	movs	r2, #24
 80026c0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 80026c2:	4b0b      	ldr	r3, [pc, #44]	@ (80026f0 <MX_QUADSPI_Init+0x50>)
 80026c4:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80026c8:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80026ca:	4b09      	ldr	r3, [pc, #36]	@ (80026f0 <MX_QUADSPI_Init+0x50>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80026d0:	4b07      	ldr	r3, [pc, #28]	@ (80026f0 <MX_QUADSPI_Init+0x50>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80026d6:	4b06      	ldr	r3, [pc, #24]	@ (80026f0 <MX_QUADSPI_Init+0x50>)
 80026d8:	2200      	movs	r2, #0
 80026da:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80026dc:	4804      	ldr	r0, [pc, #16]	@ (80026f0 <MX_QUADSPI_Init+0x50>)
 80026de:	f007 ff75 	bl	800a5cc <HAL_QSPI_Init>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 80026e8:	f001 fb5a 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80026ec:	bf00      	nop
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	20001bdc 	.word	0x20001bdc
 80026f4:	a0001000 	.word	0xa0001000

080026f8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b090      	sub	sp, #64	@ 0x40
 80026fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80026fe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]
 8002706:	605a      	str	r2, [r3, #4]
 8002708:	609a      	str	r2, [r3, #8]
 800270a:	60da      	str	r2, [r3, #12]
 800270c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800270e:	2300      	movs	r3, #0
 8002710:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8002712:	463b      	mov	r3, r7
 8002714:	2228      	movs	r2, #40	@ 0x28
 8002716:	2100      	movs	r1, #0
 8002718:	4618      	mov	r0, r3
 800271a:	f015 f845 	bl	80177a8 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800271e:	4b46      	ldr	r3, [pc, #280]	@ (8002838 <MX_RTC_Init+0x140>)
 8002720:	4a46      	ldr	r2, [pc, #280]	@ (800283c <MX_RTC_Init+0x144>)
 8002722:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002724:	4b44      	ldr	r3, [pc, #272]	@ (8002838 <MX_RTC_Init+0x140>)
 8002726:	2200      	movs	r2, #0
 8002728:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800272a:	4b43      	ldr	r3, [pc, #268]	@ (8002838 <MX_RTC_Init+0x140>)
 800272c:	227f      	movs	r2, #127	@ 0x7f
 800272e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002730:	4b41      	ldr	r3, [pc, #260]	@ (8002838 <MX_RTC_Init+0x140>)
 8002732:	22ff      	movs	r2, #255	@ 0xff
 8002734:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002736:	4b40      	ldr	r3, [pc, #256]	@ (8002838 <MX_RTC_Init+0x140>)
 8002738:	2200      	movs	r2, #0
 800273a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800273c:	4b3e      	ldr	r3, [pc, #248]	@ (8002838 <MX_RTC_Init+0x140>)
 800273e:	2200      	movs	r2, #0
 8002740:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002742:	4b3d      	ldr	r3, [pc, #244]	@ (8002838 <MX_RTC_Init+0x140>)
 8002744:	2200      	movs	r2, #0
 8002746:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002748:	483b      	ldr	r0, [pc, #236]	@ (8002838 <MX_RTC_Init+0x140>)
 800274a:	f009 f9ed 	bl	800bb28 <HAL_RTC_Init>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8002754:	f001 fb24 	bl	8003da0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002758:	2300      	movs	r3, #0
 800275a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 800275e:	2300      	movs	r3, #0
 8002760:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8002764:	2300      	movs	r3, #0
 8002766:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800276a:	2300      	movs	r3, #0
 800276c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800276e:	2300      	movs	r3, #0
 8002770:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002772:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002776:	2201      	movs	r2, #1
 8002778:	4619      	mov	r1, r3
 800277a:	482f      	ldr	r0, [pc, #188]	@ (8002838 <MX_RTC_Init+0x140>)
 800277c:	f009 fa56 	bl	800bc2c <HAL_RTC_SetTime>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8002786:	f001 fb0b 	bl	8003da0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800278a:	2301      	movs	r3, #1
 800278c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8002790:	2301      	movs	r3, #1
 8002792:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8002796:	2301      	movs	r3, #1
 8002798:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 800279c:	2300      	movs	r3, #0
 800279e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80027a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027a6:	2201      	movs	r2, #1
 80027a8:	4619      	mov	r1, r3
 80027aa:	4823      	ldr	r0, [pc, #140]	@ (8002838 <MX_RTC_Init+0x140>)
 80027ac:	f009 fad8 	bl	800bd60 <HAL_RTC_SetDate>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 80027b6:	f001 faf3 	bl	8003da0 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80027ba:	2300      	movs	r3, #0
 80027bc:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80027be:	2300      	movs	r3, #0
 80027c0:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80027c2:	2300      	movs	r3, #0
 80027c4:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80027c6:	2300      	movs	r3, #0
 80027c8:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80027ca:	2300      	movs	r3, #0
 80027cc:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80027ce:	2300      	movs	r3, #0
 80027d0:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80027d2:	2300      	movs	r3, #0
 80027d4:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80027d6:	2300      	movs	r3, #0
 80027d8:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80027da:	2300      	movs	r3, #0
 80027dc:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80027de:	2301      	movs	r3, #1
 80027e0:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80027e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027e8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80027ea:	463b      	mov	r3, r7
 80027ec:	2201      	movs	r2, #1
 80027ee:	4619      	mov	r1, r3
 80027f0:	4811      	ldr	r0, [pc, #68]	@ (8002838 <MX_RTC_Init+0x140>)
 80027f2:	f009 fb39 	bl	800be68 <HAL_RTC_SetAlarm>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d001      	beq.n	8002800 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 80027fc:	f001 fad0 	bl	8003da0 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8002800:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002804:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002806:	463b      	mov	r3, r7
 8002808:	2201      	movs	r2, #1
 800280a:	4619      	mov	r1, r3
 800280c:	480a      	ldr	r0, [pc, #40]	@ (8002838 <MX_RTC_Init+0x140>)
 800280e:	f009 fb2b 	bl	800be68 <HAL_RTC_SetAlarm>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8002818:	f001 fac2 	bl	8003da0 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 800281c:	2202      	movs	r2, #2
 800281e:	2100      	movs	r1, #0
 8002820:	4805      	ldr	r0, [pc, #20]	@ (8002838 <MX_RTC_Init+0x140>)
 8002822:	f009 fceb 	bl	800c1fc <HAL_RTCEx_SetTimeStamp>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 800282c:	f001 fab8 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002830:	bf00      	nop
 8002832:	3740      	adds	r7, #64	@ 0x40
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	20001c28 	.word	0x20001c28
 800283c:	40002800 	.word	0x40002800

08002840 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8002844:	4b4d      	ldr	r3, [pc, #308]	@ (800297c <MX_SAI2_Init+0x13c>)
 8002846:	4a4e      	ldr	r2, [pc, #312]	@ (8002980 <MX_SAI2_Init+0x140>)
 8002848:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 800284a:	4b4c      	ldr	r3, [pc, #304]	@ (800297c <MX_SAI2_Init+0x13c>)
 800284c:	2200      	movs	r2, #0
 800284e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8002850:	4b4a      	ldr	r3, [pc, #296]	@ (800297c <MX_SAI2_Init+0x13c>)
 8002852:	2200      	movs	r2, #0
 8002854:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8002856:	4b49      	ldr	r3, [pc, #292]	@ (800297c <MX_SAI2_Init+0x13c>)
 8002858:	2240      	movs	r2, #64	@ 0x40
 800285a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800285c:	4b47      	ldr	r3, [pc, #284]	@ (800297c <MX_SAI2_Init+0x13c>)
 800285e:	2200      	movs	r2, #0
 8002860:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002862:	4b46      	ldr	r3, [pc, #280]	@ (800297c <MX_SAI2_Init+0x13c>)
 8002864:	2200      	movs	r2, #0
 8002866:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8002868:	4b44      	ldr	r3, [pc, #272]	@ (800297c <MX_SAI2_Init+0x13c>)
 800286a:	2200      	movs	r2, #0
 800286c:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800286e:	4b43      	ldr	r3, [pc, #268]	@ (800297c <MX_SAI2_Init+0x13c>)
 8002870:	2200      	movs	r2, #0
 8002872:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8002874:	4b41      	ldr	r3, [pc, #260]	@ (800297c <MX_SAI2_Init+0x13c>)
 8002876:	2200      	movs	r2, #0
 8002878:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800287a:	4b40      	ldr	r3, [pc, #256]	@ (800297c <MX_SAI2_Init+0x13c>)
 800287c:	2200      	movs	r2, #0
 800287e:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8002880:	4b3e      	ldr	r3, [pc, #248]	@ (800297c <MX_SAI2_Init+0x13c>)
 8002882:	4a40      	ldr	r2, [pc, #256]	@ (8002984 <MX_SAI2_Init+0x144>)
 8002884:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8002886:	4b3d      	ldr	r3, [pc, #244]	@ (800297c <MX_SAI2_Init+0x13c>)
 8002888:	2200      	movs	r2, #0
 800288a:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 800288c:	4b3b      	ldr	r3, [pc, #236]	@ (800297c <MX_SAI2_Init+0x13c>)
 800288e:	2200      	movs	r2, #0
 8002890:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8002892:	4b3a      	ldr	r3, [pc, #232]	@ (800297c <MX_SAI2_Init+0x13c>)
 8002894:	2200      	movs	r2, #0
 8002896:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8002898:	4b38      	ldr	r3, [pc, #224]	@ (800297c <MX_SAI2_Init+0x13c>)
 800289a:	2200      	movs	r2, #0
 800289c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 800289e:	4b37      	ldr	r3, [pc, #220]	@ (800297c <MX_SAI2_Init+0x13c>)
 80028a0:	2208      	movs	r2, #8
 80028a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 80028a4:	4b35      	ldr	r3, [pc, #212]	@ (800297c <MX_SAI2_Init+0x13c>)
 80028a6:	2201      	movs	r2, #1
 80028a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80028aa:	4b34      	ldr	r3, [pc, #208]	@ (800297c <MX_SAI2_Init+0x13c>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80028b0:	4b32      	ldr	r3, [pc, #200]	@ (800297c <MX_SAI2_Init+0x13c>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80028b6:	4b31      	ldr	r3, [pc, #196]	@ (800297c <MX_SAI2_Init+0x13c>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 80028bc:	4b2f      	ldr	r3, [pc, #188]	@ (800297c <MX_SAI2_Init+0x13c>)
 80028be:	2200      	movs	r2, #0
 80028c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80028c2:	4b2e      	ldr	r3, [pc, #184]	@ (800297c <MX_SAI2_Init+0x13c>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 80028c8:	4b2c      	ldr	r3, [pc, #176]	@ (800297c <MX_SAI2_Init+0x13c>)
 80028ca:	2201      	movs	r2, #1
 80028cc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 80028ce:	4b2b      	ldr	r3, [pc, #172]	@ (800297c <MX_SAI2_Init+0x13c>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 80028d4:	4829      	ldr	r0, [pc, #164]	@ (800297c <MX_SAI2_Init+0x13c>)
 80028d6:	f009 fcf9 	bl	800c2cc <HAL_SAI_Init>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <MX_SAI2_Init+0xa4>
  {
    Error_Handler();
 80028e0:	f001 fa5e 	bl	8003da0 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 80028e4:	4b28      	ldr	r3, [pc, #160]	@ (8002988 <MX_SAI2_Init+0x148>)
 80028e6:	4a29      	ldr	r2, [pc, #164]	@ (800298c <MX_SAI2_Init+0x14c>)
 80028e8:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 80028ea:	4b27      	ldr	r3, [pc, #156]	@ (8002988 <MX_SAI2_Init+0x148>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 80028f0:	4b25      	ldr	r3, [pc, #148]	@ (8002988 <MX_SAI2_Init+0x148>)
 80028f2:	2203      	movs	r2, #3
 80028f4:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 80028f6:	4b24      	ldr	r3, [pc, #144]	@ (8002988 <MX_SAI2_Init+0x148>)
 80028f8:	2240      	movs	r2, #64	@ 0x40
 80028fa:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80028fc:	4b22      	ldr	r3, [pc, #136]	@ (8002988 <MX_SAI2_Init+0x148>)
 80028fe:	2200      	movs	r2, #0
 8002900:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002902:	4b21      	ldr	r3, [pc, #132]	@ (8002988 <MX_SAI2_Init+0x148>)
 8002904:	2200      	movs	r2, #0
 8002906:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8002908:	4b1f      	ldr	r3, [pc, #124]	@ (8002988 <MX_SAI2_Init+0x148>)
 800290a:	2201      	movs	r2, #1
 800290c:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800290e:	4b1e      	ldr	r3, [pc, #120]	@ (8002988 <MX_SAI2_Init+0x148>)
 8002910:	2200      	movs	r2, #0
 8002912:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002914:	4b1c      	ldr	r3, [pc, #112]	@ (8002988 <MX_SAI2_Init+0x148>)
 8002916:	2200      	movs	r2, #0
 8002918:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800291a:	4b1b      	ldr	r3, [pc, #108]	@ (8002988 <MX_SAI2_Init+0x148>)
 800291c:	2200      	movs	r2, #0
 800291e:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8002920:	4b19      	ldr	r3, [pc, #100]	@ (8002988 <MX_SAI2_Init+0x148>)
 8002922:	2200      	movs	r2, #0
 8002924:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8002926:	4b18      	ldr	r3, [pc, #96]	@ (8002988 <MX_SAI2_Init+0x148>)
 8002928:	2200      	movs	r2, #0
 800292a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800292c:	4b16      	ldr	r3, [pc, #88]	@ (8002988 <MX_SAI2_Init+0x148>)
 800292e:	2200      	movs	r2, #0
 8002930:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB2.FrameInit.FrameLength = 8;
 8002932:	4b15      	ldr	r3, [pc, #84]	@ (8002988 <MX_SAI2_Init+0x148>)
 8002934:	2208      	movs	r2, #8
 8002936:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 8002938:	4b13      	ldr	r3, [pc, #76]	@ (8002988 <MX_SAI2_Init+0x148>)
 800293a:	2201      	movs	r2, #1
 800293c:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800293e:	4b12      	ldr	r3, [pc, #72]	@ (8002988 <MX_SAI2_Init+0x148>)
 8002940:	2200      	movs	r2, #0
 8002942:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8002944:	4b10      	ldr	r3, [pc, #64]	@ (8002988 <MX_SAI2_Init+0x148>)
 8002946:	2200      	movs	r2, #0
 8002948:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800294a:	4b0f      	ldr	r3, [pc, #60]	@ (8002988 <MX_SAI2_Init+0x148>)
 800294c:	2200      	movs	r2, #0
 800294e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8002950:	4b0d      	ldr	r3, [pc, #52]	@ (8002988 <MX_SAI2_Init+0x148>)
 8002952:	2200      	movs	r2, #0
 8002954:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8002956:	4b0c      	ldr	r3, [pc, #48]	@ (8002988 <MX_SAI2_Init+0x148>)
 8002958:	2200      	movs	r2, #0
 800295a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 800295c:	4b0a      	ldr	r3, [pc, #40]	@ (8002988 <MX_SAI2_Init+0x148>)
 800295e:	2201      	movs	r2, #1
 8002960:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 8002962:	4b09      	ldr	r3, [pc, #36]	@ (8002988 <MX_SAI2_Init+0x148>)
 8002964:	2200      	movs	r2, #0
 8002966:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8002968:	4807      	ldr	r0, [pc, #28]	@ (8002988 <MX_SAI2_Init+0x148>)
 800296a:	f009 fcaf 	bl	800c2cc <HAL_SAI_Init>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <MX_SAI2_Init+0x138>
  {
    Error_Handler();
 8002974:	f001 fa14 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8002978:	bf00      	nop
 800297a:	bd80      	pop	{r7, pc}
 800297c:	20001c48 	.word	0x20001c48
 8002980:	40015c04 	.word	0x40015c04
 8002984:	0002ee00 	.word	0x0002ee00
 8002988:	20001ccc 	.word	0x20001ccc
 800298c:	40015c24 	.word	0x40015c24

08002990 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8002996:	4b13      	ldr	r3, [pc, #76]	@ (80029e4 <MX_SDMMC1_SD_Init+0x54>)
 8002998:	4a13      	ldr	r2, [pc, #76]	@ (80029e8 <MX_SDMMC1_SD_Init+0x58>)
 800299a:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800299c:	4b11      	ldr	r3, [pc, #68]	@ (80029e4 <MX_SDMMC1_SD_Init+0x54>)
 800299e:	2200      	movs	r2, #0
 80029a0:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80029a2:	4b10      	ldr	r3, [pc, #64]	@ (80029e4 <MX_SDMMC1_SD_Init+0x54>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80029a8:	4b0e      	ldr	r3, [pc, #56]	@ (80029e4 <MX_SDMMC1_SD_Init+0x54>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;  // ST Ïª§ÎÆ§ÎãàÌã∞ Í∞ÄÏù¥Îìú: 1-bit Î™®ÎìúÎ°ú Î≥ÄÍ≤Ω
 80029ae:	4b0d      	ldr	r3, [pc, #52]	@ (80029e4 <MX_SDMMC1_SD_Init+0x54>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_ENABLE;  // ÌïòÎìúÏõ®Ïñ¥ ÌîåÎ°úÏö∞ Ïª®Ìä∏Î°§ ÌôúÏÑ±Ìôî (ÏïàÏ†ïÏÑ± Ìñ•ÏÉÅ)
 80029b4:	4b0b      	ldr	r3, [pc, #44]	@ (80029e4 <MX_SDMMC1_SD_Init+0x54>)
 80029b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80029ba:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 8;  // ÌÅ¥Îü≠ Î∂ÑÏ£ºÎπÑ Ï¶ùÍ∞Ä (2‚Üí8, STM32F7 ÏïàÏ†ïÌôî Í∂åÏû•Í∞í)
 80029bc:	4b09      	ldr	r3, [pc, #36]	@ (80029e4 <MX_SDMMC1_SD_Init+0x54>)
 80029be:	2208      	movs	r2, #8
 80029c0:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */
  
  // Initialize SD card with HAL
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 80029c2:	4808      	ldr	r0, [pc, #32]	@ (80029e4 <MX_SDMMC1_SD_Init+0x54>)
 80029c4:	f009 fe38 	bl	800c638 <HAL_SD_Init>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <MX_SDMMC1_SD_Init+0x42>
  {
    Error_Handler();
 80029ce:	f001 f9e7 	bl	8003da0 <Error_Handler>
  }
  
  // BSP Ï¥àÍ∏∞ÌôîÎèÑ Ìò∏Ï∂ú (FatFs Ìò∏ÌôòÏÑ±ÏùÑ ÏúÑÌï¥)
  uint8_t bsp_result = BSP_SD_Init();
 80029d2:	f00e ff35 	bl	8011840 <BSP_SD_Init>
 80029d6:	4603      	mov	r3, r0
 80029d8:	71fb      	strb	r3, [r7, #7]
    // Error_Handler() Ìò∏Ï∂úÌïòÏßÄ ÏïäÏùå
  }

  /* USER CODE END SDMMC1_Init 2 */

}
 80029da:	bf00      	nop
 80029dc:	3708      	adds	r7, #8
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	20001d50 	.word	0x20001d50
 80029e8:	40012c00 	.word	0x40012c00

080029ec <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 80029f0:	4b15      	ldr	r3, [pc, #84]	@ (8002a48 <MX_SPDIFRX_Init+0x5c>)
 80029f2:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80029f6:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 80029f8:	4b13      	ldr	r3, [pc, #76]	@ (8002a48 <MX_SPDIFRX_Init+0x5c>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 80029fe:	4b12      	ldr	r3, [pc, #72]	@ (8002a48 <MX_SPDIFRX_Init+0x5c>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8002a04:	4b10      	ldr	r3, [pc, #64]	@ (8002a48 <MX_SPDIFRX_Init+0x5c>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8002a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8002a48 <MX_SPDIFRX_Init+0x5c>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8002a10:	4b0d      	ldr	r3, [pc, #52]	@ (8002a48 <MX_SPDIFRX_Init+0x5c>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8002a16:	4b0c      	ldr	r3, [pc, #48]	@ (8002a48 <MX_SPDIFRX_Init+0x5c>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8002a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8002a48 <MX_SPDIFRX_Init+0x5c>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8002a22:	4b09      	ldr	r3, [pc, #36]	@ (8002a48 <MX_SPDIFRX_Init+0x5c>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8002a28:	4b07      	ldr	r3, [pc, #28]	@ (8002a48 <MX_SPDIFRX_Init+0x5c>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8002a2e:	4b06      	ldr	r3, [pc, #24]	@ (8002a48 <MX_SPDIFRX_Init+0x5c>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8002a34:	4804      	ldr	r0, [pc, #16]	@ (8002a48 <MX_SPDIFRX_Init+0x5c>)
 8002a36:	f00a ffbf 	bl	800d9b8 <HAL_SPDIFRX_Init>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8002a40:	f001 f9ae 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8002a44:	bf00      	nop
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	20001dd4 	.word	0x20001dd4

08002a4c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002a50:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002a52:	4a1c      	ldr	r2, [pc, #112]	@ (8002ac4 <MX_SPI2_Init+0x78>)
 8002a54:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002a56:	4b1a      	ldr	r3, [pc, #104]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002a58:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002a5c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002a5e:	4b18      	ldr	r3, [pc, #96]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002a64:	4b16      	ldr	r3, [pc, #88]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002a66:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002a6a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a6c:	4b14      	ldr	r3, [pc, #80]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a72:	4b13      	ldr	r3, [pc, #76]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002a78:	4b11      	ldr	r3, [pc, #68]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002a7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a7e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a80:	4b0f      	ldr	r3, [pc, #60]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a86:	4b0e      	ldr	r3, [pc, #56]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a92:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002a98:	4b09      	ldr	r3, [pc, #36]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002a9a:	2207      	movs	r2, #7
 8002a9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002a9e:	4b08      	ldr	r3, [pc, #32]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002aa4:	4b06      	ldr	r3, [pc, #24]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002aa6:	2208      	movs	r2, #8
 8002aa8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002aaa:	4805      	ldr	r0, [pc, #20]	@ (8002ac0 <MX_SPI2_Init+0x74>)
 8002aac:	f00a ffe0 	bl	800da70 <HAL_SPI_Init>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002ab6:	f001 f973 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002aba:	bf00      	nop
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	20001e20 	.word	0x20001e20
 8002ac4:	40003800 	.word	0x40003800

08002ac8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b09a      	sub	sp, #104	@ 0x68
 8002acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ace:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	601a      	str	r2, [r3, #0]
 8002ad6:	605a      	str	r2, [r3, #4]
 8002ad8:	609a      	str	r2, [r3, #8]
 8002ada:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002adc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	601a      	str	r2, [r3, #0]
 8002ae4:	605a      	str	r2, [r3, #4]
 8002ae6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ae8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002aec:	2200      	movs	r2, #0
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	605a      	str	r2, [r3, #4]
 8002af2:	609a      	str	r2, [r3, #8]
 8002af4:	60da      	str	r2, [r3, #12]
 8002af6:	611a      	str	r2, [r3, #16]
 8002af8:	615a      	str	r2, [r3, #20]
 8002afa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002afc:	1d3b      	adds	r3, r7, #4
 8002afe:	222c      	movs	r2, #44	@ 0x2c
 8002b00:	2100      	movs	r1, #0
 8002b02:	4618      	mov	r0, r3
 8002b04:	f014 fe50 	bl	80177a8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002b08:	4b43      	ldr	r3, [pc, #268]	@ (8002c18 <MX_TIM1_Init+0x150>)
 8002b0a:	4a44      	ldr	r2, [pc, #272]	@ (8002c1c <MX_TIM1_Init+0x154>)
 8002b0c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002b0e:	4b42      	ldr	r3, [pc, #264]	@ (8002c18 <MX_TIM1_Init+0x150>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b14:	4b40      	ldr	r3, [pc, #256]	@ (8002c18 <MX_TIM1_Init+0x150>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002b1a:	4b3f      	ldr	r3, [pc, #252]	@ (8002c18 <MX_TIM1_Init+0x150>)
 8002b1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b20:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b22:	4b3d      	ldr	r3, [pc, #244]	@ (8002c18 <MX_TIM1_Init+0x150>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002b28:	4b3b      	ldr	r3, [pc, #236]	@ (8002c18 <MX_TIM1_Init+0x150>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b2e:	4b3a      	ldr	r3, [pc, #232]	@ (8002c18 <MX_TIM1_Init+0x150>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002b34:	4838      	ldr	r0, [pc, #224]	@ (8002c18 <MX_TIM1_Init+0x150>)
 8002b36:	f00b f846 	bl	800dbc6 <HAL_TIM_Base_Init>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002b40:	f001 f92e 	bl	8003da0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b48:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002b4a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002b4e:	4619      	mov	r1, r3
 8002b50:	4831      	ldr	r0, [pc, #196]	@ (8002c18 <MX_TIM1_Init+0x150>)
 8002b52:	f00b fb79 	bl	800e248 <HAL_TIM_ConfigClockSource>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002b5c:	f001 f920 	bl	8003da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002b60:	482d      	ldr	r0, [pc, #180]	@ (8002c18 <MX_TIM1_Init+0x150>)
 8002b62:	f00b f8ff 	bl	800dd64 <HAL_TIM_PWM_Init>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002b6c:	f001 f918 	bl	8003da0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b70:	2300      	movs	r3, #0
 8002b72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002b74:	2300      	movs	r3, #0
 8002b76:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002b7c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002b80:	4619      	mov	r1, r3
 8002b82:	4825      	ldr	r0, [pc, #148]	@ (8002c18 <MX_TIM1_Init+0x150>)
 8002b84:	f00b fff0 	bl	800eb68 <HAL_TIMEx_MasterConfigSynchronization>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8002b8e:	f001 f907 	bl	8003da0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b92:	2360      	movs	r3, #96	@ 0x60
 8002b94:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002b96:	2300      	movs	r3, #0
 8002b98:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002baa:	2300      	movs	r3, #0
 8002bac:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002bae:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4818      	ldr	r0, [pc, #96]	@ (8002c18 <MX_TIM1_Init+0x150>)
 8002bb8:	f00b fa32 	bl	800e020 <HAL_TIM_PWM_ConfigChannel>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002bc2:	f001 f8ed 	bl	8003da0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002bda:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002bde:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002be0:	2300      	movs	r3, #0
 8002be2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002be4:	2300      	movs	r3, #0
 8002be6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002be8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002bec:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002bf6:	1d3b      	adds	r3, r7, #4
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	4807      	ldr	r0, [pc, #28]	@ (8002c18 <MX_TIM1_Init+0x150>)
 8002bfc:	f00c f842 	bl	800ec84 <HAL_TIMEx_ConfigBreakDeadTime>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8002c06:	f001 f8cb 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002c0a:	4803      	ldr	r0, [pc, #12]	@ (8002c18 <MX_TIM1_Init+0x150>)
 8002c0c:	f001 ff3c 	bl	8004a88 <HAL_TIM_MspPostInit>

}
 8002c10:	bf00      	nop
 8002c12:	3768      	adds	r7, #104	@ 0x68
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	20001e84 	.word	0x20001e84
 8002c1c:	40010000 	.word	0x40010000

08002c20 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b08e      	sub	sp, #56	@ 0x38
 8002c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c26:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	605a      	str	r2, [r3, #4]
 8002c30:	609a      	str	r2, [r3, #8]
 8002c32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c34:	f107 031c 	add.w	r3, r7, #28
 8002c38:	2200      	movs	r2, #0
 8002c3a:	601a      	str	r2, [r3, #0]
 8002c3c:	605a      	str	r2, [r3, #4]
 8002c3e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c40:	463b      	mov	r3, r7
 8002c42:	2200      	movs	r2, #0
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	605a      	str	r2, [r3, #4]
 8002c48:	609a      	str	r2, [r3, #8]
 8002c4a:	60da      	str	r2, [r3, #12]
 8002c4c:	611a      	str	r2, [r3, #16]
 8002c4e:	615a      	str	r2, [r3, #20]
 8002c50:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002c52:	4b2d      	ldr	r3, [pc, #180]	@ (8002d08 <MX_TIM2_Init+0xe8>)
 8002c54:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c58:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002c5a:	4b2b      	ldr	r3, [pc, #172]	@ (8002d08 <MX_TIM2_Init+0xe8>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c60:	4b29      	ldr	r3, [pc, #164]	@ (8002d08 <MX_TIM2_Init+0xe8>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002c66:	4b28      	ldr	r3, [pc, #160]	@ (8002d08 <MX_TIM2_Init+0xe8>)
 8002c68:	f04f 32ff 	mov.w	r2, #4294967295
 8002c6c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c6e:	4b26      	ldr	r3, [pc, #152]	@ (8002d08 <MX_TIM2_Init+0xe8>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c74:	4b24      	ldr	r3, [pc, #144]	@ (8002d08 <MX_TIM2_Init+0xe8>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c7a:	4823      	ldr	r0, [pc, #140]	@ (8002d08 <MX_TIM2_Init+0xe8>)
 8002c7c:	f00a ffa3 	bl	800dbc6 <HAL_TIM_Base_Init>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d001      	beq.n	8002c8a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002c86:	f001 f88b 	bl	8003da0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002c90:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002c94:	4619      	mov	r1, r3
 8002c96:	481c      	ldr	r0, [pc, #112]	@ (8002d08 <MX_TIM2_Init+0xe8>)
 8002c98:	f00b fad6 	bl	800e248 <HAL_TIM_ConfigClockSource>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002ca2:	f001 f87d 	bl	8003da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002ca6:	4818      	ldr	r0, [pc, #96]	@ (8002d08 <MX_TIM2_Init+0xe8>)
 8002ca8:	f00b f85c 	bl	800dd64 <HAL_TIM_PWM_Init>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002cb2:	f001 f875 	bl	8003da0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002cbe:	f107 031c 	add.w	r3, r7, #28
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	4810      	ldr	r0, [pc, #64]	@ (8002d08 <MX_TIM2_Init+0xe8>)
 8002cc6:	f00b ff4f 	bl	800eb68 <HAL_TIMEx_MasterConfigSynchronization>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d001      	beq.n	8002cd4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002cd0:	f001 f866 	bl	8003da0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002cd4:	2360      	movs	r3, #96	@ 0x60
 8002cd6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ce4:	463b      	mov	r3, r7
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	4619      	mov	r1, r3
 8002cea:	4807      	ldr	r0, [pc, #28]	@ (8002d08 <MX_TIM2_Init+0xe8>)
 8002cec:	f00b f998 	bl	800e020 <HAL_TIM_PWM_ConfigChannel>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002cf6:	f001 f853 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002cfa:	4803      	ldr	r0, [pc, #12]	@ (8002d08 <MX_TIM2_Init+0xe8>)
 8002cfc:	f001 fec4 	bl	8004a88 <HAL_TIM_MspPostInit>

}
 8002d00:	bf00      	nop
 8002d02:	3738      	adds	r7, #56	@ 0x38
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	20001ed0 	.word	0x20001ed0

08002d0c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b08e      	sub	sp, #56	@ 0x38
 8002d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002d16:	2200      	movs	r2, #0
 8002d18:	601a      	str	r2, [r3, #0]
 8002d1a:	605a      	str	r2, [r3, #4]
 8002d1c:	609a      	str	r2, [r3, #8]
 8002d1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d20:	f107 031c 	add.w	r3, r7, #28
 8002d24:	2200      	movs	r2, #0
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	605a      	str	r2, [r3, #4]
 8002d2a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d2c:	463b      	mov	r3, r7
 8002d2e:	2200      	movs	r2, #0
 8002d30:	601a      	str	r2, [r3, #0]
 8002d32:	605a      	str	r2, [r3, #4]
 8002d34:	609a      	str	r2, [r3, #8]
 8002d36:	60da      	str	r2, [r3, #12]
 8002d38:	611a      	str	r2, [r3, #16]
 8002d3a:	615a      	str	r2, [r3, #20]
 8002d3c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d3e:	4b2d      	ldr	r3, [pc, #180]	@ (8002df4 <MX_TIM3_Init+0xe8>)
 8002d40:	4a2d      	ldr	r2, [pc, #180]	@ (8002df8 <MX_TIM3_Init+0xec>)
 8002d42:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002d44:	4b2b      	ldr	r3, [pc, #172]	@ (8002df4 <MX_TIM3_Init+0xe8>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d4a:	4b2a      	ldr	r3, [pc, #168]	@ (8002df4 <MX_TIM3_Init+0xe8>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002d50:	4b28      	ldr	r3, [pc, #160]	@ (8002df4 <MX_TIM3_Init+0xe8>)
 8002d52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d56:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d58:	4b26      	ldr	r3, [pc, #152]	@ (8002df4 <MX_TIM3_Init+0xe8>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d5e:	4b25      	ldr	r3, [pc, #148]	@ (8002df4 <MX_TIM3_Init+0xe8>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002d64:	4823      	ldr	r0, [pc, #140]	@ (8002df4 <MX_TIM3_Init+0xe8>)
 8002d66:	f00a ff2e 	bl	800dbc6 <HAL_TIM_Base_Init>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002d70:	f001 f816 	bl	8003da0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d78:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002d7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002d7e:	4619      	mov	r1, r3
 8002d80:	481c      	ldr	r0, [pc, #112]	@ (8002df4 <MX_TIM3_Init+0xe8>)
 8002d82:	f00b fa61 	bl	800e248 <HAL_TIM_ConfigClockSource>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002d8c:	f001 f808 	bl	8003da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002d90:	4818      	ldr	r0, [pc, #96]	@ (8002df4 <MX_TIM3_Init+0xe8>)
 8002d92:	f00a ffe7 	bl	800dd64 <HAL_TIM_PWM_Init>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d001      	beq.n	8002da0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002d9c:	f001 f800 	bl	8003da0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002da0:	2300      	movs	r3, #0
 8002da2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002da4:	2300      	movs	r3, #0
 8002da6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002da8:	f107 031c 	add.w	r3, r7, #28
 8002dac:	4619      	mov	r1, r3
 8002dae:	4811      	ldr	r0, [pc, #68]	@ (8002df4 <MX_TIM3_Init+0xe8>)
 8002db0:	f00b feda 	bl	800eb68 <HAL_TIMEx_MasterConfigSynchronization>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002dba:	f000 fff1 	bl	8003da0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002dbe:	2360      	movs	r3, #96	@ 0x60
 8002dc0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002dce:	463b      	mov	r3, r7
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	4807      	ldr	r0, [pc, #28]	@ (8002df4 <MX_TIM3_Init+0xe8>)
 8002dd6:	f00b f923 	bl	800e020 <HAL_TIM_PWM_ConfigChannel>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d001      	beq.n	8002de4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002de0:	f000 ffde 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002de4:	4803      	ldr	r0, [pc, #12]	@ (8002df4 <MX_TIM3_Init+0xe8>)
 8002de6:	f001 fe4f 	bl	8004a88 <HAL_TIM_MspPostInit>

}
 8002dea:	bf00      	nop
 8002dec:	3738      	adds	r7, #56	@ 0x38
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	20001f1c 	.word	0x20001f1c
 8002df8:	40000400 	.word	0x40000400

08002dfc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b08e      	sub	sp, #56	@ 0x38
 8002e00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e02:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e06:	2200      	movs	r2, #0
 8002e08:	601a      	str	r2, [r3, #0]
 8002e0a:	605a      	str	r2, [r3, #4]
 8002e0c:	609a      	str	r2, [r3, #8]
 8002e0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e10:	f107 031c 	add.w	r3, r7, #28
 8002e14:	2200      	movs	r2, #0
 8002e16:	601a      	str	r2, [r3, #0]
 8002e18:	605a      	str	r2, [r3, #4]
 8002e1a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e1c:	463b      	mov	r3, r7
 8002e1e:	2200      	movs	r2, #0
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	605a      	str	r2, [r3, #4]
 8002e24:	609a      	str	r2, [r3, #8]
 8002e26:	60da      	str	r2, [r3, #12]
 8002e28:	611a      	str	r2, [r3, #16]
 8002e2a:	615a      	str	r2, [r3, #20]
 8002e2c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002e2e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ee4 <MX_TIM5_Init+0xe8>)
 8002e30:	4a2d      	ldr	r2, [pc, #180]	@ (8002ee8 <MX_TIM5_Init+0xec>)
 8002e32:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002e34:	4b2b      	ldr	r3, [pc, #172]	@ (8002ee4 <MX_TIM5_Init+0xe8>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e3a:	4b2a      	ldr	r3, [pc, #168]	@ (8002ee4 <MX_TIM5_Init+0xe8>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002e40:	4b28      	ldr	r3, [pc, #160]	@ (8002ee4 <MX_TIM5_Init+0xe8>)
 8002e42:	f04f 32ff 	mov.w	r2, #4294967295
 8002e46:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e48:	4b26      	ldr	r3, [pc, #152]	@ (8002ee4 <MX_TIM5_Init+0xe8>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e4e:	4b25      	ldr	r3, [pc, #148]	@ (8002ee4 <MX_TIM5_Init+0xe8>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002e54:	4823      	ldr	r0, [pc, #140]	@ (8002ee4 <MX_TIM5_Init+0xe8>)
 8002e56:	f00a feb6 	bl	800dbc6 <HAL_TIM_Base_Init>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8002e60:	f000 ff9e 	bl	8003da0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e68:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002e6a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e6e:	4619      	mov	r1, r3
 8002e70:	481c      	ldr	r0, [pc, #112]	@ (8002ee4 <MX_TIM5_Init+0xe8>)
 8002e72:	f00b f9e9 	bl	800e248 <HAL_TIM_ConfigClockSource>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8002e7c:	f000 ff90 	bl	8003da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002e80:	4818      	ldr	r0, [pc, #96]	@ (8002ee4 <MX_TIM5_Init+0xe8>)
 8002e82:	f00a ff6f 	bl	800dd64 <HAL_TIM_PWM_Init>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d001      	beq.n	8002e90 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8002e8c:	f000 ff88 	bl	8003da0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e90:	2300      	movs	r3, #0
 8002e92:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e94:	2300      	movs	r3, #0
 8002e96:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002e98:	f107 031c 	add.w	r3, r7, #28
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4811      	ldr	r0, [pc, #68]	@ (8002ee4 <MX_TIM5_Init+0xe8>)
 8002ea0:	f00b fe62 	bl	800eb68 <HAL_TIMEx_MasterConfigSynchronization>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8002eaa:	f000 ff79 	bl	8003da0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002eae:	2360      	movs	r3, #96	@ 0x60
 8002eb0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002ebe:	463b      	mov	r3, r7
 8002ec0:	220c      	movs	r2, #12
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	4807      	ldr	r0, [pc, #28]	@ (8002ee4 <MX_TIM5_Init+0xe8>)
 8002ec6:	f00b f8ab 	bl	800e020 <HAL_TIM_PWM_ConfigChannel>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8002ed0:	f000 ff66 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002ed4:	4803      	ldr	r0, [pc, #12]	@ (8002ee4 <MX_TIM5_Init+0xe8>)
 8002ed6:	f001 fdd7 	bl	8004a88 <HAL_TIM_MspPostInit>

}
 8002eda:	bf00      	nop
 8002edc:	3738      	adds	r7, #56	@ 0x38
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	20001f68 	.word	0x20001f68
 8002ee8:	40000c00 	.word	0x40000c00

08002eec <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b088      	sub	sp, #32
 8002ef0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ef2:	f107 0310 	add.w	r3, r7, #16
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	605a      	str	r2, [r3, #4]
 8002efc:	609a      	str	r2, [r3, #8]
 8002efe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f00:	1d3b      	adds	r3, r7, #4
 8002f02:	2200      	movs	r2, #0
 8002f04:	601a      	str	r2, [r3, #0]
 8002f06:	605a      	str	r2, [r3, #4]
 8002f08:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002f0a:	4b20      	ldr	r3, [pc, #128]	@ (8002f8c <MX_TIM8_Init+0xa0>)
 8002f0c:	4a20      	ldr	r2, [pc, #128]	@ (8002f90 <MX_TIM8_Init+0xa4>)
 8002f0e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002f10:	4b1e      	ldr	r3, [pc, #120]	@ (8002f8c <MX_TIM8_Init+0xa0>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f16:	4b1d      	ldr	r3, [pc, #116]	@ (8002f8c <MX_TIM8_Init+0xa0>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002f1c:	4b1b      	ldr	r3, [pc, #108]	@ (8002f8c <MX_TIM8_Init+0xa0>)
 8002f1e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f22:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f24:	4b19      	ldr	r3, [pc, #100]	@ (8002f8c <MX_TIM8_Init+0xa0>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002f2a:	4b18      	ldr	r3, [pc, #96]	@ (8002f8c <MX_TIM8_Init+0xa0>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f30:	4b16      	ldr	r3, [pc, #88]	@ (8002f8c <MX_TIM8_Init+0xa0>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002f36:	4815      	ldr	r0, [pc, #84]	@ (8002f8c <MX_TIM8_Init+0xa0>)
 8002f38:	f00a fe45 	bl	800dbc6 <HAL_TIM_Base_Init>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8002f42:	f000 ff2d 	bl	8003da0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f4a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002f4c:	f107 0310 	add.w	r3, r7, #16
 8002f50:	4619      	mov	r1, r3
 8002f52:	480e      	ldr	r0, [pc, #56]	@ (8002f8c <MX_TIM8_Init+0xa0>)
 8002f54:	f00b f978 	bl	800e248 <HAL_TIM_ConfigClockSource>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8002f5e:	f000 ff1f 	bl	8003da0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f62:	2300      	movs	r3, #0
 8002f64:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002f66:	2300      	movs	r3, #0
 8002f68:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002f6e:	1d3b      	adds	r3, r7, #4
 8002f70:	4619      	mov	r1, r3
 8002f72:	4806      	ldr	r0, [pc, #24]	@ (8002f8c <MX_TIM8_Init+0xa0>)
 8002f74:	f00b fdf8 	bl	800eb68 <HAL_TIMEx_MasterConfigSynchronization>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8002f7e:	f000 ff0f 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002f82:	bf00      	nop
 8002f84:	3720      	adds	r7, #32
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	20001fb4 	.word	0x20001fb4
 8002f90:	40010400 	.word	0x40010400

08002f94 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b088      	sub	sp, #32
 8002f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f9a:	1d3b      	adds	r3, r7, #4
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	605a      	str	r2, [r3, #4]
 8002fa2:	609a      	str	r2, [r3, #8]
 8002fa4:	60da      	str	r2, [r3, #12]
 8002fa6:	611a      	str	r2, [r3, #16]
 8002fa8:	615a      	str	r2, [r3, #20]
 8002faa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002fac:	4b1a      	ldr	r3, [pc, #104]	@ (8003018 <MX_TIM12_Init+0x84>)
 8002fae:	4a1b      	ldr	r2, [pc, #108]	@ (800301c <MX_TIM12_Init+0x88>)
 8002fb0:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8002fb2:	4b19      	ldr	r3, [pc, #100]	@ (8003018 <MX_TIM12_Init+0x84>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fb8:	4b17      	ldr	r3, [pc, #92]	@ (8003018 <MX_TIM12_Init+0x84>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8002fbe:	4b16      	ldr	r3, [pc, #88]	@ (8003018 <MX_TIM12_Init+0x84>)
 8002fc0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fc4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fc6:	4b14      	ldr	r3, [pc, #80]	@ (8003018 <MX_TIM12_Init+0x84>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fcc:	4b12      	ldr	r3, [pc, #72]	@ (8003018 <MX_TIM12_Init+0x84>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002fd2:	4811      	ldr	r0, [pc, #68]	@ (8003018 <MX_TIM12_Init+0x84>)
 8002fd4:	f00a fec6 	bl	800dd64 <HAL_TIM_PWM_Init>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8002fde:	f000 fedf 	bl	8003da0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002fe2:	2360      	movs	r3, #96	@ 0x60
 8002fe4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fea:	2300      	movs	r3, #0
 8002fec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ff2:	1d3b      	adds	r3, r7, #4
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	4807      	ldr	r0, [pc, #28]	@ (8003018 <MX_TIM12_Init+0x84>)
 8002ffa:	f00b f811 	bl	800e020 <HAL_TIM_PWM_ConfigChannel>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8003004:	f000 fecc 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8003008:	4803      	ldr	r0, [pc, #12]	@ (8003018 <MX_TIM12_Init+0x84>)
 800300a:	f001 fd3d 	bl	8004a88 <HAL_TIM_MspPostInit>

}
 800300e:	bf00      	nop
 8003010:	3720      	adds	r7, #32
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	20002000 	.word	0x20002000
 800301c:	40001800 	.word	0x40001800

08003020 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003024:	4b14      	ldr	r3, [pc, #80]	@ (8003078 <MX_USART1_UART_Init+0x58>)
 8003026:	4a15      	ldr	r2, [pc, #84]	@ (800307c <MX_USART1_UART_Init+0x5c>)
 8003028:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800302a:	4b13      	ldr	r3, [pc, #76]	@ (8003078 <MX_USART1_UART_Init+0x58>)
 800302c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003030:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003032:	4b11      	ldr	r3, [pc, #68]	@ (8003078 <MX_USART1_UART_Init+0x58>)
 8003034:	2200      	movs	r2, #0
 8003036:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003038:	4b0f      	ldr	r3, [pc, #60]	@ (8003078 <MX_USART1_UART_Init+0x58>)
 800303a:	2200      	movs	r2, #0
 800303c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800303e:	4b0e      	ldr	r3, [pc, #56]	@ (8003078 <MX_USART1_UART_Init+0x58>)
 8003040:	2200      	movs	r2, #0
 8003042:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003044:	4b0c      	ldr	r3, [pc, #48]	@ (8003078 <MX_USART1_UART_Init+0x58>)
 8003046:	220c      	movs	r2, #12
 8003048:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800304a:	4b0b      	ldr	r3, [pc, #44]	@ (8003078 <MX_USART1_UART_Init+0x58>)
 800304c:	2200      	movs	r2, #0
 800304e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003050:	4b09      	ldr	r3, [pc, #36]	@ (8003078 <MX_USART1_UART_Init+0x58>)
 8003052:	2200      	movs	r2, #0
 8003054:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003056:	4b08      	ldr	r3, [pc, #32]	@ (8003078 <MX_USART1_UART_Init+0x58>)
 8003058:	2200      	movs	r2, #0
 800305a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800305c:	4b06      	ldr	r3, [pc, #24]	@ (8003078 <MX_USART1_UART_Init+0x58>)
 800305e:	2200      	movs	r2, #0
 8003060:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003062:	4805      	ldr	r0, [pc, #20]	@ (8003078 <MX_USART1_UART_Init+0x58>)
 8003064:	f00b feaa 	bl	800edbc <HAL_UART_Init>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800306e:	f000 fe97 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003072:	bf00      	nop
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	2000204c 	.word	0x2000204c
 800307c:	40011000 	.word	0x40011000

08003080 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003084:	4b14      	ldr	r3, [pc, #80]	@ (80030d8 <MX_USART6_UART_Init+0x58>)
 8003086:	4a15      	ldr	r2, [pc, #84]	@ (80030dc <MX_USART6_UART_Init+0x5c>)
 8003088:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800308a:	4b13      	ldr	r3, [pc, #76]	@ (80030d8 <MX_USART6_UART_Init+0x58>)
 800308c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003090:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003092:	4b11      	ldr	r3, [pc, #68]	@ (80030d8 <MX_USART6_UART_Init+0x58>)
 8003094:	2200      	movs	r2, #0
 8003096:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003098:	4b0f      	ldr	r3, [pc, #60]	@ (80030d8 <MX_USART6_UART_Init+0x58>)
 800309a:	2200      	movs	r2, #0
 800309c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800309e:	4b0e      	ldr	r3, [pc, #56]	@ (80030d8 <MX_USART6_UART_Init+0x58>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80030a4:	4b0c      	ldr	r3, [pc, #48]	@ (80030d8 <MX_USART6_UART_Init+0x58>)
 80030a6:	220c      	movs	r2, #12
 80030a8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030aa:	4b0b      	ldr	r3, [pc, #44]	@ (80030d8 <MX_USART6_UART_Init+0x58>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80030b0:	4b09      	ldr	r3, [pc, #36]	@ (80030d8 <MX_USART6_UART_Init+0x58>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80030b6:	4b08      	ldr	r3, [pc, #32]	@ (80030d8 <MX_USART6_UART_Init+0x58>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80030bc:	4b06      	ldr	r3, [pc, #24]	@ (80030d8 <MX_USART6_UART_Init+0x58>)
 80030be:	2200      	movs	r2, #0
 80030c0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80030c2:	4805      	ldr	r0, [pc, #20]	@ (80030d8 <MX_USART6_UART_Init+0x58>)
 80030c4:	f00b fe7a 	bl	800edbc <HAL_UART_Init>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 80030ce:	f000 fe67 	bl	8003da0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80030d2:	bf00      	nop
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	200020d4 	.word	0x200020d4
 80030dc:	40011400 	.word	0x40011400

080030e0 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b088      	sub	sp, #32
 80030e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80030e6:	1d3b      	adds	r3, r7, #4
 80030e8:	2200      	movs	r2, #0
 80030ea:	601a      	str	r2, [r3, #0]
 80030ec:	605a      	str	r2, [r3, #4]
 80030ee:	609a      	str	r2, [r3, #8]
 80030f0:	60da      	str	r2, [r3, #12]
 80030f2:	611a      	str	r2, [r3, #16]
 80030f4:	615a      	str	r2, [r3, #20]
 80030f6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80030f8:	4b1f      	ldr	r3, [pc, #124]	@ (8003178 <MX_FMC_Init+0x98>)
 80030fa:	4a20      	ldr	r2, [pc, #128]	@ (800317c <MX_FMC_Init+0x9c>)
 80030fc:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80030fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003178 <MX_FMC_Init+0x98>)
 8003100:	2200      	movs	r2, #0
 8003102:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003104:	4b1c      	ldr	r3, [pc, #112]	@ (8003178 <MX_FMC_Init+0x98>)
 8003106:	2200      	movs	r2, #0
 8003108:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800310a:	4b1b      	ldr	r3, [pc, #108]	@ (8003178 <MX_FMC_Init+0x98>)
 800310c:	2204      	movs	r2, #4
 800310e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8003110:	4b19      	ldr	r3, [pc, #100]	@ (8003178 <MX_FMC_Init+0x98>)
 8003112:	2210      	movs	r2, #16
 8003114:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003116:	4b18      	ldr	r3, [pc, #96]	@ (8003178 <MX_FMC_Init+0x98>)
 8003118:	2240      	movs	r2, #64	@ 0x40
 800311a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 800311c:	4b16      	ldr	r3, [pc, #88]	@ (8003178 <MX_FMC_Init+0x98>)
 800311e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8003122:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003124:	4b14      	ldr	r3, [pc, #80]	@ (8003178 <MX_FMC_Init+0x98>)
 8003126:	2200      	movs	r2, #0
 8003128:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800312a:	4b13      	ldr	r3, [pc, #76]	@ (8003178 <MX_FMC_Init+0x98>)
 800312c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003130:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8003132:	4b11      	ldr	r3, [pc, #68]	@ (8003178 <MX_FMC_Init+0x98>)
 8003134:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003138:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800313a:	4b0f      	ldr	r3, [pc, #60]	@ (8003178 <MX_FMC_Init+0x98>)
 800313c:	2200      	movs	r2, #0
 800313e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8003140:	2302      	movs	r3, #2
 8003142:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8003144:	2307      	movs	r3, #7
 8003146:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8003148:	2304      	movs	r3, #4
 800314a:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 800314c:	2307      	movs	r3, #7
 800314e:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8003150:	2303      	movs	r3, #3
 8003152:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8003154:	2302      	movs	r3, #2
 8003156:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8003158:	2302      	movs	r3, #2
 800315a:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800315c:	1d3b      	adds	r3, r7, #4
 800315e:	4619      	mov	r1, r3
 8003160:	4805      	ldr	r0, [pc, #20]	@ (8003178 <MX_FMC_Init+0x98>)
 8003162:	f00a fbf4 	bl	800d94e <HAL_SDRAM_Init>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d001      	beq.n	8003170 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 800316c:	f000 fe18 	bl	8003da0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8003170:	bf00      	nop
 8003172:	3720      	adds	r7, #32
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	2000215c 	.word	0x2000215c
 800317c:	a0000140 	.word	0xa0000140

08003180 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b090      	sub	sp, #64	@ 0x40
 8003184:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003186:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800318a:	2200      	movs	r2, #0
 800318c:	601a      	str	r2, [r3, #0]
 800318e:	605a      	str	r2, [r3, #4]
 8003190:	609a      	str	r2, [r3, #8]
 8003192:	60da      	str	r2, [r3, #12]
 8003194:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003196:	4bb0      	ldr	r3, [pc, #704]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 8003198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319a:	4aaf      	ldr	r2, [pc, #700]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 800319c:	f043 0310 	orr.w	r3, r3, #16
 80031a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80031a2:	4bad      	ldr	r3, [pc, #692]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 80031a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a6:	f003 0310 	and.w	r3, r3, #16
 80031aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80031ae:	4baa      	ldr	r3, [pc, #680]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 80031b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b2:	4aa9      	ldr	r2, [pc, #676]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 80031b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80031b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80031ba:	4ba7      	ldr	r3, [pc, #668]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 80031bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80031c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80031c6:	4ba4      	ldr	r3, [pc, #656]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ca:	4aa3      	ldr	r2, [pc, #652]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 80031cc:	f043 0302 	orr.w	r3, r3, #2
 80031d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80031d2:	4ba1      	ldr	r3, [pc, #644]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 80031d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	623b      	str	r3, [r7, #32]
 80031dc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80031de:	4b9e      	ldr	r3, [pc, #632]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 80031e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e2:	4a9d      	ldr	r2, [pc, #628]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 80031e4:	f043 0308 	orr.w	r3, r3, #8
 80031e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80031ea:	4b9b      	ldr	r3, [pc, #620]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 80031ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ee:	f003 0308 	and.w	r3, r3, #8
 80031f2:	61fb      	str	r3, [r7, #28]
 80031f4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80031f6:	4b98      	ldr	r3, [pc, #608]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 80031f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fa:	4a97      	ldr	r2, [pc, #604]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 80031fc:	f043 0304 	orr.w	r3, r3, #4
 8003200:	6313      	str	r3, [r2, #48]	@ 0x30
 8003202:	4b95      	ldr	r3, [pc, #596]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 8003204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003206:	f003 0304 	and.w	r3, r3, #4
 800320a:	61bb      	str	r3, [r7, #24]
 800320c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800320e:	4b92      	ldr	r3, [pc, #584]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 8003210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003212:	4a91      	ldr	r2, [pc, #580]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 8003214:	f043 0301 	orr.w	r3, r3, #1
 8003218:	6313      	str	r3, [r2, #48]	@ 0x30
 800321a:	4b8f      	ldr	r3, [pc, #572]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 800321c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321e:	f003 0301 	and.w	r3, r3, #1
 8003222:	617b      	str	r3, [r7, #20]
 8003224:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8003226:	4b8c      	ldr	r3, [pc, #560]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 8003228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322a:	4a8b      	ldr	r2, [pc, #556]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 800322c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003230:	6313      	str	r3, [r2, #48]	@ 0x30
 8003232:	4b89      	ldr	r3, [pc, #548]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 8003234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003236:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800323a:	613b      	str	r3, [r7, #16]
 800323c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800323e:	4b86      	ldr	r3, [pc, #536]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 8003240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003242:	4a85      	ldr	r2, [pc, #532]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 8003244:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003248:	6313      	str	r3, [r2, #48]	@ 0x30
 800324a:	4b83      	ldr	r3, [pc, #524]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 800324c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800324e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003252:	60fb      	str	r3, [r7, #12]
 8003254:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8003256:	4b80      	ldr	r3, [pc, #512]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 8003258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325a:	4a7f      	ldr	r2, [pc, #508]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 800325c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003260:	6313      	str	r3, [r2, #48]	@ 0x30
 8003262:	4b7d      	ldr	r3, [pc, #500]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 8003264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003266:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800326a:	60bb      	str	r3, [r7, #8]
 800326c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800326e:	4b7a      	ldr	r3, [pc, #488]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 8003270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003272:	4a79      	ldr	r2, [pc, #484]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 8003274:	f043 0320 	orr.w	r3, r3, #32
 8003278:	6313      	str	r3, [r2, #48]	@ 0x30
 800327a:	4b77      	ldr	r3, [pc, #476]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 800327c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800327e:	f003 0320 	and.w	r3, r3, #32
 8003282:	607b      	str	r3, [r7, #4]
 8003284:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003286:	4b74      	ldr	r3, [pc, #464]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 8003288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800328a:	4a73      	ldr	r2, [pc, #460]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 800328c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003290:	6313      	str	r3, [r2, #48]	@ 0x30
 8003292:	4b71      	ldr	r3, [pc, #452]	@ (8003458 <MX_GPIO_Init+0x2d8>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003296:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800329a:	603b      	str	r3, [r7, #0]
 800329c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800329e:	2201      	movs	r2, #1
 80032a0:	2120      	movs	r1, #32
 80032a2:	486e      	ldr	r0, [pc, #440]	@ (800345c <MX_GPIO_Init+0x2dc>)
 80032a4:	f004 ff2c 	bl	8008100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 80032a8:	2200      	movs	r2, #0
 80032aa:	210c      	movs	r1, #12
 80032ac:	486c      	ldr	r0, [pc, #432]	@ (8003460 <MX_GPIO_Init+0x2e0>)
 80032ae:	f004 ff27 	bl	8008100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 80032b2:	2201      	movs	r2, #1
 80032b4:	2108      	movs	r1, #8
 80032b6:	486b      	ldr	r0, [pc, #428]	@ (8003464 <MX_GPIO_Init+0x2e4>)
 80032b8:	f004 ff22 	bl	8008100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 80032bc:	2201      	movs	r2, #1
 80032be:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80032c2:	4867      	ldr	r0, [pc, #412]	@ (8003460 <MX_GPIO_Init+0x2e0>)
 80032c4:	f004 ff1c 	bl	8008100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80032c8:	2200      	movs	r2, #0
 80032ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80032ce:	4866      	ldr	r0, [pc, #408]	@ (8003468 <MX_GPIO_Init+0x2e8>)
 80032d0:	f004 ff16 	bl	8008100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80032d4:	2200      	movs	r2, #0
 80032d6:	21c8      	movs	r1, #200	@ 0xc8
 80032d8:	4864      	ldr	r0, [pc, #400]	@ (800346c <MX_GPIO_Init+0x2ec>)
 80032da:	f004 ff11 	bl	8008100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80032de:	2308      	movs	r3, #8
 80032e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032e2:	2300      	movs	r3, #0
 80032e4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e6:	2300      	movs	r3, #0
 80032e8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80032ea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80032ee:	4619      	mov	r1, r3
 80032f0:	485f      	ldr	r0, [pc, #380]	@ (8003470 <MX_GPIO_Init+0x2f0>)
 80032f2:	f004 fd41 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 80032f6:	f643 4323 	movw	r3, #15395	@ 0x3c23
 80032fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032fc:	2302      	movs	r3, #2
 80032fe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003300:	2300      	movs	r3, #0
 8003302:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003304:	2303      	movs	r3, #3
 8003306:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8003308:	230a      	movs	r3, #10
 800330a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800330c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003310:	4619      	mov	r1, r3
 8003312:	4858      	ldr	r0, [pc, #352]	@ (8003474 <MX_GPIO_Init+0x2f4>)
 8003314:	f004 fd30 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8003318:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800331c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800331e:	2300      	movs	r3, #0
 8003320:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003322:	2300      	movs	r3, #0
 8003324:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003326:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800332a:	4619      	mov	r1, r3
 800332c:	4852      	ldr	r0, [pc, #328]	@ (8003478 <MX_GPIO_Init+0x2f8>)
 800332e:	f004 fd23 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8003332:	2340      	movs	r3, #64	@ 0x40
 8003334:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003336:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800333a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800333c:	2300      	movs	r3, #0
 800333e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8003340:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003344:	4619      	mov	r1, r3
 8003346:	4845      	ldr	r0, [pc, #276]	@ (800345c <MX_GPIO_Init+0x2dc>)
 8003348:	f004 fd16 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800334c:	2320      	movs	r3, #32
 800334e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003350:	2301      	movs	r3, #1
 8003352:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003354:	2300      	movs	r3, #0
 8003356:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003358:	2300      	movs	r3, #0
 800335a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800335c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003360:	4619      	mov	r1, r3
 8003362:	483e      	ldr	r0, [pc, #248]	@ (800345c <MX_GPIO_Init+0x2dc>)
 8003364:	f004 fd08 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8003368:	f241 030c 	movw	r3, #4108	@ 0x100c
 800336c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800336e:	2301      	movs	r3, #1
 8003370:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003372:	2300      	movs	r3, #0
 8003374:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003376:	2300      	movs	r3, #0
 8003378:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800337a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800337e:	4619      	mov	r1, r3
 8003380:	4837      	ldr	r0, [pc, #220]	@ (8003460 <MX_GPIO_Init+0x2e0>)
 8003382:	f004 fcf9 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8003386:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800338a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800338c:	2300      	movs	r3, #0
 800338e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003390:	2300      	movs	r3, #0
 8003392:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8003394:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003398:	4619      	mov	r1, r3
 800339a:	4838      	ldr	r0, [pc, #224]	@ (800347c <MX_GPIO_Init+0x2fc>)
 800339c:	f004 fcec 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80033a0:	2308      	movs	r3, #8
 80033a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033a4:	2301      	movs	r3, #1
 80033a6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a8:	2300      	movs	r3, #0
 80033aa:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ac:	2300      	movs	r3, #0
 80033ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 80033b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80033b4:	4619      	mov	r1, r3
 80033b6:	482b      	ldr	r0, [pc, #172]	@ (8003464 <MX_GPIO_Init+0x2e4>)
 80033b8:	f004 fcde 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80033bc:	2310      	movs	r3, #16
 80033be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033c0:	2300      	movs	r3, #0
 80033c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c4:	2300      	movs	r3, #0
 80033c6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80033c8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80033cc:	4619      	mov	r1, r3
 80033ce:	4823      	ldr	r0, [pc, #140]	@ (800345c <MX_GPIO_Init+0x2dc>)
 80033d0:	f004 fcd2 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 80033d4:	f248 0304 	movw	r3, #32772	@ 0x8004
 80033d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033da:	2300      	movs	r3, #0
 80033dc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033de:	2300      	movs	r3, #0
 80033e0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80033e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80033e6:	4619      	mov	r1, r3
 80033e8:	481f      	ldr	r0, [pc, #124]	@ (8003468 <MX_GPIO_Init+0x2e8>)
 80033ea:	f004 fcc5 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 80033ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80033f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033f4:	2301      	movs	r3, #1
 80033f6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f8:	2300      	movs	r3, #0
 80033fa:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033fc:	2300      	movs	r3, #0
 80033fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8003400:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003404:	4619      	mov	r1, r3
 8003406:	4818      	ldr	r0, [pc, #96]	@ (8003468 <MX_GPIO_Init+0x2e8>)
 8003408:	f004 fcb6 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 800340c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003410:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003412:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8003416:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003418:	2300      	movs	r3, #0
 800341a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 800341c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003420:	4619      	mov	r1, r3
 8003422:	480f      	ldr	r0, [pc, #60]	@ (8003460 <MX_GPIO_Init+0x2e0>)
 8003424:	f004 fca8 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8003428:	2310      	movs	r3, #16
 800342a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800342c:	2302      	movs	r3, #2
 800342e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003430:	2300      	movs	r3, #0
 8003432:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003434:	2303      	movs	r3, #3
 8003436:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8003438:	230a      	movs	r3, #10
 800343a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800343c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003440:	4619      	mov	r1, r3
 8003442:	4809      	ldr	r0, [pc, #36]	@ (8003468 <MX_GPIO_Init+0x2e8>)
 8003444:	f004 fc98 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8003448:	23c8      	movs	r3, #200	@ 0xc8
 800344a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800344c:	2301      	movs	r3, #1
 800344e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003450:	2300      	movs	r3, #0
 8003452:	637b      	str	r3, [r7, #52]	@ 0x34
 8003454:	e014      	b.n	8003480 <MX_GPIO_Init+0x300>
 8003456:	bf00      	nop
 8003458:	40023800 	.word	0x40023800
 800345c:	40020c00 	.word	0x40020c00
 8003460:	40022000 	.word	0x40022000
 8003464:	40022800 	.word	0x40022800
 8003468:	40021c00 	.word	0x40021c00
 800346c:	40021800 	.word	0x40021800
 8003470:	40021000 	.word	0x40021000
 8003474:	40020400 	.word	0x40020400
 8003478:	40022400 	.word	0x40022400
 800347c:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003480:	2300      	movs	r3, #0
 8003482:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003484:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003488:	4619      	mov	r1, r3
 800348a:	4819      	ldr	r0, [pc, #100]	@ (80034f0 <MX_GPIO_Init+0x370>)
 800348c:	f004 fc74 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8003490:	2305      	movs	r3, #5
 8003492:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003494:	2302      	movs	r3, #2
 8003496:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003498:	2300      	movs	r3, #0
 800349a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800349c:	2303      	movs	r3, #3
 800349e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80034a0:	230a      	movs	r3, #10
 80034a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034a8:	4619      	mov	r1, r3
 80034aa:	4812      	ldr	r0, [pc, #72]	@ (80034f4 <MX_GPIO_Init+0x374>)
 80034ac:	f004 fc64 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 80034b0:	2304      	movs	r3, #4
 80034b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034b4:	2300      	movs	r3, #0
 80034b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b8:	2300      	movs	r3, #0
 80034ba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 80034bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034c0:	4619      	mov	r1, r3
 80034c2:	480b      	ldr	r0, [pc, #44]	@ (80034f0 <MX_GPIO_Init+0x370>)
 80034c4:	f004 fc58 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 80034c8:	2328      	movs	r3, #40	@ 0x28
 80034ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034cc:	2302      	movs	r3, #2
 80034ce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d0:	2300      	movs	r3, #0
 80034d2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034d4:	2303      	movs	r3, #3
 80034d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80034d8:	230a      	movs	r3, #10
 80034da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034e0:	4619      	mov	r1, r3
 80034e2:	4805      	ldr	r0, [pc, #20]	@ (80034f8 <MX_GPIO_Init+0x378>)
 80034e4:	f004 fc48 	bl	8007d78 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80034e8:	bf00      	nop
 80034ea:	3740      	adds	r7, #64	@ 0x40
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}
 80034f0:	40021800 	.word	0x40021800
 80034f4:	40020800 	.word	0x40020800
 80034f8:	40020000 	.word	0x40020000

080034fc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b096      	sub	sp, #88	@ 0x58
 8003500:	af02      	add	r7, sp, #8
 8003502:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST - ÏûÑÏãú ÎπÑÌôúÏÑ±Ìôî (SD Ïπ¥Îìú ÌÖåÏä§Ìä∏Ïö©) */
  LOG_WARN("USB Host initialization temporarily disabled to avoid RTOS task conflicts");
 8003504:	49b4      	ldr	r1, [pc, #720]	@ (80037d8 <StartDefaultTask+0x2dc>)
 8003506:	2002      	movs	r0, #2
 8003508:	f001 ff88 	bl	800541c <LOGGER_SendFormatted>
  LOG_INFO("This eliminates USBH_Thread vs defaultTask priority conflicts");
 800350c:	49b3      	ldr	r1, [pc, #716]	@ (80037dc <StartDefaultTask+0x2e0>)
 800350e:	2001      	movs	r0, #1
 8003510:	f001 ff84 	bl	800541c <LOGGER_SendFormatted>
  // MX_USB_HOST_Init();  // SD Ïπ¥Îìú ÌÖåÏä§Ìä∏ ÏôÑÎ£å ÌõÑ Ïû¨ÌôúÏÑ±Ìôî ÏòàÏ†ï
  /* USER CODE BEGIN 5 */
  
  // SD Card Ï¥àÍ∏∞ÌôîÎäî Ïù¥ÎØ∏ main()ÏóêÏÑú Ïö∞ÏÑ† ÏôÑÎ£åÎê®
  LOG_INFO("üìã SD card initialization completed in main() - checking status...");
 8003514:	49b2      	ldr	r1, [pc, #712]	@ (80037e0 <StartDefaultTask+0x2e4>)
 8003516:	2001      	movs	r0, #1
 8003518:	f001 ff80 	bl	800541c <LOGGER_SendFormatted>
  
  LOG_INFO("=== STM32F746G-DISCO UART6 Test Started ===");
 800351c:	49b1      	ldr	r1, [pc, #708]	@ (80037e4 <StartDefaultTask+0x2e8>)
 800351e:	2001      	movs	r0, #1
 8003520:	f001 ff7c 	bl	800541c <LOGGER_SendFormatted>
  LOG_INFO("System Clock: %lu MHz", SystemCoreClock / 1000000);
 8003524:	4bb0      	ldr	r3, [pc, #704]	@ (80037e8 <StartDefaultTask+0x2ec>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4ab0      	ldr	r2, [pc, #704]	@ (80037ec <StartDefaultTask+0x2f0>)
 800352a:	fba2 2303 	umull	r2, r3, r2, r3
 800352e:	0c9b      	lsrs	r3, r3, #18
 8003530:	461a      	mov	r2, r3
 8003532:	49af      	ldr	r1, [pc, #700]	@ (80037f0 <StartDefaultTask+0x2f4>)
 8003534:	2001      	movs	r0, #1
 8003536:	f001 ff71 	bl	800541c <LOGGER_SendFormatted>
  LOG_INFO("UART6 Configuration: 115200 baud, 8N1");
 800353a:	49ae      	ldr	r1, [pc, #696]	@ (80037f4 <StartDefaultTask+0x2f8>)
 800353c:	2001      	movs	r0, #1
 800353e:	f001 ff6d 	bl	800541c <LOGGER_SendFormatted>
  LOG_INFO("üìå CRITICAL: For loopback test, connect PC6(TX) to PC7(RX) with a wire!");
 8003542:	49ad      	ldr	r1, [pc, #692]	@ (80037f8 <StartDefaultTask+0x2fc>)
 8003544:	2001      	movs	r0, #1
 8003546:	f001 ff69 	bl	800541c <LOGGER_SendFormatted>
  LOG_INFO("üìå UART6 Pins: PC6(TX) = Arduino D1, PC7(RX) = Arduino D0");
 800354a:	49ac      	ldr	r1, [pc, #688]	@ (80037fc <StartDefaultTask+0x300>)
 800354c:	2001      	movs	r0, #1
 800354e:	f001 ff65 	bl	800541c <LOGGER_SendFormatted>
  
  // SD Ïπ¥Îìú Í∏∞Î≥∏ Í∏∞Îä• ÌÖåÏä§Ìä∏ (Default TaskÏóêÏÑú ÏàòÌñâ)
  LOG_INFO("üì§ [TX_TASK] Starting SD card basic functionality test...");
 8003552:	49ab      	ldr	r1, [pc, #684]	@ (8003800 <StartDefaultTask+0x304>)
 8003554:	2001      	movs	r0, #1
 8003556:	f001 ff61 	bl	800541c <LOGGER_SendFormatted>
  
  // SD Ï¥àÍ∏∞Ìôî ÏãúÎèÑ
  LOG_INFO("üì§ [TX_TASK] Attempting SD card initialization...");
 800355a:	49aa      	ldr	r1, [pc, #680]	@ (8003804 <StartDefaultTask+0x308>)
 800355c:	2001      	movs	r0, #1
 800355e:	f001 ff5d 	bl	800541c <LOGGER_SendFormatted>
  g_sd_initialization_result = SDStorage_Init();
 8003562:	f7fd fde5 	bl	8001130 <SDStorage_Init>
 8003566:	4603      	mov	r3, r0
 8003568:	4aa7      	ldr	r2, [pc, #668]	@ (8003808 <StartDefaultTask+0x30c>)
 800356a:	6013      	str	r3, [r2, #0]
  
  if (g_sd_initialization_result == SDSTORAGE_OK) {
 800356c:	4ba6      	ldr	r3, [pc, #664]	@ (8003808 <StartDefaultTask+0x30c>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d124      	bne.n	80035be <StartDefaultTask+0xc2>
    LOG_INFO("‚úÖ [TX_TASK] SD card initialization SUCCESS");
 8003574:	49a5      	ldr	r1, [pc, #660]	@ (800380c <StartDefaultTask+0x310>)
 8003576:	2001      	movs	r0, #1
 8003578:	f001 ff50 	bl	800541c <LOGGER_SendFormatted>
    
    // Í∏∞Î≥∏ Ïì∞Í∏∞ ÌÖåÏä§Ìä∏
    LOG_INFO("üì§ [TX_TASK] Testing SD card write operation...");
 800357c:	49a4      	ldr	r1, [pc, #656]	@ (8003810 <StartDefaultTask+0x314>)
 800357e:	2001      	movs	r0, #1
 8003580:	f001 ff4c 	bl	800541c <LOGGER_SendFormatted>
    const char* test_message = "SD Card Test - Hello World from FreeRTOS!\n";
 8003584:	4ba3      	ldr	r3, [pc, #652]	@ (8003814 <StartDefaultTask+0x318>)
 8003586:	647b      	str	r3, [r7, #68]	@ 0x44
    int write_result = SDStorage_WriteLog(test_message, strlen(test_message));
 8003588:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800358a:	f7fc fe4b 	bl	8000224 <strlen>
 800358e:	4603      	mov	r3, r0
 8003590:	4619      	mov	r1, r3
 8003592:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003594:	f7fd ffea 	bl	800156c <SDStorage_WriteLog>
 8003598:	6438      	str	r0, [r7, #64]	@ 0x40
    
    if (write_result == SDSTORAGE_OK) {
 800359a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800359c:	2b00      	cmp	r3, #0
 800359e:	d108      	bne.n	80035b2 <StartDefaultTask+0xb6>
      LOG_INFO("‚úÖ [TX_TASK] SD card write operation SUCCESS");
 80035a0:	499d      	ldr	r1, [pc, #628]	@ (8003818 <StartDefaultTask+0x31c>)
 80035a2:	2001      	movs	r0, #1
 80035a4:	f001 ff3a 	bl	800541c <LOGGER_SendFormatted>
      LOG_INFO("üéâ [TX_TASK] SD card functionality confirmed - ready for long-term logging");
 80035a8:	499c      	ldr	r1, [pc, #624]	@ (800381c <StartDefaultTask+0x320>)
 80035aa:	2001      	movs	r0, #1
 80035ac:	f001 ff36 	bl	800541c <LOGGER_SendFormatted>
 80035b0:	e010      	b.n	80035d4 <StartDefaultTask+0xd8>
    } else {
      LOG_ERROR("‚ùå [TX_TASK] SD card write operation FAILED (code: %d)", write_result);
 80035b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80035b4:	499a      	ldr	r1, [pc, #616]	@ (8003820 <StartDefaultTask+0x324>)
 80035b6:	2003      	movs	r0, #3
 80035b8:	f001 ff30 	bl	800541c <LOGGER_SendFormatted>
 80035bc:	e00a      	b.n	80035d4 <StartDefaultTask+0xd8>
    }
  } else {
    LOG_ERROR("‚ùå [TX_TASK] SD card initialization FAILED (code: %d)", g_sd_initialization_result);
 80035be:	4b92      	ldr	r3, [pc, #584]	@ (8003808 <StartDefaultTask+0x30c>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	461a      	mov	r2, r3
 80035c4:	4997      	ldr	r1, [pc, #604]	@ (8003824 <StartDefaultTask+0x328>)
 80035c6:	2003      	movs	r0, #3
 80035c8:	f001 ff28 	bl	800541c <LOGGER_SendFormatted>
    LOG_INFO("üì∫ [TX_TASK] Continuing with terminal-only logging");
 80035cc:	4996      	ldr	r1, [pc, #600]	@ (8003828 <StartDefaultTask+0x32c>)
 80035ce:	2001      	movs	r0, #1
 80035d0:	f001 ff24 	bl	800541c <LOGGER_SendFormatted>
  }

  // SD ÌÖåÏä§Ìä∏ Í±¥ÎÑàÎõ∞Í≥† Î∞îÎ°ú LoRa ÏãúÏûë
  
  LOG_INFO("üì§ [TX_TASK] Starting LoRa initialization and JOIN...");
 80035d4:	4995      	ldr	r1, [pc, #596]	@ (800382c <StartDefaultTask+0x330>)
 80035d6:	2001      	movs	r0, #1
 80035d8:	f001 ff20 	bl	800541c <LOGGER_SendFormatted>
  
  // UART Ïó∞Í≤∞ (LoRa ÌÜµÏã†ÏùÑ ÏúÑÌï¥ ÌïÑÏàò)
  LOG_INFO("üì§ [TX_TASK] Connecting to UART for LoRa communication...");
 80035dc:	4994      	ldr	r1, [pc, #592]	@ (8003830 <StartDefaultTask+0x334>)
 80035de:	2001      	movs	r0, #1
 80035e0:	f001 ff1c 	bl	800541c <LOGGER_SendFormatted>
  UartStatus uart_status = UART_Connect("UART6");
 80035e4:	4893      	ldr	r0, [pc, #588]	@ (8003834 <StartDefaultTask+0x338>)
 80035e6:	f002 f81b 	bl	8005620 <UART_Connect>
 80035ea:	4603      	mov	r3, r0
 80035ec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if (uart_status == UART_STATUS_OK) {
 80035f0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d104      	bne.n	8003602 <StartDefaultTask+0x106>
    LOG_INFO("‚úÖ [TX_TASK] UART connection successful");
 80035f8:	498f      	ldr	r1, [pc, #572]	@ (8003838 <StartDefaultTask+0x33c>)
 80035fa:	2001      	movs	r0, #1
 80035fc:	f001 ff0e 	bl	800541c <LOGGER_SendFormatted>
 8003600:	e006      	b.n	8003610 <StartDefaultTask+0x114>
  } else {
    LOG_ERROR("‚ùå [TX_TASK] UART connection failed (status: %d)", uart_status);
 8003602:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003606:	461a      	mov	r2, r3
 8003608:	498c      	ldr	r1, [pc, #560]	@ (800383c <StartDefaultTask+0x340>)
 800360a:	2003      	movs	r0, #3
 800360c:	f001 ff06 	bl	800541c <LOGGER_SendFormatted>
  }
  
  LOG_INFO("üì§ [TX_TASK] Waiting for LoRa module boot-up (5 seconds - optimized for long-term test)...");
 8003610:	498b      	ldr	r1, [pc, #556]	@ (8003840 <StartDefaultTask+0x344>)
 8003612:	2001      	movs	r0, #1
 8003614:	f001 ff02 	bl	800541c <LOGGER_SendFormatted>
  osDelay(5000); // 5Ï¥à ÎåÄÍ∏∞ (Ïû•Í∏∞ ÌÖåÏä§Ìä∏Î•º ÏúÑÌï¥ Îã®Ï∂ï)
 8003618:	f241 3088 	movw	r0, #5000	@ 0x1388
 800361c:	f011 fac2 	bl	8014ba4 <osDelay>
  
  // LoraStarter Ïª®ÌÖçÏä§Ìä∏ Ï¥àÍ∏∞Ìôî (TDD Í≤ÄÏ¶ùÎêú Í∏∞Î≥∏ ÏÑ§Ï†ï ÏÇ¨Ïö©)
  LoraStarterContext lora_ctx;
  LoraStarter_InitWithDefaults(&lora_ctx, "TEST");
 8003620:	f107 030c 	add.w	r3, r7, #12
 8003624:	4987      	ldr	r1, [pc, #540]	@ (8003844 <StartDefaultTask+0x348>)
 8003626:	4618      	mov	r0, r3
 8003628:	f7fd f8b6 	bl	8000798 <LoraStarter_InitWithDefaults>
  
  LOG_INFO("=== LoRa Initialization ===");
 800362c:	4986      	ldr	r1, [pc, #536]	@ (8003848 <StartDefaultTask+0x34c>)
 800362e:	2001      	movs	r0, #1
 8003630:	f001 fef4 	bl	800541c <LOGGER_SendFormatted>
  LOG_INFO("üì§ Commands: %d, Message: %s, Max retries: %d", 
 8003634:	69ba      	ldr	r2, [r7, #24]
 8003636:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800363a:	9300      	str	r3, [sp, #0]
 800363c:	460b      	mov	r3, r1
 800363e:	4983      	ldr	r1, [pc, #524]	@ (800384c <StartDefaultTask+0x350>)
 8003640:	2001      	movs	r0, #1
 8003642:	f001 feeb 	bl	800541c <LOGGER_SendFormatted>
           lora_ctx.num_commands, lora_ctx.send_message, lora_ctx.max_retry_count);
           
  // SD Ïπ¥Îìú Î°úÍπÖ ÏÑ§Ï†ï (Í∞ÑÎã®Ìïú Î∞©Ïãù)
  extern int g_sd_initialization_result; // main()ÏóêÏÑú ÏÑ§Ï†ïÎêú SD Í≤∞Í≥º
  if (g_sd_initialization_result == SDSTORAGE_OK) {
 8003646:	4b70      	ldr	r3, [pc, #448]	@ (8003808 <StartDefaultTask+0x30c>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d104      	bne.n	8003658 <StartDefaultTask+0x15c>
    LOG_INFO("üóÇÔ∏è LoRa logs will be saved to SD card: lora_logs/");
 800364e:	4980      	ldr	r1, [pc, #512]	@ (8003850 <StartDefaultTask+0x354>)
 8003650:	2001      	movs	r0, #1
 8003652:	f001 fee3 	bl	800541c <LOGGER_SendFormatted>
 8003656:	e003      	b.n	8003660 <StartDefaultTask+0x164>
  } else {
    LOG_INFO("üì∫ LoRa logs will be displayed on terminal only (SD not available)");
 8003658:	497e      	ldr	r1, [pc, #504]	@ (8003854 <StartDefaultTask+0x358>)
 800365a:	2001      	movs	r0, #1
 800365c:	f001 fede 	bl	800541c <LOGGER_SendFormatted>
  }
  
  // LoRa Î°úÍπÖ Î™®Îìú ÏÑ§Ï†ï - Ï¥àÍ∏∞Ìôî Îã®Í≥ÑÏóêÏÑúÎäî ÌÑ∞ÎØ∏ÎÑêÎßå ÏÇ¨Ïö©
  if (g_sd_initialization_result == SDSTORAGE_OK) {
 8003660:	4b69      	ldr	r3, [pc, #420]	@ (8003808 <StartDefaultTask+0x30c>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d110      	bne.n	800368a <StartDefaultTask+0x18e>
    LOGGER_SetMode(LOGGER_MODE_DUAL);  // ÌÑ∞ÎØ∏ÎÑê + SD ÎèôÏãú Ï∂úÎ†•
 8003668:	2002      	movs	r0, #2
 800366a:	f001 feb3 	bl	80053d4 <LOGGER_SetMode>
    LOGGER_SetFilterLevel(LOG_LEVEL_INFO);  // ÌÑ∞ÎØ∏ÎÑêÏóêÏÑú Î™®Îì† Î°úÍ∑∏ ÌôïÏù∏ Í∞ÄÎä•
 800366e:	2001      	movs	r0, #1
 8003670:	f001 fe74 	bl	800535c <LOGGER_SetFilterLevel>
    LOGGER_SetSDFilterLevel(LOG_LEVEL_WARN);  // SD Ïπ¥ÎìúÏóêÎäî WARN Ïù¥ÏÉÅÎßå Ï†ÄÏû•
 8003674:	2002      	movs	r0, #2
 8003676:	f001 fe81 	bl	800537c <LOGGER_SetSDFilterLevel>
    LOGGER_EnableSDLogging(false);  // Ï¥àÍ∏∞Ìôî ÏôÑÎ£å Ï†ÑÍπåÏßÄ SD Î°úÍπÖ ÎπÑÌôúÏÑ±Ìôî
 800367a:	2000      	movs	r0, #0
 800367c:	f001 fe8e 	bl	800539c <LOGGER_EnableSDLogging>
    LOG_WARN("‚úÖ LoRa logging mode: DUAL (Terminal + SD), SD logging will start from JOIN attempts");
 8003680:	4975      	ldr	r1, [pc, #468]	@ (8003858 <StartDefaultTask+0x35c>)
 8003682:	2002      	movs	r0, #2
 8003684:	f001 feca 	bl	800541c <LOGGER_SendFormatted>
 8003688:	e009      	b.n	800369e <StartDefaultTask+0x1a2>
  } else {
    LOGGER_SetMode(LOGGER_MODE_TERMINAL_ONLY);
 800368a:	2000      	movs	r0, #0
 800368c:	f001 fea2 	bl	80053d4 <LOGGER_SetMode>
    LOGGER_SetFilterLevel(LOG_LEVEL_INFO);
 8003690:	2001      	movs	r0, #1
 8003692:	f001 fe63 	bl	800535c <LOGGER_SetFilterLevel>
    LOG_INFO("üì∫ LoRa logging mode: Terminal only");
 8003696:	4971      	ldr	r1, [pc, #452]	@ (800385c <StartDefaultTask+0x360>)
 8003698:	2001      	movs	r0, #1
 800369a:	f001 febf 	bl	800541c <LOGGER_SendFormatted>
  }
  
  // LoRa ÌîÑÎ°úÏÑ∏Ïä§ Î£®ÌîÑ (Ï¥àÍ∏∞Ìôî ‚Üí JOIN ‚Üí Ï£ºÍ∏∞Ï†Å Ï†ÑÏÜ°)
  LOG_INFO("üì§ [TX_TASK] Starting LoRa process loop...");
 800369e:	4970      	ldr	r1, [pc, #448]	@ (8003860 <StartDefaultTask+0x364>)
 80036a0:	2001      	movs	r0, #1
 80036a2:	f001 febb 	bl	800541c <LOGGER_SendFormatted>
  
  for(;;)
  {
    // ÏàòÏã†Îêú ÏùëÎãµÏù¥ ÏûàÏúºÎ©¥ LoraStarterÏóê Ï†ÑÎã¨
    const char* rx_data = NULL;
 80036a6:	2300      	movs	r3, #0
 80036a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (lora_new_response) {
 80036aa:	4b6e      	ldr	r3, [pc, #440]	@ (8003864 <StartDefaultTask+0x368>)
 80036ac:	781b      	ldrb	r3, [r3, #0]
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d004      	beq.n	80036be <StartDefaultTask+0x1c2>
      rx_data = lora_rx_response;
 80036b4:	4b6c      	ldr	r3, [pc, #432]	@ (8003868 <StartDefaultTask+0x36c>)
 80036b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      lora_new_response = false; // ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
 80036b8:	4b6a      	ldr	r3, [pc, #424]	@ (8003864 <StartDefaultTask+0x368>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	701a      	strb	r2, [r3, #0]
      // ÏùëÎãµ Ï≤òÎ¶¨ - Î°úÍ∑∏Îäî ResponseHandlerÏóêÏÑú Ïù¥ÎØ∏ Ï∂úÎ†•Îê®
    }
    
    // LoraStarter ÌîÑÎ°úÏÑ∏Ïä§ Ïã§Ìñâ
    LoraStarter_Process(&lora_ctx, rx_data);
 80036be:	f107 030c 	add.w	r3, r7, #12
 80036c2:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7fd f8af 	bl	8000828 <LoraStarter_Process>
    
    // ÏÉÅÌÉúÎ≥Ñ Ï≤òÎ¶¨ Í∞ÑÍ≤© Î∞è ÎîîÎ≤ÑÍπÖ (Ï§ëÏöîÌïú ÏÉÅÌÉúÎßå)
    static int last_state = -1;
    if (lora_ctx.state != last_state) {
 80036ca:	7b3b      	ldrb	r3, [r7, #12]
 80036cc:	461a      	mov	r2, r3
 80036ce:	4b67      	ldr	r3, [pc, #412]	@ (800386c <StartDefaultTask+0x370>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d01a      	beq.n	800370c <StartDefaultTask+0x210>
      // JOIN, SEND, ERROR Îì± Ï§ëÏöîÌïú ÏÉÅÌÉú Î≥ÄÍ≤ΩÎßå Î°úÍ∑∏ Ï∂úÎ†•
      if (lora_ctx.state == LORA_STATE_SEND_JOIN || 
 80036d6:	7b3b      	ldrb	r3, [r7, #12]
 80036d8:	2b03      	cmp	r3, #3
 80036da:	d008      	beq.n	80036ee <StartDefaultTask+0x1f2>
          lora_ctx.state == LORA_STATE_SEND_PERIODIC ||
 80036dc:	7b3b      	ldrb	r3, [r7, #12]
      if (lora_ctx.state == LORA_STATE_SEND_JOIN || 
 80036de:	2b05      	cmp	r3, #5
 80036e0:	d005      	beq.n	80036ee <StartDefaultTask+0x1f2>
          lora_ctx.state == LORA_STATE_DONE ||
 80036e2:	7b3b      	ldrb	r3, [r7, #12]
          lora_ctx.state == LORA_STATE_SEND_PERIODIC ||
 80036e4:	2b09      	cmp	r3, #9
 80036e6:	d002      	beq.n	80036ee <StartDefaultTask+0x1f2>
          lora_ctx.state == LORA_STATE_ERROR) {
 80036e8:	7b3b      	ldrb	r3, [r7, #12]
          lora_ctx.state == LORA_STATE_DONE ||
 80036ea:	2b0a      	cmp	r3, #10
 80036ec:	d10a      	bne.n	8003704 <StartDefaultTask+0x208>
        LOG_INFO("[TX_TASK] ‚öôÔ∏è LoRa State: %d, cmd_index: %d/%d", 
 80036ee:	7b3b      	ldrb	r3, [r7, #12]
 80036f0:	4619      	mov	r1, r3
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	4613      	mov	r3, r2
 80036fa:	460a      	mov	r2, r1
 80036fc:	495c      	ldr	r1, [pc, #368]	@ (8003870 <StartDefaultTask+0x374>)
 80036fe:	2001      	movs	r0, #1
 8003700:	f001 fe8c 	bl	800541c <LOGGER_SendFormatted>
                  lora_ctx.state, lora_ctx.cmd_index, lora_ctx.num_commands);
      }
      last_state = lora_ctx.state;
 8003704:	7b3b      	ldrb	r3, [r7, #12]
 8003706:	461a      	mov	r2, r3
 8003708:	4b58      	ldr	r3, [pc, #352]	@ (800386c <StartDefaultTask+0x370>)
 800370a:	601a      	str	r2, [r3, #0]
    }
    
    switch(lora_ctx.state) {
 800370c:	7b3b      	ldrb	r3, [r7, #12]
 800370e:	2b0a      	cmp	r3, #10
 8003710:	f200 80c4 	bhi.w	800389c <StartDefaultTask+0x3a0>
 8003714:	a201      	add	r2, pc, #4	@ (adr r2, 800371c <StartDefaultTask+0x220>)
 8003716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800371a:	bf00      	nop
 800371c:	08003749 	.word	0x08003749
 8003720:	08003753 	.word	0x08003753
 8003724:	0800376b 	.word	0x0800376b
 8003728:	08003775 	.word	0x08003775
 800372c:	080037af 	.word	0x080037af
 8003730:	080037a5 	.word	0x080037a5
 8003734:	080037af 	.word	0x080037af
 8003738:	080037b9 	.word	0x080037b9
 800373c:	080037c3 	.word	0x080037c3
 8003740:	080037cd 	.word	0x080037cd
 8003744:	080037cd 	.word	0x080037cd
      case LORA_STATE_INIT:
        osDelay(500); // Ï¥àÍ∏∞Ìôî ÏÉÅÌÉúÎäî Îπ†Î•¥Í≤å
 8003748:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800374c:	f011 fa2a 	bl	8014ba4 <osDelay>
        break;
 8003750:	e0a9      	b.n	80038a6 <StartDefaultTask+0x3aa>
      case LORA_STATE_SEND_CMD:
        LOG_INFO("[TX_TASK] üì§ Sending command %d/%d", 
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	1c5a      	adds	r2, r3, #1
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	4946      	ldr	r1, [pc, #280]	@ (8003874 <StartDefaultTask+0x378>)
 800375a:	2001      	movs	r0, #1
 800375c:	f001 fe5e 	bl	800541c <LOGGER_SendFormatted>
                lora_ctx.cmd_index + 1, lora_ctx.num_commands);
        osDelay(1000); // Î™ÖÎ†πÏñ¥ Ï†ÑÏÜ° ÌõÑ 1Ï¥à ÎåÄÍ∏∞
 8003760:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003764:	f011 fa1e 	bl	8014ba4 <osDelay>
        break;
 8003768:	e09d      	b.n	80038a6 <StartDefaultTask+0x3aa>
      case LORA_STATE_WAIT_OK:
        // OK ÏùëÎãµ ÎåÄÍ∏∞ Ï§ë - Ï°∞Ïö©Ìûà ÎåÄÍ∏∞
        osDelay(2000); // OK ÏùëÎãµ ÎåÄÍ∏∞ Ï§ë 2Ï¥à Í∞ÑÍ≤©
 800376a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800376e:	f011 fa19 	bl	8014ba4 <osDelay>
        break;
 8003772:	e098      	b.n	80038a6 <StartDefaultTask+0x3aa>
      case LORA_STATE_SEND_JOIN:
        // JOIN ÏãúÎèÑ ÏãúÏûë - SD Î°úÍπÖ ÌôúÏÑ±Ìôî
        if (g_sd_initialization_result == SDSTORAGE_OK && !LOGGER_IsSDLoggingEnabled()) {
 8003774:	4b24      	ldr	r3, [pc, #144]	@ (8003808 <StartDefaultTask+0x30c>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d10e      	bne.n	800379a <StartDefaultTask+0x29e>
 800377c:	f001 fe1e 	bl	80053bc <LOGGER_IsSDLoggingEnabled>
 8003780:	4603      	mov	r3, r0
 8003782:	f083 0301 	eor.w	r3, r3, #1
 8003786:	b2db      	uxtb	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	d006      	beq.n	800379a <StartDefaultTask+0x29e>
          LOGGER_EnableSDLogging(true);
 800378c:	2001      	movs	r0, #1
 800378e:	f001 fe05 	bl	800539c <LOGGER_EnableSDLogging>
          LOG_WARN("üóÇÔ∏è SD logging enabled from JOIN attempts (WARN+ levels only)");
 8003792:	4939      	ldr	r1, [pc, #228]	@ (8003878 <StartDefaultTask+0x37c>)
 8003794:	2002      	movs	r0, #2
 8003796:	f001 fe41 	bl	800541c <LOGGER_SendFormatted>
        }
        osDelay(2000); // JOIN Î™ÖÎ†πÏñ¥ Ï†ÑÏÜ° ÌõÑ 2Ï¥à ÎåÄÍ∏∞
 800379a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800379e:	f011 fa01 	bl	8014ba4 <osDelay>
        break;
 80037a2:	e080      	b.n	80038a6 <StartDefaultTask+0x3aa>
      case LORA_STATE_SEND_PERIODIC:
        osDelay(2000); // SEND Î™ÖÎ†πÏñ¥ Ï†ÑÏÜ° ÌõÑ 2Ï¥à ÎåÄÍ∏∞
 80037a4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80037a8:	f011 f9fc 	bl	8014ba4 <osDelay>
        break;
 80037ac:	e07b      	b.n	80038a6 <StartDefaultTask+0x3aa>
      case LORA_STATE_WAIT_JOIN_OK:
      case LORA_STATE_WAIT_SEND_RESPONSE:
        osDelay(3000); // JOIN/SEND ÏùëÎãµ ÎåÄÍ∏∞ Ï§ë 3Ï¥à Í∞ÑÍ≤©
 80037ae:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80037b2:	f011 f9f7 	bl	8014ba4 <osDelay>
        break;
 80037b6:	e076      	b.n	80038a6 <StartDefaultTask+0x3aa>
      case LORA_STATE_WAIT_SEND_INTERVAL:
        // Ï£ºÍ∏∞Ï†Å Ï†ÑÏÜ° ÎåÄÍ∏∞ Ï§ë - Î°úÍ∑∏ Ï∂úÎ†• ÏóÜÏù¥ Ï°∞Ïö©Ìûà ÎåÄÍ∏∞
        osDelay(5000); // Ï£ºÍ∏∞Ï†Å Ï†ÑÏÜ° ÎåÄÍ∏∞ Ï§ë 5Ï¥à Í∞ÑÍ≤©ÏúºÎ°ú Ï≤¥ÌÅ¨
 80037b8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80037bc:	f011 f9f2 	bl	8014ba4 <osDelay>
        break;
 80037c0:	e071      	b.n	80038a6 <StartDefaultTask+0x3aa>
      case LORA_STATE_JOIN_RETRY:
        osDelay(5000); // Ïû¨ÏãúÎèÑ ÎåÄÍ∏∞ 5Ï¥à
 80037c2:	f241 3088 	movw	r0, #5000	@ 0x1388
 80037c6:	f011 f9ed 	bl	8014ba4 <osDelay>
        break;
 80037ca:	e06c      	b.n	80038a6 <StartDefaultTask+0x3aa>
      case LORA_STATE_DONE:
      case LORA_STATE_ERROR:
        LOG_INFO("üì§ [TX_TASK] LoRa process completed with state: %s", 
 80037cc:	7b3b      	ldrb	r3, [r7, #12]
 80037ce:	2b09      	cmp	r3, #9
 80037d0:	d156      	bne.n	8003880 <StartDefaultTask+0x384>
 80037d2:	4b2a      	ldr	r3, [pc, #168]	@ (800387c <StartDefaultTask+0x380>)
 80037d4:	e055      	b.n	8003882 <StartDefaultTask+0x386>
 80037d6:	bf00      	nop
 80037d8:	0801a40c 	.word	0x0801a40c
 80037dc:	0801a458 	.word	0x0801a458
 80037e0:	0801a498 	.word	0x0801a498
 80037e4:	0801a4e0 	.word	0x0801a4e0
 80037e8:	2000001c 	.word	0x2000001c
 80037ec:	431bde83 	.word	0x431bde83
 80037f0:	0801a50c 	.word	0x0801a50c
 80037f4:	0801a524 	.word	0x0801a524
 80037f8:	0801a54c 	.word	0x0801a54c
 80037fc:	0801a598 	.word	0x0801a598
 8003800:	0801a5d4 	.word	0x0801a5d4
 8003804:	0801a610 	.word	0x0801a610
 8003808:	20000014 	.word	0x20000014
 800380c:	0801a644 	.word	0x0801a644
 8003810:	0801a674 	.word	0x0801a674
 8003814:	0801a6a8 	.word	0x0801a6a8
 8003818:	0801a6d4 	.word	0x0801a6d4
 800381c:	0801a704 	.word	0x0801a704
 8003820:	0801a754 	.word	0x0801a754
 8003824:	0801a78c 	.word	0x0801a78c
 8003828:	0801a7c4 	.word	0x0801a7c4
 800382c:	0801a7fc 	.word	0x0801a7fc
 8003830:	0801a834 	.word	0x0801a834
 8003834:	0801a870 	.word	0x0801a870
 8003838:	0801a878 	.word	0x0801a878
 800383c:	0801a8a4 	.word	0x0801a8a4
 8003840:	0801a8d8 	.word	0x0801a8d8
 8003844:	0801a938 	.word	0x0801a938
 8003848:	0801a940 	.word	0x0801a940
 800384c:	0801a95c 	.word	0x0801a95c
 8003850:	0801a98c 	.word	0x0801a98c
 8003854:	0801a9c4 	.word	0x0801a9c4
 8003858:	0801aa0c 	.word	0x0801aa0c
 800385c:	0801aa64 	.word	0x0801aa64
 8003860:	0801aa8c 	.word	0x0801aa8c
 8003864:	200023a8 	.word	0x200023a8
 8003868:	200021a8 	.word	0x200021a8
 800386c:	20000018 	.word	0x20000018
 8003870:	0801aabc 	.word	0x0801aabc
 8003874:	0801aaf0 	.word	0x0801aaf0
 8003878:	0801ab18 	.word	0x0801ab18
 800387c:	0801ab5c 	.word	0x0801ab5c
 8003880:	4b11      	ldr	r3, [pc, #68]	@ (80038c8 <StartDefaultTask+0x3cc>)
 8003882:	461a      	mov	r2, r3
 8003884:	4911      	ldr	r1, [pc, #68]	@ (80038cc <StartDefaultTask+0x3d0>)
 8003886:	2001      	movs	r0, #1
 8003888:	f001 fdc8 	bl	800541c <LOGGER_SendFormatted>
                lora_ctx.state == LORA_STATE_DONE ? "DONE" : "ERROR");
        goto idle_loop;
 800388c:	bf00      	nop
    }
  }

idle_loop:
  /* Infinite idle loop */
  LOG_INFO("üì§ [TX_TASK] Entering idle mode...");
 800388e:	4910      	ldr	r1, [pc, #64]	@ (80038d0 <StartDefaultTask+0x3d4>)
 8003890:	2001      	movs	r0, #1
 8003892:	f001 fdc3 	bl	800541c <LOGGER_SendFormatted>
  uint32_t idle_counter = 0;
 8003896:	2300      	movs	r3, #0
 8003898:	64bb      	str	r3, [r7, #72]	@ 0x48
 800389a:	e005      	b.n	80038a8 <StartDefaultTask+0x3ac>
        osDelay(1000);
 800389c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80038a0:	f011 f980 	bl	8014ba4 <osDelay>
        break;
 80038a4:	bf00      	nop
  {
 80038a6:	e6fe      	b.n	80036a6 <StartDefaultTask+0x1aa>
  
  for(;;)
  {
    // 30Ï¥àÎßàÎã§ idle ÏÉÅÌÉú ÌëúÏãú
    osDelay(30000);
 80038a8:	f247 5030 	movw	r0, #30000	@ 0x7530
 80038ac:	f011 f97a 	bl	8014ba4 <osDelay>
    idle_counter++;
 80038b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038b2:	3301      	adds	r3, #1
 80038b4:	64bb      	str	r3, [r7, #72]	@ 0x48
    LOG_INFO("üì§ [TX_TASK] Idle mode: %lu minutes elapsed", idle_counter / 2);
 80038b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038b8:	085b      	lsrs	r3, r3, #1
 80038ba:	461a      	mov	r2, r3
 80038bc:	4905      	ldr	r1, [pc, #20]	@ (80038d4 <StartDefaultTask+0x3d8>)
 80038be:	2001      	movs	r0, #1
 80038c0:	f001 fdac 	bl	800541c <LOGGER_SendFormatted>
    osDelay(30000);
 80038c4:	bf00      	nop
 80038c6:	e7ef      	b.n	80038a8 <StartDefaultTask+0x3ac>
 80038c8:	0801ab64 	.word	0x0801ab64
 80038cc:	0801ab6c 	.word	0x0801ab6c
 80038d0:	0801aba4 	.word	0x0801aba4
 80038d4:	0801abcc 	.word	0x0801abcc

080038d8 <StartSDLoggingTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartSDLoggingTask */
void StartSDLoggingTask(void const * argument)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b0b2      	sub	sp, #200	@ 0xc8
 80038dc:	af02      	add	r7, sp, #8
 80038de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSDLoggingTask */
  LOG_INFO("=== SD Logging Task Started ===");
 80038e0:	4971      	ldr	r1, [pc, #452]	@ (8003aa8 <StartSDLoggingTask+0x1d0>)
 80038e2:	2001      	movs	r0, #1
 80038e4:	f001 fd9a 	bl	800541c <LOGGER_SendFormatted>
  
  // ÏãúÏä§ÌÖú ÏïàÏ†ïÌôî ÎåÄÍ∏∞ (Îã§Î•∏ ÌÉúÏä§ÌÅ¨Îì§ Î®ºÏ†Ä ÏãúÏûë)
  osDelay(3000);
 80038e8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80038ec:	f011 f95a 	bl	8014ba4 <osDelay>
  
  // SD Ï¥àÍ∏∞Ìôî ÏãúÎèÑ (ÌÉÄÏûÑÏïÑÏõÉ ÏûàÎäî ÏïàÏ†ÑÌïú Î∞©Ïãù)
  LOG_INFO("[SD_TASK] üîÑ Attempting SD card initialization...");
 80038f0:	496e      	ldr	r1, [pc, #440]	@ (8003aac <StartSDLoggingTask+0x1d4>)
 80038f2:	2001      	movs	r0, #1
 80038f4:	f001 fd92 	bl	800541c <LOGGER_SendFormatted>
  
  // Îã®Í≥ÑÎ≥Ñ ÏïàÏ†ÑÌïú SD Ï¥àÍ∏∞Ìôî
  int init_attempts = 0;
 80038f8:	2300      	movs	r3, #0
 80038fa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  const int MAX_INIT_ATTEMPTS = 3;
 80038fe:	2303      	movs	r3, #3
 8003900:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  
  for (init_attempts = 0; init_attempts < MAX_INIT_ATTEMPTS; init_attempts++) {
 8003904:	2300      	movs	r3, #0
 8003906:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800390a:	e054      	b.n	80039b6 <StartSDLoggingTask+0xde>
    LOG_INFO("[SD_TASK] Initialization attempt %d/%d", init_attempts + 1, MAX_INIT_ATTEMPTS);
 800390c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003910:	1c5a      	adds	r2, r3, #1
 8003912:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003916:	4966      	ldr	r1, [pc, #408]	@ (8003ab0 <StartSDLoggingTask+0x1d8>)
 8003918:	2001      	movs	r0, #1
 800391a:	f001 fd7f 	bl	800541c <LOGGER_SendFormatted>
    
    // SDStorage_InitÏùÑ ÌÉÄÏûÑÏïÑÏõÉÍ≥º Ìï®Íªò Ìò∏Ï∂ú
    uint32_t init_start_time = HAL_GetTick();
 800391e:	f002 fb67 	bl	8005ff0 <HAL_GetTick>
 8003922:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
    const uint32_t INIT_TIMEOUT_MS = 10000;  // 10Ï¥à ÌÉÄÏûÑÏïÑÏõÉ
 8003926:	f242 7310 	movw	r3, #10000	@ 0x2710
 800392a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    
    // TODO: Ïã§Ï†úÎ°úÎäî Î≥ÑÎèÑ ÌÉúÏä§ÌÅ¨ÏóêÏÑú SDStorage_Init Ìò∏Ï∂úÌïòÍ≥† Ïó¨Í∏∞ÏÑúÎäî Ìè¥ÎßÅ
    // ÌòÑÏû¨Îäî Í∞ÑÎã®Ìûà ÏßÅÏ†ë Ìò∏Ï∂úÌïòÎêò ÌÉÄÏûÑÏïÑÏõÉ Ï≤¥ÌÅ¨
    int init_result = SDStorage_Init();
 800392e:	f7fd fbff 	bl	8001130 <SDStorage_Init>
 8003932:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
    uint32_t init_duration = HAL_GetTick() - init_start_time;
 8003936:	f002 fb5b 	bl	8005ff0 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    
    LOG_INFO("[SD_TASK] Init attempt %d took %lu ms, result: %d", 
 8003946:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800394a:	1c5a      	adds	r2, r3, #1
 800394c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003956:	4957      	ldr	r1, [pc, #348]	@ (8003ab4 <StartSDLoggingTask+0x1dc>)
 8003958:	2001      	movs	r0, #1
 800395a:	f001 fd5f 	bl	800541c <LOGGER_SendFormatted>
             init_attempts + 1, init_duration, init_result);
    
    if (init_result == SDSTORAGE_OK) {
 800395e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003962:	2b00      	cmp	r3, #0
 8003964:	d10a      	bne.n	800397c <StartSDLoggingTask+0xa4>
      LOG_INFO("[SD_TASK] ‚úÖ SD initialization successful!");
 8003966:	4954      	ldr	r1, [pc, #336]	@ (8003ab8 <StartSDLoggingTask+0x1e0>)
 8003968:	2001      	movs	r0, #1
 800396a:	f001 fd57 	bl	800541c <LOGGER_SendFormatted>
      g_sd_initialization_result = SDSTORAGE_OK;
 800396e:	4b53      	ldr	r3, [pc, #332]	@ (8003abc <StartSDLoggingTask+0x1e4>)
 8003970:	2200      	movs	r2, #0
 8003972:	601a      	str	r2, [r3, #0]
      g_sd_logging_active = true;
 8003974:	4b52      	ldr	r3, [pc, #328]	@ (8003ac0 <StartSDLoggingTask+0x1e8>)
 8003976:	2201      	movs	r2, #1
 8003978:	701a      	strb	r2, [r3, #0]
      break;
 800397a:	e022      	b.n	80039c2 <StartSDLoggingTask+0xea>
    } else {
      LOG_WARN("[SD_TASK] ‚ö†Ô∏è SD init attempt %d failed (code: %d)", 
 800397c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003980:	1c5a      	adds	r2, r3, #1
 8003982:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003986:	494f      	ldr	r1, [pc, #316]	@ (8003ac4 <StartSDLoggingTask+0x1ec>)
 8003988:	2002      	movs	r0, #2
 800398a:	f001 fd47 	bl	800541c <LOGGER_SendFormatted>
               init_attempts + 1, init_result);
      
      if (init_attempts < MAX_INIT_ATTEMPTS - 1) {
 800398e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003992:	3b01      	subs	r3, #1
 8003994:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8003998:	429a      	cmp	r2, r3
 800399a:	da07      	bge.n	80039ac <StartSDLoggingTask+0xd4>
        LOG_INFO("[SD_TASK] Waiting 5 seconds before retry...");
 800399c:	494a      	ldr	r1, [pc, #296]	@ (8003ac8 <StartSDLoggingTask+0x1f0>)
 800399e:	2001      	movs	r0, #1
 80039a0:	f001 fd3c 	bl	800541c <LOGGER_SendFormatted>
        osDelay(5000);
 80039a4:	f241 3088 	movw	r0, #5000	@ 0x1388
 80039a8:	f011 f8fc 	bl	8014ba4 <osDelay>
  for (init_attempts = 0; init_attempts < MAX_INIT_ATTEMPTS; init_attempts++) {
 80039ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80039b0:	3301      	adds	r3, #1
 80039b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80039b6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80039ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80039be:	429a      	cmp	r2, r3
 80039c0:	dba4      	blt.n	800390c <StartSDLoggingTask+0x34>
      }
    }
  }
  
  if (!g_sd_logging_active) {
 80039c2:	4b3f      	ldr	r3, [pc, #252]	@ (8003ac0 <StartSDLoggingTask+0x1e8>)
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	f083 0301 	eor.w	r3, r3, #1
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d00c      	beq.n	80039ea <StartSDLoggingTask+0x112>
    LOG_ERROR("[SD_TASK] ‚ùå All SD initialization attempts failed");
 80039d0:	493e      	ldr	r1, [pc, #248]	@ (8003acc <StartSDLoggingTask+0x1f4>)
 80039d2:	2003      	movs	r0, #3
 80039d4:	f001 fd22 	bl	800541c <LOGGER_SendFormatted>
    LOG_INFO("[SD_TASK] Continuing with terminal-only logging");
 80039d8:	493d      	ldr	r1, [pc, #244]	@ (8003ad0 <StartSDLoggingTask+0x1f8>)
 80039da:	2001      	movs	r0, #1
 80039dc:	f001 fd1e 	bl	800541c <LOGGER_SendFormatted>
    
    // SD Ïã§Ìå®Ìï¥ÎèÑ ÌÉúÏä§ÌÅ¨Îäî Í≥ÑÏÜç Ïã§Ìñâ (ÎÇòÏ§ëÏóê Ïû¨ÏãúÎèÑ Í∞ÄÎä•)
    for(;;) {
      osDelay(60000);  // 1Î∂ÑÎßàÎã§ Ïû¨ÏãúÎèÑ Ï≤¥ÌÅ¨ (Ìñ•ÌõÑ ÌôïÏû•)
 80039e0:	f64e 2060 	movw	r0, #60000	@ 0xea60
 80039e4:	f011 f8de 	bl	8014ba4 <osDelay>
 80039e8:	e7fa      	b.n	80039e0 <StartSDLoggingTask+0x108>
    }
  }
  
  LOG_INFO("[SD_TASK] üóÇÔ∏è SD logging queue processing started");
 80039ea:	493a      	ldr	r1, [pc, #232]	@ (8003ad4 <StartSDLoggingTask+0x1fc>)
 80039ec:	2001      	movs	r0, #1
 80039ee:	f001 fd15 	bl	800541c <LOGGER_SendFormatted>
  
  // SD Î°úÍ∑∏ ÌÅê Ï≤òÎ¶¨ Î©îÏù∏ Î£®ÌîÑ
  for(;;)
  {
    SDLogEntry_t log_entry;
    osEvent event = osMessageGet(sdLogQueueHandle, 1000);  // 1Ï¥à ÌÉÄÏûÑÏïÑÏõÉ
 80039f2:	4b39      	ldr	r3, [pc, #228]	@ (8003ad8 <StartSDLoggingTask+0x200>)
 80039f4:	6819      	ldr	r1, [r3, #0]
 80039f6:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80039fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80039fe:	4618      	mov	r0, r3
 8003a00:	f011 f94c 	bl	8014c9c <osMessageGet>
    
    if (event.status == osEventMessage) {
 8003a04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003a08:	2b10      	cmp	r3, #16
 8003a0a:	d12d      	bne.n	8003a68 <StartSDLoggingTask+0x190>
      // ÌÅêÏóêÏÑú Î°úÍ∑∏ ÏóîÌä∏Î¶¨ ÏàòÏã†
      log_entry = *((SDLogEntry_t*)event.value.p);
 8003a0c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003a10:	f107 0308 	add.w	r3, r7, #8
 8003a14:	4611      	mov	r1, r2
 8003a16:	2288      	movs	r2, #136	@ 0x88
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f013 ff7a 	bl	8017912 <memcpy>
      
      // SDÏóê ÏïàÏ†ÑÌïòÍ≤å Ïì∞Í∏∞ (ÌÉÄÏûÑÏïÑÏõÉ Ìè¨Ìï®)
      uint32_t write_start = HAL_GetTick();
 8003a1e:	f002 fae7 	bl	8005ff0 <HAL_GetTick>
 8003a22:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
      int write_result = SDStorage_WriteLog(log_entry.message, log_entry.length);
 8003a26:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8003a2a:	f107 0308 	add.w	r3, r7, #8
 8003a2e:	4611      	mov	r1, r2
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7fd fd9b 	bl	800156c <SDStorage_WriteLog>
 8003a36:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
      uint32_t write_duration = HAL_GetTick() - write_start;
 8003a3a:	f002 fad9 	bl	8005ff0 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      
      if (write_result != SDSTORAGE_OK) {
 8003a4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d00a      	beq.n	8003a68 <StartSDLoggingTask+0x190>
        // SD Ïì∞Í∏∞ Ïã§Ìå® - ÌÑ∞ÎØ∏ÎÑêÏóêÎßå ÏóêÎü¨ Ï∂úÎ†• (Î¨¥ÌïúÎ£®ÌîÑ Î∞©ÏßÄ)
        printf("[SD_TASK] Write failed (duration: %lu ms, result: %d)\n", 
 8003a52:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8003a56:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8003a5a:	4820      	ldr	r0, [pc, #128]	@ (8003adc <StartSDLoggingTask+0x204>)
 8003a5c:	f013 fdba 	bl	80175d4 <iprintf>
               write_duration, write_result);
        
        // SD Ïì∞Í∏∞ Ïã§Ìå® Ïãú Ïû†Ïãú ÎåÄÍ∏∞ ÌõÑ Ïû¨ÏãúÎèÑ Ïó¨Î∂Ä Í≤∞Ï†ï
        osDelay(1000);
 8003a60:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003a64:	f011 f89e 	bl	8014ba4 <osDelay>
      }
    }
    
    // Ï£ºÍ∏∞Ï†ÅÏúºÎ°ú SD ÏÉÅÌÉú Ï≤¥ÌÅ¨ (1Î∂ÑÎßàÎã§)
    static uint32_t status_check_counter = 0;
    status_check_counter++;
 8003a68:	4b1d      	ldr	r3, [pc, #116]	@ (8003ae0 <StartSDLoggingTask+0x208>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	4a1c      	ldr	r2, [pc, #112]	@ (8003ae0 <StartSDLoggingTask+0x208>)
 8003a70:	6013      	str	r3, [r2, #0]
    if (status_check_counter % 60 == 0) {  // 60Ï¥àÎßàÎã§
 8003a72:	4b1b      	ldr	r3, [pc, #108]	@ (8003ae0 <StartSDLoggingTask+0x208>)
 8003a74:	6819      	ldr	r1, [r3, #0]
 8003a76:	4b1b      	ldr	r3, [pc, #108]	@ (8003ae4 <StartSDLoggingTask+0x20c>)
 8003a78:	fba3 2301 	umull	r2, r3, r3, r1
 8003a7c:	095a      	lsrs	r2, r3, #5
 8003a7e:	4613      	mov	r3, r2
 8003a80:	011b      	lsls	r3, r3, #4
 8003a82:	1a9b      	subs	r3, r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	1aca      	subs	r2, r1, r3
 8003a88:	2a00      	cmp	r2, #0
 8003a8a:	d108      	bne.n	8003a9e <StartSDLoggingTask+0x1c6>
      if (SDStorage_IsReady()) {
 8003a8c:	f7fd ffd6 	bl	8001a3c <SDStorage_IsReady>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d103      	bne.n	8003a9e <StartSDLoggingTask+0x1c6>
        // SD ÏÉÅÌÉú Ï†ïÏÉÅ
      } else {
        // SD ÏÉÅÌÉú Ïù¥ÏÉÅ - Ïû¨Ï¥àÍ∏∞Ìôî ÏãúÎèÑ (Ìñ•ÌõÑ ÌôïÏû•)
        LOG_WARN("[SD_TASK] SD card appears disconnected - monitoring");
 8003a96:	4914      	ldr	r1, [pc, #80]	@ (8003ae8 <StartSDLoggingTask+0x210>)
 8003a98:	2002      	movs	r0, #2
 8003a9a:	f001 fcbf 	bl	800541c <LOGGER_SendFormatted>
      }
    }
    
    osDelay(50);  // CPU Î∂ÄÌïò Î∞©ÏßÄ
 8003a9e:	2032      	movs	r0, #50	@ 0x32
 8003aa0:	f011 f880 	bl	8014ba4 <osDelay>
  {
 8003aa4:	e7a5      	b.n	80039f2 <StartSDLoggingTask+0x11a>
 8003aa6:	bf00      	nop
 8003aa8:	0801abfc 	.word	0x0801abfc
 8003aac:	0801ac1c 	.word	0x0801ac1c
 8003ab0:	0801ac50 	.word	0x0801ac50
 8003ab4:	0801ac78 	.word	0x0801ac78
 8003ab8:	0801acac 	.word	0x0801acac
 8003abc:	20000014 	.word	0x20000014
 8003ac0:	200021a0 	.word	0x200021a0
 8003ac4:	0801acd8 	.word	0x0801acd8
 8003ac8:	0801ad10 	.word	0x0801ad10
 8003acc:	0801ad3c 	.word	0x0801ad3c
 8003ad0:	0801ad70 	.word	0x0801ad70
 8003ad4:	0801ada0 	.word	0x0801ada0
 8003ad8:	2000219c 	.word	0x2000219c
 8003adc:	0801add8 	.word	0x0801add8
 8003ae0:	20002418 	.word	0x20002418
 8003ae4:	88888889 	.word	0x88888889
 8003ae8:	0801ae10 	.word	0x0801ae10

08003aec <StartReceiveTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartReceiveTask */
void StartReceiveTask(void const * argument)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8003af2:	af02      	add	r7, sp, #8
 8003af4:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003af8:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8003afc:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartReceiveTask */
  LOG_INFO("=== DMA-based Receive Task Started ===");
 8003afe:	498c      	ldr	r1, [pc, #560]	@ (8003d30 <StartReceiveTask+0x244>)
 8003b00:	2001      	movs	r0, #1
 8003b02:	f001 fc8b 	bl	800541c <LOGGER_SendFormatted>
  
  // UART Ï¥àÍ∏∞Ìôî ÎåÄÍ∏∞
  osDelay(2000);
 8003b06:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003b0a:	f011 f84b 	bl	8014ba4 <osDelay>
  
  // TDD Î™®ÎìàÎì§ÏùÑ ÏÇ¨Ïö©Ìïú DMA Í∏∞Î∞ò ÏàòÏã† ÌÉúÏä§ÌÅ¨
  char local_buffer[512];
  int local_bytes_received = 0;
 8003b0e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003b12:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003b16:	2200      	movs	r2, #0
 8003b18:	601a      	str	r2, [r3, #0]
  
  for(;;)
  {
    // TDD UART Î™®ÎìàÏùÑ ÌÜµÌïú DMA Í∏∞Î∞ò ÏàòÏã† Ï≤¥ÌÅ¨
    UartStatus status = UART_Receive(local_buffer, sizeof(local_buffer), &local_bytes_received);
 8003b1a:	f107 0208 	add.w	r2, r7, #8
 8003b1e:	f107 030c 	add.w	r3, r7, #12
 8003b22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003b26:	4618      	mov	r0, r3
 8003b28:	f001 fdf6 	bl	8005718 <UART_Receive>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	f887 320e 	strb.w	r3, [r7, #526]	@ 0x20e
    
    // ÎîîÎ≤ÑÍπÖÏö©: ÏàòÏã† ÏÉÅÌÉú Ï≤¥ÌÅ¨ (ÏóêÎü¨ ÏÉÅÌÉúÏùº ÎïåÎßå)
    static uint32_t debug_counter = 0;
    debug_counter++;
 8003b32:	4b80      	ldr	r3, [pc, #512]	@ (8003d34 <StartReceiveTask+0x248>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	3301      	adds	r3, #1
 8003b38:	4a7e      	ldr	r2, [pc, #504]	@ (8003d34 <StartReceiveTask+0x248>)
 8003b3a:	6013      	str	r3, [r2, #0]
    if (debug_counter % 1200 == 0 && status != UART_STATUS_TIMEOUT) {  // 1Î∂ÑÎßàÎã§, ÌÉÄÏûÑÏïÑÏõÉ Ï†úÏô∏
 8003b3c:	4b7d      	ldr	r3, [pc, #500]	@ (8003d34 <StartReceiveTask+0x248>)
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	4b7d      	ldr	r3, [pc, #500]	@ (8003d38 <StartReceiveTask+0x24c>)
 8003b42:	fba3 1302 	umull	r1, r3, r3, r2
 8003b46:	09db      	lsrs	r3, r3, #7
 8003b48:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 8003b4c:	fb01 f303 	mul.w	r3, r1, r3
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d116      	bne.n	8003b84 <StartReceiveTask+0x98>
 8003b56:	f897 320e 	ldrb.w	r3, [r7, #526]	@ 0x20e
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d012      	beq.n	8003b84 <StartReceiveTask+0x98>
      LOG_DEBUG("[RX_TASK] Status check #%lu: status=%d, bytes=%d", 
 8003b5e:	4b75      	ldr	r3, [pc, #468]	@ (8003d34 <StartReceiveTask+0x248>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a75      	ldr	r2, [pc, #468]	@ (8003d38 <StartReceiveTask+0x24c>)
 8003b64:	fba2 2303 	umull	r2, r3, r2, r3
 8003b68:	09da      	lsrs	r2, r3, #7
 8003b6a:	f897 120e 	ldrb.w	r1, [r7, #526]	@ 0x20e
 8003b6e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003b72:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	9300      	str	r3, [sp, #0]
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	496f      	ldr	r1, [pc, #444]	@ (8003d3c <StartReceiveTask+0x250>)
 8003b7e:	2000      	movs	r0, #0
 8003b80:	f001 fc4c 	bl	800541c <LOGGER_SendFormatted>
               debug_counter / 1200, status, local_bytes_received);
    }
    
    if (status == UART_STATUS_OK && local_bytes_received > 0) {
 8003b84:	f897 320e 	ldrb.w	r3, [r7, #526]	@ 0x20e
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	f040 80cc 	bne.w	8003d26 <StartReceiveTask+0x23a>
 8003b8e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003b92:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f340 80c4 	ble.w	8003d26 <StartReceiveTask+0x23a>
      // ÏàòÏã† ÏôÑÎ£å - Í∞ÑÎã®Ìïú ÏàòÏã† Î°úÍ∑∏ + ResponseHandler Î∂ÑÏÑù
      LOG_INFO("üì• RECV: '%.30s%s' (%d bytes)", 
 8003b9e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003ba2:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	2b1e      	cmp	r3, #30
 8003baa:	dd01      	ble.n	8003bb0 <StartReceiveTask+0xc4>
 8003bac:	4964      	ldr	r1, [pc, #400]	@ (8003d40 <StartReceiveTask+0x254>)
 8003bae:	e000      	b.n	8003bb2 <StartReceiveTask+0xc6>
 8003bb0:	4964      	ldr	r1, [pc, #400]	@ (8003d44 <StartReceiveTask+0x258>)
 8003bb2:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003bb6:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f107 020c 	add.w	r2, r7, #12
 8003bc0:	9300      	str	r3, [sp, #0]
 8003bc2:	460b      	mov	r3, r1
 8003bc4:	4960      	ldr	r1, [pc, #384]	@ (8003d48 <StartReceiveTask+0x25c>)
 8003bc6:	2001      	movs	r0, #1
 8003bc8:	f001 fc28 	bl	800541c <LOGGER_SendFormatted>
               local_buffer, 
               (local_bytes_received > 30) ? "..." : "", 
               local_bytes_received);
      
      // Í∏∞Î≥∏Ï†ÅÏù∏ ÏùëÎãµ ÌÉÄÏûÖ Ï≤¥ÌÅ¨ (ResponseHandlerÏóêÏÑú ÏÉÅÏÑ∏ Î°úÍ∑∏ Ï∂úÎ†•)
      if (strstr(local_buffer, "+EVT:JOINED") != NULL) {
 8003bcc:	f107 030c 	add.w	r3, r7, #12
 8003bd0:	495e      	ldr	r1, [pc, #376]	@ (8003d4c <StartReceiveTask+0x260>)
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f013 fe03 	bl	80177de <strstr>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d004      	beq.n	8003be8 <StartReceiveTask+0xfc>
        LOG_WARN("‚úÖ JOIN CONFIRMED - Network joined successfully");
 8003bde:	495c      	ldr	r1, [pc, #368]	@ (8003d50 <StartReceiveTask+0x264>)
 8003be0:	2002      	movs	r0, #2
 8003be2:	f001 fc1b 	bl	800541c <LOGGER_SendFormatted>
 8003be6:	e00c      	b.n	8003c02 <StartReceiveTask+0x116>
      } else if (strstr(local_buffer, "RAKwireless") != NULL) {
 8003be8:	f107 030c 	add.w	r3, r7, #12
 8003bec:	4959      	ldr	r1, [pc, #356]	@ (8003d54 <StartReceiveTask+0x268>)
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f013 fdf5 	bl	80177de <strstr>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d003      	beq.n	8003c02 <StartReceiveTask+0x116>
        LOG_DEBUG("üì° LoRa module boot message (ignored)");
 8003bfa:	4957      	ldr	r1, [pc, #348]	@ (8003d58 <StartReceiveTask+0x26c>)
 8003bfc:	2000      	movs	r0, #0
 8003bfe:	f001 fc0d 	bl	800541c <LOGGER_SendFormatted>
      }
      // ÎÇòÎ®∏ÏßÄ ÏùëÎãµ Î∂ÑÏÑùÏùÄ ÏïÑÎûò ÌïÑÌÑ∞ÎßÅ Î°úÏßÅÏóêÏÑú Ìïú Î≤àÎßå Ï≤òÎ¶¨
      
      // Ï†ÑÏó≠ Î≥ÄÏàòÏóê Î≥µÏÇ¨ (Îã§Î•∏ ÌÉúÏä§ÌÅ¨ÏóêÏÑú ÏÇ¨Ïö© Í∞ÄÎä•)
      memcpy(rx_buffer, local_buffer, local_bytes_received);
 8003c02:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003c06:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	f107 030c 	add.w	r3, r7, #12
 8003c12:	4619      	mov	r1, r3
 8003c14:	4851      	ldr	r0, [pc, #324]	@ (8003d5c <StartReceiveTask+0x270>)
 8003c16:	f013 fe7c 	bl	8017912 <memcpy>
      rx_bytes_received = local_bytes_received;
 8003c1a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003c1e:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a4e      	ldr	r2, [pc, #312]	@ (8003d60 <StartReceiveTask+0x274>)
 8003c26:	6013      	str	r3, [r2, #0]
      
      // LoRa ÏÉÅÌÉú Î®∏Ïã†Ïóê Ï†ÑÎã¨Ìï† ÏùëÎãµÎßå ÌïÑÌÑ∞ÎßÅ
      bool is_lora_command_response = false;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
      
      if (is_response_ok(local_buffer)) {
 8003c2e:	f107 030c 	add.w	r3, r7, #12
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7fd f8aa 	bl	8000d8c <is_response_ok>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d003      	beq.n	8003c46 <StartReceiveTask+0x15a>
        // OK ÏùëÎãµ - LoRa Î™ÖÎ†πÏóê ÎåÄÌïú ÏùëÎãµ
        is_lora_command_response = true;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8003c44:	e03f      	b.n	8003cc6 <StartReceiveTask+0x1da>
      } else if (strstr(local_buffer, "+EVT:JOINED") != NULL) {
 8003c46:	f107 030c 	add.w	r3, r7, #12
 8003c4a:	4940      	ldr	r1, [pc, #256]	@ (8003d4c <StartReceiveTask+0x260>)
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f013 fdc6 	bl	80177de <strstr>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d003      	beq.n	8003c60 <StartReceiveTask+0x174>
        // JOIN ÏÑ±Í≥µ ÏùëÎãµ
        is_lora_command_response = true;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8003c5e:	e032      	b.n	8003cc6 <StartReceiveTask+0x1da>
      } else if (strstr(local_buffer, "+EVT:") != NULL) {
 8003c60:	f107 030c 	add.w	r3, r7, #12
 8003c64:	493f      	ldr	r1, [pc, #252]	@ (8003d64 <StartReceiveTask+0x278>)
 8003c66:	4618      	mov	r0, r3
 8003c68:	f013 fdb9 	bl	80177de <strstr>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d003      	beq.n	8003c7a <StartReceiveTask+0x18e>
        // Í∏∞ÌÉÄ LoRa Ïù¥Î≤§Ìä∏ ÏùëÎãµÎì§
        is_lora_command_response = true;
 8003c72:	2301      	movs	r3, #1
 8003c74:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8003c78:	e025      	b.n	8003cc6 <StartReceiveTask+0x1da>
      } else if (strstr(local_buffer, "RAKwireless") != NULL || strstr(local_buffer, "ORAKwireless") != NULL) {
 8003c7a:	f107 030c 	add.w	r3, r7, #12
 8003c7e:	4935      	ldr	r1, [pc, #212]	@ (8003d54 <StartReceiveTask+0x268>)
 8003c80:	4618      	mov	r0, r3
 8003c82:	f013 fdac 	bl	80177de <strstr>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d108      	bne.n	8003c9e <StartReceiveTask+0x1b2>
 8003c8c:	f107 030c 	add.w	r3, r7, #12
 8003c90:	4935      	ldr	r1, [pc, #212]	@ (8003d68 <StartReceiveTask+0x27c>)
 8003c92:	4618      	mov	r0, r3
 8003c94:	f013 fda3 	bl	80177de <strstr>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d004      	beq.n	8003ca8 <StartReceiveTask+0x1bc>
        // Î∂ÄÌä∏ Î©îÏãúÏßÄ - LoRa ÏÉÅÌÉú Î®∏Ïã†Ïóê Ï†ÑÎã¨ÌïòÏßÄ ÏïäÏùå
        LOG_DEBUG("[RX_TASK] Boot message filtered out from LoRa state machine");
 8003c9e:	4933      	ldr	r1, [pc, #204]	@ (8003d6c <StartReceiveTask+0x280>)
 8003ca0:	2000      	movs	r0, #0
 8003ca2:	f001 fbbb 	bl	800541c <LOGGER_SendFormatted>
 8003ca6:	e00e      	b.n	8003cc6 <StartReceiveTask+0x1da>
      } else {
        // Í∏∞ÌÉÄ ÏùëÎãµÎì§ (ERROR, TIMEOUT Îì±)
        ResponseType response_type = ResponseHandler_ParseSendResponse(local_buffer);
 8003ca8:	f107 030c 	add.w	r3, r7, #12
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7fd f95f 	bl	8000f70 <ResponseHandler_ParseSendResponse>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	f887 320d 	strb.w	r3, [r7, #525]	@ 0x20d
        if (response_type != RESPONSE_UNKNOWN) {
 8003cb8:	f897 320d 	ldrb.w	r3, [r7, #525]	@ 0x20d
 8003cbc:	2b03      	cmp	r3, #3
 8003cbe:	d002      	beq.n	8003cc6 <StartReceiveTask+0x1da>
          is_lora_command_response = true;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
        }
      }
      
      // LoRa Î™ÖÎ†π ÏùëÎãµÎßå Ï†ÑÏó≠ Î≥ÄÏàòÏóê Î≥µÏÇ¨
      if (is_lora_command_response) {
 8003cc6:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d01d      	beq.n	8003d0a <StartReceiveTask+0x21e>
        memcpy(lora_rx_response, local_buffer, local_bytes_received);
 8003cce:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003cd2:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	461a      	mov	r2, r3
 8003cda:	f107 030c 	add.w	r3, r7, #12
 8003cde:	4619      	mov	r1, r3
 8003ce0:	4823      	ldr	r0, [pc, #140]	@ (8003d70 <StartReceiveTask+0x284>)
 8003ce2:	f013 fe16 	bl	8017912 <memcpy>
        lora_rx_response[local_bytes_received] = '\0';
 8003ce6:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003cea:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a1f      	ldr	r2, [pc, #124]	@ (8003d70 <StartReceiveTask+0x284>)
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	54d1      	strb	r1, [r2, r3]
        lora_new_response = true;
 8003cf6:	4b1f      	ldr	r3, [pc, #124]	@ (8003d74 <StartReceiveTask+0x288>)
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	701a      	strb	r2, [r3, #0]
        LOG_DEBUG("[RX_TASK] LoRa response forwarded to state machine: %.20s...", local_buffer);
 8003cfc:	f107 030c 	add.w	r3, r7, #12
 8003d00:	461a      	mov	r2, r3
 8003d02:	491d      	ldr	r1, [pc, #116]	@ (8003d78 <StartReceiveTask+0x28c>)
 8003d04:	2000      	movs	r0, #0
 8003d06:	f001 fb89 	bl	800541c <LOGGER_SendFormatted>
      }
      
      // Î≤ÑÌçº ÌÅ¥Î¶¨Ïñ¥
      memset(local_buffer, 0, sizeof(local_buffer));
 8003d0a:	f107 030c 	add.w	r3, r7, #12
 8003d0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d12:	2100      	movs	r1, #0
 8003d14:	4618      	mov	r0, r3
 8003d16:	f013 fd47 	bl	80177a8 <memset>
      local_bytes_received = 0;
 8003d1a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003d1e:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8003d22:	2200      	movs	r2, #0
 8003d24:	601a      	str	r2, [r3, #0]
    }
    
    // DMA Í∏∞Î∞òÏù¥ÎØÄÎ°ú Í∏¥ ÏßÄÏó∞ÏúºÎ°ú CPU ÏÇ¨Ïö©Î•† Í∞êÏÜå
    osDelay(50);  // 50ms ÏßÄÏó∞ (DMAÍ∞Ä Î∞±Í∑∏ÎùºÏö¥ÎìúÏóêÏÑú Ï≤òÎ¶¨ÌïòÎØÄÎ°ú Îπ†Î•∏ Ìè¥ÎßÅ Î∂àÌïÑÏöî)
 8003d26:	2032      	movs	r0, #50	@ 0x32
 8003d28:	f010 ff3c 	bl	8014ba4 <osDelay>
  {
 8003d2c:	e6f5      	b.n	8003b1a <StartReceiveTask+0x2e>
 8003d2e:	bf00      	nop
 8003d30:	0801ae44 	.word	0x0801ae44
 8003d34:	2000241c 	.word	0x2000241c
 8003d38:	1b4e81b5 	.word	0x1b4e81b5
 8003d3c:	0801ae6c 	.word	0x0801ae6c
 8003d40:	0801aea0 	.word	0x0801aea0
 8003d44:	0801aea4 	.word	0x0801aea4
 8003d48:	0801aea8 	.word	0x0801aea8
 8003d4c:	0801aec8 	.word	0x0801aec8
 8003d50:	0801aed4 	.word	0x0801aed4
 8003d54:	0801af08 	.word	0x0801af08
 8003d58:	0801af14 	.word	0x0801af14
 8003d5c:	20002484 	.word	0x20002484
 8003d60:	200021a4 	.word	0x200021a4
 8003d64:	0801af3c 	.word	0x0801af3c
 8003d68:	0801af44 	.word	0x0801af44
 8003d6c:	0801af54 	.word	0x0801af54
 8003d70:	200021a8 	.word	0x200021a8
 8003d74:	200023a8 	.word	0x200023a8
 8003d78:	0801af90 	.word	0x0801af90

08003d7c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a04      	ldr	r2, [pc, #16]	@ (8003d9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d101      	bne.n	8003d92 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8003d8e:	f002 f91b 	bl	8005fc8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003d92:	bf00      	nop
 8003d94:	3708      	adds	r7, #8
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	40001000 	.word	0x40001000

08003da0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003da0:	b480      	push	{r7}
 8003da2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003da4:	b672      	cpsid	i
}
 8003da6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003da8:	bf00      	nop
 8003daa:	e7fd      	b.n	8003da8 <Error_Handler+0x8>

08003dac <MX_DMA_Init>:
  * @brief DMA Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA_Init(void)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003db2:	4b10      	ldr	r3, [pc, #64]	@ (8003df4 <MX_DMA_Init+0x48>)
 8003db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003db6:	4a0f      	ldr	r2, [pc, #60]	@ (8003df4 <MX_DMA_Init+0x48>)
 8003db8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003dbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8003df4 <MX_DMA_Init+0x48>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dc6:	607b      	str	r3, [r7, #4]
 8003dc8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration - USART6_RX */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8003dca:	2200      	movs	r2, #0
 8003dcc:	2105      	movs	r1, #5
 8003dce:	2039      	movs	r0, #57	@ 0x39
 8003dd0:	f002 fc8e 	bl	80066f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8003dd4:	2039      	movs	r0, #57	@ 0x39
 8003dd6:	f002 fca7 	bl	8006728 <HAL_NVIC_EnableIRQ>
  
  /* USART6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8003dda:	2200      	movs	r2, #0
 8003ddc:	2105      	movs	r1, #5
 8003dde:	2047      	movs	r0, #71	@ 0x47
 8003de0:	f002 fc86 	bl	80066f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003de4:	2047      	movs	r0, #71	@ 0x47
 8003de6:	f002 fc9f 	bl	8006728 <HAL_NVIC_EnableIRQ>
}
 8003dea:	bf00      	nop
 8003dec:	3708      	adds	r7, #8
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	40023800 	.word	0x40023800

08003df8 <MX_USART6_DMA_Init>:
  * @brief DMA2 Stream1 DMA configuration for USART6 RX
  * @param None
  * @retval None
  */
void MX_USART6_DMA_Init(void)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
  // DMA Ïù¥ÎØ∏ Ï¥àÍ∏∞ÌôîÎêòÏóàÎäîÏßÄ Ï≤¥ÌÅ¨
  if (hdma_usart6_rx.Instance != NULL) {
 8003dfe:	4b1e      	ldr	r3, [pc, #120]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d133      	bne.n	8003e6e <MX_USART6_DMA_Init+0x76>
    return; // Ïù¥ÎØ∏ Ï¥àÍ∏∞ÌôîÎê®
  }
  
  /* Configure DMA for USART6 RX */
  hdma_usart6_rx.Instance = DMA2_Stream1;
 8003e06:	4b1c      	ldr	r3, [pc, #112]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e08:	4a1c      	ldr	r2, [pc, #112]	@ (8003e7c <MX_USART6_DMA_Init+0x84>)
 8003e0a:	601a      	str	r2, [r3, #0]
  hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e0e:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8003e12:	605a      	str	r2, [r3, #4]
  hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e14:	4b18      	ldr	r3, [pc, #96]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	609a      	str	r2, [r3, #8]
  hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e1a:	4b17      	ldr	r3, [pc, #92]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	60da      	str	r2, [r3, #12]
  hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e20:	4b15      	ldr	r3, [pc, #84]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e26:	611a      	str	r2, [r3, #16]
  hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e28:	4b13      	ldr	r3, [pc, #76]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	615a      	str	r2, [r3, #20]
  hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e2e:	4b12      	ldr	r3, [pc, #72]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	619a      	str	r2, [r3, #24]
  hdma_usart6_rx.Init.Mode = DMA_NORMAL;    // ÏùºÎ∞ò Î™®ÎìúÎ°ú Î≥ÄÍ≤Ω
 8003e34:	4b10      	ldr	r3, [pc, #64]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	61da      	str	r2, [r3, #28]
  hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e3c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003e40:	621a      	str	r2, [r3, #32]
  hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003e42:	4b0d      	ldr	r3, [pc, #52]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	625a      	str	r2, [r3, #36]	@ 0x24
  
  HAL_StatusTypeDef dma_result = HAL_DMA_Init(&hdma_usart6_rx);
 8003e48:	480b      	ldr	r0, [pc, #44]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e4a:	f002 fde7 	bl	8006a1c <HAL_DMA_Init>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	71fb      	strb	r3, [r7, #7]
  if (dma_result != HAL_OK)
 8003e52:	79fb      	ldrb	r3, [r7, #7]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d003      	beq.n	8003e60 <MX_USART6_DMA_Init+0x68>
  {
    // ÏóêÎü¨ Ï≤òÎ¶¨ÌïòÎêò Error_Handler() Ìò∏Ï∂úÌïòÏßÄ ÏïäÏùå (ÏãúÏä§ÌÖú Ï§ëÎã® Î∞©ÏßÄ)
    hdma_usart6_rx.Instance = NULL; // Ïã§Ìå® ÌëúÏãú
 8003e58:	4b07      	ldr	r3, [pc, #28]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	601a      	str	r2, [r3, #0]
    return;
 8003e5e:	e007      	b.n	8003e70 <MX_USART6_DMA_Init+0x78>
  }

  /* Associate the initialized DMA handle to the UART handle */
  __HAL_LINKDMA(&huart6, hdmarx, hdma_usart6_rx);
 8003e60:	4b07      	ldr	r3, [pc, #28]	@ (8003e80 <MX_USART6_DMA_Init+0x88>)
 8003e62:	4a05      	ldr	r2, [pc, #20]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e64:	675a      	str	r2, [r3, #116]	@ 0x74
 8003e66:	4b04      	ldr	r3, [pc, #16]	@ (8003e78 <MX_USART6_DMA_Init+0x80>)
 8003e68:	4a05      	ldr	r2, [pc, #20]	@ (8003e80 <MX_USART6_DMA_Init+0x88>)
 8003e6a:	639a      	str	r2, [r3, #56]	@ 0x38
 8003e6c:	e000      	b.n	8003e70 <MX_USART6_DMA_Init+0x78>
    return; // Ïù¥ÎØ∏ Ï¥àÍ∏∞ÌôîÎê®
 8003e6e:	bf00      	nop
}
 8003e70:	3708      	adds	r7, #8
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	200023ac 	.word	0x200023ac
 8003e7c:	40026428 	.word	0x40026428
 8003e80:	200020d4 	.word	0x200020d4

08003e84 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003e8a:	4b11      	ldr	r3, [pc, #68]	@ (8003ed0 <HAL_MspInit+0x4c>)
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8e:	4a10      	ldr	r2, [pc, #64]	@ (8003ed0 <HAL_MspInit+0x4c>)
 8003e90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e94:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e96:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed0 <HAL_MspInit+0x4c>)
 8003e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e9e:	607b      	str	r3, [r7, #4]
 8003ea0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed0 <HAL_MspInit+0x4c>)
 8003ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea6:	4a0a      	ldr	r2, [pc, #40]	@ (8003ed0 <HAL_MspInit+0x4c>)
 8003ea8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003eac:	6453      	str	r3, [r2, #68]	@ 0x44
 8003eae:	4b08      	ldr	r3, [pc, #32]	@ (8003ed0 <HAL_MspInit+0x4c>)
 8003eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003eb6:	603b      	str	r3, [r7, #0]
 8003eb8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003eba:	2200      	movs	r2, #0
 8003ebc:	210f      	movs	r1, #15
 8003ebe:	f06f 0001 	mvn.w	r0, #1
 8003ec2:	f002 fc15 	bl	80066f0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ec6:	bf00      	nop
 8003ec8:	3708      	adds	r7, #8
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	40023800 	.word	0x40023800

08003ed4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b08a      	sub	sp, #40	@ 0x28
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003edc:	f107 0314 	add.w	r3, r7, #20
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	601a      	str	r2, [r3, #0]
 8003ee4:	605a      	str	r2, [r3, #4]
 8003ee6:	609a      	str	r2, [r3, #8]
 8003ee8:	60da      	str	r2, [r3, #12]
 8003eea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a21      	ldr	r2, [pc, #132]	@ (8003f78 <HAL_ADC_MspInit+0xa4>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d13c      	bne.n	8003f70 <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003ef6:	4b21      	ldr	r3, [pc, #132]	@ (8003f7c <HAL_ADC_MspInit+0xa8>)
 8003ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efa:	4a20      	ldr	r2, [pc, #128]	@ (8003f7c <HAL_ADC_MspInit+0xa8>)
 8003efc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f00:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f02:	4b1e      	ldr	r3, [pc, #120]	@ (8003f7c <HAL_ADC_MspInit+0xa8>)
 8003f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f0a:	613b      	str	r3, [r7, #16]
 8003f0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003f0e:	4b1b      	ldr	r3, [pc, #108]	@ (8003f7c <HAL_ADC_MspInit+0xa8>)
 8003f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f12:	4a1a      	ldr	r2, [pc, #104]	@ (8003f7c <HAL_ADC_MspInit+0xa8>)
 8003f14:	f043 0320 	orr.w	r3, r3, #32
 8003f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f1a:	4b18      	ldr	r3, [pc, #96]	@ (8003f7c <HAL_ADC_MspInit+0xa8>)
 8003f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f1e:	f003 0320 	and.w	r3, r3, #32
 8003f22:	60fb      	str	r3, [r7, #12]
 8003f24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f26:	4b15      	ldr	r3, [pc, #84]	@ (8003f7c <HAL_ADC_MspInit+0xa8>)
 8003f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f2a:	4a14      	ldr	r2, [pc, #80]	@ (8003f7c <HAL_ADC_MspInit+0xa8>)
 8003f2c:	f043 0301 	orr.w	r3, r3, #1
 8003f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f32:	4b12      	ldr	r3, [pc, #72]	@ (8003f7c <HAL_ADC_MspInit+0xa8>)
 8003f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f36:	f003 0301 	and.w	r3, r3, #1
 8003f3a:	60bb      	str	r3, [r7, #8]
 8003f3c:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8003f3e:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8003f42:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f44:	2303      	movs	r3, #3
 8003f46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003f4c:	f107 0314 	add.w	r3, r7, #20
 8003f50:	4619      	mov	r1, r3
 8003f52:	480b      	ldr	r0, [pc, #44]	@ (8003f80 <HAL_ADC_MspInit+0xac>)
 8003f54:	f003 ff10 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f60:	2300      	movs	r3, #0
 8003f62:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8003f64:	f107 0314 	add.w	r3, r7, #20
 8003f68:	4619      	mov	r1, r3
 8003f6a:	4806      	ldr	r0, [pc, #24]	@ (8003f84 <HAL_ADC_MspInit+0xb0>)
 8003f6c:	f003 ff04 	bl	8007d78 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8003f70:	bf00      	nop
 8003f72:	3728      	adds	r7, #40	@ 0x28
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	40012200 	.word	0x40012200
 8003f7c:	40023800 	.word	0x40023800
 8003f80:	40021400 	.word	0x40021400
 8003f84:	40020000 	.word	0x40020000

08003f88 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b085      	sub	sp, #20
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a0a      	ldr	r2, [pc, #40]	@ (8003fc0 <HAL_CRC_MspInit+0x38>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d10b      	bne.n	8003fb2 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003fc4 <HAL_CRC_MspInit+0x3c>)
 8003f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f9e:	4a09      	ldr	r2, [pc, #36]	@ (8003fc4 <HAL_CRC_MspInit+0x3c>)
 8003fa0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fa6:	4b07      	ldr	r3, [pc, #28]	@ (8003fc4 <HAL_CRC_MspInit+0x3c>)
 8003fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003faa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fae:	60fb      	str	r3, [r7, #12]
 8003fb0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8003fb2:	bf00      	nop
 8003fb4:	3714      	adds	r7, #20
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	40023000 	.word	0x40023000
 8003fc4:	40023800 	.word	0x40023800

08003fc8 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b08e      	sub	sp, #56	@ 0x38
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	601a      	str	r2, [r3, #0]
 8003fd8:	605a      	str	r2, [r3, #4]
 8003fda:	609a      	str	r2, [r3, #8]
 8003fdc:	60da      	str	r2, [r3, #12]
 8003fde:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a50      	ldr	r2, [pc, #320]	@ (8004128 <HAL_DCMI_MspInit+0x160>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	f040 809a 	bne.w	8004120 <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8003fec:	4b4f      	ldr	r3, [pc, #316]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 8003fee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ff0:	4a4e      	ldr	r2, [pc, #312]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 8003ff2:	f043 0301 	orr.w	r3, r3, #1
 8003ff6:	6353      	str	r3, [r2, #52]	@ 0x34
 8003ff8:	4b4c      	ldr	r3, [pc, #304]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 8003ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ffc:	f003 0301 	and.w	r3, r3, #1
 8004000:	623b      	str	r3, [r7, #32]
 8004002:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004004:	4b49      	ldr	r3, [pc, #292]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 8004006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004008:	4a48      	ldr	r2, [pc, #288]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 800400a:	f043 0310 	orr.w	r3, r3, #16
 800400e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004010:	4b46      	ldr	r3, [pc, #280]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 8004012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004014:	f003 0310 	and.w	r3, r3, #16
 8004018:	61fb      	str	r3, [r7, #28]
 800401a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800401c:	4b43      	ldr	r3, [pc, #268]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 800401e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004020:	4a42      	ldr	r2, [pc, #264]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 8004022:	f043 0308 	orr.w	r3, r3, #8
 8004026:	6313      	str	r3, [r2, #48]	@ 0x30
 8004028:	4b40      	ldr	r3, [pc, #256]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 800402a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402c:	f003 0308 	and.w	r3, r3, #8
 8004030:	61bb      	str	r3, [r7, #24]
 8004032:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004034:	4b3d      	ldr	r3, [pc, #244]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 8004036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004038:	4a3c      	ldr	r2, [pc, #240]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 800403a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800403e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004040:	4b3a      	ldr	r3, [pc, #232]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 8004042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004048:	617b      	str	r3, [r7, #20]
 800404a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800404c:	4b37      	ldr	r3, [pc, #220]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 800404e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004050:	4a36      	ldr	r2, [pc, #216]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 8004052:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004056:	6313      	str	r3, [r2, #48]	@ 0x30
 8004058:	4b34      	ldr	r3, [pc, #208]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 800405a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800405c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004060:	613b      	str	r3, [r7, #16]
 8004062:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004064:	4b31      	ldr	r3, [pc, #196]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 8004066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004068:	4a30      	ldr	r2, [pc, #192]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 800406a:	f043 0301 	orr.w	r3, r3, #1
 800406e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004070:	4b2e      	ldr	r3, [pc, #184]	@ (800412c <HAL_DCMI_MspInit+0x164>)
 8004072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004074:	f003 0301 	and.w	r3, r3, #1
 8004078:	60fb      	str	r3, [r7, #12]
 800407a:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 800407c:	2360      	movs	r3, #96	@ 0x60
 800407e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004080:	2302      	movs	r3, #2
 8004082:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004084:	2300      	movs	r3, #0
 8004086:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004088:	2300      	movs	r3, #0
 800408a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800408c:	230d      	movs	r3, #13
 800408e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004090:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004094:	4619      	mov	r1, r3
 8004096:	4826      	ldr	r0, [pc, #152]	@ (8004130 <HAL_DCMI_MspInit+0x168>)
 8004098:	f003 fe6e 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 800409c:	2308      	movs	r3, #8
 800409e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040a0:	2302      	movs	r3, #2
 80040a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a4:	2300      	movs	r3, #0
 80040a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040a8:	2300      	movs	r3, #0
 80040aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80040ac:	230d      	movs	r3, #13
 80040ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 80040b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040b4:	4619      	mov	r1, r3
 80040b6:	481f      	ldr	r0, [pc, #124]	@ (8004134 <HAL_DCMI_MspInit+0x16c>)
 80040b8:	f003 fe5e 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 80040bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80040c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040c2:	2302      	movs	r3, #2
 80040c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040c6:	2300      	movs	r3, #0
 80040c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040ca:	2300      	movs	r3, #0
 80040cc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80040ce:	230d      	movs	r3, #13
 80040d0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 80040d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040d6:	4619      	mov	r1, r3
 80040d8:	4817      	ldr	r0, [pc, #92]	@ (8004138 <HAL_DCMI_MspInit+0x170>)
 80040da:	f003 fe4d 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 80040de:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 80040e2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040e4:	2302      	movs	r3, #2
 80040e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040e8:	2300      	movs	r3, #0
 80040ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040ec:	2300      	movs	r3, #0
 80040ee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80040f0:	230d      	movs	r3, #13
 80040f2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80040f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040f8:	4619      	mov	r1, r3
 80040fa:	4810      	ldr	r0, [pc, #64]	@ (800413c <HAL_DCMI_MspInit+0x174>)
 80040fc:	f003 fe3c 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8004100:	2350      	movs	r3, #80	@ 0x50
 8004102:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004104:	2302      	movs	r3, #2
 8004106:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004108:	2300      	movs	r3, #0
 800410a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800410c:	2300      	movs	r3, #0
 800410e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8004110:	230d      	movs	r3, #13
 8004112:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004114:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004118:	4619      	mov	r1, r3
 800411a:	4809      	ldr	r0, [pc, #36]	@ (8004140 <HAL_DCMI_MspInit+0x178>)
 800411c:	f003 fe2c 	bl	8007d78 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8004120:	bf00      	nop
 8004122:	3738      	adds	r7, #56	@ 0x38
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	50050000 	.word	0x50050000
 800412c:	40023800 	.word	0x40023800
 8004130:	40021000 	.word	0x40021000
 8004134:	40020c00 	.word	0x40020c00
 8004138:	40021800 	.word	0x40021800
 800413c:	40021c00 	.word	0x40021c00
 8004140:	40020000 	.word	0x40020000

08004144 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a0d      	ldr	r2, [pc, #52]	@ (8004188 <HAL_DMA2D_MspInit+0x44>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d113      	bne.n	800417e <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8004156:	4b0d      	ldr	r3, [pc, #52]	@ (800418c <HAL_DMA2D_MspInit+0x48>)
 8004158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800415a:	4a0c      	ldr	r2, [pc, #48]	@ (800418c <HAL_DMA2D_MspInit+0x48>)
 800415c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004160:	6313      	str	r3, [r2, #48]	@ 0x30
 8004162:	4b0a      	ldr	r3, [pc, #40]	@ (800418c <HAL_DMA2D_MspInit+0x48>)
 8004164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004166:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800416a:	60fb      	str	r3, [r7, #12]
 800416c:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 800416e:	2200      	movs	r2, #0
 8004170:	2105      	movs	r1, #5
 8004172:	205a      	movs	r0, #90	@ 0x5a
 8004174:	f002 fabc 	bl	80066f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8004178:	205a      	movs	r0, #90	@ 0x5a
 800417a:	f002 fad5 	bl	8006728 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 800417e:	bf00      	nop
 8004180:	3710      	adds	r7, #16
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop
 8004188:	4002b000 	.word	0x4002b000
 800418c:	40023800 	.word	0x40023800

08004190 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b08e      	sub	sp, #56	@ 0x38
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004198:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800419c:	2200      	movs	r2, #0
 800419e:	601a      	str	r2, [r3, #0]
 80041a0:	605a      	str	r2, [r3, #4]
 80041a2:	609a      	str	r2, [r3, #8]
 80041a4:	60da      	str	r2, [r3, #12]
 80041a6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a3f      	ldr	r2, [pc, #252]	@ (80042ac <HAL_ETH_MspInit+0x11c>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d178      	bne.n	80042a4 <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80041b2:	4b3f      	ldr	r3, [pc, #252]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 80041b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b6:	4a3e      	ldr	r2, [pc, #248]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 80041b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80041bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80041be:	4b3c      	ldr	r3, [pc, #240]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 80041c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041c6:	623b      	str	r3, [r7, #32]
 80041c8:	6a3b      	ldr	r3, [r7, #32]
 80041ca:	4b39      	ldr	r3, [pc, #228]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 80041cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ce:	4a38      	ldr	r2, [pc, #224]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 80041d0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80041d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80041d6:	4b36      	ldr	r3, [pc, #216]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 80041d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041da:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80041de:	61fb      	str	r3, [r7, #28]
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	4b33      	ldr	r3, [pc, #204]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 80041e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e6:	4a32      	ldr	r2, [pc, #200]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 80041e8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80041ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80041ee:	4b30      	ldr	r3, [pc, #192]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 80041f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041f6:	61bb      	str	r3, [r7, #24]
 80041f8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80041fa:	4b2d      	ldr	r3, [pc, #180]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 80041fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041fe:	4a2c      	ldr	r2, [pc, #176]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 8004200:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004204:	6313      	str	r3, [r2, #48]	@ 0x30
 8004206:	4b2a      	ldr	r3, [pc, #168]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 8004208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800420a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800420e:	617b      	str	r3, [r7, #20]
 8004210:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004212:	4b27      	ldr	r3, [pc, #156]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 8004214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004216:	4a26      	ldr	r2, [pc, #152]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 8004218:	f043 0304 	orr.w	r3, r3, #4
 800421c:	6313      	str	r3, [r2, #48]	@ 0x30
 800421e:	4b24      	ldr	r3, [pc, #144]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 8004220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004222:	f003 0304 	and.w	r3, r3, #4
 8004226:	613b      	str	r3, [r7, #16]
 8004228:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800422a:	4b21      	ldr	r3, [pc, #132]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 800422c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422e:	4a20      	ldr	r2, [pc, #128]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 8004230:	f043 0301 	orr.w	r3, r3, #1
 8004234:	6313      	str	r3, [r2, #48]	@ 0x30
 8004236:	4b1e      	ldr	r3, [pc, #120]	@ (80042b0 <HAL_ETH_MspInit+0x120>)
 8004238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	60fb      	str	r3, [r7, #12]
 8004240:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8004242:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8004246:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004248:	2302      	movs	r3, #2
 800424a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800424c:	2300      	movs	r3, #0
 800424e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004250:	2303      	movs	r3, #3
 8004252:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004254:	230b      	movs	r3, #11
 8004256:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004258:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800425c:	4619      	mov	r1, r3
 800425e:	4815      	ldr	r0, [pc, #84]	@ (80042b4 <HAL_ETH_MspInit+0x124>)
 8004260:	f003 fd8a 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8004264:	2332      	movs	r3, #50	@ 0x32
 8004266:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004268:	2302      	movs	r3, #2
 800426a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800426c:	2300      	movs	r3, #0
 800426e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004270:	2303      	movs	r3, #3
 8004272:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004274:	230b      	movs	r3, #11
 8004276:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004278:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800427c:	4619      	mov	r1, r3
 800427e:	480e      	ldr	r0, [pc, #56]	@ (80042b8 <HAL_ETH_MspInit+0x128>)
 8004280:	f003 fd7a 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8004284:	2386      	movs	r3, #134	@ 0x86
 8004286:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004288:	2302      	movs	r3, #2
 800428a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800428c:	2300      	movs	r3, #0
 800428e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004290:	2303      	movs	r3, #3
 8004292:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004294:	230b      	movs	r3, #11
 8004296:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004298:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800429c:	4619      	mov	r1, r3
 800429e:	4807      	ldr	r0, [pc, #28]	@ (80042bc <HAL_ETH_MspInit+0x12c>)
 80042a0:	f003 fd6a 	bl	8007d78 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 80042a4:	bf00      	nop
 80042a6:	3738      	adds	r7, #56	@ 0x38
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	40028000 	.word	0x40028000
 80042b0:	40023800 	.word	0x40023800
 80042b4:	40021800 	.word	0x40021800
 80042b8:	40020800 	.word	0x40020800
 80042bc:	40020000 	.word	0x40020000

080042c0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b0ac      	sub	sp, #176	@ 0xb0
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042c8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80042cc:	2200      	movs	r2, #0
 80042ce:	601a      	str	r2, [r3, #0]
 80042d0:	605a      	str	r2, [r3, #4]
 80042d2:	609a      	str	r2, [r3, #8]
 80042d4:	60da      	str	r2, [r3, #12]
 80042d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80042d8:	f107 0318 	add.w	r3, r7, #24
 80042dc:	2284      	movs	r2, #132	@ 0x84
 80042de:	2100      	movs	r1, #0
 80042e0:	4618      	mov	r0, r3
 80042e2:	f013 fa61 	bl	80177a8 <memset>
  if(hi2c->Instance==I2C1)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a44      	ldr	r2, [pc, #272]	@ (80043fc <HAL_I2C_MspInit+0x13c>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d13d      	bne.n	800436c <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80042f0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80042f4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80042f6:	2300      	movs	r3, #0
 80042f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80042fa:	f107 0318 	add.w	r3, r7, #24
 80042fe:	4618      	mov	r0, r3
 8004300:	f006 fee2 	bl	800b0c8 <HAL_RCCEx_PeriphCLKConfig>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d001      	beq.n	800430e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800430a:	f7ff fd49 	bl	8003da0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800430e:	4b3c      	ldr	r3, [pc, #240]	@ (8004400 <HAL_I2C_MspInit+0x140>)
 8004310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004312:	4a3b      	ldr	r2, [pc, #236]	@ (8004400 <HAL_I2C_MspInit+0x140>)
 8004314:	f043 0302 	orr.w	r3, r3, #2
 8004318:	6313      	str	r3, [r2, #48]	@ 0x30
 800431a:	4b39      	ldr	r3, [pc, #228]	@ (8004400 <HAL_I2C_MspInit+0x140>)
 800431c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800431e:	f003 0302 	and.w	r3, r3, #2
 8004322:	617b      	str	r3, [r7, #20]
 8004324:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8004326:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800432a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800432e:	2312      	movs	r3, #18
 8004330:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004334:	2301      	movs	r3, #1
 8004336:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800433a:	2300      	movs	r3, #0
 800433c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004340:	2304      	movs	r3, #4
 8004342:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004346:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800434a:	4619      	mov	r1, r3
 800434c:	482d      	ldr	r0, [pc, #180]	@ (8004404 <HAL_I2C_MspInit+0x144>)
 800434e:	f003 fd13 	bl	8007d78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004352:	4b2b      	ldr	r3, [pc, #172]	@ (8004400 <HAL_I2C_MspInit+0x140>)
 8004354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004356:	4a2a      	ldr	r2, [pc, #168]	@ (8004400 <HAL_I2C_MspInit+0x140>)
 8004358:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800435c:	6413      	str	r3, [r2, #64]	@ 0x40
 800435e:	4b28      	ldr	r3, [pc, #160]	@ (8004400 <HAL_I2C_MspInit+0x140>)
 8004360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004362:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004366:	613b      	str	r3, [r7, #16]
 8004368:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 800436a:	e042      	b.n	80043f2 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a25      	ldr	r2, [pc, #148]	@ (8004408 <HAL_I2C_MspInit+0x148>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d13d      	bne.n	80043f2 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8004376:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800437a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800437c:	2300      	movs	r3, #0
 800437e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004382:	f107 0318 	add.w	r3, r7, #24
 8004386:	4618      	mov	r0, r3
 8004388:	f006 fe9e 	bl	800b0c8 <HAL_RCCEx_PeriphCLKConfig>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d001      	beq.n	8004396 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8004392:	f7ff fd05 	bl	8003da0 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004396:	4b1a      	ldr	r3, [pc, #104]	@ (8004400 <HAL_I2C_MspInit+0x140>)
 8004398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800439a:	4a19      	ldr	r2, [pc, #100]	@ (8004400 <HAL_I2C_MspInit+0x140>)
 800439c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80043a2:	4b17      	ldr	r3, [pc, #92]	@ (8004400 <HAL_I2C_MspInit+0x140>)
 80043a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043aa:	60fb      	str	r3, [r7, #12]
 80043ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80043ae:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80043b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80043b6:	2312      	movs	r3, #18
 80043b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043bc:	2301      	movs	r3, #1
 80043be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043c2:	2303      	movs	r3, #3
 80043c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80043c8:	2304      	movs	r3, #4
 80043ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80043ce:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80043d2:	4619      	mov	r1, r3
 80043d4:	480d      	ldr	r0, [pc, #52]	@ (800440c <HAL_I2C_MspInit+0x14c>)
 80043d6:	f003 fccf 	bl	8007d78 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80043da:	4b09      	ldr	r3, [pc, #36]	@ (8004400 <HAL_I2C_MspInit+0x140>)
 80043dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043de:	4a08      	ldr	r2, [pc, #32]	@ (8004400 <HAL_I2C_MspInit+0x140>)
 80043e0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80043e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80043e6:	4b06      	ldr	r3, [pc, #24]	@ (8004400 <HAL_I2C_MspInit+0x140>)
 80043e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80043ee:	60bb      	str	r3, [r7, #8]
 80043f0:	68bb      	ldr	r3, [r7, #8]
}
 80043f2:	bf00      	nop
 80043f4:	37b0      	adds	r7, #176	@ 0xb0
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	40005400 	.word	0x40005400
 8004400:	40023800 	.word	0x40023800
 8004404:	40020400 	.word	0x40020400
 8004408:	40005c00 	.word	0x40005c00
 800440c:	40021c00 	.word	0x40021c00

08004410 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b08e      	sub	sp, #56	@ 0x38
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004418:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800441c:	2200      	movs	r2, #0
 800441e:	601a      	str	r2, [r3, #0]
 8004420:	605a      	str	r2, [r3, #4]
 8004422:	609a      	str	r2, [r3, #8]
 8004424:	60da      	str	r2, [r3, #12]
 8004426:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a55      	ldr	r2, [pc, #340]	@ (8004584 <HAL_LTDC_MspInit+0x174>)
 800442e:	4293      	cmp	r3, r2
 8004430:	f040 80a3 	bne.w	800457a <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8004434:	4b54      	ldr	r3, [pc, #336]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 8004436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004438:	4a53      	ldr	r2, [pc, #332]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 800443a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800443e:	6453      	str	r3, [r2, #68]	@ 0x44
 8004440:	4b51      	ldr	r3, [pc, #324]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 8004442:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004444:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004448:	623b      	str	r3, [r7, #32]
 800444a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800444c:	4b4e      	ldr	r3, [pc, #312]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 800444e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004450:	4a4d      	ldr	r2, [pc, #308]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 8004452:	f043 0310 	orr.w	r3, r3, #16
 8004456:	6313      	str	r3, [r2, #48]	@ 0x30
 8004458:	4b4b      	ldr	r3, [pc, #300]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 800445a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800445c:	f003 0310 	and.w	r3, r3, #16
 8004460:	61fb      	str	r3, [r7, #28]
 8004462:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8004464:	4b48      	ldr	r3, [pc, #288]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 8004466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004468:	4a47      	ldr	r2, [pc, #284]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 800446a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800446e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004470:	4b45      	ldr	r3, [pc, #276]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 8004472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004474:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004478:	61bb      	str	r3, [r7, #24]
 800447a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800447c:	4b42      	ldr	r3, [pc, #264]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 800447e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004480:	4a41      	ldr	r2, [pc, #260]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 8004482:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004486:	6313      	str	r3, [r2, #48]	@ 0x30
 8004488:	4b3f      	ldr	r3, [pc, #252]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 800448a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800448c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004490:	617b      	str	r3, [r7, #20]
 8004492:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004494:	4b3c      	ldr	r3, [pc, #240]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 8004496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004498:	4a3b      	ldr	r2, [pc, #236]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 800449a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800449e:	6313      	str	r3, [r2, #48]	@ 0x30
 80044a0:	4b39      	ldr	r3, [pc, #228]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 80044a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044a8:	613b      	str	r3, [r7, #16]
 80044aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80044ac:	4b36      	ldr	r3, [pc, #216]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 80044ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b0:	4a35      	ldr	r2, [pc, #212]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 80044b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80044b8:	4b33      	ldr	r3, [pc, #204]	@ (8004588 <HAL_LTDC_MspInit+0x178>)
 80044ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044c0:	60fb      	str	r3, [r7, #12]
 80044c2:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80044c4:	2310      	movs	r3, #16
 80044c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044c8:	2302      	movs	r3, #2
 80044ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044cc:	2300      	movs	r3, #0
 80044ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044d0:	2300      	movs	r3, #0
 80044d2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80044d4:	230e      	movs	r3, #14
 80044d6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80044d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044dc:	4619      	mov	r1, r3
 80044de:	482b      	ldr	r0, [pc, #172]	@ (800458c <HAL_LTDC_MspInit+0x17c>)
 80044e0:	f003 fc4a 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80044e4:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80044e8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044ea:	2302      	movs	r3, #2
 80044ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ee:	2300      	movs	r3, #0
 80044f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044f2:	2300      	movs	r3, #0
 80044f4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80044f6:	230e      	movs	r3, #14
 80044f8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80044fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044fe:	4619      	mov	r1, r3
 8004500:	4823      	ldr	r0, [pc, #140]	@ (8004590 <HAL_LTDC_MspInit+0x180>)
 8004502:	f003 fc39 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8004506:	23f7      	movs	r3, #247	@ 0xf7
 8004508:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800450a:	2302      	movs	r3, #2
 800450c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800450e:	2300      	movs	r3, #0
 8004510:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004512:	2300      	movs	r3, #0
 8004514:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004516:	230e      	movs	r3, #14
 8004518:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800451a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800451e:	4619      	mov	r1, r3
 8004520:	481c      	ldr	r0, [pc, #112]	@ (8004594 <HAL_LTDC_MspInit+0x184>)
 8004522:	f003 fc29 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8004526:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800452a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800452c:	2302      	movs	r3, #2
 800452e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004530:	2300      	movs	r3, #0
 8004532:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004534:	2300      	movs	r3, #0
 8004536:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8004538:	2309      	movs	r3, #9
 800453a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 800453c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004540:	4619      	mov	r1, r3
 8004542:	4815      	ldr	r0, [pc, #84]	@ (8004598 <HAL_LTDC_MspInit+0x188>)
 8004544:	f003 fc18 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8004548:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 800454c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800454e:	2302      	movs	r3, #2
 8004550:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004552:	2300      	movs	r3, #0
 8004554:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004556:	2300      	movs	r3, #0
 8004558:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800455a:	230e      	movs	r3, #14
 800455c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800455e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004562:	4619      	mov	r1, r3
 8004564:	480d      	ldr	r0, [pc, #52]	@ (800459c <HAL_LTDC_MspInit+0x18c>)
 8004566:	f003 fc07 	bl	8007d78 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800456a:	2200      	movs	r2, #0
 800456c:	2105      	movs	r1, #5
 800456e:	2058      	movs	r0, #88	@ 0x58
 8004570:	f002 f8be 	bl	80066f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8004574:	2058      	movs	r0, #88	@ 0x58
 8004576:	f002 f8d7 	bl	8006728 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 800457a:	bf00      	nop
 800457c:	3738      	adds	r7, #56	@ 0x38
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	40016800 	.word	0x40016800
 8004588:	40023800 	.word	0x40023800
 800458c:	40021000 	.word	0x40021000
 8004590:	40022400 	.word	0x40022400
 8004594:	40022800 	.word	0x40022800
 8004598:	40021800 	.word	0x40021800
 800459c:	40022000 	.word	0x40022000

080045a0 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b08c      	sub	sp, #48	@ 0x30
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045a8:	f107 031c 	add.w	r3, r7, #28
 80045ac:	2200      	movs	r2, #0
 80045ae:	601a      	str	r2, [r3, #0]
 80045b0:	605a      	str	r2, [r3, #4]
 80045b2:	609a      	str	r2, [r3, #8]
 80045b4:	60da      	str	r2, [r3, #12]
 80045b6:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a3b      	ldr	r2, [pc, #236]	@ (80046ac <HAL_QSPI_MspInit+0x10c>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d170      	bne.n	80046a4 <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80045c2:	4b3b      	ldr	r3, [pc, #236]	@ (80046b0 <HAL_QSPI_MspInit+0x110>)
 80045c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045c6:	4a3a      	ldr	r2, [pc, #232]	@ (80046b0 <HAL_QSPI_MspInit+0x110>)
 80045c8:	f043 0302 	orr.w	r3, r3, #2
 80045cc:	6393      	str	r3, [r2, #56]	@ 0x38
 80045ce:	4b38      	ldr	r3, [pc, #224]	@ (80046b0 <HAL_QSPI_MspInit+0x110>)
 80045d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d2:	f003 0302 	and.w	r3, r3, #2
 80045d6:	61bb      	str	r3, [r7, #24]
 80045d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80045da:	4b35      	ldr	r3, [pc, #212]	@ (80046b0 <HAL_QSPI_MspInit+0x110>)
 80045dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045de:	4a34      	ldr	r2, [pc, #208]	@ (80046b0 <HAL_QSPI_MspInit+0x110>)
 80045e0:	f043 0310 	orr.w	r3, r3, #16
 80045e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80045e6:	4b32      	ldr	r3, [pc, #200]	@ (80046b0 <HAL_QSPI_MspInit+0x110>)
 80045e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ea:	f003 0310 	and.w	r3, r3, #16
 80045ee:	617b      	str	r3, [r7, #20]
 80045f0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045f2:	4b2f      	ldr	r3, [pc, #188]	@ (80046b0 <HAL_QSPI_MspInit+0x110>)
 80045f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f6:	4a2e      	ldr	r2, [pc, #184]	@ (80046b0 <HAL_QSPI_MspInit+0x110>)
 80045f8:	f043 0302 	orr.w	r3, r3, #2
 80045fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80045fe:	4b2c      	ldr	r3, [pc, #176]	@ (80046b0 <HAL_QSPI_MspInit+0x110>)
 8004600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004602:	f003 0302 	and.w	r3, r3, #2
 8004606:	613b      	str	r3, [r7, #16]
 8004608:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800460a:	4b29      	ldr	r3, [pc, #164]	@ (80046b0 <HAL_QSPI_MspInit+0x110>)
 800460c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800460e:	4a28      	ldr	r2, [pc, #160]	@ (80046b0 <HAL_QSPI_MspInit+0x110>)
 8004610:	f043 0308 	orr.w	r3, r3, #8
 8004614:	6313      	str	r3, [r2, #48]	@ 0x30
 8004616:	4b26      	ldr	r3, [pc, #152]	@ (80046b0 <HAL_QSPI_MspInit+0x110>)
 8004618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461a:	f003 0308 	and.w	r3, r3, #8
 800461e:	60fb      	str	r3, [r7, #12]
 8004620:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8004622:	2304      	movs	r3, #4
 8004624:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004626:	2302      	movs	r3, #2
 8004628:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800462a:	2300      	movs	r3, #0
 800462c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800462e:	2303      	movs	r3, #3
 8004630:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8004632:	2309      	movs	r3, #9
 8004634:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8004636:	f107 031c 	add.w	r3, r7, #28
 800463a:	4619      	mov	r1, r3
 800463c:	481d      	ldr	r0, [pc, #116]	@ (80046b4 <HAL_QSPI_MspInit+0x114>)
 800463e:	f003 fb9b 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8004642:	2340      	movs	r3, #64	@ 0x40
 8004644:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004646:	2302      	movs	r3, #2
 8004648:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800464a:	2300      	movs	r3, #0
 800464c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800464e:	2303      	movs	r3, #3
 8004650:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8004652:	230a      	movs	r3, #10
 8004654:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8004656:	f107 031c 	add.w	r3, r7, #28
 800465a:	4619      	mov	r1, r3
 800465c:	4816      	ldr	r0, [pc, #88]	@ (80046b8 <HAL_QSPI_MspInit+0x118>)
 800465e:	f003 fb8b 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004662:	2304      	movs	r3, #4
 8004664:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004666:	2302      	movs	r3, #2
 8004668:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800466a:	2300      	movs	r3, #0
 800466c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800466e:	2303      	movs	r3, #3
 8004670:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8004672:	2309      	movs	r3, #9
 8004674:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004676:	f107 031c 	add.w	r3, r7, #28
 800467a:	4619      	mov	r1, r3
 800467c:	480e      	ldr	r0, [pc, #56]	@ (80046b8 <HAL_QSPI_MspInit+0x118>)
 800467e:	f003 fb7b 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8004682:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8004686:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004688:	2302      	movs	r3, #2
 800468a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800468c:	2300      	movs	r3, #0
 800468e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004690:	2303      	movs	r3, #3
 8004692:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8004694:	2309      	movs	r3, #9
 8004696:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004698:	f107 031c 	add.w	r3, r7, #28
 800469c:	4619      	mov	r1, r3
 800469e:	4807      	ldr	r0, [pc, #28]	@ (80046bc <HAL_QSPI_MspInit+0x11c>)
 80046a0:	f003 fb6a 	bl	8007d78 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80046a4:	bf00      	nop
 80046a6:	3730      	adds	r7, #48	@ 0x30
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	a0001000 	.word	0xa0001000
 80046b0:	40023800 	.word	0x40023800
 80046b4:	40021000 	.word	0x40021000
 80046b8:	40020400 	.word	0x40020400
 80046bc:	40020c00 	.word	0x40020c00

080046c0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b0a4      	sub	sp, #144	@ 0x90
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80046c8:	f107 030c 	add.w	r3, r7, #12
 80046cc:	2284      	movs	r2, #132	@ 0x84
 80046ce:	2100      	movs	r1, #0
 80046d0:	4618      	mov	r0, r3
 80046d2:	f013 f869 	bl	80177a8 <memset>
  if(hrtc->Instance==RTC)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a0e      	ldr	r2, [pc, #56]	@ (8004714 <HAL_RTC_MspInit+0x54>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d114      	bne.n	800470a <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80046e0:	2320      	movs	r3, #32
 80046e2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80046e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80046e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80046ea:	f107 030c 	add.w	r3, r7, #12
 80046ee:	4618      	mov	r0, r3
 80046f0:	f006 fcea 	bl	800b0c8 <HAL_RCCEx_PeriphCLKConfig>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d001      	beq.n	80046fe <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80046fa:	f7ff fb51 	bl	8003da0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80046fe:	4b06      	ldr	r3, [pc, #24]	@ (8004718 <HAL_RTC_MspInit+0x58>)
 8004700:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004702:	4a05      	ldr	r2, [pc, #20]	@ (8004718 <HAL_RTC_MspInit+0x58>)
 8004704:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004708:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800470a:	bf00      	nop
 800470c:	3790      	adds	r7, #144	@ 0x90
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	40002800 	.word	0x40002800
 8004718:	40023800 	.word	0x40023800

0800471c <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b08a      	sub	sp, #40	@ 0x28
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004724:	f107 0314 	add.w	r3, r7, #20
 8004728:	2200      	movs	r2, #0
 800472a:	601a      	str	r2, [r3, #0]
 800472c:	605a      	str	r2, [r3, #4]
 800472e:	609a      	str	r2, [r3, #8]
 8004730:	60da      	str	r2, [r3, #12]
 8004732:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a25      	ldr	r2, [pc, #148]	@ (80047d0 <HAL_SD_MspInit+0xb4>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d144      	bne.n	80047c8 <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800473e:	4b25      	ldr	r3, [pc, #148]	@ (80047d4 <HAL_SD_MspInit+0xb8>)
 8004740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004742:	4a24      	ldr	r2, [pc, #144]	@ (80047d4 <HAL_SD_MspInit+0xb8>)
 8004744:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004748:	6453      	str	r3, [r2, #68]	@ 0x44
 800474a:	4b22      	ldr	r3, [pc, #136]	@ (80047d4 <HAL_SD_MspInit+0xb8>)
 800474c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800474e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004752:	613b      	str	r3, [r7, #16]
 8004754:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004756:	4b1f      	ldr	r3, [pc, #124]	@ (80047d4 <HAL_SD_MspInit+0xb8>)
 8004758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800475a:	4a1e      	ldr	r2, [pc, #120]	@ (80047d4 <HAL_SD_MspInit+0xb8>)
 800475c:	f043 0304 	orr.w	r3, r3, #4
 8004760:	6313      	str	r3, [r2, #48]	@ 0x30
 8004762:	4b1c      	ldr	r3, [pc, #112]	@ (80047d4 <HAL_SD_MspInit+0xb8>)
 8004764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004766:	f003 0304 	and.w	r3, r3, #4
 800476a:	60fb      	str	r3, [r7, #12]
 800476c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800476e:	4b19      	ldr	r3, [pc, #100]	@ (80047d4 <HAL_SD_MspInit+0xb8>)
 8004770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004772:	4a18      	ldr	r2, [pc, #96]	@ (80047d4 <HAL_SD_MspInit+0xb8>)
 8004774:	f043 0308 	orr.w	r3, r3, #8
 8004778:	6313      	str	r3, [r2, #48]	@ 0x30
 800477a:	4b16      	ldr	r3, [pc, #88]	@ (80047d4 <HAL_SD_MspInit+0xb8>)
 800477c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800477e:	f003 0308 	and.w	r3, r3, #8
 8004782:	60bb      	str	r3, [r7, #8]
 8004784:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8004786:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800478a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800478c:	2302      	movs	r3, #2
 800478e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004790:	2300      	movs	r3, #0
 8004792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004794:	2303      	movs	r3, #3
 8004796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004798:	230c      	movs	r3, #12
 800479a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800479c:	f107 0314 	add.w	r3, r7, #20
 80047a0:	4619      	mov	r1, r3
 80047a2:	480d      	ldr	r0, [pc, #52]	@ (80047d8 <HAL_SD_MspInit+0xbc>)
 80047a4:	f003 fae8 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 80047a8:	2304      	movs	r3, #4
 80047aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047ac:	2302      	movs	r3, #2
 80047ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047b0:	2300      	movs	r3, #0
 80047b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047b4:	2303      	movs	r3, #3
 80047b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80047b8:	230c      	movs	r3, #12
 80047ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 80047bc:	f107 0314 	add.w	r3, r7, #20
 80047c0:	4619      	mov	r1, r3
 80047c2:	4806      	ldr	r0, [pc, #24]	@ (80047dc <HAL_SD_MspInit+0xc0>)
 80047c4:	f003 fad8 	bl	8007d78 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 80047c8:	bf00      	nop
 80047ca:	3728      	adds	r7, #40	@ 0x28
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	40012c00 	.word	0x40012c00
 80047d4:	40023800 	.word	0x40023800
 80047d8:	40020800 	.word	0x40020800
 80047dc:	40020c00 	.word	0x40020c00

080047e0 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b0aa      	sub	sp, #168	@ 0xa8
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047e8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	605a      	str	r2, [r3, #4]
 80047f2:	609a      	str	r2, [r3, #8]
 80047f4:	60da      	str	r2, [r3, #12]
 80047f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80047f8:	f107 0310 	add.w	r3, r7, #16
 80047fc:	2284      	movs	r2, #132	@ 0x84
 80047fe:	2100      	movs	r1, #0
 8004800:	4618      	mov	r0, r3
 8004802:	f012 ffd1 	bl	80177a8 <memset>
  if(hspdifrx->Instance==SPDIFRX)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 800480e:	d143      	bne.n	8004898 <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8004810:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004814:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 8004816:	2364      	movs	r3, #100	@ 0x64
 8004818:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800481a:	2302      	movs	r3, #2
 800481c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800481e:	2302      	movs	r3, #2
 8004820:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8004822:	2302      	movs	r3, #2
 8004824:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 8004826:	2301      	movs	r3, #1
 8004828:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800482a:	f107 0310 	add.w	r3, r7, #16
 800482e:	4618      	mov	r0, r3
 8004830:	f006 fc4a 	bl	800b0c8 <HAL_RCCEx_PeriphCLKConfig>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 800483a:	f7ff fab1 	bl	8003da0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 800483e:	4b18      	ldr	r3, [pc, #96]	@ (80048a0 <HAL_SPDIFRX_MspInit+0xc0>)
 8004840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004842:	4a17      	ldr	r2, [pc, #92]	@ (80048a0 <HAL_SPDIFRX_MspInit+0xc0>)
 8004844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004848:	6413      	str	r3, [r2, #64]	@ 0x40
 800484a:	4b15      	ldr	r3, [pc, #84]	@ (80048a0 <HAL_SPDIFRX_MspInit+0xc0>)
 800484c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800484e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004852:	60fb      	str	r3, [r7, #12]
 8004854:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004856:	4b12      	ldr	r3, [pc, #72]	@ (80048a0 <HAL_SPDIFRX_MspInit+0xc0>)
 8004858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800485a:	4a11      	ldr	r2, [pc, #68]	@ (80048a0 <HAL_SPDIFRX_MspInit+0xc0>)
 800485c:	f043 0308 	orr.w	r3, r3, #8
 8004860:	6313      	str	r3, [r2, #48]	@ 0x30
 8004862:	4b0f      	ldr	r3, [pc, #60]	@ (80048a0 <HAL_SPDIFRX_MspInit+0xc0>)
 8004864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004866:	f003 0308 	and.w	r3, r3, #8
 800486a:	60bb      	str	r3, [r7, #8]
 800486c:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 800486e:	2380      	movs	r3, #128	@ 0x80
 8004870:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004874:	2302      	movs	r3, #2
 8004876:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800487a:	2300      	movs	r3, #0
 800487c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004880:	2300      	movs	r3, #0
 8004882:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8004886:	2308      	movs	r3, #8
 8004888:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 800488c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004890:	4619      	mov	r1, r3
 8004892:	4804      	ldr	r0, [pc, #16]	@ (80048a4 <HAL_SPDIFRX_MspInit+0xc4>)
 8004894:	f003 fa70 	bl	8007d78 <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 8004898:	bf00      	nop
 800489a:	37a8      	adds	r7, #168	@ 0xa8
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	40023800 	.word	0x40023800
 80048a4:	40020c00 	.word	0x40020c00

080048a8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b08a      	sub	sp, #40	@ 0x28
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048b0:	f107 0314 	add.w	r3, r7, #20
 80048b4:	2200      	movs	r2, #0
 80048b6:	601a      	str	r2, [r3, #0]
 80048b8:	605a      	str	r2, [r3, #4]
 80048ba:	609a      	str	r2, [r3, #8]
 80048bc:	60da      	str	r2, [r3, #12]
 80048be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a25      	ldr	r2, [pc, #148]	@ (800495c <HAL_SPI_MspInit+0xb4>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d144      	bne.n	8004954 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80048ca:	4b25      	ldr	r3, [pc, #148]	@ (8004960 <HAL_SPI_MspInit+0xb8>)
 80048cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ce:	4a24      	ldr	r2, [pc, #144]	@ (8004960 <HAL_SPI_MspInit+0xb8>)
 80048d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80048d6:	4b22      	ldr	r3, [pc, #136]	@ (8004960 <HAL_SPI_MspInit+0xb8>)
 80048d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048de:	613b      	str	r3, [r7, #16]
 80048e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80048e2:	4b1f      	ldr	r3, [pc, #124]	@ (8004960 <HAL_SPI_MspInit+0xb8>)
 80048e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e6:	4a1e      	ldr	r2, [pc, #120]	@ (8004960 <HAL_SPI_MspInit+0xb8>)
 80048e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80048ee:	4b1c      	ldr	r3, [pc, #112]	@ (8004960 <HAL_SPI_MspInit+0xb8>)
 80048f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048f6:	60fb      	str	r3, [r7, #12]
 80048f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048fa:	4b19      	ldr	r3, [pc, #100]	@ (8004960 <HAL_SPI_MspInit+0xb8>)
 80048fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048fe:	4a18      	ldr	r2, [pc, #96]	@ (8004960 <HAL_SPI_MspInit+0xb8>)
 8004900:	f043 0302 	orr.w	r3, r3, #2
 8004904:	6313      	str	r3, [r2, #48]	@ 0x30
 8004906:	4b16      	ldr	r3, [pc, #88]	@ (8004960 <HAL_SPI_MspInit+0xb8>)
 8004908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800490a:	f003 0302 	and.w	r3, r3, #2
 800490e:	60bb      	str	r3, [r7, #8]
 8004910:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8004912:	2302      	movs	r3, #2
 8004914:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004916:	2302      	movs	r3, #2
 8004918:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800491a:	2300      	movs	r3, #0
 800491c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800491e:	2300      	movs	r3, #0
 8004920:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004922:	2305      	movs	r3, #5
 8004924:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8004926:	f107 0314 	add.w	r3, r7, #20
 800492a:	4619      	mov	r1, r3
 800492c:	480d      	ldr	r0, [pc, #52]	@ (8004964 <HAL_SPI_MspInit+0xbc>)
 800492e:	f003 fa23 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8004932:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004936:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004938:	2302      	movs	r3, #2
 800493a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800493c:	2300      	movs	r3, #0
 800493e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004940:	2300      	movs	r3, #0
 8004942:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004944:	2305      	movs	r3, #5
 8004946:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004948:	f107 0314 	add.w	r3, r7, #20
 800494c:	4619      	mov	r1, r3
 800494e:	4806      	ldr	r0, [pc, #24]	@ (8004968 <HAL_SPI_MspInit+0xc0>)
 8004950:	f003 fa12 	bl	8007d78 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004954:	bf00      	nop
 8004956:	3728      	adds	r7, #40	@ 0x28
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}
 800495c:	40003800 	.word	0x40003800
 8004960:	40023800 	.word	0x40023800
 8004964:	40022000 	.word	0x40022000
 8004968:	40020400 	.word	0x40020400

0800496c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800496c:	b480      	push	{r7}
 800496e:	b089      	sub	sp, #36	@ 0x24
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a2e      	ldr	r2, [pc, #184]	@ (8004a34 <HAL_TIM_Base_MspInit+0xc8>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d10c      	bne.n	8004998 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800497e:	4b2e      	ldr	r3, [pc, #184]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 8004980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004982:	4a2d      	ldr	r2, [pc, #180]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 8004984:	f043 0301 	orr.w	r3, r3, #1
 8004988:	6453      	str	r3, [r2, #68]	@ 0x44
 800498a:	4b2b      	ldr	r3, [pc, #172]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 800498c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	61fb      	str	r3, [r7, #28]
 8004994:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004996:	e046      	b.n	8004a26 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049a0:	d10c      	bne.n	80049bc <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80049a2:	4b25      	ldr	r3, [pc, #148]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 80049a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a6:	4a24      	ldr	r2, [pc, #144]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 80049a8:	f043 0301 	orr.w	r3, r3, #1
 80049ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80049ae:	4b22      	ldr	r3, [pc, #136]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 80049b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	61bb      	str	r3, [r7, #24]
 80049b8:	69bb      	ldr	r3, [r7, #24]
}
 80049ba:	e034      	b.n	8004a26 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a1e      	ldr	r2, [pc, #120]	@ (8004a3c <HAL_TIM_Base_MspInit+0xd0>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d10c      	bne.n	80049e0 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80049c6:	4b1c      	ldr	r3, [pc, #112]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 80049c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ca:	4a1b      	ldr	r2, [pc, #108]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 80049cc:	f043 0302 	orr.w	r3, r3, #2
 80049d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80049d2:	4b19      	ldr	r3, [pc, #100]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 80049d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049d6:	f003 0302 	and.w	r3, r3, #2
 80049da:	617b      	str	r3, [r7, #20]
 80049dc:	697b      	ldr	r3, [r7, #20]
}
 80049de:	e022      	b.n	8004a26 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a16      	ldr	r2, [pc, #88]	@ (8004a40 <HAL_TIM_Base_MspInit+0xd4>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d10c      	bne.n	8004a04 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80049ea:	4b13      	ldr	r3, [pc, #76]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 80049ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ee:	4a12      	ldr	r2, [pc, #72]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 80049f0:	f043 0308 	orr.w	r3, r3, #8
 80049f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80049f6:	4b10      	ldr	r3, [pc, #64]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 80049f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049fa:	f003 0308 	and.w	r3, r3, #8
 80049fe:	613b      	str	r3, [r7, #16]
 8004a00:	693b      	ldr	r3, [r7, #16]
}
 8004a02:	e010      	b.n	8004a26 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a0e      	ldr	r2, [pc, #56]	@ (8004a44 <HAL_TIM_Base_MspInit+0xd8>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d10b      	bne.n	8004a26 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 8004a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a12:	4a09      	ldr	r2, [pc, #36]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 8004a14:	f043 0302 	orr.w	r3, r3, #2
 8004a18:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a1a:	4b07      	ldr	r3, [pc, #28]	@ (8004a38 <HAL_TIM_Base_MspInit+0xcc>)
 8004a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	60fb      	str	r3, [r7, #12]
 8004a24:	68fb      	ldr	r3, [r7, #12]
}
 8004a26:	bf00      	nop
 8004a28:	3724      	adds	r7, #36	@ 0x24
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	40010000 	.word	0x40010000
 8004a38:	40023800 	.word	0x40023800
 8004a3c:	40000400 	.word	0x40000400
 8004a40:	40000c00 	.word	0x40000c00
 8004a44:	40010400 	.word	0x40010400

08004a48 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a0a      	ldr	r2, [pc, #40]	@ (8004a80 <HAL_TIM_PWM_MspInit+0x38>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d10b      	bne.n	8004a72 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8004a84 <HAL_TIM_PWM_MspInit+0x3c>)
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5e:	4a09      	ldr	r2, [pc, #36]	@ (8004a84 <HAL_TIM_PWM_MspInit+0x3c>)
 8004a60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a64:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a66:	4b07      	ldr	r3, [pc, #28]	@ (8004a84 <HAL_TIM_PWM_MspInit+0x3c>)
 8004a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a6e:	60fb      	str	r3, [r7, #12]
 8004a70:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 8004a72:	bf00      	nop
 8004a74:	3714      	adds	r7, #20
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop
 8004a80:	40001800 	.word	0x40001800
 8004a84:	40023800 	.word	0x40023800

08004a88 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b08c      	sub	sp, #48	@ 0x30
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a90:	f107 031c 	add.w	r3, r7, #28
 8004a94:	2200      	movs	r2, #0
 8004a96:	601a      	str	r2, [r3, #0]
 8004a98:	605a      	str	r2, [r3, #4]
 8004a9a:	609a      	str	r2, [r3, #8]
 8004a9c:	60da      	str	r2, [r3, #12]
 8004a9e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a56      	ldr	r2, [pc, #344]	@ (8004c00 <HAL_TIM_MspPostInit+0x178>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d11d      	bne.n	8004ae6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004aaa:	4b56      	ldr	r3, [pc, #344]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aae:	4a55      	ldr	r2, [pc, #340]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004ab0:	f043 0301 	orr.w	r3, r3, #1
 8004ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ab6:	4b53      	ldr	r3, [pc, #332]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	61bb      	str	r3, [r7, #24]
 8004ac0:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8004ac2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004ac6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ac8:	2302      	movs	r3, #2
 8004aca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004acc:	2300      	movs	r3, #0
 8004ace:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8004ad8:	f107 031c 	add.w	r3, r7, #28
 8004adc:	4619      	mov	r1, r3
 8004ade:	484a      	ldr	r0, [pc, #296]	@ (8004c08 <HAL_TIM_MspPostInit+0x180>)
 8004ae0:	f003 f94a 	bl	8007d78 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8004ae4:	e087      	b.n	8004bf6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aee:	d11d      	bne.n	8004b2c <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004af0:	4b44      	ldr	r3, [pc, #272]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004af4:	4a43      	ldr	r2, [pc, #268]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004af6:	f043 0301 	orr.w	r3, r3, #1
 8004afa:	6313      	str	r3, [r2, #48]	@ 0x30
 8004afc:	4b41      	ldr	r3, [pc, #260]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b00:	f003 0301 	and.w	r3, r3, #1
 8004b04:	617b      	str	r3, [r7, #20]
 8004b06:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8004b08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b0e:	2302      	movs	r3, #2
 8004b10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b12:	2300      	movs	r3, #0
 8004b14:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b16:	2300      	movs	r3, #0
 8004b18:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8004b1e:	f107 031c 	add.w	r3, r7, #28
 8004b22:	4619      	mov	r1, r3
 8004b24:	4838      	ldr	r0, [pc, #224]	@ (8004c08 <HAL_TIM_MspPostInit+0x180>)
 8004b26:	f003 f927 	bl	8007d78 <HAL_GPIO_Init>
}
 8004b2a:	e064      	b.n	8004bf6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a36      	ldr	r2, [pc, #216]	@ (8004c0c <HAL_TIM_MspPostInit+0x184>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d11c      	bne.n	8004b70 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b36:	4b33      	ldr	r3, [pc, #204]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b3a:	4a32      	ldr	r2, [pc, #200]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004b3c:	f043 0302 	orr.w	r3, r3, #2
 8004b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b42:	4b30      	ldr	r3, [pc, #192]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b46:	f003 0302 	and.w	r3, r3, #2
 8004b4a:	613b      	str	r3, [r7, #16]
 8004b4c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8004b4e:	2310      	movs	r3, #16
 8004b50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b52:	2302      	movs	r3, #2
 8004b54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b56:	2300      	movs	r3, #0
 8004b58:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004b5e:	2302      	movs	r3, #2
 8004b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8004b62:	f107 031c 	add.w	r3, r7, #28
 8004b66:	4619      	mov	r1, r3
 8004b68:	4829      	ldr	r0, [pc, #164]	@ (8004c10 <HAL_TIM_MspPostInit+0x188>)
 8004b6a:	f003 f905 	bl	8007d78 <HAL_GPIO_Init>
}
 8004b6e:	e042      	b.n	8004bf6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a27      	ldr	r2, [pc, #156]	@ (8004c14 <HAL_TIM_MspPostInit+0x18c>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d11c      	bne.n	8004bb4 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004b7a:	4b22      	ldr	r3, [pc, #136]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7e:	4a21      	ldr	r2, [pc, #132]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004b80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b84:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b86:	4b1f      	ldr	r3, [pc, #124]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b8e:	60fb      	str	r3, [r7, #12]
 8004b90:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8004b92:	2301      	movs	r3, #1
 8004b94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b96:	2302      	movs	r3, #2
 8004b98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004ba2:	2302      	movs	r3, #2
 8004ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8004ba6:	f107 031c 	add.w	r3, r7, #28
 8004baa:	4619      	mov	r1, r3
 8004bac:	481a      	ldr	r0, [pc, #104]	@ (8004c18 <HAL_TIM_MspPostInit+0x190>)
 8004bae:	f003 f8e3 	bl	8007d78 <HAL_GPIO_Init>
}
 8004bb2:	e020      	b.n	8004bf6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a18      	ldr	r2, [pc, #96]	@ (8004c1c <HAL_TIM_MspPostInit+0x194>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d11b      	bne.n	8004bf6 <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004bbe:	4b11      	ldr	r3, [pc, #68]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc2:	4a10      	ldr	r2, [pc, #64]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004bc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bca:	4b0e      	ldr	r3, [pc, #56]	@ (8004c04 <HAL_TIM_MspPostInit+0x17c>)
 8004bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bd2:	60bb      	str	r3, [r7, #8]
 8004bd4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8004bd6:	2340      	movs	r3, #64	@ 0x40
 8004bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bda:	2302      	movs	r3, #2
 8004bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bde:	2300      	movs	r3, #0
 8004be0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004be2:	2300      	movs	r3, #0
 8004be4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8004be6:	2309      	movs	r3, #9
 8004be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8004bea:	f107 031c 	add.w	r3, r7, #28
 8004bee:	4619      	mov	r1, r3
 8004bf0:	480b      	ldr	r0, [pc, #44]	@ (8004c20 <HAL_TIM_MspPostInit+0x198>)
 8004bf2:	f003 f8c1 	bl	8007d78 <HAL_GPIO_Init>
}
 8004bf6:	bf00      	nop
 8004bf8:	3730      	adds	r7, #48	@ 0x30
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	40010000 	.word	0x40010000
 8004c04:	40023800 	.word	0x40023800
 8004c08:	40020000 	.word	0x40020000
 8004c0c:	40000400 	.word	0x40000400
 8004c10:	40020400 	.word	0x40020400
 8004c14:	40000c00 	.word	0x40000c00
 8004c18:	40022000 	.word	0x40022000
 8004c1c:	40001800 	.word	0x40001800
 8004c20:	40021c00 	.word	0x40021c00

08004c24 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b0ae      	sub	sp, #184	@ 0xb8
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c2c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004c30:	2200      	movs	r2, #0
 8004c32:	601a      	str	r2, [r3, #0]
 8004c34:	605a      	str	r2, [r3, #4]
 8004c36:	609a      	str	r2, [r3, #8]
 8004c38:	60da      	str	r2, [r3, #12]
 8004c3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004c3c:	f107 0320 	add.w	r3, r7, #32
 8004c40:	2284      	movs	r2, #132	@ 0x84
 8004c42:	2100      	movs	r1, #0
 8004c44:	4618      	mov	r0, r3
 8004c46:	f012 fdaf 	bl	80177a8 <memset>
  if(huart->Instance==USART1)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a53      	ldr	r2, [pc, #332]	@ (8004d9c <HAL_UART_MspInit+0x178>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d15d      	bne.n	8004d10 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004c54:	2340      	movs	r3, #64	@ 0x40
 8004c56:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004c5c:	f107 0320 	add.w	r3, r7, #32
 8004c60:	4618      	mov	r0, r3
 8004c62:	f006 fa31 	bl	800b0c8 <HAL_RCCEx_PeriphCLKConfig>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d001      	beq.n	8004c70 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004c6c:	f7ff f898 	bl	8003da0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004c70:	4b4b      	ldr	r3, [pc, #300]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c74:	4a4a      	ldr	r2, [pc, #296]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004c76:	f043 0310 	orr.w	r3, r3, #16
 8004c7a:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c7c:	4b48      	ldr	r3, [pc, #288]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004c7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c80:	f003 0310 	and.w	r3, r3, #16
 8004c84:	61fb      	str	r3, [r7, #28]
 8004c86:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c88:	4b45      	ldr	r3, [pc, #276]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c8c:	4a44      	ldr	r2, [pc, #272]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004c8e:	f043 0302 	orr.w	r3, r3, #2
 8004c92:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c94:	4b42      	ldr	r3, [pc, #264]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c98:	f003 0302 	and.w	r3, r3, #2
 8004c9c:	61bb      	str	r3, [r7, #24]
 8004c9e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ca0:	4b3f      	ldr	r3, [pc, #252]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca4:	4a3e      	ldr	r2, [pc, #248]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004ca6:	f043 0301 	orr.w	r3, r3, #1
 8004caa:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cac:	4b3c      	ldr	r3, [pc, #240]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb0:	f003 0301 	and.w	r3, r3, #1
 8004cb4:	617b      	str	r3, [r7, #20]
 8004cb6:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8004cb8:	2380      	movs	r3, #128	@ 0x80
 8004cba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cbe:	2302      	movs	r3, #2
 8004cc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004cd0:	2307      	movs	r3, #7
 8004cd2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8004cd6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004cda:	4619      	mov	r1, r3
 8004cdc:	4831      	ldr	r0, [pc, #196]	@ (8004da4 <HAL_UART_MspInit+0x180>)
 8004cde:	f003 f84b 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004ce2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ce6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cea:	2302      	movs	r3, #2
 8004cec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004cfc:	2307      	movs	r3, #7
 8004cfe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8004d02:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004d06:	4619      	mov	r1, r3
 8004d08:	4827      	ldr	r0, [pc, #156]	@ (8004da8 <HAL_UART_MspInit+0x184>)
 8004d0a:	f003 f835 	bl	8007d78 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8004d0e:	e040      	b.n	8004d92 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a25      	ldr	r2, [pc, #148]	@ (8004dac <HAL_UART_MspInit+0x188>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d13b      	bne.n	8004d92 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8004d1a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004d1e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8004d20:	2300      	movs	r3, #0
 8004d22:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004d24:	f107 0320 	add.w	r3, r7, #32
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f006 f9cd 	bl	800b0c8 <HAL_RCCEx_PeriphCLKConfig>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8004d34:	f7ff f834 	bl	8003da0 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004d38:	4b19      	ldr	r3, [pc, #100]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004d3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d3c:	4a18      	ldr	r2, [pc, #96]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004d3e:	f043 0320 	orr.w	r3, r3, #32
 8004d42:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d44:	4b16      	ldr	r3, [pc, #88]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d48:	f003 0320 	and.w	r3, r3, #32
 8004d4c:	613b      	str	r3, [r7, #16]
 8004d4e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d50:	4b13      	ldr	r3, [pc, #76]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d54:	4a12      	ldr	r2, [pc, #72]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004d56:	f043 0304 	orr.w	r3, r3, #4
 8004d5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d5c:	4b10      	ldr	r3, [pc, #64]	@ (8004da0 <HAL_UART_MspInit+0x17c>)
 8004d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d60:	f003 0304 	and.w	r3, r3, #4
 8004d64:	60fb      	str	r3, [r7, #12]
 8004d66:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8004d68:	23c0      	movs	r3, #192	@ 0xc0
 8004d6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d6e:	2302      	movs	r3, #2
 8004d70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d74:	2300      	movs	r3, #0
 8004d76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004d80:	2308      	movs	r3, #8
 8004d82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d86:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	4808      	ldr	r0, [pc, #32]	@ (8004db0 <HAL_UART_MspInit+0x18c>)
 8004d8e:	f002 fff3 	bl	8007d78 <HAL_GPIO_Init>
}
 8004d92:	bf00      	nop
 8004d94:	37b8      	adds	r7, #184	@ 0xb8
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	40011000 	.word	0x40011000
 8004da0:	40023800 	.word	0x40023800
 8004da4:	40020400 	.word	0x40020400
 8004da8:	40020000 	.word	0x40020000
 8004dac:	40011400 	.word	0x40011400
 8004db0:	40020800 	.word	0x40020800

08004db4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b086      	sub	sp, #24
 8004db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8004dba:	1d3b      	adds	r3, r7, #4
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	601a      	str	r2, [r3, #0]
 8004dc0:	605a      	str	r2, [r3, #4]
 8004dc2:	609a      	str	r2, [r3, #8]
 8004dc4:	60da      	str	r2, [r3, #12]
 8004dc6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8004dc8:	4b3a      	ldr	r3, [pc, #232]	@ (8004eb4 <HAL_FMC_MspInit+0x100>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d16d      	bne.n	8004eac <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8004dd0:	4b38      	ldr	r3, [pc, #224]	@ (8004eb4 <HAL_FMC_MspInit+0x100>)
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8004dd6:	4b38      	ldr	r3, [pc, #224]	@ (8004eb8 <HAL_FMC_MspInit+0x104>)
 8004dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dda:	4a37      	ldr	r2, [pc, #220]	@ (8004eb8 <HAL_FMC_MspInit+0x104>)
 8004ddc:	f043 0301 	orr.w	r3, r3, #1
 8004de0:	6393      	str	r3, [r2, #56]	@ 0x38
 8004de2:	4b35      	ldr	r3, [pc, #212]	@ (8004eb8 <HAL_FMC_MspInit+0x104>)
 8004de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de6:	f003 0301 	and.w	r3, r3, #1
 8004dea:	603b      	str	r3, [r7, #0]
 8004dec:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8004dee:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8004df2:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004df4:	2302      	movs	r3, #2
 8004df6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004e00:	230c      	movs	r3, #12
 8004e02:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004e04:	1d3b      	adds	r3, r7, #4
 8004e06:	4619      	mov	r1, r3
 8004e08:	482c      	ldr	r0, [pc, #176]	@ (8004ebc <HAL_FMC_MspInit+0x108>)
 8004e0a:	f002 ffb5 	bl	8007d78 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8004e0e:	f248 1333 	movw	r3, #33075	@ 0x8133
 8004e12:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e14:	2302      	movs	r3, #2
 8004e16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004e20:	230c      	movs	r3, #12
 8004e22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004e24:	1d3b      	adds	r3, r7, #4
 8004e26:	4619      	mov	r1, r3
 8004e28:	4825      	ldr	r0, [pc, #148]	@ (8004ec0 <HAL_FMC_MspInit+0x10c>)
 8004e2a:	f002 ffa5 	bl	8007d78 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8004e2e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8004e32:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e34:	2302      	movs	r3, #2
 8004e36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004e40:	230c      	movs	r3, #12
 8004e42:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e44:	1d3b      	adds	r3, r7, #4
 8004e46:	4619      	mov	r1, r3
 8004e48:	481e      	ldr	r0, [pc, #120]	@ (8004ec4 <HAL_FMC_MspInit+0x110>)
 8004e4a:	f002 ff95 	bl	8007d78 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8004e4e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8004e52:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e54:	2302      	movs	r3, #2
 8004e56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004e60:	230c      	movs	r3, #12
 8004e62:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004e64:	1d3b      	adds	r3, r7, #4
 8004e66:	4619      	mov	r1, r3
 8004e68:	4817      	ldr	r0, [pc, #92]	@ (8004ec8 <HAL_FMC_MspInit+0x114>)
 8004e6a:	f002 ff85 	bl	8007d78 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8004e6e:	2328      	movs	r3, #40	@ 0x28
 8004e70:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e72:	2302      	movs	r3, #2
 8004e74:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e76:	2300      	movs	r3, #0
 8004e78:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004e7e:	230c      	movs	r3, #12
 8004e80:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004e82:	1d3b      	adds	r3, r7, #4
 8004e84:	4619      	mov	r1, r3
 8004e86:	4811      	ldr	r0, [pc, #68]	@ (8004ecc <HAL_FMC_MspInit+0x118>)
 8004e88:	f002 ff76 	bl	8007d78 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8004e8c:	2308      	movs	r3, #8
 8004e8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e90:	2302      	movs	r3, #2
 8004e92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e94:	2300      	movs	r3, #0
 8004e96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e98:	2303      	movs	r3, #3
 8004e9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004e9c:	230c      	movs	r3, #12
 8004e9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8004ea0:	1d3b      	adds	r3, r7, #4
 8004ea2:	4619      	mov	r1, r3
 8004ea4:	480a      	ldr	r0, [pc, #40]	@ (8004ed0 <HAL_FMC_MspInit+0x11c>)
 8004ea6:	f002 ff67 	bl	8007d78 <HAL_GPIO_Init>
 8004eaa:	e000      	b.n	8004eae <HAL_FMC_MspInit+0xfa>
    return;
 8004eac:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8004eae:	3718      	adds	r7, #24
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	20002420 	.word	0x20002420
 8004eb8:	40023800 	.word	0x40023800
 8004ebc:	40021000 	.word	0x40021000
 8004ec0:	40021800 	.word	0x40021800
 8004ec4:	40020c00 	.word	0x40020c00
 8004ec8:	40021400 	.word	0x40021400
 8004ecc:	40021c00 	.word	0x40021c00
 8004ed0:	40020800 	.word	0x40020800

08004ed4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b082      	sub	sp, #8
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8004edc:	f7ff ff6a 	bl	8004db4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8004ee0:	bf00      	nop
 8004ee2:	3708      	adds	r7, #8
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <HAL_SAI_MspInit>:
}

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b08a      	sub	sp, #40	@ 0x28
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a2b      	ldr	r2, [pc, #172]	@ (8004fa4 <HAL_SAI_MspInit+0xbc>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d124      	bne.n	8004f44 <HAL_SAI_MspInit+0x5c>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8004efa:	4b2b      	ldr	r3, [pc, #172]	@ (8004fa8 <HAL_SAI_MspInit+0xc0>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10b      	bne.n	8004f1a <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8004f02:	4b2a      	ldr	r3, [pc, #168]	@ (8004fac <HAL_SAI_MspInit+0xc4>)
 8004f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f06:	4a29      	ldr	r2, [pc, #164]	@ (8004fac <HAL_SAI_MspInit+0xc4>)
 8004f08:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f0e:	4b27      	ldr	r3, [pc, #156]	@ (8004fac <HAL_SAI_MspInit+0xc4>)
 8004f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f16:	613b      	str	r3, [r7, #16]
 8004f18:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8004f1a:	4b23      	ldr	r3, [pc, #140]	@ (8004fa8 <HAL_SAI_MspInit+0xc0>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	3301      	adds	r3, #1
 8004f20:	4a21      	ldr	r2, [pc, #132]	@ (8004fa8 <HAL_SAI_MspInit+0xc0>)
 8004f22:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8004f24:	23f0      	movs	r3, #240	@ 0xf0
 8004f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f28:	2302      	movs	r3, #2
 8004f2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f30:	2300      	movs	r3, #0
 8004f32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8004f34:	230a      	movs	r3, #10
 8004f36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004f38:	f107 0314 	add.w	r3, r7, #20
 8004f3c:	4619      	mov	r1, r3
 8004f3e:	481c      	ldr	r0, [pc, #112]	@ (8004fb0 <HAL_SAI_MspInit+0xc8>)
 8004f40:	f002 ff1a 	bl	8007d78 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI2_Block_B)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a1a      	ldr	r2, [pc, #104]	@ (8004fb4 <HAL_SAI_MspInit+0xcc>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d125      	bne.n	8004f9a <HAL_SAI_MspInit+0xb2>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8004f4e:	4b16      	ldr	r3, [pc, #88]	@ (8004fa8 <HAL_SAI_MspInit+0xc0>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10b      	bne.n	8004f6e <HAL_SAI_MspInit+0x86>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8004f56:	4b15      	ldr	r3, [pc, #84]	@ (8004fac <HAL_SAI_MspInit+0xc4>)
 8004f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f5a:	4a14      	ldr	r2, [pc, #80]	@ (8004fac <HAL_SAI_MspInit+0xc4>)
 8004f5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f60:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f62:	4b12      	ldr	r3, [pc, #72]	@ (8004fac <HAL_SAI_MspInit+0xc4>)
 8004f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f6a:	60fb      	str	r3, [r7, #12]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8004f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8004fa8 <HAL_SAI_MspInit+0xc0>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	3301      	adds	r3, #1
 8004f74:	4a0c      	ldr	r2, [pc, #48]	@ (8004fa8 <HAL_SAI_MspInit+0xc0>)
 8004f76:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8004f78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f7e:	2302      	movs	r3, #2
 8004f80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f82:	2300      	movs	r3, #0
 8004f84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f86:	2300      	movs	r3, #0
 8004f88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8004f8a:	230a      	movs	r3, #10
 8004f8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8004f8e:	f107 0314 	add.w	r3, r7, #20
 8004f92:	4619      	mov	r1, r3
 8004f94:	4808      	ldr	r0, [pc, #32]	@ (8004fb8 <HAL_SAI_MspInit+0xd0>)
 8004f96:	f002 feef 	bl	8007d78 <HAL_GPIO_Init>

    }
}
 8004f9a:	bf00      	nop
 8004f9c:	3728      	adds	r7, #40	@ 0x28
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	40015c04 	.word	0x40015c04
 8004fa8:	20002424 	.word	0x20002424
 8004fac:	40023800 	.word	0x40023800
 8004fb0:	40022000 	.word	0x40022000
 8004fb4:	40015c24 	.word	0x40015c24
 8004fb8:	40021800 	.word	0x40021800

08004fbc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b08e      	sub	sp, #56	@ 0x38
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004fcc:	4b33      	ldr	r3, [pc, #204]	@ (800509c <HAL_InitTick+0xe0>)
 8004fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd0:	4a32      	ldr	r2, [pc, #200]	@ (800509c <HAL_InitTick+0xe0>)
 8004fd2:	f043 0310 	orr.w	r3, r3, #16
 8004fd6:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fd8:	4b30      	ldr	r3, [pc, #192]	@ (800509c <HAL_InitTick+0xe0>)
 8004fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fdc:	f003 0310 	and.w	r3, r3, #16
 8004fe0:	60fb      	str	r3, [r7, #12]
 8004fe2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004fe4:	f107 0210 	add.w	r2, r7, #16
 8004fe8:	f107 0314 	add.w	r3, r7, #20
 8004fec:	4611      	mov	r1, r2
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f006 f838 	bl	800b064 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004ff4:	6a3b      	ldr	r3, [r7, #32]
 8004ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d103      	bne.n	8005006 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004ffe:	f006 f809 	bl	800b014 <HAL_RCC_GetPCLK1Freq>
 8005002:	6378      	str	r0, [r7, #52]	@ 0x34
 8005004:	e004      	b.n	8005010 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8005006:	f006 f805 	bl	800b014 <HAL_RCC_GetPCLK1Freq>
 800500a:	4603      	mov	r3, r0
 800500c:	005b      	lsls	r3, r3, #1
 800500e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005012:	4a23      	ldr	r2, [pc, #140]	@ (80050a0 <HAL_InitTick+0xe4>)
 8005014:	fba2 2303 	umull	r2, r3, r2, r3
 8005018:	0c9b      	lsrs	r3, r3, #18
 800501a:	3b01      	subs	r3, #1
 800501c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800501e:	4b21      	ldr	r3, [pc, #132]	@ (80050a4 <HAL_InitTick+0xe8>)
 8005020:	4a21      	ldr	r2, [pc, #132]	@ (80050a8 <HAL_InitTick+0xec>)
 8005022:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8005024:	4b1f      	ldr	r3, [pc, #124]	@ (80050a4 <HAL_InitTick+0xe8>)
 8005026:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800502a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800502c:	4a1d      	ldr	r2, [pc, #116]	@ (80050a4 <HAL_InitTick+0xe8>)
 800502e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005030:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8005032:	4b1c      	ldr	r3, [pc, #112]	@ (80050a4 <HAL_InitTick+0xe8>)
 8005034:	2200      	movs	r2, #0
 8005036:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005038:	4b1a      	ldr	r3, [pc, #104]	@ (80050a4 <HAL_InitTick+0xe8>)
 800503a:	2200      	movs	r2, #0
 800503c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800503e:	4b19      	ldr	r3, [pc, #100]	@ (80050a4 <HAL_InitTick+0xe8>)
 8005040:	2200      	movs	r2, #0
 8005042:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8005044:	4817      	ldr	r0, [pc, #92]	@ (80050a4 <HAL_InitTick+0xe8>)
 8005046:	f008 fdbe 	bl	800dbc6 <HAL_TIM_Base_Init>
 800504a:	4603      	mov	r3, r0
 800504c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8005050:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005054:	2b00      	cmp	r3, #0
 8005056:	d11b      	bne.n	8005090 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8005058:	4812      	ldr	r0, [pc, #72]	@ (80050a4 <HAL_InitTick+0xe8>)
 800505a:	f008 fe0b 	bl	800dc74 <HAL_TIM_Base_Start_IT>
 800505e:	4603      	mov	r3, r0
 8005060:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8005064:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005068:	2b00      	cmp	r3, #0
 800506a:	d111      	bne.n	8005090 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800506c:	2036      	movs	r0, #54	@ 0x36
 800506e:	f001 fb5b 	bl	8006728 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2b0f      	cmp	r3, #15
 8005076:	d808      	bhi.n	800508a <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8005078:	2200      	movs	r2, #0
 800507a:	6879      	ldr	r1, [r7, #4]
 800507c:	2036      	movs	r0, #54	@ 0x36
 800507e:	f001 fb37 	bl	80066f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005082:	4a0a      	ldr	r2, [pc, #40]	@ (80050ac <HAL_InitTick+0xf0>)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6013      	str	r3, [r2, #0]
 8005088:	e002      	b.n	8005090 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8005090:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8005094:	4618      	mov	r0, r3
 8005096:	3738      	adds	r7, #56	@ 0x38
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}
 800509c:	40023800 	.word	0x40023800
 80050a0:	431bde83 	.word	0x431bde83
 80050a4:	20002428 	.word	0x20002428
 80050a8:	40001000 	.word	0x40001000
 80050ac:	2000006c 	.word	0x2000006c

080050b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80050b0:	b480      	push	{r7}
 80050b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80050b4:	bf00      	nop
 80050b6:	e7fd      	b.n	80050b4 <NMI_Handler+0x4>

080050b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80050b8:	b480      	push	{r7}
 80050ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80050bc:	bf00      	nop
 80050be:	e7fd      	b.n	80050bc <HardFault_Handler+0x4>

080050c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80050c0:	b480      	push	{r7}
 80050c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80050c4:	bf00      	nop
 80050c6:	e7fd      	b.n	80050c4 <MemManage_Handler+0x4>

080050c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80050c8:	b480      	push	{r7}
 80050ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80050cc:	bf00      	nop
 80050ce:	e7fd      	b.n	80050cc <BusFault_Handler+0x4>

080050d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80050d0:	b480      	push	{r7}
 80050d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80050d4:	bf00      	nop
 80050d6:	e7fd      	b.n	80050d4 <UsageFault_Handler+0x4>

080050d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80050d8:	b480      	push	{r7}
 80050da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80050dc:	bf00      	nop
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr
	...

080050e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80050ec:	4802      	ldr	r0, [pc, #8]	@ (80050f8 <TIM6_DAC_IRQHandler+0x10>)
 80050ee:	f008 fe90 	bl	800de12 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80050f2:	bf00      	nop
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	20002428 	.word	0x20002428

080050fc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8005100:	4802      	ldr	r0, [pc, #8]	@ (800510c <OTG_FS_IRQHandler+0x10>)
 8005102:	f003 f816 	bl	8008132 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005106:	bf00      	nop
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	20012c44 	.word	0x20012c44

08005110 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8005114:	4802      	ldr	r0, [pc, #8]	@ (8005120 <LTDC_IRQHandler+0x10>)
 8005116:	f004 ff83 	bl	800a020 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800511a:	bf00      	nop
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	20001b34 	.word	0x20001b34

08005124 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8005128:	4802      	ldr	r0, [pc, #8]	@ (8005134 <DMA2D_IRQHandler+0x10>)
 800512a:	f002 f935 	bl	8007398 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800512e:	bf00      	nop
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	2000199c 	.word	0x2000199c

08005138 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt (USART6_RX).
  */
void DMA2_Stream1_IRQHandler(void)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800513c:	4802      	ldr	r0, [pc, #8]	@ (8005148 <DMA2_Stream1_IRQHandler+0x10>)
 800513e:	f001 fe6b 	bl	8006e18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8005142:	bf00      	nop
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	200023ac 	.word	0x200023ac

0800514c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
  
  // IDLE Ïù∏ÌÑ∞ÎüΩÌä∏ Ï≤¥ÌÅ¨ (Î©îÏãúÏßÄ ÎÅù Í∞êÏßÄ)
  if (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE)) {
 8005150:	4b09      	ldr	r3, [pc, #36]	@ (8005178 <USART6_IRQHandler+0x2c>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	f003 0310 	and.w	r3, r3, #16
 800515a:	2b10      	cmp	r3, #16
 800515c:	d106      	bne.n	800516c <USART6_IRQHandler+0x20>
    __HAL_UART_CLEAR_IDLEFLAG(&huart6);  // IDLE ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
 800515e:	4b06      	ldr	r3, [pc, #24]	@ (8005178 <USART6_IRQHandler+0x2c>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2210      	movs	r2, #16
 8005164:	621a      	str	r2, [r3, #32]
    
    // Ïô∏Î∂Ä Ìï®Ïàò Ìò∏Ï∂ú
    extern void USER_UART_IDLECallback(UART_HandleTypeDef *huart);
    USER_UART_IDLECallback(&huart6);
 8005166:	4804      	ldr	r0, [pc, #16]	@ (8005178 <USART6_IRQHandler+0x2c>)
 8005168:	f000 fe64 	bl	8005e34 <USER_UART_IDLECallback>
  }

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800516c:	4802      	ldr	r0, [pc, #8]	@ (8005178 <USART6_IRQHandler+0x2c>)
 800516e:	f00a f89b 	bl	800f2a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8005172:	bf00      	nop
 8005174:	bd80      	pop	{r7, pc}
 8005176:	bf00      	nop
 8005178:	200020d4 	.word	0x200020d4

0800517c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b086      	sub	sp, #24
 8005180:	af00      	add	r7, sp, #0
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	60b9      	str	r1, [r7, #8]
 8005186:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005188:	2300      	movs	r3, #0
 800518a:	617b      	str	r3, [r7, #20]
 800518c:	e00a      	b.n	80051a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800518e:	f3af 8000 	nop.w
 8005192:	4601      	mov	r1, r0
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	1c5a      	adds	r2, r3, #1
 8005198:	60ba      	str	r2, [r7, #8]
 800519a:	b2ca      	uxtb	r2, r1
 800519c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	3301      	adds	r3, #1
 80051a2:	617b      	str	r3, [r7, #20]
 80051a4:	697a      	ldr	r2, [r7, #20]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	dbf0      	blt.n	800518e <_read+0x12>
  }

  return len;
 80051ac:	687b      	ldr	r3, [r7, #4]
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3718      	adds	r7, #24
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}

080051b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80051b6:	b580      	push	{r7, lr}
 80051b8:	b086      	sub	sp, #24
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	60f8      	str	r0, [r7, #12]
 80051be:	60b9      	str	r1, [r7, #8]
 80051c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80051c2:	2300      	movs	r3, #0
 80051c4:	617b      	str	r3, [r7, #20]
 80051c6:	e009      	b.n	80051dc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	1c5a      	adds	r2, r3, #1
 80051cc:	60ba      	str	r2, [r7, #8]
 80051ce:	781b      	ldrb	r3, [r3, #0]
 80051d0:	4618      	mov	r0, r3
 80051d2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	3301      	adds	r3, #1
 80051da:	617b      	str	r3, [r7, #20]
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	dbf1      	blt.n	80051c8 <_write+0x12>
  }
  return len;
 80051e4:	687b      	ldr	r3, [r7, #4]
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3718      	adds	r7, #24
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <_close>:

int _close(int file)
{
 80051ee:	b480      	push	{r7}
 80051f0:	b083      	sub	sp, #12
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80051f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	370c      	adds	r7, #12
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr

08005206 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005206:	b480      	push	{r7}
 8005208:	b083      	sub	sp, #12
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
 800520e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005216:	605a      	str	r2, [r3, #4]
  return 0;
 8005218:	2300      	movs	r3, #0
}
 800521a:	4618      	mov	r0, r3
 800521c:	370c      	adds	r7, #12
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr

08005226 <_isatty>:

int _isatty(int file)
{
 8005226:	b480      	push	{r7}
 8005228:	b083      	sub	sp, #12
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800522e:	2301      	movs	r3, #1
}
 8005230:	4618      	mov	r0, r3
 8005232:	370c      	adds	r7, #12
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr

0800523c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800523c:	b480      	push	{r7}
 800523e:	b085      	sub	sp, #20
 8005240:	af00      	add	r7, sp, #0
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	60b9      	str	r1, [r7, #8]
 8005246:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3714      	adds	r7, #20
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
	...

08005258 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b086      	sub	sp, #24
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005260:	4a14      	ldr	r2, [pc, #80]	@ (80052b4 <_sbrk+0x5c>)
 8005262:	4b15      	ldr	r3, [pc, #84]	@ (80052b8 <_sbrk+0x60>)
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800526c:	4b13      	ldr	r3, [pc, #76]	@ (80052bc <_sbrk+0x64>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d102      	bne.n	800527a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005274:	4b11      	ldr	r3, [pc, #68]	@ (80052bc <_sbrk+0x64>)
 8005276:	4a12      	ldr	r2, [pc, #72]	@ (80052c0 <_sbrk+0x68>)
 8005278:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800527a:	4b10      	ldr	r3, [pc, #64]	@ (80052bc <_sbrk+0x64>)
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4413      	add	r3, r2
 8005282:	693a      	ldr	r2, [r7, #16]
 8005284:	429a      	cmp	r2, r3
 8005286:	d207      	bcs.n	8005298 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005288:	f012 fb16 	bl	80178b8 <__errno>
 800528c:	4603      	mov	r3, r0
 800528e:	220c      	movs	r2, #12
 8005290:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005292:	f04f 33ff 	mov.w	r3, #4294967295
 8005296:	e009      	b.n	80052ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005298:	4b08      	ldr	r3, [pc, #32]	@ (80052bc <_sbrk+0x64>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800529e:	4b07      	ldr	r3, [pc, #28]	@ (80052bc <_sbrk+0x64>)
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4413      	add	r3, r2
 80052a6:	4a05      	ldr	r2, [pc, #20]	@ (80052bc <_sbrk+0x64>)
 80052a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80052aa:	68fb      	ldr	r3, [r7, #12]
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3718      	adds	r7, #24
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	20050000 	.word	0x20050000
 80052b8:	00000400 	.word	0x00000400
 80052bc:	20002474 	.word	0x20002474
 80052c0:	20013170 	.word	0x20013170

080052c4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80052c4:	b480      	push	{r7}
 80052c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80052c8:	4b06      	ldr	r3, [pc, #24]	@ (80052e4 <SystemInit+0x20>)
 80052ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ce:	4a05      	ldr	r2, [pc, #20]	@ (80052e4 <SystemInit+0x20>)
 80052d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80052d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80052d8:	bf00      	nop
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
 80052e4:	e000ed00 	.word	0xe000ed00

080052e8 <TIME_GetCurrentMs>:
// ============================================================================
// Í∏∞Î≥∏ ÏãúÍ∞Ñ Ìï®Ïàò
// ============================================================================

uint32_t TIME_GetCurrentMs(void)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	af00      	add	r7, sp, #0
    return TIME_Platform_GetCurrentMs();
 80052ec:	f000 f803 	bl	80052f6 <TIME_Platform_GetCurrentMs>
 80052f0:	4603      	mov	r3, r0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	bd80      	pop	{r7, pc}

080052f6 <TIME_Platform_GetCurrentMs>:
#include "time.h"
#include "stm32f7xx_hal.h"

// STM32Ïö© ÌîåÎû´Ìèº Ìï®ÏàòÎì§
uint32_t TIME_Platform_GetCurrentMs(void)
{
 80052f6:	b580      	push	{r7, lr}
 80052f8:	af00      	add	r7, sp, #0
    return HAL_GetTick();  // HAL_GetTick()ÏùÄ 1ms Îã®ÏúÑÎ°ú ÏãúÍ∞ÑÏùÑ Î∞òÌôò
 80052fa:	f000 fe79 	bl	8005ff0 <HAL_GetTick>
 80052fe:	4603      	mov	r3, r0
}
 8005300:	4618      	mov	r0, r3
 8005302:	bd80      	pop	{r7, pc}

08005304 <LOGGER_Connect>:
    .enable_network = true,
    .server_ip = "",
    .server_port = 0
};

LoggerStatus LOGGER_Connect(const char* server_ip, int port) {
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	6039      	str	r1, [r7, #0]
    if (server_ip == NULL) return LOGGER_STATUS_ERROR;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d102      	bne.n	800531a <LOGGER_Connect+0x16>
 8005314:	f04f 33ff 	mov.w	r3, #4294967295
 8005318:	e016      	b.n	8005348 <LOGGER_Connect+0x44>
    strncpy(current_config.server_ip, server_ip, sizeof(current_config.server_ip) - 1);
 800531a:	223f      	movs	r2, #63	@ 0x3f
 800531c:	6879      	ldr	r1, [r7, #4]
 800531e:	480c      	ldr	r0, [pc, #48]	@ (8005350 <LOGGER_Connect+0x4c>)
 8005320:	f012 fa4a 	bl	80177b8 <strncpy>
    current_config.server_port = port;
 8005324:	4a0b      	ldr	r2, [pc, #44]	@ (8005354 <LOGGER_Connect+0x50>)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	6453      	str	r3, [r2, #68]	@ 0x44
    LoggerStatus status = LOGGER_Platform_Connect(server_ip, port);
 800532a:	6839      	ldr	r1, [r7, #0]
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f000 f93b 	bl	80055a8 <LOGGER_Platform_Connect>
 8005332:	4603      	mov	r3, r0
 8005334:	73fb      	strb	r3, [r7, #15]
    if (status == LOGGER_STATUS_OK) {
 8005336:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d102      	bne.n	8005344 <LOGGER_Connect+0x40>
        logger_connected = true;
 800533e:	4b06      	ldr	r3, [pc, #24]	@ (8005358 <LOGGER_Connect+0x54>)
 8005340:	2201      	movs	r2, #1
 8005342:	701a      	strb	r2, [r3, #0]
    }
    return status;
 8005344:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005348:	4618      	mov	r0, r3
 800534a:	3710      	adds	r7, #16
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}
 8005350:	20000027 	.word	0x20000027
 8005354:	20000024 	.word	0x20000024
 8005358:	20002478 	.word	0x20002478

0800535c <LOGGER_SetFilterLevel>:
bool LOGGER_IsConnected(void) {
    return logger_connected;
}

// Logger Ï†úÏñ¥ Ìï®ÏàòÎì§
void LOGGER_SetFilterLevel(LogLevel min_level) {
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	4603      	mov	r3, r0
 8005364:	71fb      	strb	r3, [r7, #7]
    filter_level = min_level;
 8005366:	4a04      	ldr	r2, [pc, #16]	@ (8005378 <LOGGER_SetFilterLevel+0x1c>)
 8005368:	79fb      	ldrb	r3, [r7, #7]
 800536a:	7013      	strb	r3, [r2, #0]
}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr
 8005378:	2000247a 	.word	0x2000247a

0800537c <LOGGER_SetSDFilterLevel>:

void LOGGER_SetSDFilterLevel(LogLevel min_level) {
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
 8005382:	4603      	mov	r3, r0
 8005384:	71fb      	strb	r3, [r7, #7]
    sd_filter_level = min_level;
 8005386:	4a04      	ldr	r2, [pc, #16]	@ (8005398 <LOGGER_SetSDFilterLevel+0x1c>)
 8005388:	79fb      	ldrb	r3, [r7, #7]
 800538a:	7013      	strb	r3, [r2, #0]
}
 800538c:	bf00      	nop
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr
 8005398:	20000020 	.word	0x20000020

0800539c <LOGGER_EnableSDLogging>:

void LOGGER_EnableSDLogging(bool enable) {
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	4603      	mov	r3, r0
 80053a4:	71fb      	strb	r3, [r7, #7]
    sd_logging_enabled = enable;
 80053a6:	4a04      	ldr	r2, [pc, #16]	@ (80053b8 <LOGGER_EnableSDLogging+0x1c>)
 80053a8:	79fb      	ldrb	r3, [r7, #7]
 80053aa:	7013      	strb	r3, [r2, #0]
}
 80053ac:	bf00      	nop
 80053ae:	370c      	adds	r7, #12
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr
 80053b8:	2000247b 	.word	0x2000247b

080053bc <LOGGER_IsSDLoggingEnabled>:

bool LOGGER_IsSDLoggingEnabled(void) {
 80053bc:	b480      	push	{r7}
 80053be:	af00      	add	r7, sp, #0
    return sd_logging_enabled;
 80053c0:	4b03      	ldr	r3, [pc, #12]	@ (80053d0 <LOGGER_IsSDLoggingEnabled+0x14>)
 80053c2:	781b      	ldrb	r3, [r3, #0]
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop
 80053d0:	2000247b 	.word	0x2000247b

080053d4 <LOGGER_SetMode>:

void LOGGER_SetMode(LoggerMode_t mode) {
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b082      	sub	sp, #8
 80053d8:	af00      	add	r7, sp, #0
 80053da:	4603      	mov	r3, r0
 80053dc:	71fb      	strb	r3, [r7, #7]
    current_mode = mode;
 80053de:	4a0d      	ldr	r2, [pc, #52]	@ (8005414 <LOGGER_SetMode+0x40>)
 80053e0:	79fb      	ldrb	r3, [r7, #7]
 80053e2:	7013      	strb	r3, [r2, #0]
    
    // Î™®ÎìúÏóê Îî∞Î•∏ Ïó∞Í≤∞ ÏÉÅÌÉú ÏÑ§Ï†ï
    if (mode == LOGGER_MODE_TERMINAL_ONLY) {
 80053e4:	79fb      	ldrb	r3, [r7, #7]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d103      	bne.n	80053f2 <LOGGER_SetMode+0x1e>
        logger_connected = true;  // ÌÑ∞ÎØ∏ÎÑêÏùÄ Ìï≠ÏÉÅ Ïó∞Í≤∞Îê®
 80053ea:	4b0b      	ldr	r3, [pc, #44]	@ (8005418 <LOGGER_SetMode+0x44>)
 80053ec:	2201      	movs	r2, #1
 80053ee:	701a      	strb	r2, [r3, #0]
    } else if (mode == LOGGER_MODE_SD_ONLY || mode == LOGGER_MODE_DUAL) {
        // SD Î∞±ÏóîÎìú ÏÇ¨Ïö© Ïãú SDStorage Ïó∞Í≤∞ ÏÉÅÌÉúÏóê Îî∞Îùº Í≤∞Ï†ï
        logger_connected = SDStorage_IsReady();
    }
}
 80053f0:	e00b      	b.n	800540a <LOGGER_SetMode+0x36>
    } else if (mode == LOGGER_MODE_SD_ONLY || mode == LOGGER_MODE_DUAL) {
 80053f2:	79fb      	ldrb	r3, [r7, #7]
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d002      	beq.n	80053fe <LOGGER_SetMode+0x2a>
 80053f8:	79fb      	ldrb	r3, [r7, #7]
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d105      	bne.n	800540a <LOGGER_SetMode+0x36>
        logger_connected = SDStorage_IsReady();
 80053fe:	f7fc fb1d 	bl	8001a3c <SDStorage_IsReady>
 8005402:	4603      	mov	r3, r0
 8005404:	461a      	mov	r2, r3
 8005406:	4b04      	ldr	r3, [pc, #16]	@ (8005418 <LOGGER_SetMode+0x44>)
 8005408:	701a      	strb	r2, [r3, #0]
}
 800540a:	bf00      	nop
 800540c:	3708      	adds	r7, #8
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}
 8005412:	bf00      	nop
 8005414:	20002479 	.word	0x20002479
 8005418:	20002478 	.word	0x20002478

0800541c <LOGGER_SendFormatted>:

LoggerMode_t LOGGER_GetMode(void) {
    return current_mode;
}

void LOGGER_SendFormatted(LogLevel level, const char* format, ...) {
 800541c:	b40e      	push	{r1, r2, r3}
 800541e:	b590      	push	{r4, r7, lr}
 8005420:	f5ad 7d08 	sub.w	sp, sp, #544	@ 0x220
 8005424:	af00      	add	r7, sp, #0
 8005426:	4602      	mov	r2, r0
 8005428:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800542c:	f2a3 2319 	subw	r3, r3, #537	@ 0x219
 8005430:	701a      	strb	r2, [r3, #0]
    // ÌïÑÌÑ∞ Î†àÎ≤® Ï≤¥ÌÅ¨
    if (level < filter_level) return;
 8005432:	4b56      	ldr	r3, [pc, #344]	@ (800558c <LOGGER_SendFormatted+0x170>)
 8005434:	781b      	ldrb	r3, [r3, #0]
 8005436:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800543a:	f2a2 2219 	subw	r2, r2, #537	@ 0x219
 800543e:	7812      	ldrb	r2, [r2, #0]
 8005440:	429a      	cmp	r2, r3
 8005442:	f0c0 8095 	bcc.w	8005570 <LOGGER_SendFormatted+0x154>
    if (level < current_config.level) return;
 8005446:	4b52      	ldr	r3, [pc, #328]	@ (8005590 <LOGGER_SendFormatted+0x174>)
 8005448:	781b      	ldrb	r3, [r3, #0]
 800544a:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800544e:	f2a2 2219 	subw	r2, r2, #537	@ 0x219
 8005452:	7812      	ldrb	r2, [r2, #0]
 8005454:	429a      	cmp	r2, r3
 8005456:	f0c0 808d 	bcc.w	8005574 <LOGGER_SendFormatted+0x158>
    
    char buffer[512];
    const char* level_str[] = {"[DEBUG]", "[INFO]", "[WARN]", "[ERROR]"};
 800545a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800545e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8005462:	4a4c      	ldr	r2, [pc, #304]	@ (8005594 <LOGGER_SendFormatted+0x178>)
 8005464:	461c      	mov	r4, r3
 8005466:	4613      	mov	r3, r2
 8005468:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800546a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    
    // Î†àÎ≤® Î¨∏ÏûêÏó¥ Ï∂îÍ∞Ä
    int offset = snprintf(buffer, sizeof(buffer), "%s ", level_str[level]);
 800546e:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8005472:	f2a3 2319 	subw	r3, r3, #537	@ 0x219
 8005476:	781a      	ldrb	r2, [r3, #0]
 8005478:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800547c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8005480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005484:	f107 001c 	add.w	r0, r7, #28
 8005488:	4a43      	ldr	r2, [pc, #268]	@ (8005598 <LOGGER_SendFormatted+0x17c>)
 800548a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800548e:	f012 f8b3 	bl	80175f8 <sniprintf>
 8005492:	f8c7 021c 	str.w	r0, [r7, #540]	@ 0x21c
    
    // Í∞ÄÎ≥Ä Ïù∏Ïàò Ï≤òÎ¶¨
    va_list args;
    va_start(args, format);
 8005496:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 800549a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800549e:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80054a2:	601a      	str	r2, [r3, #0]
    vsnprintf(buffer + offset, sizeof(buffer) - offset, format, args);
 80054a4:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 80054a8:	f107 021c 	add.w	r2, r7, #28
 80054ac:	18d0      	adds	r0, r2, r3
 80054ae:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 80054b2:	f5c3 7100 	rsb	r1, r3, #512	@ 0x200
 80054b6:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80054ba:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 80054c4:	f012 f962 	bl	801778c <vsniprintf>
    va_end(args);
    
    // Î™®ÎìúÏóê Îî∞Î•∏ Ï∂úÎ†• Ï≤òÎ¶¨
    switch (current_mode) {
 80054c8:	4b34      	ldr	r3, [pc, #208]	@ (800559c <LOGGER_SendFormatted+0x180>)
 80054ca:	781b      	ldrb	r3, [r3, #0]
 80054cc:	2b02      	cmp	r3, #2
 80054ce:	d02b      	beq.n	8005528 <LOGGER_SendFormatted+0x10c>
 80054d0:	2b02      	cmp	r3, #2
 80054d2:	dc54      	bgt.n	800557e <LOGGER_SendFormatted+0x162>
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d002      	beq.n	80054de <LOGGER_SendFormatted+0xc2>
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d006      	beq.n	80054ea <LOGGER_SendFormatted+0xce>
 80054dc:	e04f      	b.n	800557e <LOGGER_SendFormatted+0x162>
        case LOGGER_MODE_TERMINAL_ONLY:
            LOGGER_Platform_Send(buffer);
 80054de:	f107 031c 	add.w	r3, r7, #28
 80054e2:	4618      	mov	r0, r3
 80054e4:	f000 f86c 	bl	80055c0 <LOGGER_Platform_Send>
            break;
 80054e8:	e049      	b.n	800557e <LOGGER_SendFormatted+0x162>
            
        case LOGGER_MODE_SD_ONLY:
            // SD Î°úÍπÖ ÌôúÏÑ±Ìôî + SD ÌïÑÌÑ∞ Î†àÎ≤® Ï≤¥ÌÅ¨
            if (sd_logging_enabled && level >= sd_filter_level && SDStorage_IsReady()) {
 80054ea:	4b2d      	ldr	r3, [pc, #180]	@ (80055a0 <LOGGER_SendFormatted+0x184>)
 80054ec:	781b      	ldrb	r3, [r3, #0]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d042      	beq.n	8005578 <LOGGER_SendFormatted+0x15c>
 80054f2:	4b2c      	ldr	r3, [pc, #176]	@ (80055a4 <LOGGER_SendFormatted+0x188>)
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80054fa:	f2a2 2219 	subw	r2, r2, #537	@ 0x219
 80054fe:	7812      	ldrb	r2, [r2, #0]
 8005500:	429a      	cmp	r2, r3
 8005502:	d339      	bcc.n	8005578 <LOGGER_SendFormatted+0x15c>
 8005504:	f7fc fa9a 	bl	8001a3c <SDStorage_IsReady>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d034      	beq.n	8005578 <LOGGER_SendFormatted+0x15c>
                SDStorage_WriteLog(buffer, strlen(buffer));
 800550e:	f107 031c 	add.w	r3, r7, #28
 8005512:	4618      	mov	r0, r3
 8005514:	f7fa fe86 	bl	8000224 <strlen>
 8005518:	4602      	mov	r2, r0
 800551a:	f107 031c 	add.w	r3, r7, #28
 800551e:	4611      	mov	r1, r2
 8005520:	4618      	mov	r0, r3
 8005522:	f7fc f823 	bl	800156c <SDStorage_WriteLog>
            }
            break;
 8005526:	e027      	b.n	8005578 <LOGGER_SendFormatted+0x15c>
            
        case LOGGER_MODE_DUAL:
            // ÌÑ∞ÎØ∏ÎÑê Ï∂úÎ†• (Ïã§ÏãúÍ∞Ñ)
            LOGGER_Platform_Send(buffer);
 8005528:	f107 031c 	add.w	r3, r7, #28
 800552c:	4618      	mov	r0, r3
 800552e:	f000 f847 	bl	80055c0 <LOGGER_Platform_Send>
            // SD Ï∂úÎ†• (SD Î°úÍπÖ ÌôúÏÑ±Ìôî + SD ÌïÑÌÑ∞ Î†àÎ≤® Ï≤¥ÌÅ¨ + ÏóêÎü¨ Î¨¥Ïãú)
            if (sd_logging_enabled && level >= sd_filter_level && SDStorage_IsReady()) {
 8005532:	4b1b      	ldr	r3, [pc, #108]	@ (80055a0 <LOGGER_SendFormatted+0x184>)
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d020      	beq.n	800557c <LOGGER_SendFormatted+0x160>
 800553a:	4b1a      	ldr	r3, [pc, #104]	@ (80055a4 <LOGGER_SendFormatted+0x188>)
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8005542:	f2a2 2219 	subw	r2, r2, #537	@ 0x219
 8005546:	7812      	ldrb	r2, [r2, #0]
 8005548:	429a      	cmp	r2, r3
 800554a:	d317      	bcc.n	800557c <LOGGER_SendFormatted+0x160>
 800554c:	f7fc fa76 	bl	8001a3c <SDStorage_IsReady>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d012      	beq.n	800557c <LOGGER_SendFormatted+0x160>
                SDStorage_WriteLog(buffer, strlen(buffer));
 8005556:	f107 031c 	add.w	r3, r7, #28
 800555a:	4618      	mov	r0, r3
 800555c:	f7fa fe62 	bl	8000224 <strlen>
 8005560:	4602      	mov	r2, r0
 8005562:	f107 031c 	add.w	r3, r7, #28
 8005566:	4611      	mov	r1, r2
 8005568:	4618      	mov	r0, r3
 800556a:	f7fb ffff 	bl	800156c <SDStorage_WriteLog>
            }
            break;
 800556e:	e005      	b.n	800557c <LOGGER_SendFormatted+0x160>
    if (level < filter_level) return;
 8005570:	bf00      	nop
 8005572:	e004      	b.n	800557e <LOGGER_SendFormatted+0x162>
    if (level < current_config.level) return;
 8005574:	bf00      	nop
 8005576:	e002      	b.n	800557e <LOGGER_SendFormatted+0x162>
            break;
 8005578:	bf00      	nop
 800557a:	e000      	b.n	800557e <LOGGER_SendFormatted+0x162>
            break;
 800557c:	bf00      	nop
    }
}
 800557e:	f507 7708 	add.w	r7, r7, #544	@ 0x220
 8005582:	46bd      	mov	sp, r7
 8005584:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005588:	b003      	add	sp, #12
 800558a:	4770      	bx	lr
 800558c:	2000247a 	.word	0x2000247a
 8005590:	20000024 	.word	0x20000024
 8005594:	0801affc 	.word	0x0801affc
 8005598:	0801b00c 	.word	0x0801b00c
 800559c:	20002479 	.word	0x20002479
 80055a0:	2000247b 	.word	0x2000247b
 80055a4:	20000020 	.word	0x20000020

080055a8 <LOGGER_Platform_Connect>:
#include "stm32f7xx_hal.h"
#include <string.h>

extern UART_HandleTypeDef huart1; // CubeMXÍ∞Ä ÏÉùÏÑ±Ìïú UART1 (Virtual COM Port)

LoggerStatus LOGGER_Platform_Connect(const char* server_ip, int port) {
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
    (void)server_ip; (void)port;
    // STM32ÏóêÏÑúÎäî UART1Ïù¥ Ïù¥ÎØ∏ Ï¥àÍ∏∞ÌôîÎêòÏñ¥ ÏûàÏúºÎØÄÎ°ú Ï∂îÍ∞Ä ÏÑ§Ï†ï Î∂àÌïÑÏöî
    return LOGGER_STATUS_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <LOGGER_Platform_Send>:

LoggerStatus LOGGER_Platform_Disconnect(void) {
    return LOGGER_STATUS_OK;
}

LoggerStatus LOGGER_Platform_Send(const char* message) {
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b084      	sub	sp, #16
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
    if (message == NULL) return LOGGER_STATUS_ERROR;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d102      	bne.n	80055d4 <LOGGER_Platform_Send+0x14>
 80055ce:	f04f 33ff 	mov.w	r3, #4294967295
 80055d2:	e01c      	b.n	800560e <LOGGER_Platform_Send+0x4e>
    
    // UART1ÏùÑ ÌÜµÌï¥ Î©îÏãúÏßÄ Ï†ÑÏÜ° (Virtual COM Port)
    int len = strlen(message);
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f7fa fe25 	bl	8000224 <strlen>
 80055da:	4603      	mov	r3, r0
 80055dc:	60fb      	str	r3, [r7, #12]
    if (len > 0) {
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	dd12      	ble.n	800560a <LOGGER_Platform_Send+0x4a>
        if (HAL_UART_Transmit(&huart1, (uint8_t*)message, len, 1000) == HAL_OK) {
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	b29a      	uxth	r2, r3
 80055e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80055ec:	6879      	ldr	r1, [r7, #4]
 80055ee:	480a      	ldr	r0, [pc, #40]	@ (8005618 <LOGGER_Platform_Send+0x58>)
 80055f0:	f009 fc32 	bl	800ee58 <HAL_UART_Transmit>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d107      	bne.n	800560a <LOGGER_Platform_Send+0x4a>
            // Ï§ÑÎ∞îÍøà Ï∂îÍ∞Ä
            HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 2, 100);
 80055fa:	2364      	movs	r3, #100	@ 0x64
 80055fc:	2202      	movs	r2, #2
 80055fe:	4907      	ldr	r1, [pc, #28]	@ (800561c <LOGGER_Platform_Send+0x5c>)
 8005600:	4805      	ldr	r0, [pc, #20]	@ (8005618 <LOGGER_Platform_Send+0x58>)
 8005602:	f009 fc29 	bl	800ee58 <HAL_UART_Transmit>
            return LOGGER_STATUS_OK;
 8005606:	2300      	movs	r3, #0
 8005608:	e001      	b.n	800560e <LOGGER_Platform_Send+0x4e>
        }
    }
    return LOGGER_STATUS_ERROR;
 800560a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800560e:	4618      	mov	r0, r3
 8005610:	3710      	adds	r7, #16
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	2000204c 	.word	0x2000204c
 800561c:	0801b010 	.word	0x0801b010

08005620 <UART_Connect>:
    .timeout_ms = UART_DEFAULT_TIMEOUT_MS
};

// Í≥µÌÜµ Ìï®ÏàòÎì§ (ÌÖåÏä§Ìä∏ÏôÄ Ïã§Ï†ú ÎπåÎìú Î™®ÎëêÏóêÏÑú ÏÇ¨Ïö©)
UartStatus UART_Connect(const char* port)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b084      	sub	sp, #16
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
    if (port == NULL) {
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d105      	bne.n	800563a <UART_Connect+0x1a>
        LOG_ERROR("[UART] Connect failed: NULL port");
 800562e:	4913      	ldr	r1, [pc, #76]	@ (800567c <UART_Connect+0x5c>)
 8005630:	2003      	movs	r0, #3
 8005632:	f7ff fef3 	bl	800541c <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e01c      	b.n	8005674 <UART_Connect+0x54>
    }

    LOG_INFO("[UART] Connecting to %s", port);
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	4910      	ldr	r1, [pc, #64]	@ (8005680 <UART_Connect+0x60>)
 800563e:	2001      	movs	r0, #1
 8005640:	f7ff feec 	bl	800541c <LOGGER_SendFormatted>
    UartStatus status = UART_Platform_Connect(port);
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f000 f8ef 	bl	8005828 <UART_Platform_Connect>
 800564a:	4603      	mov	r3, r0
 800564c:	73fb      	strb	r3, [r7, #15]

    if (status == UART_STATUS_OK) {
 800564e:	7bfb      	ldrb	r3, [r7, #15]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d108      	bne.n	8005666 <UART_Connect+0x46>
        uart_connected = true;
 8005654:	4b0b      	ldr	r3, [pc, #44]	@ (8005684 <UART_Connect+0x64>)
 8005656:	2201      	movs	r2, #1
 8005658:	701a      	strb	r2, [r3, #0]
        LOG_INFO("[UART] Successfully connected to %s", port);
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	490a      	ldr	r1, [pc, #40]	@ (8005688 <UART_Connect+0x68>)
 800565e:	2001      	movs	r0, #1
 8005660:	f7ff fedc 	bl	800541c <LOGGER_SendFormatted>
 8005664:	e005      	b.n	8005672 <UART_Connect+0x52>
    } else {
        LOG_ERROR("[UART] Failed to connect to %s (status: %d)", port, status);
 8005666:	7bfb      	ldrb	r3, [r7, #15]
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	4908      	ldr	r1, [pc, #32]	@ (800568c <UART_Connect+0x6c>)
 800566c:	2003      	movs	r0, #3
 800566e:	f7ff fed5 	bl	800541c <LOGGER_SendFormatted>
    }

    return status;
 8005672:	7bfb      	ldrb	r3, [r7, #15]
}
 8005674:	4618      	mov	r0, r3
 8005676:	3710      	adds	r7, #16
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}
 800567c:	0801b014 	.word	0x0801b014
 8005680:	0801b038 	.word	0x0801b038
 8005684:	2000247c 	.word	0x2000247c
 8005688:	0801b050 	.word	0x0801b050
 800568c:	0801b074 	.word	0x0801b074

08005690 <UART_Send>:

    return status;
}

UartStatus UART_Send(const char* data)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
    if (!uart_connected) {
 8005698:	4b19      	ldr	r3, [pc, #100]	@ (8005700 <UART_Send+0x70>)
 800569a:	781b      	ldrb	r3, [r3, #0]
 800569c:	f083 0301 	eor.w	r3, r3, #1
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d005      	beq.n	80056b2 <UART_Send+0x22>
        LOG_ERROR("[UART] Send failed: not connected");
 80056a6:	4917      	ldr	r1, [pc, #92]	@ (8005704 <UART_Send+0x74>)
 80056a8:	2003      	movs	r0, #3
 80056aa:	f7ff feb7 	bl	800541c <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e022      	b.n	80056f8 <UART_Send+0x68>
    }

    if (data == NULL) {
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d105      	bne.n	80056c4 <UART_Send+0x34>
        LOG_ERROR("[UART] Send failed: NULL data");
 80056b8:	4913      	ldr	r1, [pc, #76]	@ (8005708 <UART_Send+0x78>)
 80056ba:	2003      	movs	r0, #3
 80056bc:	f7ff feae 	bl	800541c <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e019      	b.n	80056f8 <UART_Send+0x68>
    }

    LOG_DEBUG("[UART] Sending data: %s", data);
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	4911      	ldr	r1, [pc, #68]	@ (800570c <UART_Send+0x7c>)
 80056c8:	2000      	movs	r0, #0
 80056ca:	f7ff fea7 	bl	800541c <LOGGER_SendFormatted>
    UartStatus status = UART_Platform_Send(data);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 f992 	bl	80059f8 <UART_Platform_Send>
 80056d4:	4603      	mov	r3, r0
 80056d6:	73fb      	strb	r3, [r7, #15]

    if (status == UART_STATUS_OK) {
 80056d8:	7bfb      	ldrb	r3, [r7, #15]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d105      	bne.n	80056ea <UART_Send+0x5a>
        LOG_DEBUG("[UART] Send successful: %s", data);
 80056de:	687a      	ldr	r2, [r7, #4]
 80056e0:	490b      	ldr	r1, [pc, #44]	@ (8005710 <UART_Send+0x80>)
 80056e2:	2000      	movs	r0, #0
 80056e4:	f7ff fe9a 	bl	800541c <LOGGER_SendFormatted>
 80056e8:	e005      	b.n	80056f6 <UART_Send+0x66>
    } else {
        LOG_ERROR("[UART] Send failed: %s (status: %d)", data, status);
 80056ea:	7bfb      	ldrb	r3, [r7, #15]
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	4909      	ldr	r1, [pc, #36]	@ (8005714 <UART_Send+0x84>)
 80056f0:	2003      	movs	r0, #3
 80056f2:	f7ff fe93 	bl	800541c <LOGGER_SendFormatted>
    }

    return status;
 80056f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3710      	adds	r7, #16
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	2000247c 	.word	0x2000247c
 8005704:	0801b0a0 	.word	0x0801b0a0
 8005708:	0801b0c4 	.word	0x0801b0c4
 800570c:	0801b0e4 	.word	0x0801b0e4
 8005710:	0801b0fc 	.word	0x0801b0fc
 8005714:	0801b118 	.word	0x0801b118

08005718 <UART_Receive>:

UartStatus UART_Receive(char* buffer, int buffer_size, int* bytes_received)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b086      	sub	sp, #24
 800571c:	af00      	add	r7, sp, #0
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	607a      	str	r2, [r7, #4]
    if (!uart_connected) {
 8005724:	4b22      	ldr	r3, [pc, #136]	@ (80057b0 <UART_Receive+0x98>)
 8005726:	781b      	ldrb	r3, [r3, #0]
 8005728:	f083 0301 	eor.w	r3, r3, #1
 800572c:	b2db      	uxtb	r3, r3
 800572e:	2b00      	cmp	r3, #0
 8005730:	d005      	beq.n	800573e <UART_Receive+0x26>
        LOG_ERROR("[UART] Receive failed: not connected");
 8005732:	4920      	ldr	r1, [pc, #128]	@ (80057b4 <UART_Receive+0x9c>)
 8005734:	2003      	movs	r0, #3
 8005736:	f7ff fe71 	bl	800541c <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e034      	b.n	80057a8 <UART_Receive+0x90>
    }

    if (buffer == NULL || buffer_size <= 0 || bytes_received == NULL) {
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d005      	beq.n	8005750 <UART_Receive+0x38>
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	2b00      	cmp	r3, #0
 8005748:	dd02      	ble.n	8005750 <UART_Receive+0x38>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d105      	bne.n	800575c <UART_Receive+0x44>
        LOG_ERROR("[UART] Receive failed: invalid parameters");
 8005750:	4919      	ldr	r1, [pc, #100]	@ (80057b8 <UART_Receive+0xa0>)
 8005752:	2003      	movs	r0, #3
 8005754:	f7ff fe62 	bl	800541c <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e025      	b.n	80057a8 <UART_Receive+0x90>
    }

    LOG_DEBUG("[UART] Receiving data (buffer_size: %d)", buffer_size);
 800575c:	68ba      	ldr	r2, [r7, #8]
 800575e:	4917      	ldr	r1, [pc, #92]	@ (80057bc <UART_Receive+0xa4>)
 8005760:	2000      	movs	r0, #0
 8005762:	f7ff fe5b 	bl	800541c <LOGGER_SendFormatted>
    UartStatus status = UART_Platform_Receive(buffer, buffer_size, bytes_received);
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	68b9      	ldr	r1, [r7, #8]
 800576a:	68f8      	ldr	r0, [r7, #12]
 800576c:	f000 f980 	bl	8005a70 <UART_Platform_Receive>
 8005770:	4603      	mov	r3, r0
 8005772:	75fb      	strb	r3, [r7, #23]

    if (status == UART_STATUS_OK) {
 8005774:	7dfb      	ldrb	r3, [r7, #23]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d107      	bne.n	800578a <UART_Receive+0x72>
        LOG_DEBUG("[UART] Received %d bytes: %s", *bytes_received, buffer);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	490f      	ldr	r1, [pc, #60]	@ (80057c0 <UART_Receive+0xa8>)
 8005782:	2000      	movs	r0, #0
 8005784:	f7ff fe4a 	bl	800541c <LOGGER_SendFormatted>
 8005788:	e00d      	b.n	80057a6 <UART_Receive+0x8e>
    } else if (status == UART_STATUS_TIMEOUT) {
 800578a:	7dfb      	ldrb	r3, [r7, #23]
 800578c:	2b02      	cmp	r3, #2
 800578e:	d104      	bne.n	800579a <UART_Receive+0x82>
        LOG_DEBUG("[UART] Receive timeout");
 8005790:	490c      	ldr	r1, [pc, #48]	@ (80057c4 <UART_Receive+0xac>)
 8005792:	2000      	movs	r0, #0
 8005794:	f7ff fe42 	bl	800541c <LOGGER_SendFormatted>
 8005798:	e005      	b.n	80057a6 <UART_Receive+0x8e>
    } else {
        LOG_ERROR("[UART] Receive failed (status: %d)", status);
 800579a:	7dfb      	ldrb	r3, [r7, #23]
 800579c:	461a      	mov	r2, r3
 800579e:	490a      	ldr	r1, [pc, #40]	@ (80057c8 <UART_Receive+0xb0>)
 80057a0:	2003      	movs	r0, #3
 80057a2:	f7ff fe3b 	bl	800541c <LOGGER_SendFormatted>
    }

    return status;
 80057a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3718      	adds	r7, #24
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	2000247c 	.word	0x2000247c
 80057b4:	0801b13c 	.word	0x0801b13c
 80057b8:	0801b164 	.word	0x0801b164
 80057bc:	0801b190 	.word	0x0801b190
 80057c0:	0801b1b8 	.word	0x0801b1b8
 80057c4:	0801b1d8 	.word	0x0801b1d8
 80057c8:	0801b1f0 	.word	0x0801b1f0

080057cc <flush_rx_buffer>:
// ÎÇ¥Î∂Ä ÏÉÅÌÉú Î≥ÄÏàòÎì§
static bool uart_initialized = false;
static bool dma_receiving = false;

// ÏàòÏã† Î≤ÑÌçº ÌîåÎü¨Ïãú Ìï®Ïàò
static void flush_rx_buffer(void) {
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b082      	sub	sp, #8
 80057d0:	af00      	add	r7, sp, #0
    uint8_t dummy;
    int flush_count = 0;
 80057d2:	2300      	movs	r3, #0
 80057d4:	607b      	str	r3, [r7, #4]
    
    // Î∞©Î≤ï 1: ÏßÅÏ†ë Î†àÏßÄÏä§ÌÑ∞ Ï≤¥ÌÅ¨Î°ú Í∏∞Ï°¥ Îç∞Ïù¥ÌÑ∞ ÌÅ¥Î¶¨Ïñ¥
    while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE) && flush_count < 100) {
 80057d6:	e007      	b.n	80057e8 <flush_rx_buffer+0x1c>
        dummy = (uint8_t)(huart6.Instance->RDR & 0xFF);
 80057d8:	4b12      	ldr	r3, [pc, #72]	@ (8005824 <flush_rx_buffer+0x58>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	70fb      	strb	r3, [r7, #3]
        flush_count++;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	3301      	adds	r3, #1
 80057e6:	607b      	str	r3, [r7, #4]
    while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE) && flush_count < 100) {
 80057e8:	4b0e      	ldr	r3, [pc, #56]	@ (8005824 <flush_rx_buffer+0x58>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	69db      	ldr	r3, [r3, #28]
 80057ee:	f003 0320 	and.w	r3, r3, #32
 80057f2:	2b20      	cmp	r3, #32
 80057f4:	d106      	bne.n	8005804 <flush_rx_buffer+0x38>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2b63      	cmp	r3, #99	@ 0x63
 80057fa:	dded      	ble.n	80057d8 <flush_rx_buffer+0xc>
    }
    
    // Î∞©Î≤ï 2: HALÎ°ú ÎÇ®ÏùÄ Îç∞Ïù¥ÌÑ∞ ÌÅ¥Î¶¨Ïñ¥ (ÌÉÄÏûÑÏïÑÏõÉ 1ms)
    while (HAL_UART_Receive(&huart6, &dummy, 1, 1) == HAL_OK && flush_count < 100) {
 80057fc:	e002      	b.n	8005804 <flush_rx_buffer+0x38>
        flush_count++;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	3301      	adds	r3, #1
 8005802:	607b      	str	r3, [r7, #4]
    while (HAL_UART_Receive(&huart6, &dummy, 1, 1) == HAL_OK && flush_count < 100) {
 8005804:	1cf9      	adds	r1, r7, #3
 8005806:	2301      	movs	r3, #1
 8005808:	2201      	movs	r2, #1
 800580a:	4806      	ldr	r0, [pc, #24]	@ (8005824 <flush_rx_buffer+0x58>)
 800580c:	f009 fbad 	bl	800ef6a <HAL_UART_Receive>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d102      	bne.n	800581c <flush_rx_buffer+0x50>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2b63      	cmp	r3, #99	@ 0x63
 800581a:	ddf0      	ble.n	80057fe <flush_rx_buffer+0x32>
    }
}
 800581c:	bf00      	nop
 800581e:	3708      	adds	r7, #8
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}
 8005824:	200020d4 	.word	0x200020d4

08005828 <UART_Platform_Connect>:

UartStatus UART_Platform_Connect(const char* port) {
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
    // STM32ÏóêÏÑúÎäî Ïù¥ÎØ∏ HAL_UART_Init()Ïù¥ Ïã§ÌñâÎê®
    uart_initialized = true;
 8005830:	4b5b      	ldr	r3, [pc, #364]	@ (80059a0 <UART_Platform_Connect+0x178>)
 8005832:	2201      	movs	r2, #1
 8005834:	701a      	strb	r2, [r3, #0]
    
    // UART ÏÉÅÌÉú Ï≤¥ÌÅ¨ Î∞è Î¶¨ÏÖã
    LOG_INFO("[UART_STM32] UART gState: %d, RxState: %d", 
 8005836:	4b5b      	ldr	r3, [pc, #364]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 8005838:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800583a:	4b5a      	ldr	r3, [pc, #360]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 800583c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005840:	4959      	ldr	r1, [pc, #356]	@ (80059a8 <UART_Platform_Connect+0x180>)
 8005842:	2001      	movs	r0, #1
 8005844:	f7ff fdea 	bl	800541c <LOGGER_SendFormatted>
             huart6.gState, huart6.RxState);
    
    // DMA Ìï∏Îì§ Ïó∞Í≤∞ ÏÉÅÌÉú ÌôïÏù∏
    if (huart6.hdmarx != NULL) {
 8005848:	4b56      	ldr	r3, [pc, #344]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 800584a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800584c:	2b00      	cmp	r3, #0
 800584e:	d00e      	beq.n	800586e <UART_Platform_Connect+0x46>
        LOG_INFO("[UART_STM32] DMA RX handle is connected");
 8005850:	4956      	ldr	r1, [pc, #344]	@ (80059ac <UART_Platform_Connect+0x184>)
 8005852:	2001      	movs	r0, #1
 8005854:	f7ff fde2 	bl	800541c <LOGGER_SendFormatted>
        LOG_INFO("[UART_STM32] DMA State: %d", huart6.hdmarx->State);
 8005858:	4b52      	ldr	r3, [pc, #328]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 800585a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800585c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005860:	b2db      	uxtb	r3, r3
 8005862:	461a      	mov	r2, r3
 8005864:	4952      	ldr	r1, [pc, #328]	@ (80059b0 <UART_Platform_Connect+0x188>)
 8005866:	2001      	movs	r0, #1
 8005868:	f7ff fdd8 	bl	800541c <LOGGER_SendFormatted>
 800586c:	e018      	b.n	80058a0 <UART_Platform_Connect+0x78>
    } else {
        LOG_ERROR("[UART_STM32] DMA RX handle is NULL - DMA not initialized!");
 800586e:	4951      	ldr	r1, [pc, #324]	@ (80059b4 <UART_Platform_Connect+0x18c>)
 8005870:	2003      	movs	r0, #3
 8005872:	f7ff fdd3 	bl	800541c <LOGGER_SendFormatted>
        
        // DMA Ìï∏Îì§ Í∞ïÏ†ú Ïó∞Í≤∞ ÏãúÎèÑ
        extern DMA_HandleTypeDef hdma_usart6_rx;
        __HAL_LINKDMA(&huart6, hdmarx, hdma_usart6_rx);
 8005876:	4b4b      	ldr	r3, [pc, #300]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 8005878:	4a4f      	ldr	r2, [pc, #316]	@ (80059b8 <UART_Platform_Connect+0x190>)
 800587a:	675a      	str	r2, [r3, #116]	@ 0x74
 800587c:	4b4e      	ldr	r3, [pc, #312]	@ (80059b8 <UART_Platform_Connect+0x190>)
 800587e:	4a49      	ldr	r2, [pc, #292]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 8005880:	639a      	str	r2, [r3, #56]	@ 0x38
        
        if (huart6.hdmarx != NULL) {
 8005882:	4b48      	ldr	r3, [pc, #288]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 8005884:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005886:	2b00      	cmp	r3, #0
 8005888:	d004      	beq.n	8005894 <UART_Platform_Connect+0x6c>
            LOG_INFO("[UART_STM32] DMA RX handle manually linked");
 800588a:	494c      	ldr	r1, [pc, #304]	@ (80059bc <UART_Platform_Connect+0x194>)
 800588c:	2001      	movs	r0, #1
 800588e:	f7ff fdc5 	bl	800541c <LOGGER_SendFormatted>
 8005892:	e005      	b.n	80058a0 <UART_Platform_Connect+0x78>
        } else {
            LOG_ERROR("[UART_STM32] Failed to link DMA RX handle");
 8005894:	494a      	ldr	r1, [pc, #296]	@ (80059c0 <UART_Platform_Connect+0x198>)
 8005896:	2003      	movs	r0, #3
 8005898:	f7ff fdc0 	bl	800541c <LOGGER_SendFormatted>
            return UART_STATUS_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	e07a      	b.n	8005996 <UART_Platform_Connect+0x16e>
        }
    }
    
    // Ïù¥Ï†ÑÏóê ÏãúÏûëÎêú DMA ÏûëÏóÖÏù¥ ÏûàÏúºÎ©¥ Ï§ëÏßÄ
    if (dma_receiving) {
 80058a0:	4b48      	ldr	r3, [pc, #288]	@ (80059c4 <UART_Platform_Connect+0x19c>)
 80058a2:	781b      	ldrb	r3, [r3, #0]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d009      	beq.n	80058bc <UART_Platform_Connect+0x94>
        HAL_UART_DMAStop(&huart6);
 80058a8:	483e      	ldr	r0, [pc, #248]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 80058aa:	f009 fc6a 	bl	800f182 <HAL_UART_DMAStop>
        dma_receiving = false;
 80058ae:	4b45      	ldr	r3, [pc, #276]	@ (80059c4 <UART_Platform_Connect+0x19c>)
 80058b0:	2200      	movs	r2, #0
 80058b2:	701a      	strb	r2, [r3, #0]
        LOG_INFO("[UART_STM32] Previous DMA reception stopped");
 80058b4:	4944      	ldr	r1, [pc, #272]	@ (80059c8 <UART_Platform_Connect+0x1a0>)
 80058b6:	2001      	movs	r0, #1
 80058b8:	f7ff fdb0 	bl	800541c <LOGGER_SendFormatted>
    }
    
    // UART ÏÉÅÌÉúÎ•º READYÎ°ú Í∞ïÏ†ú ÏÑ§Ï†ï
    huart6.gState = HAL_UART_STATE_READY;
 80058bc:	4b39      	ldr	r3, [pc, #228]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 80058be:	2220      	movs	r2, #32
 80058c0:	67da      	str	r2, [r3, #124]	@ 0x7c
    huart6.RxState = HAL_UART_STATE_READY;
 80058c2:	4b38      	ldr	r3, [pc, #224]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 80058c4:	2220      	movs	r2, #32
 80058c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    
    // DMA ÏÉÅÌÉúÎèÑ READYÎ°ú ÏÑ§Ï†ï
    if (huart6.hdmarx != NULL) {
 80058ca:	4b36      	ldr	r3, [pc, #216]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 80058cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d026      	beq.n	8005920 <UART_Platform_Connect+0xf8>
        // DMA Ïû¨Ï¥àÍ∏∞Ìôî (Í∏∞Ï°¥ ÏÉÅÌÉú Î¨∏Ï†ú Ìï¥Í≤∞)
        if (huart6.hdmarx->State != HAL_DMA_STATE_READY) {
 80058d2:	4b34      	ldr	r3, [pc, #208]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 80058d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058d6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d01a      	beq.n	8005916 <UART_Platform_Connect+0xee>
            LOG_INFO("[UART_STM32] DMA not ready, reinitializing...");
 80058e0:	493a      	ldr	r1, [pc, #232]	@ (80059cc <UART_Platform_Connect+0x1a4>)
 80058e2:	2001      	movs	r0, #1
 80058e4:	f7ff fd9a 	bl	800541c <LOGGER_SendFormatted>
            HAL_DMA_DeInit(huart6.hdmarx);
 80058e8:	4b2e      	ldr	r3, [pc, #184]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 80058ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058ec:	4618      	mov	r0, r3
 80058ee:	f001 f943 	bl	8006b78 <HAL_DMA_DeInit>
            if (HAL_DMA_Init(huart6.hdmarx) != HAL_OK) {
 80058f2:	4b2c      	ldr	r3, [pc, #176]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 80058f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058f6:	4618      	mov	r0, r3
 80058f8:	f001 f890 	bl	8006a1c <HAL_DMA_Init>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d005      	beq.n	800590e <UART_Platform_Connect+0xe6>
                LOG_ERROR("[UART_STM32] DMA reinitialization failed");
 8005902:	4933      	ldr	r1, [pc, #204]	@ (80059d0 <UART_Platform_Connect+0x1a8>)
 8005904:	2003      	movs	r0, #3
 8005906:	f7ff fd89 	bl	800541c <LOGGER_SendFormatted>
                return UART_STATUS_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e043      	b.n	8005996 <UART_Platform_Connect+0x16e>
            }
            LOG_INFO("[UART_STM32] DMA reinitialized successfully");
 800590e:	4931      	ldr	r1, [pc, #196]	@ (80059d4 <UART_Platform_Connect+0x1ac>)
 8005910:	2001      	movs	r0, #1
 8005912:	f7ff fd83 	bl	800541c <LOGGER_SendFormatted>
        }
        huart6.hdmarx->State = HAL_DMA_STATE_READY;
 8005916:	4b23      	ldr	r3, [pc, #140]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 8005918:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }
    
    // Ï¥àÍ∏∞ Î≤ÑÌçº ÌîåÎü¨Ïãú
    flush_rx_buffer();
 8005920:	f7ff ff54 	bl	80057cc <flush_rx_buffer>
    
    // DMA Í∏∞Î∞ò Ïó∞ÏÜç ÏàòÏã† ÏãúÏûë
    uart_rx_complete_flag = 0;
 8005924:	4b2c      	ldr	r3, [pc, #176]	@ (80059d8 <UART_Platform_Connect+0x1b0>)
 8005926:	2200      	movs	r2, #0
 8005928:	701a      	strb	r2, [r3, #0]
    uart_rx_error_flag = 0;
 800592a:	4b2c      	ldr	r3, [pc, #176]	@ (80059dc <UART_Platform_Connect+0x1b4>)
 800592c:	2200      	movs	r2, #0
 800592e:	701a      	strb	r2, [r3, #0]
    uart_rx_length = 0;
 8005930:	4b2b      	ldr	r3, [pc, #172]	@ (80059e0 <UART_Platform_Connect+0x1b8>)
 8005932:	2200      	movs	r2, #0
 8005934:	801a      	strh	r2, [r3, #0]
    
    // DMA ÏàòÏã† Î≤ÑÌçº ÌÅ¥Î¶¨Ïñ¥
    memset(rx_buffer, 0, sizeof(rx_buffer));
 8005936:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800593a:	2100      	movs	r1, #0
 800593c:	4829      	ldr	r0, [pc, #164]	@ (80059e4 <UART_Platform_Connect+0x1bc>)
 800593e:	f011 ff33 	bl	80177a8 <memset>
    
    LOG_INFO("[UART_STM32] Starting DMA reception...");
 8005942:	4929      	ldr	r1, [pc, #164]	@ (80059e8 <UART_Platform_Connect+0x1c0>)
 8005944:	2001      	movs	r0, #1
 8005946:	f7ff fd69 	bl	800541c <LOGGER_SendFormatted>
    HAL_StatusTypeDef status = HAL_UART_Receive_DMA(&huart6, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 800594a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800594e:	4925      	ldr	r1, [pc, #148]	@ (80059e4 <UART_Platform_Connect+0x1bc>)
 8005950:	4814      	ldr	r0, [pc, #80]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 8005952:	f009 fbd2 	bl	800f0fa <HAL_UART_Receive_DMA>
 8005956:	4603      	mov	r3, r0
 8005958:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 800595a:	7bfb      	ldrb	r3, [r7, #15]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d10a      	bne.n	8005976 <UART_Platform_Connect+0x14e>
        dma_receiving = true;
 8005960:	4b18      	ldr	r3, [pc, #96]	@ (80059c4 <UART_Platform_Connect+0x19c>)
 8005962:	2201      	movs	r2, #1
 8005964:	701a      	strb	r2, [r3, #0]
        LOG_INFO("[UART_STM32] ‚úì DMA continuous reception started (buffer size: %d)", sizeof(rx_buffer));
 8005966:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800596a:	4920      	ldr	r1, [pc, #128]	@ (80059ec <UART_Platform_Connect+0x1c4>)
 800596c:	2001      	movs	r0, #1
 800596e:	f7ff fd55 	bl	800541c <LOGGER_SendFormatted>
        LOG_ERROR("[UART_STM32] UART gState after failure: %d, RxState: %d", 
                  huart6.gState, huart6.RxState);
        return UART_STATUS_ERROR;
    }
    
    return UART_STATUS_OK;
 8005972:	2300      	movs	r3, #0
 8005974:	e00f      	b.n	8005996 <UART_Platform_Connect+0x16e>
        LOG_ERROR("[UART_STM32] ‚úó Failed to start DMA reception (status: %d)", status);
 8005976:	7bfb      	ldrb	r3, [r7, #15]
 8005978:	461a      	mov	r2, r3
 800597a:	491d      	ldr	r1, [pc, #116]	@ (80059f0 <UART_Platform_Connect+0x1c8>)
 800597c:	2003      	movs	r0, #3
 800597e:	f7ff fd4d 	bl	800541c <LOGGER_SendFormatted>
        LOG_ERROR("[UART_STM32] UART gState after failure: %d, RxState: %d", 
 8005982:	4b08      	ldr	r3, [pc, #32]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 8005984:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8005986:	4b07      	ldr	r3, [pc, #28]	@ (80059a4 <UART_Platform_Connect+0x17c>)
 8005988:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800598c:	4919      	ldr	r1, [pc, #100]	@ (80059f4 <UART_Platform_Connect+0x1cc>)
 800598e:	2003      	movs	r0, #3
 8005990:	f7ff fd44 	bl	800541c <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005994:	2301      	movs	r3, #1
}
 8005996:	4618      	mov	r0, r3
 8005998:	3710      	adds	r7, #16
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	20002684 	.word	0x20002684
 80059a4:	200020d4 	.word	0x200020d4
 80059a8:	0801b3ec 	.word	0x0801b3ec
 80059ac:	0801b418 	.word	0x0801b418
 80059b0:	0801b440 	.word	0x0801b440
 80059b4:	0801b45c 	.word	0x0801b45c
 80059b8:	200023ac 	.word	0x200023ac
 80059bc:	0801b498 	.word	0x0801b498
 80059c0:	0801b4c4 	.word	0x0801b4c4
 80059c4:	20002685 	.word	0x20002685
 80059c8:	0801b4f0 	.word	0x0801b4f0
 80059cc:	0801b51c 	.word	0x0801b51c
 80059d0:	0801b54c 	.word	0x0801b54c
 80059d4:	0801b578 	.word	0x0801b578
 80059d8:	2000247d 	.word	0x2000247d
 80059dc:	2000247e 	.word	0x2000247e
 80059e0:	20002480 	.word	0x20002480
 80059e4:	20002484 	.word	0x20002484
 80059e8:	0801b5a4 	.word	0x0801b5a4
 80059ec:	0801b5cc 	.word	0x0801b5cc
 80059f0:	0801b610 	.word	0x0801b610
 80059f4:	0801b64c 	.word	0x0801b64c

080059f8 <UART_Platform_Send>:
    uart_initialized = false;
    
    return UART_STATUS_OK;
}

UartStatus UART_Platform_Send(const char* data) {
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
    if (data == NULL || !uart_initialized) return UART_STATUS_ERROR;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d006      	beq.n	8005a14 <UART_Platform_Send+0x1c>
 8005a06:	4b17      	ldr	r3, [pc, #92]	@ (8005a64 <UART_Platform_Send+0x6c>)
 8005a08:	781b      	ldrb	r3, [r3, #0]
 8005a0a:	f083 0301 	eor.w	r3, r3, #1
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d001      	beq.n	8005a18 <UART_Platform_Send+0x20>
 8005a14:	2301      	movs	r3, #1
 8005a16:	e021      	b.n	8005a5c <UART_Platform_Send+0x64>
    
    int len = strlen(data);
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	f7fa fc03 	bl	8000224 <strlen>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	60fb      	str	r3, [r7, #12]
    if (len == 0) return UART_STATUS_OK;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d101      	bne.n	8005a2c <UART_Platform_Send+0x34>
 8005a28:	2300      	movs	r3, #0
 8005a2a:	e017      	b.n	8005a5c <UART_Platform_Send+0x64>
    
    // ÏÜ°Ïã† Ï†Ñ ÏàòÏã† Î≤ÑÌçº ÌîåÎü¨Ïãú (Íπ®ÎÅóÌïú ÏÉÅÌÉúÏóêÏÑú ÏãúÏûë)
    flush_rx_buffer();
 8005a2c:	f7ff fece 	bl	80057cc <flush_rx_buffer>
    
    // Îã®ÏàúÌïú ÏÜ°Ïã†
    HAL_StatusTypeDef tx_status = HAL_UART_Transmit(&huart6, (uint8_t*)data, len, 1000);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	b29a      	uxth	r2, r3
 8005a34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005a38:	6879      	ldr	r1, [r7, #4]
 8005a3a:	480b      	ldr	r0, [pc, #44]	@ (8005a68 <UART_Platform_Send+0x70>)
 8005a3c:	f009 fa0c 	bl	800ee58 <HAL_UART_Transmit>
 8005a40:	4603      	mov	r3, r0
 8005a42:	72fb      	strb	r3, [r7, #11]
    
    if (tx_status == HAL_OK) {
 8005a44:	7afb      	ldrb	r3, [r7, #11]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d101      	bne.n	8005a4e <UART_Platform_Send+0x56>
        return UART_STATUS_OK;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	e006      	b.n	8005a5c <UART_Platform_Send+0x64>
    } else {
        LOG_ERROR("[UART_STM32] ‚úó Transmission failed (HAL status: %d)", tx_status);
 8005a4e:	7afb      	ldrb	r3, [r7, #11]
 8005a50:	461a      	mov	r2, r3
 8005a52:	4906      	ldr	r1, [pc, #24]	@ (8005a6c <UART_Platform_Send+0x74>)
 8005a54:	2003      	movs	r0, #3
 8005a56:	f7ff fce1 	bl	800541c <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005a5a:	2301      	movs	r3, #1
    }
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3710      	adds	r7, #16
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}
 8005a64:	20002684 	.word	0x20002684
 8005a68:	200020d4 	.word	0x200020d4
 8005a6c:	0801b6ac 	.word	0x0801b6ac

08005a70 <UART_Platform_Receive>:

UartStatus UART_Platform_Receive(char* buffer, int buffer_size, int* bytes_received) {
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b08a      	sub	sp, #40	@ 0x28
 8005a74:	af02      	add	r7, sp, #8
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
    if (buffer == NULL || bytes_received == NULL || !uart_initialized) {
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d009      	beq.n	8005a96 <UART_Platform_Receive+0x26>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d006      	beq.n	8005a96 <UART_Platform_Receive+0x26>
 8005a88:	4b74      	ldr	r3, [pc, #464]	@ (8005c5c <UART_Platform_Receive+0x1ec>)
 8005a8a:	781b      	ldrb	r3, [r3, #0]
 8005a8c:	f083 0301 	eor.w	r3, r3, #1
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d001      	beq.n	8005a9a <UART_Platform_Receive+0x2a>
        return UART_STATUS_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e0dc      	b.n	8005c54 <UART_Platform_Receive+0x1e4>
    }
    
    if (buffer_size <= 0) {
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	dc04      	bgt.n	8005aaa <UART_Platform_Receive+0x3a>
        *bytes_received = 0;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	601a      	str	r2, [r3, #0]
        return UART_STATUS_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e0d4      	b.n	8005c54 <UART_Platform_Receive+0x1e4>
    }
    
    *bytes_received = 0;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	601a      	str	r2, [r3, #0]
    
    // DMA ÏàòÏã†Ïù¥ ÏãúÏûëÎêòÏßÄ ÏïäÏïòÏúºÎ©¥ ÏóêÎü¨
    if (!dma_receiving) {
 8005ab0:	4b6b      	ldr	r3, [pc, #428]	@ (8005c60 <UART_Platform_Receive+0x1f0>)
 8005ab2:	781b      	ldrb	r3, [r3, #0]
 8005ab4:	f083 0301 	eor.w	r3, r3, #1
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d001      	beq.n	8005ac2 <UART_Platform_Receive+0x52>
        return UART_STATUS_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e0c8      	b.n	8005c54 <UART_Platform_Receive+0x1e4>
    }
    
    // ÏóêÎü¨ Ï≤¥ÌÅ¨
    if (uart_rx_error_flag) {
 8005ac2:	4b68      	ldr	r3, [pc, #416]	@ (8005c64 <UART_Platform_Receive+0x1f4>)
 8005ac4:	781b      	ldrb	r3, [r3, #0]
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d008      	beq.n	8005ade <UART_Platform_Receive+0x6e>
        uart_rx_error_flag = 0;  // ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
 8005acc:	4b65      	ldr	r3, [pc, #404]	@ (8005c64 <UART_Platform_Receive+0x1f4>)
 8005ace:	2200      	movs	r2, #0
 8005ad0:	701a      	strb	r2, [r3, #0]
        LOG_WARN("[UART_STM32] ‚ö† DMA reception error occurred");
 8005ad2:	4965      	ldr	r1, [pc, #404]	@ (8005c68 <UART_Platform_Receive+0x1f8>)
 8005ad4:	2002      	movs	r0, #2
 8005ad6:	f7ff fca1 	bl	800541c <LOGGER_SendFormatted>
        return UART_STATUS_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e0ba      	b.n	8005c54 <UART_Platform_Receive+0x1e4>
    }
    
    // DMA ÏàòÏã† ÏôÑÎ£å Ï≤¥ÌÅ¨
    if (uart_rx_complete_flag) {
 8005ade:	4b63      	ldr	r3, [pc, #396]	@ (8005c6c <UART_Platform_Receive+0x1fc>)
 8005ae0:	781b      	ldrb	r3, [r3, #0]
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f000 80b4 	beq.w	8005c52 <UART_Platform_Receive+0x1e2>
        uart_rx_complete_flag = 0;  // ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
 8005aea:	4b60      	ldr	r3, [pc, #384]	@ (8005c6c <UART_Platform_Receive+0x1fc>)
 8005aec:	2200      	movs	r2, #0
 8005aee:	701a      	strb	r2, [r3, #0]
        
        // Ïã§Ï†ú ÏàòÏã†Îêú Î∞îÏù¥Ìä∏ Ïàò ÌôïÏù∏
        uint16_t received_length = uart_rx_length;
 8005af0:	4b5f      	ldr	r3, [pc, #380]	@ (8005c70 <UART_Platform_Receive+0x200>)
 8005af2:	881b      	ldrh	r3, [r3, #0]
 8005af4:	837b      	strh	r3, [r7, #26]
        LOG_DEBUG("[UART_STM32] DMA received %d bytes", received_length);
 8005af6:	8b7b      	ldrh	r3, [r7, #26]
 8005af8:	461a      	mov	r2, r3
 8005afa:	495e      	ldr	r1, [pc, #376]	@ (8005c74 <UART_Platform_Receive+0x204>)
 8005afc:	2000      	movs	r0, #0
 8005afe:	f7ff fc8d 	bl	800541c <LOGGER_SendFormatted>
        
        if (received_length > 0 && received_length <= buffer_size - 1) {
 8005b02:	8b7b      	ldrh	r3, [r7, #26]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f000 809e 	beq.w	8005c46 <UART_Platform_Receive+0x1d6>
 8005b0a:	8b7b      	ldrh	r3, [r7, #26]
 8005b0c:	68ba      	ldr	r2, [r7, #8]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	f340 8099 	ble.w	8005c46 <UART_Platform_Receive+0x1d6>
            // Îç∞Ïù¥ÌÑ∞ Î≥µÏÇ¨
            memcpy(buffer, rx_buffer, received_length);
 8005b14:	8b7b      	ldrh	r3, [r7, #26]
 8005b16:	461a      	mov	r2, r3
 8005b18:	4957      	ldr	r1, [pc, #348]	@ (8005c78 <UART_Platform_Receive+0x208>)
 8005b1a:	68f8      	ldr	r0, [r7, #12]
 8005b1c:	f011 fef9 	bl	8017912 <memcpy>
            buffer[received_length] = '\0';  // null terminate
 8005b20:	8b7b      	ldrh	r3, [r7, #26]
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	4413      	add	r3, r2
 8005b26:	2200      	movs	r2, #0
 8005b28:	701a      	strb	r2, [r3, #0]
            *bytes_received = received_length;
 8005b2a:	8b7a      	ldrh	r2, [r7, #26]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	601a      	str	r2, [r3, #0]
            
            // ÏàòÏã†Îêú Îç∞Ïù¥ÌÑ∞ Î°úÍ∑∏ (Í∞ÑÎã®ÌïòÍ≤å)
            LOG_DEBUG("[UART_STM32] Received data (%d bytes): '%s'", received_length, buffer);
 8005b30:	8b7a      	ldrh	r2, [r7, #26]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	4951      	ldr	r1, [pc, #324]	@ (8005c7c <UART_Platform_Receive+0x20c>)
 8005b36:	2000      	movs	r0, #0
 8005b38:	f7ff fc70 	bl	800541c <LOGGER_SendFormatted>
            
            // ÏÉàÎ°úÏö¥ ÏàòÏã†ÏùÑ ÏúÑÌï¥ DMA ÏôÑÏ†Ñ Î¶¨ÏÖã ÌõÑ Ïû¨ÏãúÏûë
            memset(rx_buffer, 0, sizeof(rx_buffer));
 8005b3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b40:	2100      	movs	r1, #0
 8005b42:	484d      	ldr	r0, [pc, #308]	@ (8005c78 <UART_Platform_Receive+0x208>)
 8005b44:	f011 fe30 	bl	80177a8 <memset>
            
            // 1. DMA ÏôÑÏ†Ñ Ï†ïÏßÄ
            HAL_UART_DMAStop(&huart6);
 8005b48:	484d      	ldr	r0, [pc, #308]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005b4a:	f009 fb1a 	bl	800f182 <HAL_UART_DMAStop>
            
            // 2. Î™®Îì† UART ÏóêÎü¨ ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_PEF);
 8005b4e:	4b4c      	ldr	r3, [pc, #304]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	2201      	movs	r2, #1
 8005b54:	621a      	str	r2, [r3, #32]
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_FEF);
 8005b56:	4b4a      	ldr	r3, [pc, #296]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	621a      	str	r2, [r3, #32]
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_NEF);
 8005b5e:	4b48      	ldr	r3, [pc, #288]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	2204      	movs	r2, #4
 8005b64:	621a      	str	r2, [r3, #32]
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_OREF);
 8005b66:	4b46      	ldr	r3, [pc, #280]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	2208      	movs	r2, #8
 8005b6c:	621a      	str	r2, [r3, #32]
            __HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_IDLEF);
 8005b6e:	4b44      	ldr	r3, [pc, #272]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2210      	movs	r2, #16
 8005b74:	621a      	str	r2, [r3, #32]
            
            // 3. DMA Ïä§Ìä∏Î¶ºÏù¥ ÏôÑÏ†ÑÌûà Ï†ïÏßÄÎê† ÎïåÍπåÏßÄ ÎåÄÍ∏∞
            if (huart6.hdmarx != NULL) {
 8005b76:	4b42      	ldr	r3, [pc, #264]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005b78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d025      	beq.n	8005bca <UART_Platform_Receive+0x15a>
                int timeout = 1000;
 8005b7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005b82:	61fb      	str	r3, [r7, #28]
                while (huart6.hdmarx->State != HAL_DMA_STATE_READY && timeout > 0) {
 8005b84:	e00b      	b.n	8005b9e <UART_Platform_Receive+0x12e>
                    timeout--;
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	61fb      	str	r3, [r7, #28]
                    for(volatile int i = 0; i < 100; i++); // ÏßßÏùÄ ÏßÄÏó∞
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	617b      	str	r3, [r7, #20]
 8005b90:	e002      	b.n	8005b98 <UART_Platform_Receive+0x128>
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	3301      	adds	r3, #1
 8005b96:	617b      	str	r3, [r7, #20]
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	2b63      	cmp	r3, #99	@ 0x63
 8005b9c:	ddf9      	ble.n	8005b92 <UART_Platform_Receive+0x122>
                while (huart6.hdmarx->State != HAL_DMA_STATE_READY && timeout > 0) {
 8005b9e:	4b38      	ldr	r3, [pc, #224]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005ba0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ba2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	d002      	beq.n	8005bb2 <UART_Platform_Receive+0x142>
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	dce9      	bgt.n	8005b86 <UART_Platform_Receive+0x116>
                }
                
                if (timeout == 0) {
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d108      	bne.n	8005bca <UART_Platform_Receive+0x15a>
                    LOG_WARN("[UART_STM32] DMA did not reach READY state, forcing reset");
 8005bb8:	4932      	ldr	r1, [pc, #200]	@ (8005c84 <UART_Platform_Receive+0x214>)
 8005bba:	2002      	movs	r0, #2
 8005bbc:	f7ff fc2e 	bl	800541c <LOGGER_SendFormatted>
                    huart6.hdmarx->State = HAL_DMA_STATE_READY;
 8005bc0:	4b2f      	ldr	r3, [pc, #188]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005bc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                }
            }
            
            // 4. UART ÏÉÅÌÉú Î¶¨ÏÖã (DMA ÏôÑÏ†Ñ Ï†ïÏßÄ ÌõÑ)
            huart6.RxState = HAL_UART_STATE_READY;
 8005bca:	4b2d      	ldr	r3, [pc, #180]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005bcc:	2220      	movs	r2, #32
 8005bce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
            huart6.gState = HAL_UART_STATE_READY;
 8005bd2:	4b2b      	ldr	r3, [pc, #172]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005bd4:	2220      	movs	r2, #32
 8005bd6:	67da      	str	r2, [r3, #124]	@ 0x7c
            
            // 5. Ï∂©Î∂ÑÌïú ÏßÄÏó∞ ÌõÑ Ïû¨ÏãúÏûë
            for(volatile int i = 0; i < 10000; i++); // Îçî Í∏¥ ÏßÄÏó∞
 8005bd8:	2300      	movs	r3, #0
 8005bda:	613b      	str	r3, [r7, #16]
 8005bdc:	e002      	b.n	8005be4 <UART_Platform_Receive+0x174>
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	3301      	adds	r3, #1
 8005be2:	613b      	str	r3, [r7, #16]
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005bea:	4293      	cmp	r3, r2
 8005bec:	ddf7      	ble.n	8005bde <UART_Platform_Receive+0x16e>
            
            // 6. DMA Ïû¨ÏãúÏûë
            HAL_StatusTypeDef restart_status = HAL_UART_Receive_DMA(&huart6, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 8005bee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005bf2:	4921      	ldr	r1, [pc, #132]	@ (8005c78 <UART_Platform_Receive+0x208>)
 8005bf4:	4822      	ldr	r0, [pc, #136]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005bf6:	f009 fa80 	bl	800f0fa <HAL_UART_Receive_DMA>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	767b      	strb	r3, [r7, #25]
            if (restart_status == HAL_OK) {
 8005bfe:	7e7b      	ldrb	r3, [r7, #25]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d104      	bne.n	8005c0e <UART_Platform_Receive+0x19e>
                LOG_DEBUG("[UART_STM32] DMA restarted for next reception");
 8005c04:	4920      	ldr	r1, [pc, #128]	@ (8005c88 <UART_Platform_Receive+0x218>)
 8005c06:	2000      	movs	r0, #0
 8005c08:	f7ff fc08 	bl	800541c <LOGGER_SendFormatted>
 8005c0c:	e019      	b.n	8005c42 <UART_Platform_Receive+0x1d2>
            } else {
                LOG_WARN("[UART_STM32] DMA restart failed (status: %d), UART state: g=%d rx=%d", 
 8005c0e:	7e7a      	ldrb	r2, [r7, #25]
 8005c10:	4b1b      	ldr	r3, [pc, #108]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005c12:	6fd9      	ldr	r1, [r3, #124]	@ 0x7c
 8005c14:	4b1a      	ldr	r3, [pc, #104]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c1a:	9300      	str	r3, [sp, #0]
 8005c1c:	460b      	mov	r3, r1
 8005c1e:	491b      	ldr	r1, [pc, #108]	@ (8005c8c <UART_Platform_Receive+0x21c>)
 8005c20:	2002      	movs	r0, #2
 8005c22:	f7ff fbfb 	bl	800541c <LOGGER_SendFormatted>
                        restart_status, huart6.gState, huart6.RxState);
                if (huart6.hdmarx != NULL) {
 8005c26:	4b16      	ldr	r3, [pc, #88]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005c28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d009      	beq.n	8005c42 <UART_Platform_Receive+0x1d2>
                    LOG_WARN("[UART_STM32] DMA state: %d", huart6.hdmarx->State);
 8005c2e:	4b14      	ldr	r3, [pc, #80]	@ (8005c80 <UART_Platform_Receive+0x210>)
 8005c30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c32:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	461a      	mov	r2, r3
 8005c3a:	4915      	ldr	r1, [pc, #84]	@ (8005c90 <UART_Platform_Receive+0x220>)
 8005c3c:	2002      	movs	r0, #2
 8005c3e:	f7ff fbed 	bl	800541c <LOGGER_SendFormatted>
                }
            }
            
            return UART_STATUS_OK;
 8005c42:	2300      	movs	r3, #0
 8005c44:	e006      	b.n	8005c54 <UART_Platform_Receive+0x1e4>
        } else {
            LOG_WARN("[UART_STM32] Invalid received length: %d (buffer size: %d)", received_length, buffer_size);
 8005c46:	8b7a      	ldrh	r2, [r7, #26]
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	4912      	ldr	r1, [pc, #72]	@ (8005c94 <UART_Platform_Receive+0x224>)
 8005c4c:	2002      	movs	r0, #2
 8005c4e:	f7ff fbe5 	bl	800541c <LOGGER_SendFormatted>
        }
    }
    
    // ÏàòÏã†Îêú Îç∞Ïù¥ÌÑ∞ ÏóÜÏùå
    return UART_STATUS_TIMEOUT;
 8005c52:	2302      	movs	r3, #2
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	3720      	adds	r7, #32
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}
 8005c5c:	20002684 	.word	0x20002684
 8005c60:	20002685 	.word	0x20002685
 8005c64:	2000247e 	.word	0x2000247e
 8005c68:	0801b6e4 	.word	0x0801b6e4
 8005c6c:	2000247d 	.word	0x2000247d
 8005c70:	20002480 	.word	0x20002480
 8005c74:	0801b714 	.word	0x0801b714
 8005c78:	20002484 	.word	0x20002484
 8005c7c:	0801b738 	.word	0x0801b738
 8005c80:	200020d4 	.word	0x200020d4
 8005c84:	0801b764 	.word	0x0801b764
 8005c88:	0801b7a0 	.word	0x0801b7a0
 8005c8c:	0801b7d0 	.word	0x0801b7d0
 8005c90:	0801b818 	.word	0x0801b818
 8005c94:	0801b834 	.word	0x0801b834

08005c98 <HAL_UART_RxCpltCallback>:
// ============================================================================
// HAL UART ÏΩúÎ∞± Ìï®ÏàòÎì§ - main.cÏóêÏÑú Ïù¥ÎèôÎê®
// ============================================================================

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b082      	sub	sp, #8
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a0a      	ldr	r2, [pc, #40]	@ (8005cd0 <HAL_UART_RxCpltCallback+0x38>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d10e      	bne.n	8005cc8 <HAL_UART_RxCpltCallback+0x30>
  {
    // DMA ÏàòÏã† ÏôÑÎ£å (Ï†ÑÏ≤¥ Î≤ÑÌçº) - Í±∞Ïùò Î∞úÏÉùÌïòÏßÄ ÏïäÏùå
    uart_rx_complete_flag = 1;
 8005caa:	4b0a      	ldr	r3, [pc, #40]	@ (8005cd4 <HAL_UART_RxCpltCallback+0x3c>)
 8005cac:	2201      	movs	r2, #1
 8005cae:	701a      	strb	r2, [r3, #0]
    uart_rx_length = sizeof(rx_buffer);
 8005cb0:	4b09      	ldr	r3, [pc, #36]	@ (8005cd8 <HAL_UART_RxCpltCallback+0x40>)
 8005cb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005cb6:	801a      	strh	r2, [r3, #0]
    LOG_DEBUG("[DMA] RxCpltCallback: Full buffer received (%d bytes)", uart_rx_length);
 8005cb8:	4b07      	ldr	r3, [pc, #28]	@ (8005cd8 <HAL_UART_RxCpltCallback+0x40>)
 8005cba:	881b      	ldrh	r3, [r3, #0]
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	4906      	ldr	r1, [pc, #24]	@ (8005cdc <HAL_UART_RxCpltCallback+0x44>)
 8005cc2:	2000      	movs	r0, #0
 8005cc4:	f7ff fbaa 	bl	800541c <LOGGER_SendFormatted>
  }
}
 8005cc8:	bf00      	nop
 8005cca:	3708      	adds	r7, #8
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}
 8005cd0:	40011400 	.word	0x40011400
 8005cd4:	2000247d 	.word	0x2000247d
 8005cd8:	20002480 	.word	0x20002480
 8005cdc:	0801b870 	.word	0x0801b870

08005ce0 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b082      	sub	sp, #8
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a05      	ldr	r2, [pc, #20]	@ (8005d04 <HAL_UART_RxHalfCpltCallback+0x24>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d103      	bne.n	8005cfa <HAL_UART_RxHalfCpltCallback+0x1a>
  {
    // DMA ÏàòÏã† Ï†àÎ∞ò ÏôÑÎ£å - NORMAL Î™®ÎìúÏóêÏÑúÎäî Ï≤òÎ¶¨ÌïòÏßÄ ÏïäÏùå (IDLE Ïù∏ÌÑ∞ÎüΩÌä∏Í∞Ä Ï≤òÎ¶¨)
    LOG_WARN("[DMA] RxHalfCpltCallback: Half buffer reached but ignoring in NORMAL mode");
 8005cf2:	4905      	ldr	r1, [pc, #20]	@ (8005d08 <HAL_UART_RxHalfCpltCallback+0x28>)
 8005cf4:	2002      	movs	r0, #2
 8005cf6:	f7ff fb91 	bl	800541c <LOGGER_SendFormatted>
    // uart_rx_complete_flagÎäî ÏÑ§Ï†ïÌïòÏßÄ ÏïäÏùå - IDLE Ïù∏ÌÑ∞ÎüΩÌä∏ÏóêÏÑúÎßå ÏÑ§Ï†ï
  }
}
 8005cfa:	bf00      	nop
 8005cfc:	3708      	adds	r7, #8
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	40011400 	.word	0x40011400
 8005d08:	0801b8a8 	.word	0x0801b8a8

08005d0c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a3c      	ldr	r2, [pc, #240]	@ (8005e0c <HAL_UART_ErrorCallback+0x100>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d171      	bne.n	8005e02 <HAL_UART_ErrorCallback+0xf6>
  {
    // UART ÏóêÎü¨ Î∞úÏÉù
    uart_rx_error_flag = 1;
 8005d1e:	4b3c      	ldr	r3, [pc, #240]	@ (8005e10 <HAL_UART_ErrorCallback+0x104>)
 8005d20:	2201      	movs	r2, #1
 8005d22:	701a      	strb	r2, [r3, #0]
    LOG_WARN("[DMA] ErrorCallback: UART error occurred");
 8005d24:	493b      	ldr	r1, [pc, #236]	@ (8005e14 <HAL_UART_ErrorCallback+0x108>)
 8005d26:	2002      	movs	r0, #2
 8005d28:	f7ff fb78 	bl	800541c <LOGGER_SendFormatted>
    
    // Î™®Îì† ÏóêÎü¨ ÌîåÎûòÍ∑∏ ÌÅ¥Î¶¨Ïñ¥
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE)) {
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	69db      	ldr	r3, [r3, #28]
 8005d32:	f003 0308 	and.w	r3, r3, #8
 8005d36:	2b08      	cmp	r3, #8
 8005d38:	d107      	bne.n	8005d4a <HAL_UART_ErrorCallback+0x3e>
      __HAL_UART_CLEAR_OREFLAG(huart);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	2208      	movs	r2, #8
 8005d40:	621a      	str	r2, [r3, #32]
      LOG_WARN("[DMA] Overrun error cleared");
 8005d42:	4935      	ldr	r1, [pc, #212]	@ (8005e18 <HAL_UART_ErrorCallback+0x10c>)
 8005d44:	2002      	movs	r0, #2
 8005d46:	f7ff fb69 	bl	800541c <LOGGER_SendFormatted>
    }
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_NE)) {
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	69db      	ldr	r3, [r3, #28]
 8005d50:	f003 0304 	and.w	r3, r3, #4
 8005d54:	2b04      	cmp	r3, #4
 8005d56:	d107      	bne.n	8005d68 <HAL_UART_ErrorCallback+0x5c>
      __HAL_UART_CLEAR_NEFLAG(huart);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2204      	movs	r2, #4
 8005d5e:	621a      	str	r2, [r3, #32]
      LOG_WARN("[DMA] Noise error cleared");
 8005d60:	492e      	ldr	r1, [pc, #184]	@ (8005e1c <HAL_UART_ErrorCallback+0x110>)
 8005d62:	2002      	movs	r0, #2
 8005d64:	f7ff fb5a 	bl	800541c <LOGGER_SendFormatted>
    }
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_FE)) {
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	69db      	ldr	r3, [r3, #28]
 8005d6e:	f003 0302 	and.w	r3, r3, #2
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d107      	bne.n	8005d86 <HAL_UART_ErrorCallback+0x7a>
      __HAL_UART_CLEAR_FEFLAG(huart);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2202      	movs	r2, #2
 8005d7c:	621a      	str	r2, [r3, #32]
      LOG_WARN("[DMA] Frame error cleared");
 8005d7e:	4928      	ldr	r1, [pc, #160]	@ (8005e20 <HAL_UART_ErrorCallback+0x114>)
 8005d80:	2002      	movs	r0, #2
 8005d82:	f7ff fb4b 	bl	800541c <LOGGER_SendFormatted>
    }
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_PE)) {
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	69db      	ldr	r3, [r3, #28]
 8005d8c:	f003 0301 	and.w	r3, r3, #1
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d107      	bne.n	8005da4 <HAL_UART_ErrorCallback+0x98>
      __HAL_UART_CLEAR_PEFLAG(huart);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	621a      	str	r2, [r3, #32]
      LOG_WARN("[DMA] Parity error cleared");
 8005d9c:	4921      	ldr	r1, [pc, #132]	@ (8005e24 <HAL_UART_ErrorCallback+0x118>)
 8005d9e:	2002      	movs	r0, #2
 8005da0:	f7ff fb3c 	bl	800541c <LOGGER_SendFormatted>
    }
    
    // UARTÏôÄ DMA ÏÉÅÌÉú Í∞ïÏ†ú Î¶¨ÏÖã
    HAL_UART_DMAStop(huart);
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f009 f9ec 	bl	800f182 <HAL_UART_DMAStop>
    huart->gState = HAL_UART_STATE_READY;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2220      	movs	r2, #32
 8005dae:	67da      	str	r2, [r3, #124]	@ 0x7c
    huart->RxState = HAL_UART_STATE_READY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2220      	movs	r2, #32
 8005db4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    if (huart->hdmarx != NULL) {
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d004      	beq.n	8005dca <HAL_UART_ErrorCallback+0xbe>
      huart->hdmarx->State = HAL_DMA_STATE_READY;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }
    
    // Î≤ÑÌçº ÌÅ¥Î¶¨Ïñ¥ ÌõÑ DMA Ïû¨ÏãúÏûë (ÏùºÎ∞ò Î™®Îìú)
    memset(rx_buffer, 0, sizeof(rx_buffer));
 8005dca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005dce:	2100      	movs	r1, #0
 8005dd0:	4815      	ldr	r0, [pc, #84]	@ (8005e28 <HAL_UART_ErrorCallback+0x11c>)
 8005dd2:	f011 fce9 	bl	80177a8 <memset>
    HAL_StatusTypeDef status = HAL_UART_Receive_DMA(huart, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 8005dd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005dda:	4913      	ldr	r1, [pc, #76]	@ (8005e28 <HAL_UART_ErrorCallback+0x11c>)
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f009 f98c 	bl	800f0fa <HAL_UART_Receive_DMA>
 8005de2:	4603      	mov	r3, r0
 8005de4:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8005de6:	7bfb      	ldrb	r3, [r7, #15]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d104      	bne.n	8005df6 <HAL_UART_ErrorCallback+0xea>
      LOG_INFO("[DMA] Error recovery: DMA restarted successfully");
 8005dec:	490f      	ldr	r1, [pc, #60]	@ (8005e2c <HAL_UART_ErrorCallback+0x120>)
 8005dee:	2001      	movs	r0, #1
 8005df0:	f7ff fb14 	bl	800541c <LOGGER_SendFormatted>
    } else {
      LOG_ERROR("[DMA] Error recovery: DMA restart failed (status: %d)", status);
    }
  }
}
 8005df4:	e005      	b.n	8005e02 <HAL_UART_ErrorCallback+0xf6>
      LOG_ERROR("[DMA] Error recovery: DMA restart failed (status: %d)", status);
 8005df6:	7bfb      	ldrb	r3, [r7, #15]
 8005df8:	461a      	mov	r2, r3
 8005dfa:	490d      	ldr	r1, [pc, #52]	@ (8005e30 <HAL_UART_ErrorCallback+0x124>)
 8005dfc:	2003      	movs	r0, #3
 8005dfe:	f7ff fb0d 	bl	800541c <LOGGER_SendFormatted>
}
 8005e02:	bf00      	nop
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	40011400 	.word	0x40011400
 8005e10:	2000247e 	.word	0x2000247e
 8005e14:	0801b8f4 	.word	0x0801b8f4
 8005e18:	0801b920 	.word	0x0801b920
 8005e1c:	0801b93c 	.word	0x0801b93c
 8005e20:	0801b958 	.word	0x0801b958
 8005e24:	0801b974 	.word	0x0801b974
 8005e28:	20002484 	.word	0x20002484
 8005e2c:	0801b990 	.word	0x0801b990
 8005e30:	0801b9c4 	.word	0x0801b9c4

08005e34 <USER_UART_IDLECallback>:

// UART IDLE Ïù∏ÌÑ∞ÎüΩÌä∏ ÏΩúÎ∞± (Î©îÏãúÏßÄ ÎÅù Í∞êÏßÄ)
void USER_UART_IDLECallback(UART_HandleTypeDef *huart)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b086      	sub	sp, #24
 8005e38:	af02      	add	r7, sp, #8
 8005e3a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a3e      	ldr	r2, [pc, #248]	@ (8005f3c <USER_UART_IDLECallback+0x108>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d175      	bne.n	8005f32 <USER_UART_IDLECallback+0xfe>
  {
    // UART ÏóêÎü¨ ÏÉÅÌÉú Ï≤¥ÌÅ¨
    uint32_t error_flags = 0;
 8005e46:	2300      	movs	r3, #0
 8005e48:	60fb      	str	r3, [r7, #12]
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE)) error_flags |= 0x01;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	69db      	ldr	r3, [r3, #28]
 8005e50:	f003 0308 	and.w	r3, r3, #8
 8005e54:	2b08      	cmp	r3, #8
 8005e56:	d103      	bne.n	8005e60 <USER_UART_IDLECallback+0x2c>
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f043 0301 	orr.w	r3, r3, #1
 8005e5e:	60fb      	str	r3, [r7, #12]
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_FE)) error_flags |= 0x02;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	69db      	ldr	r3, [r3, #28]
 8005e66:	f003 0302 	and.w	r3, r3, #2
 8005e6a:	2b02      	cmp	r3, #2
 8005e6c:	d103      	bne.n	8005e76 <USER_UART_IDLECallback+0x42>
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f043 0302 	orr.w	r3, r3, #2
 8005e74:	60fb      	str	r3, [r7, #12]
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_NE)) error_flags |= 0x04;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	69db      	ldr	r3, [r3, #28]
 8005e7c:	f003 0304 	and.w	r3, r3, #4
 8005e80:	2b04      	cmp	r3, #4
 8005e82:	d103      	bne.n	8005e8c <USER_UART_IDLECallback+0x58>
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f043 0304 	orr.w	r3, r3, #4
 8005e8a:	60fb      	str	r3, [r7, #12]
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_PE)) error_flags |= 0x08;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	69db      	ldr	r3, [r3, #28]
 8005e92:	f003 0301 	and.w	r3, r3, #1
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d103      	bne.n	8005ea2 <USER_UART_IDLECallback+0x6e>
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f043 0308 	orr.w	r3, r3, #8
 8005ea0:	60fb      	str	r3, [r7, #12]
    
    // IDLE Í∞êÏßÄ - Î©îÏãúÏßÄ ÎÅù
    uint16_t remaining = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	817b      	strh	r3, [r7, #10]
    uart_rx_length = sizeof(rx_buffer) - remaining;
 8005eac:	897b      	ldrh	r3, [r7, #10]
 8005eae:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8005eb2:	b29a      	uxth	r2, r3
 8005eb4:	4b22      	ldr	r3, [pc, #136]	@ (8005f40 <USER_UART_IDLECallback+0x10c>)
 8005eb6:	801a      	strh	r2, [r3, #0]
    
    if (uart_rx_length > 0) {
 8005eb8:	4b21      	ldr	r3, [pc, #132]	@ (8005f40 <USER_UART_IDLECallback+0x10c>)
 8005eba:	881b      	ldrh	r3, [r3, #0]
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d033      	beq.n	8005f2a <USER_UART_IDLECallback+0xf6>
      uart_rx_complete_flag = 1;
 8005ec2:	4b20      	ldr	r3, [pc, #128]	@ (8005f44 <USER_UART_IDLECallback+0x110>)
 8005ec4:	2201      	movs	r2, #1
 8005ec6:	701a      	strb	r2, [r3, #0]
      if (error_flags != 0) {
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d009      	beq.n	8005ee2 <USER_UART_IDLECallback+0xae>
        LOG_WARN("[DMA] IDLE detected: %d bytes received (UART errors: 0x%02lX)", uart_rx_length, error_flags);
 8005ece:	4b1c      	ldr	r3, [pc, #112]	@ (8005f40 <USER_UART_IDLECallback+0x10c>)
 8005ed0:	881b      	ldrh	r3, [r3, #0]
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	491b      	ldr	r1, [pc, #108]	@ (8005f48 <USER_UART_IDLECallback+0x114>)
 8005eda:	2002      	movs	r0, #2
 8005edc:	f7ff fa9e 	bl	800541c <LOGGER_SendFormatted>
 8005ee0:	e007      	b.n	8005ef2 <USER_UART_IDLECallback+0xbe>
      } else {
        LOG_DEBUG("[DMA] IDLE detected: %d bytes received", uart_rx_length);
 8005ee2:	4b17      	ldr	r3, [pc, #92]	@ (8005f40 <USER_UART_IDLECallback+0x10c>)
 8005ee4:	881b      	ldrh	r3, [r3, #0]
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	461a      	mov	r2, r3
 8005eea:	4918      	ldr	r1, [pc, #96]	@ (8005f4c <USER_UART_IDLECallback+0x118>)
 8005eec:	2000      	movs	r0, #0
 8005eee:	f7ff fa95 	bl	800541c <LOGGER_SendFormatted>
      }
      
      // Ï≤´ Î™á Î∞îÏù¥Ìä∏ ÌôïÏù∏ (ÎîîÎ≤ÑÍπÖÏö©)
      if (uart_rx_length >= 4) {
 8005ef2:	4b13      	ldr	r3, [pc, #76]	@ (8005f40 <USER_UART_IDLECallback+0x10c>)
 8005ef4:	881b      	ldrh	r3, [r3, #0]
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	2b03      	cmp	r3, #3
 8005efa:	d912      	bls.n	8005f22 <USER_UART_IDLECallback+0xee>
        LOG_DEBUG("[DMA] First 4 bytes: %02X %02X %02X %02X", 
 8005efc:	4b14      	ldr	r3, [pc, #80]	@ (8005f50 <USER_UART_IDLECallback+0x11c>)
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	4619      	mov	r1, r3
 8005f02:	4b13      	ldr	r3, [pc, #76]	@ (8005f50 <USER_UART_IDLECallback+0x11c>)
 8005f04:	785b      	ldrb	r3, [r3, #1]
 8005f06:	4618      	mov	r0, r3
 8005f08:	4b11      	ldr	r3, [pc, #68]	@ (8005f50 <USER_UART_IDLECallback+0x11c>)
 8005f0a:	789b      	ldrb	r3, [r3, #2]
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	4b10      	ldr	r3, [pc, #64]	@ (8005f50 <USER_UART_IDLECallback+0x11c>)
 8005f10:	78db      	ldrb	r3, [r3, #3]
 8005f12:	9301      	str	r3, [sp, #4]
 8005f14:	9200      	str	r2, [sp, #0]
 8005f16:	4603      	mov	r3, r0
 8005f18:	460a      	mov	r2, r1
 8005f1a:	490e      	ldr	r1, [pc, #56]	@ (8005f54 <USER_UART_IDLECallback+0x120>)
 8005f1c:	2000      	movs	r0, #0
 8005f1e:	f7ff fa7d 	bl	800541c <LOGGER_SendFormatted>
                  rx_buffer[0], rx_buffer[1], rx_buffer[2], rx_buffer[3]);
      }
      
      // DMA Ï§ëÏßÄ (ÏùºÎ∞ò Î™®ÎìúÏóêÏÑúÎäî ÏûêÎèôÏúºÎ°ú ÏôÑÎ£åÎê®)
      HAL_UART_DMAStop(huart);
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f009 f92d 	bl	800f182 <HAL_UART_DMAStop>
      // Îã§Ïùå ÏàòÏã†ÏùÑ ÏúÑÌï¥ Ï¶âÏãú Ïû¨ÏãúÏûëÌïòÏßÄ ÏïäÏùå - uart_stm32.cÏóêÏÑú Ï≤òÎ¶¨
    } else {
      LOG_DEBUG("[DMA] IDLE detected but no data");
    }
  }
}
 8005f28:	e003      	b.n	8005f32 <USER_UART_IDLECallback+0xfe>
      LOG_DEBUG("[DMA] IDLE detected but no data");
 8005f2a:	490b      	ldr	r1, [pc, #44]	@ (8005f58 <USER_UART_IDLECallback+0x124>)
 8005f2c:	2000      	movs	r0, #0
 8005f2e:	f7ff fa75 	bl	800541c <LOGGER_SendFormatted>
}
 8005f32:	bf00      	nop
 8005f34:	3710      	adds	r7, #16
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}
 8005f3a:	bf00      	nop
 8005f3c:	40011400 	.word	0x40011400
 8005f40:	20002480 	.word	0x20002480
 8005f44:	2000247d 	.word	0x2000247d
 8005f48:	0801b9fc 	.word	0x0801b9fc
 8005f4c:	0801ba3c 	.word	0x0801ba3c
 8005f50:	20002484 	.word	0x20002484
 8005f54:	0801ba64 	.word	0x0801ba64
 8005f58:	0801ba90 	.word	0x0801ba90

08005f5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005f5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005f94 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005f60:	f7ff f9b0 	bl	80052c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005f64:	480c      	ldr	r0, [pc, #48]	@ (8005f98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005f66:	490d      	ldr	r1, [pc, #52]	@ (8005f9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005f68:	4a0d      	ldr	r2, [pc, #52]	@ (8005fa0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005f6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005f6c:	e002      	b.n	8005f74 <LoopCopyDataInit>

08005f6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005f6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005f70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005f72:	3304      	adds	r3, #4

08005f74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005f74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005f76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005f78:	d3f9      	bcc.n	8005f6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005f7a:	4a0a      	ldr	r2, [pc, #40]	@ (8005fa4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005f7c:	4c0a      	ldr	r4, [pc, #40]	@ (8005fa8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005f7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005f80:	e001      	b.n	8005f86 <LoopFillZerobss>

08005f82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005f82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005f84:	3204      	adds	r2, #4

08005f86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005f86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005f88:	d3fb      	bcc.n	8005f82 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8005f8a:	f011 fc9b 	bl	80178c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005f8e:	f7fb ff47 	bl	8001e20 <main>
  bx  lr    
 8005f92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005f94:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8005f98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005f9c:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 8005fa0:	0801bc24 	.word	0x0801bc24
  ldr r2, =_sbss
 8005fa4:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8005fa8:	20013170 	.word	0x20013170

08005fac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005fac:	e7fe      	b.n	8005fac <ADC_IRQHandler>

08005fae <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005fb2:	2003      	movs	r0, #3
 8005fb4:	f000 fb91 	bl	80066da <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005fb8:	2000      	movs	r0, #0
 8005fba:	f7fe ffff 	bl	8004fbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005fbe:	f7fd ff61 	bl	8003e84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005fcc:	4b06      	ldr	r3, [pc, #24]	@ (8005fe8 <HAL_IncTick+0x20>)
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	4b06      	ldr	r3, [pc, #24]	@ (8005fec <HAL_IncTick+0x24>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	4a04      	ldr	r2, [pc, #16]	@ (8005fec <HAL_IncTick+0x24>)
 8005fda:	6013      	str	r3, [r2, #0]
}
 8005fdc:	bf00      	nop
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr
 8005fe6:	bf00      	nop
 8005fe8:	20000070 	.word	0x20000070
 8005fec:	20002688 	.word	0x20002688

08005ff0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	af00      	add	r7, sp, #0
  return uwTick;
 8005ff4:	4b03      	ldr	r3, [pc, #12]	@ (8006004 <HAL_GetTick+0x14>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006000:	4770      	bx	lr
 8006002:	bf00      	nop
 8006004:	20002688 	.word	0x20002688

08006008 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b084      	sub	sp, #16
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006010:	f7ff ffee 	bl	8005ff0 <HAL_GetTick>
 8006014:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006020:	d005      	beq.n	800602e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006022:	4b0a      	ldr	r3, [pc, #40]	@ (800604c <HAL_Delay+0x44>)
 8006024:	781b      	ldrb	r3, [r3, #0]
 8006026:	461a      	mov	r2, r3
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	4413      	add	r3, r2
 800602c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800602e:	bf00      	nop
 8006030:	f7ff ffde 	bl	8005ff0 <HAL_GetTick>
 8006034:	4602      	mov	r2, r0
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	68fa      	ldr	r2, [r7, #12]
 800603c:	429a      	cmp	r2, r3
 800603e:	d8f7      	bhi.n	8006030 <HAL_Delay+0x28>
  {
  }
}
 8006040:	bf00      	nop
 8006042:	bf00      	nop
 8006044:	3710      	adds	r7, #16
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	20000070 	.word	0x20000070

08006050 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006058:	2300      	movs	r3, #0
 800605a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d101      	bne.n	8006066 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e031      	b.n	80060ca <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800606a:	2b00      	cmp	r3, #0
 800606c:	d109      	bne.n	8006082 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f7fd ff30 	bl	8003ed4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2200      	movs	r2, #0
 800607e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006086:	f003 0310 	and.w	r3, r3, #16
 800608a:	2b00      	cmp	r3, #0
 800608c:	d116      	bne.n	80060bc <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006092:	4b10      	ldr	r3, [pc, #64]	@ (80060d4 <HAL_ADC_Init+0x84>)
 8006094:	4013      	ands	r3, r2
 8006096:	f043 0202 	orr.w	r2, r3, #2
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 f974 	bl	800638c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ae:	f023 0303 	bic.w	r3, r3, #3
 80060b2:	f043 0201 	orr.w	r2, r3, #1
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80060ba:	e001      	b.n	80060c0 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80060c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	ffffeefd 	.word	0xffffeefd

080060d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80060d8:	b480      	push	{r7}
 80060da:	b085      	sub	sp, #20
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80060e2:	2300      	movs	r3, #0
 80060e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d101      	bne.n	80060f4 <HAL_ADC_ConfigChannel+0x1c>
 80060f0:	2302      	movs	r3, #2
 80060f2:	e13a      	b.n	800636a <HAL_ADC_ConfigChannel+0x292>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2201      	movs	r2, #1
 80060f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2b09      	cmp	r3, #9
 8006102:	d93a      	bls.n	800617a <HAL_ADC_ConfigChannel+0xa2>
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800610c:	d035      	beq.n	800617a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	68d9      	ldr	r1, [r3, #12]
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	b29b      	uxth	r3, r3
 800611a:	461a      	mov	r2, r3
 800611c:	4613      	mov	r3, r2
 800611e:	005b      	lsls	r3, r3, #1
 8006120:	4413      	add	r3, r2
 8006122:	3b1e      	subs	r3, #30
 8006124:	2207      	movs	r2, #7
 8006126:	fa02 f303 	lsl.w	r3, r2, r3
 800612a:	43da      	mvns	r2, r3
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	400a      	ands	r2, r1
 8006132:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a8f      	ldr	r2, [pc, #572]	@ (8006378 <HAL_ADC_ConfigChannel+0x2a0>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d10a      	bne.n	8006154 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	68d9      	ldr	r1, [r3, #12]
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	061a      	lsls	r2, r3, #24
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	430a      	orrs	r2, r1
 8006150:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006152:	e039      	b.n	80061c8 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	68d9      	ldr	r1, [r3, #12]
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	689a      	ldr	r2, [r3, #8]
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	b29b      	uxth	r3, r3
 8006164:	4618      	mov	r0, r3
 8006166:	4603      	mov	r3, r0
 8006168:	005b      	lsls	r3, r3, #1
 800616a:	4403      	add	r3, r0
 800616c:	3b1e      	subs	r3, #30
 800616e:	409a      	lsls	r2, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	430a      	orrs	r2, r1
 8006176:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006178:	e026      	b.n	80061c8 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	6919      	ldr	r1, [r3, #16]
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	b29b      	uxth	r3, r3
 8006186:	461a      	mov	r2, r3
 8006188:	4613      	mov	r3, r2
 800618a:	005b      	lsls	r3, r3, #1
 800618c:	4413      	add	r3, r2
 800618e:	f003 031f 	and.w	r3, r3, #31
 8006192:	2207      	movs	r2, #7
 8006194:	fa02 f303 	lsl.w	r3, r2, r3
 8006198:	43da      	mvns	r2, r3
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	400a      	ands	r2, r1
 80061a0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	6919      	ldr	r1, [r3, #16]
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	689a      	ldr	r2, [r3, #8]
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	b29b      	uxth	r3, r3
 80061b2:	4618      	mov	r0, r3
 80061b4:	4603      	mov	r3, r0
 80061b6:	005b      	lsls	r3, r3, #1
 80061b8:	4403      	add	r3, r0
 80061ba:	f003 031f 	and.w	r3, r3, #31
 80061be:	409a      	lsls	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	430a      	orrs	r2, r1
 80061c6:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	2b06      	cmp	r3, #6
 80061ce:	d824      	bhi.n	800621a <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	685a      	ldr	r2, [r3, #4]
 80061da:	4613      	mov	r3, r2
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	4413      	add	r3, r2
 80061e0:	3b05      	subs	r3, #5
 80061e2:	221f      	movs	r2, #31
 80061e4:	fa02 f303 	lsl.w	r3, r2, r3
 80061e8:	43da      	mvns	r2, r3
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	400a      	ands	r2, r1
 80061f0:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	4618      	mov	r0, r3
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	685a      	ldr	r2, [r3, #4]
 8006204:	4613      	mov	r3, r2
 8006206:	009b      	lsls	r3, r3, #2
 8006208:	4413      	add	r3, r2
 800620a:	3b05      	subs	r3, #5
 800620c:	fa00 f203 	lsl.w	r2, r0, r3
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	430a      	orrs	r2, r1
 8006216:	635a      	str	r2, [r3, #52]	@ 0x34
 8006218:	e04c      	b.n	80062b4 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	2b0c      	cmp	r3, #12
 8006220:	d824      	bhi.n	800626c <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	685a      	ldr	r2, [r3, #4]
 800622c:	4613      	mov	r3, r2
 800622e:	009b      	lsls	r3, r3, #2
 8006230:	4413      	add	r3, r2
 8006232:	3b23      	subs	r3, #35	@ 0x23
 8006234:	221f      	movs	r2, #31
 8006236:	fa02 f303 	lsl.w	r3, r2, r3
 800623a:	43da      	mvns	r2, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	400a      	ands	r2, r1
 8006242:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	b29b      	uxth	r3, r3
 8006250:	4618      	mov	r0, r3
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	685a      	ldr	r2, [r3, #4]
 8006256:	4613      	mov	r3, r2
 8006258:	009b      	lsls	r3, r3, #2
 800625a:	4413      	add	r3, r2
 800625c:	3b23      	subs	r3, #35	@ 0x23
 800625e:	fa00 f203 	lsl.w	r2, r0, r3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	430a      	orrs	r2, r1
 8006268:	631a      	str	r2, [r3, #48]	@ 0x30
 800626a:	e023      	b.n	80062b4 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	685a      	ldr	r2, [r3, #4]
 8006276:	4613      	mov	r3, r2
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	4413      	add	r3, r2
 800627c:	3b41      	subs	r3, #65	@ 0x41
 800627e:	221f      	movs	r2, #31
 8006280:	fa02 f303 	lsl.w	r3, r2, r3
 8006284:	43da      	mvns	r2, r3
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	400a      	ands	r2, r1
 800628c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	b29b      	uxth	r3, r3
 800629a:	4618      	mov	r0, r3
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	685a      	ldr	r2, [r3, #4]
 80062a0:	4613      	mov	r3, r2
 80062a2:	009b      	lsls	r3, r3, #2
 80062a4:	4413      	add	r3, r2
 80062a6:	3b41      	subs	r3, #65	@ 0x41
 80062a8:	fa00 f203 	lsl.w	r2, r0, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	430a      	orrs	r2, r1
 80062b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a30      	ldr	r2, [pc, #192]	@ (800637c <HAL_ADC_ConfigChannel+0x2a4>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d10a      	bne.n	80062d4 <HAL_ADC_ConfigChannel+0x1fc>
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80062c6:	d105      	bne.n	80062d4 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80062c8:	4b2d      	ldr	r3, [pc, #180]	@ (8006380 <HAL_ADC_ConfigChannel+0x2a8>)
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	4a2c      	ldr	r2, [pc, #176]	@ (8006380 <HAL_ADC_ConfigChannel+0x2a8>)
 80062ce:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80062d2:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a28      	ldr	r2, [pc, #160]	@ (800637c <HAL_ADC_ConfigChannel+0x2a4>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d10f      	bne.n	80062fe <HAL_ADC_ConfigChannel+0x226>
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	2b12      	cmp	r3, #18
 80062e4:	d10b      	bne.n	80062fe <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80062e6:	4b26      	ldr	r3, [pc, #152]	@ (8006380 <HAL_ADC_ConfigChannel+0x2a8>)
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	4a25      	ldr	r2, [pc, #148]	@ (8006380 <HAL_ADC_ConfigChannel+0x2a8>)
 80062ec:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80062f0:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80062f2:	4b23      	ldr	r3, [pc, #140]	@ (8006380 <HAL_ADC_ConfigChannel+0x2a8>)
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	4a22      	ldr	r2, [pc, #136]	@ (8006380 <HAL_ADC_ConfigChannel+0x2a8>)
 80062f8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80062fc:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a1e      	ldr	r2, [pc, #120]	@ (800637c <HAL_ADC_ConfigChannel+0x2a4>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d12b      	bne.n	8006360 <HAL_ADC_ConfigChannel+0x288>
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a1a      	ldr	r2, [pc, #104]	@ (8006378 <HAL_ADC_ConfigChannel+0x2a0>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d003      	beq.n	800631a <HAL_ADC_ConfigChannel+0x242>
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	2b11      	cmp	r3, #17
 8006318:	d122      	bne.n	8006360 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800631a:	4b19      	ldr	r3, [pc, #100]	@ (8006380 <HAL_ADC_ConfigChannel+0x2a8>)
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	4a18      	ldr	r2, [pc, #96]	@ (8006380 <HAL_ADC_ConfigChannel+0x2a8>)
 8006320:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8006324:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8006326:	4b16      	ldr	r3, [pc, #88]	@ (8006380 <HAL_ADC_ConfigChannel+0x2a8>)
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	4a15      	ldr	r2, [pc, #84]	@ (8006380 <HAL_ADC_ConfigChannel+0x2a8>)
 800632c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006330:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a10      	ldr	r2, [pc, #64]	@ (8006378 <HAL_ADC_ConfigChannel+0x2a0>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d111      	bne.n	8006360 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800633c:	4b11      	ldr	r3, [pc, #68]	@ (8006384 <HAL_ADC_ConfigChannel+0x2ac>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a11      	ldr	r2, [pc, #68]	@ (8006388 <HAL_ADC_ConfigChannel+0x2b0>)
 8006342:	fba2 2303 	umull	r2, r3, r2, r3
 8006346:	0c9a      	lsrs	r2, r3, #18
 8006348:	4613      	mov	r3, r2
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	4413      	add	r3, r2
 800634e:	005b      	lsls	r3, r3, #1
 8006350:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8006352:	e002      	b.n	800635a <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	3b01      	subs	r3, #1
 8006358:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d1f9      	bne.n	8006354 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	3714      	adds	r7, #20
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	10000012 	.word	0x10000012
 800637c:	40012000 	.word	0x40012000
 8006380:	40012300 	.word	0x40012300
 8006384:	2000001c 	.word	0x2000001c
 8006388:	431bde83 	.word	0x431bde83

0800638c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8006394:	4b78      	ldr	r3, [pc, #480]	@ (8006578 <ADC_Init+0x1ec>)
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	4a77      	ldr	r2, [pc, #476]	@ (8006578 <ADC_Init+0x1ec>)
 800639a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800639e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80063a0:	4b75      	ldr	r3, [pc, #468]	@ (8006578 <ADC_Init+0x1ec>)
 80063a2:	685a      	ldr	r2, [r3, #4]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	4973      	ldr	r1, [pc, #460]	@ (8006578 <ADC_Init+0x1ec>)
 80063aa:	4313      	orrs	r3, r2
 80063ac:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	685a      	ldr	r2, [r3, #4]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80063bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	6859      	ldr	r1, [r3, #4]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	691b      	ldr	r3, [r3, #16]
 80063c8:	021a      	lsls	r2, r3, #8
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	430a      	orrs	r2, r1
 80063d0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	685a      	ldr	r2, [r3, #4]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80063e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	6859      	ldr	r1, [r3, #4]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	689a      	ldr	r2, [r3, #8]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	430a      	orrs	r2, r1
 80063f2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	689a      	ldr	r2, [r3, #8]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006402:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	6899      	ldr	r1, [r3, #8]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	68da      	ldr	r2, [r3, #12]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	430a      	orrs	r2, r1
 8006414:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800641a:	4a58      	ldr	r2, [pc, #352]	@ (800657c <ADC_Init+0x1f0>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d022      	beq.n	8006466 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	689a      	ldr	r2, [r3, #8]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800642e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	6899      	ldr	r1, [r3, #8]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	430a      	orrs	r2, r1
 8006440:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	689a      	ldr	r2, [r3, #8]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006450:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	6899      	ldr	r1, [r3, #8]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	430a      	orrs	r2, r1
 8006462:	609a      	str	r2, [r3, #8]
 8006464:	e00f      	b.n	8006486 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	689a      	ldr	r2, [r3, #8]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006474:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	689a      	ldr	r2, [r3, #8]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006484:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	689a      	ldr	r2, [r3, #8]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f022 0202 	bic.w	r2, r2, #2
 8006494:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	6899      	ldr	r1, [r3, #8]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	699b      	ldr	r3, [r3, #24]
 80064a0:	005a      	lsls	r2, r3, #1
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	430a      	orrs	r2, r1
 80064a8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d01b      	beq.n	80064ec <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	685a      	ldr	r2, [r3, #4]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80064c2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	685a      	ldr	r2, [r3, #4]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80064d2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	6859      	ldr	r1, [r3, #4]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064de:	3b01      	subs	r3, #1
 80064e0:	035a      	lsls	r2, r3, #13
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	430a      	orrs	r2, r1
 80064e8:	605a      	str	r2, [r3, #4]
 80064ea:	e007      	b.n	80064fc <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	685a      	ldr	r2, [r3, #4]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80064fa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800650a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	69db      	ldr	r3, [r3, #28]
 8006516:	3b01      	subs	r3, #1
 8006518:	051a      	lsls	r2, r3, #20
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	430a      	orrs	r2, r1
 8006520:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	689a      	ldr	r2, [r3, #8]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006530:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	6899      	ldr	r1, [r3, #8]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800653e:	025a      	lsls	r2, r3, #9
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	430a      	orrs	r2, r1
 8006546:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	689a      	ldr	r2, [r3, #8]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006556:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	6899      	ldr	r1, [r3, #8]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	695b      	ldr	r3, [r3, #20]
 8006562:	029a      	lsls	r2, r3, #10
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	430a      	orrs	r2, r1
 800656a:	609a      	str	r2, [r3, #8]
}
 800656c:	bf00      	nop
 800656e:	370c      	adds	r7, #12
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr
 8006578:	40012300 	.word	0x40012300
 800657c:	0f000001 	.word	0x0f000001

08006580 <__NVIC_SetPriorityGrouping>:
{
 8006580:	b480      	push	{r7}
 8006582:	b085      	sub	sp, #20
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f003 0307 	and.w	r3, r3, #7
 800658e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006590:	4b0b      	ldr	r3, [pc, #44]	@ (80065c0 <__NVIC_SetPriorityGrouping+0x40>)
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006596:	68ba      	ldr	r2, [r7, #8]
 8006598:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800659c:	4013      	ands	r3, r2
 800659e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80065a8:	4b06      	ldr	r3, [pc, #24]	@ (80065c4 <__NVIC_SetPriorityGrouping+0x44>)
 80065aa:	4313      	orrs	r3, r2
 80065ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80065ae:	4a04      	ldr	r2, [pc, #16]	@ (80065c0 <__NVIC_SetPriorityGrouping+0x40>)
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	60d3      	str	r3, [r2, #12]
}
 80065b4:	bf00      	nop
 80065b6:	3714      	adds	r7, #20
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr
 80065c0:	e000ed00 	.word	0xe000ed00
 80065c4:	05fa0000 	.word	0x05fa0000

080065c8 <__NVIC_GetPriorityGrouping>:
{
 80065c8:	b480      	push	{r7}
 80065ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80065cc:	4b04      	ldr	r3, [pc, #16]	@ (80065e0 <__NVIC_GetPriorityGrouping+0x18>)
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	0a1b      	lsrs	r3, r3, #8
 80065d2:	f003 0307 	and.w	r3, r3, #7
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr
 80065e0:	e000ed00 	.word	0xe000ed00

080065e4 <__NVIC_EnableIRQ>:
{
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	4603      	mov	r3, r0
 80065ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80065ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	db0b      	blt.n	800660e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80065f6:	79fb      	ldrb	r3, [r7, #7]
 80065f8:	f003 021f 	and.w	r2, r3, #31
 80065fc:	4907      	ldr	r1, [pc, #28]	@ (800661c <__NVIC_EnableIRQ+0x38>)
 80065fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006602:	095b      	lsrs	r3, r3, #5
 8006604:	2001      	movs	r0, #1
 8006606:	fa00 f202 	lsl.w	r2, r0, r2
 800660a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800660e:	bf00      	nop
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr
 800661a:	bf00      	nop
 800661c:	e000e100 	.word	0xe000e100

08006620 <__NVIC_SetPriority>:
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	4603      	mov	r3, r0
 8006628:	6039      	str	r1, [r7, #0]
 800662a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800662c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006630:	2b00      	cmp	r3, #0
 8006632:	db0a      	blt.n	800664a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	b2da      	uxtb	r2, r3
 8006638:	490c      	ldr	r1, [pc, #48]	@ (800666c <__NVIC_SetPriority+0x4c>)
 800663a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800663e:	0112      	lsls	r2, r2, #4
 8006640:	b2d2      	uxtb	r2, r2
 8006642:	440b      	add	r3, r1
 8006644:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006648:	e00a      	b.n	8006660 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	b2da      	uxtb	r2, r3
 800664e:	4908      	ldr	r1, [pc, #32]	@ (8006670 <__NVIC_SetPriority+0x50>)
 8006650:	79fb      	ldrb	r3, [r7, #7]
 8006652:	f003 030f 	and.w	r3, r3, #15
 8006656:	3b04      	subs	r3, #4
 8006658:	0112      	lsls	r2, r2, #4
 800665a:	b2d2      	uxtb	r2, r2
 800665c:	440b      	add	r3, r1
 800665e:	761a      	strb	r2, [r3, #24]
}
 8006660:	bf00      	nop
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr
 800666c:	e000e100 	.word	0xe000e100
 8006670:	e000ed00 	.word	0xe000ed00

08006674 <NVIC_EncodePriority>:
{
 8006674:	b480      	push	{r7}
 8006676:	b089      	sub	sp, #36	@ 0x24
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f003 0307 	and.w	r3, r3, #7
 8006686:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006688:	69fb      	ldr	r3, [r7, #28]
 800668a:	f1c3 0307 	rsb	r3, r3, #7
 800668e:	2b04      	cmp	r3, #4
 8006690:	bf28      	it	cs
 8006692:	2304      	movcs	r3, #4
 8006694:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006696:	69fb      	ldr	r3, [r7, #28]
 8006698:	3304      	adds	r3, #4
 800669a:	2b06      	cmp	r3, #6
 800669c:	d902      	bls.n	80066a4 <NVIC_EncodePriority+0x30>
 800669e:	69fb      	ldr	r3, [r7, #28]
 80066a0:	3b03      	subs	r3, #3
 80066a2:	e000      	b.n	80066a6 <NVIC_EncodePriority+0x32>
 80066a4:	2300      	movs	r3, #0
 80066a6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80066a8:	f04f 32ff 	mov.w	r2, #4294967295
 80066ac:	69bb      	ldr	r3, [r7, #24]
 80066ae:	fa02 f303 	lsl.w	r3, r2, r3
 80066b2:	43da      	mvns	r2, r3
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	401a      	ands	r2, r3
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80066bc:	f04f 31ff 	mov.w	r1, #4294967295
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	fa01 f303 	lsl.w	r3, r1, r3
 80066c6:	43d9      	mvns	r1, r3
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80066cc:	4313      	orrs	r3, r2
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3724      	adds	r7, #36	@ 0x24
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr

080066da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80066da:	b580      	push	{r7, lr}
 80066dc:	b082      	sub	sp, #8
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f7ff ff4c 	bl	8006580 <__NVIC_SetPriorityGrouping>
}
 80066e8:	bf00      	nop
 80066ea:	3708      	adds	r7, #8
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b086      	sub	sp, #24
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	4603      	mov	r3, r0
 80066f8:	60b9      	str	r1, [r7, #8]
 80066fa:	607a      	str	r2, [r7, #4]
 80066fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80066fe:	2300      	movs	r3, #0
 8006700:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006702:	f7ff ff61 	bl	80065c8 <__NVIC_GetPriorityGrouping>
 8006706:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	68b9      	ldr	r1, [r7, #8]
 800670c:	6978      	ldr	r0, [r7, #20]
 800670e:	f7ff ffb1 	bl	8006674 <NVIC_EncodePriority>
 8006712:	4602      	mov	r2, r0
 8006714:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006718:	4611      	mov	r1, r2
 800671a:	4618      	mov	r0, r3
 800671c:	f7ff ff80 	bl	8006620 <__NVIC_SetPriority>
}
 8006720:	bf00      	nop
 8006722:	3718      	adds	r7, #24
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}

08006728 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b082      	sub	sp, #8
 800672c:	af00      	add	r7, sp, #0
 800672e:	4603      	mov	r3, r0
 8006730:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006736:	4618      	mov	r0, r3
 8006738:	f7ff ff54 	bl	80065e4 <__NVIC_EnableIRQ>
}
 800673c:	bf00      	nop
 800673e:	3708      	adds	r7, #8
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}

08006744 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d101      	bne.n	8006756 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e054      	b.n	8006800 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	7f5b      	ldrb	r3, [r3, #29]
 800675a:	b2db      	uxtb	r3, r3
 800675c:	2b00      	cmp	r3, #0
 800675e:	d105      	bne.n	800676c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f7fd fc0e 	bl	8003f88 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2202      	movs	r2, #2
 8006770:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	791b      	ldrb	r3, [r3, #4]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d10c      	bne.n	8006794 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a22      	ldr	r2, [pc, #136]	@ (8006808 <HAL_CRC_Init+0xc4>)
 8006780:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	689a      	ldr	r2, [r3, #8]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f022 0218 	bic.w	r2, r2, #24
 8006790:	609a      	str	r2, [r3, #8]
 8006792:	e00c      	b.n	80067ae <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6899      	ldr	r1, [r3, #8]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	461a      	mov	r2, r3
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f000 f834 	bl	800680c <HAL_CRCEx_Polynomial_Set>
 80067a4:	4603      	mov	r3, r0
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d001      	beq.n	80067ae <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	e028      	b.n	8006800 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	795b      	ldrb	r3, [r3, #5]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d105      	bne.n	80067c2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f04f 32ff 	mov.w	r2, #4294967295
 80067be:	611a      	str	r2, [r3, #16]
 80067c0:	e004      	b.n	80067cc <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	6912      	ldr	r2, [r2, #16]
 80067ca:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	695a      	ldr	r2, [r3, #20]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	430a      	orrs	r2, r1
 80067e0:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	699a      	ldr	r2, [r3, #24]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	430a      	orrs	r2, r1
 80067f6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2201      	movs	r2, #1
 80067fc:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80067fe:	2300      	movs	r3, #0
}
 8006800:	4618      	mov	r0, r3
 8006802:	3708      	adds	r7, #8
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}
 8006808:	04c11db7 	.word	0x04c11db7

0800680c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800680c:	b480      	push	{r7}
 800680e:	b087      	sub	sp, #28
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006818:	2300      	movs	r3, #0
 800681a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800681c:	231f      	movs	r3, #31
 800681e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	f003 0301 	and.w	r3, r3, #1
 8006826:	2b00      	cmp	r3, #0
 8006828:	d102      	bne.n	8006830 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800682a:	2301      	movs	r3, #1
 800682c:	75fb      	strb	r3, [r7, #23]
 800682e:	e063      	b.n	80068f8 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8006830:	bf00      	nop
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	1e5a      	subs	r2, r3, #1
 8006836:	613a      	str	r2, [r7, #16]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d009      	beq.n	8006850 <HAL_CRCEx_Polynomial_Set+0x44>
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	f003 031f 	and.w	r3, r3, #31
 8006842:	68ba      	ldr	r2, [r7, #8]
 8006844:	fa22 f303 	lsr.w	r3, r2, r3
 8006848:	f003 0301 	and.w	r3, r3, #1
 800684c:	2b00      	cmp	r3, #0
 800684e:	d0f0      	beq.n	8006832 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2b18      	cmp	r3, #24
 8006854:	d846      	bhi.n	80068e4 <HAL_CRCEx_Polynomial_Set+0xd8>
 8006856:	a201      	add	r2, pc, #4	@ (adr r2, 800685c <HAL_CRCEx_Polynomial_Set+0x50>)
 8006858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800685c:	080068eb 	.word	0x080068eb
 8006860:	080068e5 	.word	0x080068e5
 8006864:	080068e5 	.word	0x080068e5
 8006868:	080068e5 	.word	0x080068e5
 800686c:	080068e5 	.word	0x080068e5
 8006870:	080068e5 	.word	0x080068e5
 8006874:	080068e5 	.word	0x080068e5
 8006878:	080068e5 	.word	0x080068e5
 800687c:	080068d9 	.word	0x080068d9
 8006880:	080068e5 	.word	0x080068e5
 8006884:	080068e5 	.word	0x080068e5
 8006888:	080068e5 	.word	0x080068e5
 800688c:	080068e5 	.word	0x080068e5
 8006890:	080068e5 	.word	0x080068e5
 8006894:	080068e5 	.word	0x080068e5
 8006898:	080068e5 	.word	0x080068e5
 800689c:	080068cd 	.word	0x080068cd
 80068a0:	080068e5 	.word	0x080068e5
 80068a4:	080068e5 	.word	0x080068e5
 80068a8:	080068e5 	.word	0x080068e5
 80068ac:	080068e5 	.word	0x080068e5
 80068b0:	080068e5 	.word	0x080068e5
 80068b4:	080068e5 	.word	0x080068e5
 80068b8:	080068e5 	.word	0x080068e5
 80068bc:	080068c1 	.word	0x080068c1
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	2b06      	cmp	r3, #6
 80068c4:	d913      	bls.n	80068ee <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80068ca:	e010      	b.n	80068ee <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	2b07      	cmp	r3, #7
 80068d0:	d90f      	bls.n	80068f2 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80068d6:	e00c      	b.n	80068f2 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	2b0f      	cmp	r3, #15
 80068dc:	d90b      	bls.n	80068f6 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80068e2:	e008      	b.n	80068f6 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	75fb      	strb	r3, [r7, #23]
        break;
 80068e8:	e006      	b.n	80068f8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80068ea:	bf00      	nop
 80068ec:	e004      	b.n	80068f8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80068ee:	bf00      	nop
 80068f0:	e002      	b.n	80068f8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80068f2:	bf00      	nop
 80068f4:	e000      	b.n	80068f8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80068f6:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80068f8:	7dfb      	ldrb	r3, [r7, #23]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10d      	bne.n	800691a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68ba      	ldr	r2, [r7, #8]
 8006904:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	f023 0118 	bic.w	r1, r3, #24
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	430a      	orrs	r2, r1
 8006918:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800691a:	7dfb      	ldrb	r3, [r7, #23]
}
 800691c:	4618      	mov	r0, r3
 800691e:	371c      	adds	r7, #28
 8006920:	46bd      	mov	sp, r7
 8006922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006926:	4770      	bx	lr

08006928 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b082      	sub	sp, #8
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d101      	bne.n	800693a <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	e069      	b.n	8006a0e <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006940:	b2db      	uxtb	r3, r3
 8006942:	2b00      	cmp	r3, #0
 8006944:	d102      	bne.n	800694c <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f7fd fb3e 	bl	8003fc8 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2202      	movs	r2, #2
 8006950:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	699b      	ldr	r3, [r3, #24]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d002      	beq.n	8006962 <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	6819      	ldr	r1, [r3, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	4b2a      	ldr	r3, [pc, #168]	@ (8006a18 <HAL_DCMI_Init+0xf0>)
 800696e:	400b      	ands	r3, r1
 8006970:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	6819      	ldr	r1, [r3, #0]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	685a      	ldr	r2, [r3, #4]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	695b      	ldr	r3, [r3, #20]
 8006980:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006986:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	691b      	ldr	r3, [r3, #16]
 800698c:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006992:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	699b      	ldr	r3, [r3, #24]
 8006998:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800699e:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069a4:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80069aa:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069b0:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80069b6:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	430a      	orrs	r2, r1
 80069be:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	2b10      	cmp	r3, #16
 80069c6:	d112      	bne.n	80069ee <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	7f1b      	ldrb	r3, [r3, #28]
 80069cc:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	7f5b      	ldrb	r3, [r3, #29]
 80069d2:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80069d4:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	7f9b      	ldrb	r3, [r3, #30]
 80069da:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80069dc:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	7fdb      	ldrb	r3, [r3, #31]
 80069e4:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80069ea:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80069ec:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	68da      	ldr	r2, [r3, #12]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f042 021e 	orr.w	r2, r2, #30
 80069fc:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006a0c:	2300      	movs	r3, #0
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3708      	adds	r7, #8
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	ffe0f007 	.word	0xffe0f007

08006a1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b086      	sub	sp, #24
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006a24:	2300      	movs	r3, #0
 8006a26:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006a28:	f7ff fae2 	bl	8005ff0 <HAL_GetTick>
 8006a2c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d101      	bne.n	8006a38 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e099      	b.n	8006b6c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2202      	movs	r2, #2
 8006a3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f022 0201 	bic.w	r2, r2, #1
 8006a56:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a58:	e00f      	b.n	8006a7a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006a5a:	f7ff fac9 	bl	8005ff0 <HAL_GetTick>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	1ad3      	subs	r3, r2, r3
 8006a64:	2b05      	cmp	r3, #5
 8006a66:	d908      	bls.n	8006a7a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2220      	movs	r2, #32
 8006a6c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2203      	movs	r2, #3
 8006a72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006a76:	2303      	movs	r3, #3
 8006a78:	e078      	b.n	8006b6c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f003 0301 	and.w	r3, r3, #1
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d1e8      	bne.n	8006a5a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006a90:	697a      	ldr	r2, [r7, #20]
 8006a92:	4b38      	ldr	r3, [pc, #224]	@ (8006b74 <HAL_DMA_Init+0x158>)
 8006a94:	4013      	ands	r3, r2
 8006a96:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	685a      	ldr	r2, [r3, #4]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006aa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	691b      	ldr	r3, [r3, #16]
 8006aac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ab2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	699b      	ldr	r3, [r3, #24]
 8006ab8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006abe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6a1b      	ldr	r3, [r3, #32]
 8006ac4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006ac6:	697a      	ldr	r2, [r7, #20]
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad0:	2b04      	cmp	r3, #4
 8006ad2:	d107      	bne.n	8006ae4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006adc:	4313      	orrs	r3, r2
 8006ade:	697a      	ldr	r2, [r7, #20]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	697a      	ldr	r2, [r7, #20]
 8006aea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	695b      	ldr	r3, [r3, #20]
 8006af2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	f023 0307 	bic.w	r3, r3, #7
 8006afa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b00:	697a      	ldr	r2, [r7, #20]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b0a:	2b04      	cmp	r3, #4
 8006b0c:	d117      	bne.n	8006b3e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b12:	697a      	ldr	r2, [r7, #20]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00e      	beq.n	8006b3e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f000 fb73 	bl	800720c <DMA_CheckFifoParam>
 8006b26:	4603      	mov	r3, r0
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d008      	beq.n	8006b3e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2240      	movs	r2, #64	@ 0x40
 8006b30:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e016      	b.n	8006b6c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	697a      	ldr	r2, [r7, #20]
 8006b44:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 fb2a 	bl	80071a0 <DMA_CalcBaseAndBitshift>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b54:	223f      	movs	r2, #63	@ 0x3f
 8006b56:	409a      	lsls	r2, r3
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2201      	movs	r2, #1
 8006b66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006b6a:	2300      	movs	r3, #0
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	3718      	adds	r7, #24
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	f010803f 	.word	0xf010803f

08006b78 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b084      	sub	sp, #16
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d101      	bne.n	8006b8a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e050      	b.n	8006c2c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	2b02      	cmp	r3, #2
 8006b94:	d101      	bne.n	8006b9a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8006b96:	2302      	movs	r3, #2
 8006b98:	e048      	b.n	8006c2c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f022 0201 	bic.w	r2, r2, #1
 8006ba8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	2221      	movs	r2, #33	@ 0x21
 8006bd8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f000 fae0 	bl	80071a0 <DMA_CalcBaseAndBitshift>
 8006be0:	4603      	mov	r3, r0
 8006be2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006be8:	223f      	movs	r2, #63	@ 0x3f
 8006bea:	409a      	lsls	r2, r3
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2200      	movs	r2, #0
 8006c12:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2200      	movs	r2, #0
 8006c26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006c2a:	2300      	movs	r3, #0
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3710      	adds	r7, #16
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}

08006c34 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b086      	sub	sp, #24
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	60f8      	str	r0, [r7, #12]
 8006c3c:	60b9      	str	r1, [r7, #8]
 8006c3e:	607a      	str	r2, [r7, #4]
 8006c40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c42:	2300      	movs	r3, #0
 8006c44:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c4a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d101      	bne.n	8006c5a <HAL_DMA_Start_IT+0x26>
 8006c56:	2302      	movs	r3, #2
 8006c58:	e048      	b.n	8006cec <HAL_DMA_Start_IT+0xb8>
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006c68:	b2db      	uxtb	r3, r3
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d137      	bne.n	8006cde <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2202      	movs	r2, #2
 8006c72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	68b9      	ldr	r1, [r7, #8]
 8006c82:	68f8      	ldr	r0, [r7, #12]
 8006c84:	f000 fa5e 	bl	8007144 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c8c:	223f      	movs	r2, #63	@ 0x3f
 8006c8e:	409a      	lsls	r2, r3
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f042 0216 	orr.w	r2, r2, #22
 8006ca2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	695a      	ldr	r2, [r3, #20]
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006cb2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d007      	beq.n	8006ccc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f042 0208 	orr.w	r2, r2, #8
 8006cca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f042 0201 	orr.w	r2, r2, #1
 8006cda:	601a      	str	r2, [r3, #0]
 8006cdc:	e005      	b.n	8006cea <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006ce6:	2302      	movs	r3, #2
 8006ce8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006cea:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3718      	adds	r7, #24
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b084      	sub	sp, #16
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d00:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006d02:	f7ff f975 	bl	8005ff0 <HAL_GetTick>
 8006d06:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	2b02      	cmp	r3, #2
 8006d12:	d008      	beq.n	8006d26 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2280      	movs	r2, #128	@ 0x80
 8006d18:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e052      	b.n	8006dcc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f022 0216 	bic.w	r2, r2, #22
 8006d34:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	695a      	ldr	r2, [r3, #20]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d44:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d103      	bne.n	8006d56 <HAL_DMA_Abort+0x62>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d007      	beq.n	8006d66 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f022 0208 	bic.w	r2, r2, #8
 8006d64:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	681a      	ldr	r2, [r3, #0]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f022 0201 	bic.w	r2, r2, #1
 8006d74:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006d76:	e013      	b.n	8006da0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006d78:	f7ff f93a 	bl	8005ff0 <HAL_GetTick>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	1ad3      	subs	r3, r2, r3
 8006d82:	2b05      	cmp	r3, #5
 8006d84:	d90c      	bls.n	8006da0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2220      	movs	r2, #32
 8006d8a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2203      	movs	r2, #3
 8006d90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2200      	movs	r2, #0
 8006d98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8006d9c:	2303      	movs	r3, #3
 8006d9e:	e015      	b.n	8006dcc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f003 0301 	and.w	r3, r3, #1
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d1e4      	bne.n	8006d78 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006db2:	223f      	movs	r2, #63	@ 0x3f
 8006db4:	409a      	lsls	r2, r3
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8006dca:	2300      	movs	r3, #0
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	3710      	adds	r7, #16
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}

08006dd4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006de2:	b2db      	uxtb	r3, r3
 8006de4:	2b02      	cmp	r3, #2
 8006de6:	d004      	beq.n	8006df2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2280      	movs	r2, #128	@ 0x80
 8006dec:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	e00c      	b.n	8006e0c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2205      	movs	r2, #5
 8006df6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f022 0201 	bic.w	r2, r2, #1
 8006e08:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006e0a:	2300      	movs	r3, #0
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	370c      	adds	r7, #12
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr

08006e18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b086      	sub	sp, #24
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8006e20:	2300      	movs	r3, #0
 8006e22:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8006e24:	4b8e      	ldr	r3, [pc, #568]	@ (8007060 <HAL_DMA_IRQHandler+0x248>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a8e      	ldr	r2, [pc, #568]	@ (8007064 <HAL_DMA_IRQHandler+0x24c>)
 8006e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e2e:	0a9b      	lsrs	r3, r3, #10
 8006e30:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e36:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e42:	2208      	movs	r2, #8
 8006e44:	409a      	lsls	r2, r3
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	4013      	ands	r3, r2
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d01a      	beq.n	8006e84 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f003 0304 	and.w	r3, r3, #4
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d013      	beq.n	8006e84 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	681a      	ldr	r2, [r3, #0]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f022 0204 	bic.w	r2, r2, #4
 8006e6a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e70:	2208      	movs	r2, #8
 8006e72:	409a      	lsls	r2, r3
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e7c:	f043 0201 	orr.w	r2, r3, #1
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e88:	2201      	movs	r2, #1
 8006e8a:	409a      	lsls	r2, r3
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	4013      	ands	r3, r2
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d012      	beq.n	8006eba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	695b      	ldr	r3, [r3, #20]
 8006e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d00b      	beq.n	8006eba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	409a      	lsls	r2, r3
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eb2:	f043 0202 	orr.w	r2, r3, #2
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ebe:	2204      	movs	r2, #4
 8006ec0:	409a      	lsls	r2, r3
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d012      	beq.n	8006ef0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 0302 	and.w	r3, r3, #2
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00b      	beq.n	8006ef0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006edc:	2204      	movs	r2, #4
 8006ede:	409a      	lsls	r2, r3
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ee8:	f043 0204 	orr.w	r2, r3, #4
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ef4:	2210      	movs	r2, #16
 8006ef6:	409a      	lsls	r2, r3
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	4013      	ands	r3, r2
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d043      	beq.n	8006f88 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f003 0308 	and.w	r3, r3, #8
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d03c      	beq.n	8006f88 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f12:	2210      	movs	r2, #16
 8006f14:	409a      	lsls	r2, r3
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d018      	beq.n	8006f5a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d108      	bne.n	8006f48 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d024      	beq.n	8006f88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	4798      	blx	r3
 8006f46:	e01f      	b.n	8006f88 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d01b      	beq.n	8006f88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	4798      	blx	r3
 8006f58:	e016      	b.n	8006f88 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d107      	bne.n	8006f78 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f022 0208 	bic.w	r2, r2, #8
 8006f76:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d003      	beq.n	8006f88 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f8c:	2220      	movs	r2, #32
 8006f8e:	409a      	lsls	r2, r3
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	4013      	ands	r3, r2
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	f000 808f 	beq.w	80070b8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f003 0310 	and.w	r3, r3, #16
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	f000 8087 	beq.w	80070b8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fae:	2220      	movs	r2, #32
 8006fb0:	409a      	lsls	r2, r3
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	2b05      	cmp	r3, #5
 8006fc0:	d136      	bne.n	8007030 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	681a      	ldr	r2, [r3, #0]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f022 0216 	bic.w	r2, r2, #22
 8006fd0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	695a      	ldr	r2, [r3, #20]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006fe0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d103      	bne.n	8006ff2 <HAL_DMA_IRQHandler+0x1da>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d007      	beq.n	8007002 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f022 0208 	bic.w	r2, r2, #8
 8007000:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007006:	223f      	movs	r2, #63	@ 0x3f
 8007008:	409a      	lsls	r2, r3
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2201      	movs	r2, #1
 8007012:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2200      	movs	r2, #0
 800701a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007022:	2b00      	cmp	r3, #0
 8007024:	d07e      	beq.n	8007124 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	4798      	blx	r3
        }
        return;
 800702e:	e079      	b.n	8007124 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800703a:	2b00      	cmp	r3, #0
 800703c:	d01d      	beq.n	800707a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10d      	bne.n	8007068 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007050:	2b00      	cmp	r3, #0
 8007052:	d031      	beq.n	80070b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	4798      	blx	r3
 800705c:	e02c      	b.n	80070b8 <HAL_DMA_IRQHandler+0x2a0>
 800705e:	bf00      	nop
 8007060:	2000001c 	.word	0x2000001c
 8007064:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800706c:	2b00      	cmp	r3, #0
 800706e:	d023      	beq.n	80070b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	4798      	blx	r3
 8007078:	e01e      	b.n	80070b8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007084:	2b00      	cmp	r3, #0
 8007086:	d10f      	bne.n	80070a8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f022 0210 	bic.w	r2, r2, #16
 8007096:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2201      	movs	r2, #1
 800709c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d003      	beq.n	80070b8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d032      	beq.n	8007126 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070c4:	f003 0301 	and.w	r3, r3, #1
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d022      	beq.n	8007112 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2205      	movs	r2, #5
 80070d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	681a      	ldr	r2, [r3, #0]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f022 0201 	bic.w	r2, r2, #1
 80070e2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	3301      	adds	r3, #1
 80070e8:	60bb      	str	r3, [r7, #8]
 80070ea:	697a      	ldr	r2, [r7, #20]
 80070ec:	429a      	cmp	r2, r3
 80070ee:	d307      	bcc.n	8007100 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f003 0301 	and.w	r3, r3, #1
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d1f2      	bne.n	80070e4 <HAL_DMA_IRQHandler+0x2cc>
 80070fe:	e000      	b.n	8007102 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007100:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2201      	movs	r2, #1
 8007106:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007116:	2b00      	cmp	r3, #0
 8007118:	d005      	beq.n	8007126 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	4798      	blx	r3
 8007122:	e000      	b.n	8007126 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007124:	bf00      	nop
    }
  }
}
 8007126:	3718      	adds	r7, #24
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}

0800712c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800712c:	b480      	push	{r7}
 800712e:	b083      	sub	sp, #12
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8007138:	4618      	mov	r0, r3
 800713a:	370c      	adds	r7, #12
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr

08007144 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007144:	b480      	push	{r7}
 8007146:	b085      	sub	sp, #20
 8007148:	af00      	add	r7, sp, #0
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	60b9      	str	r1, [r7, #8]
 800714e:	607a      	str	r2, [r7, #4]
 8007150:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007160:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	683a      	ldr	r2, [r7, #0]
 8007168:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	689b      	ldr	r3, [r3, #8]
 800716e:	2b40      	cmp	r3, #64	@ 0x40
 8007170:	d108      	bne.n	8007184 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	68ba      	ldr	r2, [r7, #8]
 8007180:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007182:	e007      	b.n	8007194 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	68ba      	ldr	r2, [r7, #8]
 800718a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	60da      	str	r2, [r3, #12]
}
 8007194:	bf00      	nop
 8007196:	3714      	adds	r7, #20
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b085      	sub	sp, #20
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	b2db      	uxtb	r3, r3
 80071ae:	3b10      	subs	r3, #16
 80071b0:	4a13      	ldr	r2, [pc, #76]	@ (8007200 <DMA_CalcBaseAndBitshift+0x60>)
 80071b2:	fba2 2303 	umull	r2, r3, r2, r3
 80071b6:	091b      	lsrs	r3, r3, #4
 80071b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80071ba:	4a12      	ldr	r2, [pc, #72]	@ (8007204 <DMA_CalcBaseAndBitshift+0x64>)
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	4413      	add	r3, r2
 80071c0:	781b      	ldrb	r3, [r3, #0]
 80071c2:	461a      	mov	r2, r3
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2b03      	cmp	r3, #3
 80071cc:	d908      	bls.n	80071e0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	461a      	mov	r2, r3
 80071d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007208 <DMA_CalcBaseAndBitshift+0x68>)
 80071d6:	4013      	ands	r3, r2
 80071d8:	1d1a      	adds	r2, r3, #4
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	659a      	str	r2, [r3, #88]	@ 0x58
 80071de:	e006      	b.n	80071ee <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	461a      	mov	r2, r3
 80071e6:	4b08      	ldr	r3, [pc, #32]	@ (8007208 <DMA_CalcBaseAndBitshift+0x68>)
 80071e8:	4013      	ands	r3, r2
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3714      	adds	r7, #20
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr
 80071fe:	bf00      	nop
 8007200:	aaaaaaab 	.word	0xaaaaaaab
 8007204:	0801bb24 	.word	0x0801bb24
 8007208:	fffffc00 	.word	0xfffffc00

0800720c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800720c:	b480      	push	{r7}
 800720e:	b085      	sub	sp, #20
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007214:	2300      	movs	r3, #0
 8007216:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800721c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	699b      	ldr	r3, [r3, #24]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d11f      	bne.n	8007266 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	2b03      	cmp	r3, #3
 800722a:	d856      	bhi.n	80072da <DMA_CheckFifoParam+0xce>
 800722c:	a201      	add	r2, pc, #4	@ (adr r2, 8007234 <DMA_CheckFifoParam+0x28>)
 800722e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007232:	bf00      	nop
 8007234:	08007245 	.word	0x08007245
 8007238:	08007257 	.word	0x08007257
 800723c:	08007245 	.word	0x08007245
 8007240:	080072db 	.word	0x080072db
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007248:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800724c:	2b00      	cmp	r3, #0
 800724e:	d046      	beq.n	80072de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007250:	2301      	movs	r3, #1
 8007252:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007254:	e043      	b.n	80072de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800725a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800725e:	d140      	bne.n	80072e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007260:	2301      	movs	r3, #1
 8007262:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007264:	e03d      	b.n	80072e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	699b      	ldr	r3, [r3, #24]
 800726a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800726e:	d121      	bne.n	80072b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	2b03      	cmp	r3, #3
 8007274:	d837      	bhi.n	80072e6 <DMA_CheckFifoParam+0xda>
 8007276:	a201      	add	r2, pc, #4	@ (adr r2, 800727c <DMA_CheckFifoParam+0x70>)
 8007278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800727c:	0800728d 	.word	0x0800728d
 8007280:	08007293 	.word	0x08007293
 8007284:	0800728d 	.word	0x0800728d
 8007288:	080072a5 	.word	0x080072a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	73fb      	strb	r3, [r7, #15]
      break;
 8007290:	e030      	b.n	80072f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007296:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800729a:	2b00      	cmp	r3, #0
 800729c:	d025      	beq.n	80072ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80072a2:	e022      	b.n	80072ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072a8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80072ac:	d11f      	bne.n	80072ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80072b2:	e01c      	b.n	80072ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	2b02      	cmp	r3, #2
 80072b8:	d903      	bls.n	80072c2 <DMA_CheckFifoParam+0xb6>
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	2b03      	cmp	r3, #3
 80072be:	d003      	beq.n	80072c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80072c0:	e018      	b.n	80072f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	73fb      	strb	r3, [r7, #15]
      break;
 80072c6:	e015      	b.n	80072f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d00e      	beq.n	80072f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80072d4:	2301      	movs	r3, #1
 80072d6:	73fb      	strb	r3, [r7, #15]
      break;
 80072d8:	e00b      	b.n	80072f2 <DMA_CheckFifoParam+0xe6>
      break;
 80072da:	bf00      	nop
 80072dc:	e00a      	b.n	80072f4 <DMA_CheckFifoParam+0xe8>
      break;
 80072de:	bf00      	nop
 80072e0:	e008      	b.n	80072f4 <DMA_CheckFifoParam+0xe8>
      break;
 80072e2:	bf00      	nop
 80072e4:	e006      	b.n	80072f4 <DMA_CheckFifoParam+0xe8>
      break;
 80072e6:	bf00      	nop
 80072e8:	e004      	b.n	80072f4 <DMA_CheckFifoParam+0xe8>
      break;
 80072ea:	bf00      	nop
 80072ec:	e002      	b.n	80072f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80072ee:	bf00      	nop
 80072f0:	e000      	b.n	80072f4 <DMA_CheckFifoParam+0xe8>
      break;
 80072f2:	bf00      	nop
    }
  } 
  
  return status; 
 80072f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3714      	adds	r7, #20
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr
 8007302:	bf00      	nop

08007304 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b082      	sub	sp, #8
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d101      	bne.n	8007316 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e039      	b.n	800738a <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800731c:	b2db      	uxtb	r3, r3
 800731e:	2b00      	cmp	r3, #0
 8007320:	d106      	bne.n	8007330 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2200      	movs	r2, #0
 8007326:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f7fc ff0a 	bl	8004144 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2202      	movs	r2, #2
 8007334:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	685a      	ldr	r2, [r3, #4]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	430a      	orrs	r2, r1
 800734c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007354:	f023 0107 	bic.w	r1, r3, #7
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	689a      	ldr	r2, [r3, #8]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	430a      	orrs	r2, r1
 8007362:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800736a:	4b0a      	ldr	r3, [pc, #40]	@ (8007394 <HAL_DMA2D_Init+0x90>)
 800736c:	4013      	ands	r3, r2
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	68d1      	ldr	r1, [r2, #12]
 8007372:	687a      	ldr	r2, [r7, #4]
 8007374:	6812      	ldr	r2, [r2, #0]
 8007376:	430b      	orrs	r3, r1
 8007378:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2200      	movs	r2, #0
 800737e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8007388:	2300      	movs	r3, #0
}
 800738a:	4618      	mov	r0, r3
 800738c:	3708      	adds	r7, #8
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}
 8007392:	bf00      	nop
 8007394:	ffffc000 	.word	0xffffc000

08007398 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b084      	sub	sp, #16
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f003 0301 	and.w	r3, r3, #1
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d026      	beq.n	8007408 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d021      	beq.n	8007408 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80073d2:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073d8:	f043 0201 	orr.w	r2, r3, #1
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	2201      	movs	r2, #1
 80073e6:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2204      	movs	r2, #4
 80073ec:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	695b      	ldr	r3, [r3, #20]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d003      	beq.n	8007408 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	695b      	ldr	r3, [r3, #20]
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f003 0320 	and.w	r3, r3, #32
 800740e:	2b00      	cmp	r3, #0
 8007410:	d026      	beq.n	8007460 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007418:	2b00      	cmp	r3, #0
 800741a:	d021      	beq.n	8007460 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800742a:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	2220      	movs	r2, #32
 8007432:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007438:	f043 0202 	orr.w	r2, r3, #2
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2204      	movs	r2, #4
 8007444:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	695b      	ldr	r3, [r3, #20]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d003      	beq.n	8007460 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	695b      	ldr	r3, [r3, #20]
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f003 0308 	and.w	r3, r3, #8
 8007466:	2b00      	cmp	r3, #0
 8007468:	d026      	beq.n	80074b8 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007470:	2b00      	cmp	r3, #0
 8007472:	d021      	beq.n	80074b8 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007482:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	2208      	movs	r2, #8
 800748a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007490:	f043 0204 	orr.w	r2, r3, #4
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2204      	movs	r2, #4
 800749c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	695b      	ldr	r3, [r3, #20]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d003      	beq.n	80074b8 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	695b      	ldr	r3, [r3, #20]
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f003 0304 	and.w	r3, r3, #4
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d013      	beq.n	80074ea <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d00e      	beq.n	80074ea <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80074da:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	2204      	movs	r2, #4
 80074e2:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f000 f853 	bl	8007590 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f003 0302 	and.w	r3, r3, #2
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d024      	beq.n	800753e <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d01f      	beq.n	800753e <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800750c:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	2202      	movs	r2, #2
 8007514:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2201      	movs	r2, #1
 8007522:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	691b      	ldr	r3, [r3, #16]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d003      	beq.n	800753e <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	691b      	ldr	r3, [r3, #16]
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	f003 0310 	and.w	r3, r3, #16
 8007544:	2b00      	cmp	r3, #0
 8007546:	d01f      	beq.n	8007588 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800754e:	2b00      	cmp	r3, #0
 8007550:	d01a      	beq.n	8007588 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007560:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2210      	movs	r2, #16
 8007568:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2201      	movs	r2, #1
 8007576:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f000 f80e 	bl	80075a4 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8007588:	bf00      	nop
 800758a:	3710      	adds	r7, #16
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8007590:	b480      	push	{r7}
 8007592:	b083      	sub	sp, #12
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8007598:	bf00      	nop
 800759a:	370c      	adds	r7, #12
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr

080075a4 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b083      	sub	sp, #12
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80075ac:	bf00      	nop
 80075ae:	370c      	adds	r7, #12
 80075b0:	46bd      	mov	sp, r7
 80075b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b6:	4770      	bx	lr

080075b8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b087      	sub	sp, #28
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	685b      	ldr	r3, [r3, #4]
 80075c6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d101      	bne.n	80075d8 <HAL_DMA2D_ConfigLayer+0x20>
 80075d4:	2302      	movs	r3, #2
 80075d6:	e079      	b.n	80076cc <HAL_DMA2D_ConfigLayer+0x114>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2201      	movs	r2, #1
 80075dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2202      	movs	r2, #2
 80075e4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	011b      	lsls	r3, r3, #4
 80075ec:	3318      	adds	r3, #24
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	4413      	add	r3, r2
 80075f2:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	685a      	ldr	r2, [r3, #4]
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	041b      	lsls	r3, r3, #16
 80075fe:	4313      	orrs	r3, r2
 8007600:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8007602:	4b35      	ldr	r3, [pc, #212]	@ (80076d8 <HAL_DMA2D_ConfigLayer+0x120>)
 8007604:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	2b0a      	cmp	r3, #10
 800760c:	d003      	beq.n	8007616 <HAL_DMA2D_ConfigLayer+0x5e>
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	2b09      	cmp	r3, #9
 8007614:	d107      	bne.n	8007626 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	68db      	ldr	r3, [r3, #12]
 800761a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800761e:	697a      	ldr	r2, [r7, #20]
 8007620:	4313      	orrs	r3, r2
 8007622:	617b      	str	r3, [r7, #20]
 8007624:	e005      	b.n	8007632 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	061b      	lsls	r3, r3, #24
 800762c:	697a      	ldr	r2, [r7, #20]
 800762e:	4313      	orrs	r3, r2
 8007630:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d120      	bne.n	800767a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	43db      	mvns	r3, r3
 8007642:	ea02 0103 	and.w	r1, r2, r3
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	697a      	ldr	r2, [r7, #20]
 800764c:	430a      	orrs	r2, r1
 800764e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	693a      	ldr	r2, [r7, #16]
 8007656:	6812      	ldr	r2, [r2, #0]
 8007658:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	2b0a      	cmp	r3, #10
 8007660:	d003      	beq.n	800766a <HAL_DMA2D_ConfigLayer+0xb2>
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	2b09      	cmp	r3, #9
 8007668:	d127      	bne.n	80076ba <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800766a:	693b      	ldr	r3, [r7, #16]
 800766c:	68da      	ldr	r2, [r3, #12]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8007676:	629a      	str	r2, [r3, #40]	@ 0x28
 8007678:	e01f      	b.n	80076ba <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	69da      	ldr	r2, [r3, #28]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	43db      	mvns	r3, r3
 8007684:	ea02 0103 	and.w	r1, r2, r3
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	697a      	ldr	r2, [r7, #20]
 800768e:	430a      	orrs	r2, r1
 8007690:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	693a      	ldr	r2, [r7, #16]
 8007698:	6812      	ldr	r2, [r2, #0]
 800769a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	2b0a      	cmp	r3, #10
 80076a2:	d003      	beq.n	80076ac <HAL_DMA2D_ConfigLayer+0xf4>
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	2b09      	cmp	r3, #9
 80076aa:	d106      	bne.n	80076ba <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	68da      	ldr	r2, [r3, #12]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80076b8:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2201      	movs	r2, #1
 80076be:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80076ca:	2300      	movs	r3, #0
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	371c      	adds	r7, #28
 80076d0:	46bd      	mov	sp, r7
 80076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d6:	4770      	bx	lr
 80076d8:	ff03000f 	.word	0xff03000f

080076dc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b084      	sub	sp, #16
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d101      	bne.n	80076ee <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	e086      	b.n	80077fc <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d106      	bne.n	8007706 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2220      	movs	r2, #32
 80076fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	f7fc fd45 	bl	8004190 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007706:	4b3f      	ldr	r3, [pc, #252]	@ (8007804 <HAL_ETH_Init+0x128>)
 8007708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800770a:	4a3e      	ldr	r2, [pc, #248]	@ (8007804 <HAL_ETH_Init+0x128>)
 800770c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007710:	6453      	str	r3, [r2, #68]	@ 0x44
 8007712:	4b3c      	ldr	r3, [pc, #240]	@ (8007804 <HAL_ETH_Init+0x128>)
 8007714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007716:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800771a:	60bb      	str	r3, [r7, #8]
 800771c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800771e:	4b3a      	ldr	r3, [pc, #232]	@ (8007808 <HAL_ETH_Init+0x12c>)
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	4a39      	ldr	r2, [pc, #228]	@ (8007808 <HAL_ETH_Init+0x12c>)
 8007724:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007728:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800772a:	4b37      	ldr	r3, [pc, #220]	@ (8007808 <HAL_ETH_Init+0x12c>)
 800772c:	685a      	ldr	r2, [r3, #4]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	4935      	ldr	r1, [pc, #212]	@ (8007808 <HAL_ETH_Init+0x12c>)
 8007734:	4313      	orrs	r3, r2
 8007736:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8007738:	4b33      	ldr	r3, [pc, #204]	@ (8007808 <HAL_ETH_Init+0x12c>)
 800773a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	6812      	ldr	r2, [r2, #0]
 800774a:	f043 0301 	orr.w	r3, r3, #1
 800774e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007752:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007754:	f7fe fc4c 	bl	8005ff0 <HAL_GetTick>
 8007758:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800775a:	e011      	b.n	8007780 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800775c:	f7fe fc48 	bl	8005ff0 <HAL_GetTick>
 8007760:	4602      	mov	r2, r0
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	1ad3      	subs	r3, r2, r3
 8007766:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800776a:	d909      	bls.n	8007780 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2204      	movs	r2, #4
 8007770:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	22e0      	movs	r2, #224	@ 0xe0
 8007778:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800777c:	2301      	movs	r3, #1
 800777e:	e03d      	b.n	80077fc <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f003 0301 	and.w	r3, r3, #1
 800778e:	2b00      	cmp	r3, #0
 8007790:	d1e4      	bne.n	800775c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 f97a 	bl	8007a8c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f000 fa25 	bl	8007be8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f000 fa7b 	bl	8007c9a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	461a      	mov	r2, r3
 80077aa:	2100      	movs	r1, #0
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f000 f9e3 	bl	8007b78 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80077c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	4b0f      	ldr	r3, [pc, #60]	@ (800780c <HAL_ETH_Init+0x130>)
 80077d0:	430b      	orrs	r3, r1
 80077d2:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80077e6:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2200      	movs	r2, #0
 80077ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2210      	movs	r2, #16
 80077f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80077fa:	2300      	movs	r3, #0
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3710      	adds	r7, #16
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}
 8007804:	40023800 	.word	0x40023800
 8007808:	40013800 	.word	0x40013800
 800780c:	00020060 	.word	0x00020060

08007810 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b084      	sub	sp, #16
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
 8007818:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8007822:	68fa      	ldr	r2, [r7, #12]
 8007824:	4b53      	ldr	r3, [pc, #332]	@ (8007974 <ETH_SetMACConfig+0x164>)
 8007826:	4013      	ands	r3, r2
 8007828:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	7b9b      	ldrb	r3, [r3, #14]
 800782e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8007830:	683a      	ldr	r2, [r7, #0]
 8007832:	7c12      	ldrb	r2, [r2, #16]
 8007834:	2a00      	cmp	r2, #0
 8007836:	d102      	bne.n	800783e <ETH_SetMACConfig+0x2e>
 8007838:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800783c:	e000      	b.n	8007840 <ETH_SetMACConfig+0x30>
 800783e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8007840:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8007842:	683a      	ldr	r2, [r7, #0]
 8007844:	7c52      	ldrb	r2, [r2, #17]
 8007846:	2a00      	cmp	r2, #0
 8007848:	d102      	bne.n	8007850 <ETH_SetMACConfig+0x40>
 800784a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800784e:	e000      	b.n	8007852 <ETH_SetMACConfig+0x42>
 8007850:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8007852:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8007858:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	7fdb      	ldrb	r3, [r3, #31]
 800785e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8007860:	431a      	orrs	r2, r3
                        macconf->Speed |
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8007866:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8007868:	683a      	ldr	r2, [r7, #0]
 800786a:	7f92      	ldrb	r2, [r2, #30]
 800786c:	2a00      	cmp	r2, #0
 800786e:	d102      	bne.n	8007876 <ETH_SetMACConfig+0x66>
 8007870:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007874:	e000      	b.n	8007878 <ETH_SetMACConfig+0x68>
 8007876:	2200      	movs	r2, #0
                        macconf->Speed |
 8007878:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	7f1b      	ldrb	r3, [r3, #28]
 800787e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8007880:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8007886:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	791b      	ldrb	r3, [r3, #4]
 800788c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800788e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8007890:	683a      	ldr	r2, [r7, #0]
 8007892:	f892 2020 	ldrb.w	r2, [r2, #32]
 8007896:	2a00      	cmp	r2, #0
 8007898:	d102      	bne.n	80078a0 <ETH_SetMACConfig+0x90>
 800789a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800789e:	e000      	b.n	80078a2 <ETH_SetMACConfig+0x92>
 80078a0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80078a2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	7bdb      	ldrb	r3, [r3, #15]
 80078a8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80078aa:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80078b0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078b8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80078ba:	4313      	orrs	r3, r2
 80078bc:	68fa      	ldr	r2, [r7, #12]
 80078be:	4313      	orrs	r3, r2
 80078c0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	68fa      	ldr	r2, [r7, #12]
 80078c8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80078d2:	2001      	movs	r0, #1
 80078d4:	f7fe fb98 	bl	8006008 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	68fa      	ldr	r2, [r7, #12]
 80078de:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	699b      	ldr	r3, [r3, #24]
 80078e6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80078e8:	68fa      	ldr	r2, [r7, #12]
 80078ea:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80078ee:	4013      	ands	r3, r2
 80078f0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078f6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80078f8:	683a      	ldr	r2, [r7, #0]
 80078fa:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80078fe:	2a00      	cmp	r2, #0
 8007900:	d101      	bne.n	8007906 <ETH_SetMACConfig+0xf6>
 8007902:	2280      	movs	r2, #128	@ 0x80
 8007904:	e000      	b.n	8007908 <ETH_SetMACConfig+0xf8>
 8007906:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8007908:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800790e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8007910:	683a      	ldr	r2, [r7, #0]
 8007912:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8007916:	2a01      	cmp	r2, #1
 8007918:	d101      	bne.n	800791e <ETH_SetMACConfig+0x10e>
 800791a:	2208      	movs	r2, #8
 800791c:	e000      	b.n	8007920 <ETH_SetMACConfig+0x110>
 800791e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8007920:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8007922:	683a      	ldr	r2, [r7, #0]
 8007924:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8007928:	2a01      	cmp	r2, #1
 800792a:	d101      	bne.n	8007930 <ETH_SetMACConfig+0x120>
 800792c:	2204      	movs	r2, #4
 800792e:	e000      	b.n	8007932 <ETH_SetMACConfig+0x122>
 8007930:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8007932:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8007934:	683a      	ldr	r2, [r7, #0]
 8007936:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800793a:	2a01      	cmp	r2, #1
 800793c:	d101      	bne.n	8007942 <ETH_SetMACConfig+0x132>
 800793e:	2202      	movs	r2, #2
 8007940:	e000      	b.n	8007944 <ETH_SetMACConfig+0x134>
 8007942:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8007944:	4313      	orrs	r3, r2
 8007946:	68fa      	ldr	r2, [r7, #12]
 8007948:	4313      	orrs	r3, r2
 800794a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	68fa      	ldr	r2, [r7, #12]
 8007952:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	699b      	ldr	r3, [r3, #24]
 800795a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800795c:	2001      	movs	r0, #1
 800795e:	f7fe fb53 	bl	8006008 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	68fa      	ldr	r2, [r7, #12]
 8007968:	619a      	str	r2, [r3, #24]
}
 800796a:	bf00      	nop
 800796c:	3710      	adds	r7, #16
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
 8007972:	bf00      	nop
 8007974:	fd20810f 	.word	0xfd20810f

08007978 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800798a:	699b      	ldr	r3, [r3, #24]
 800798c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800798e:	68fa      	ldr	r2, [r7, #12]
 8007990:	4b3d      	ldr	r3, [pc, #244]	@ (8007a88 <ETH_SetDMAConfig+0x110>)
 8007992:	4013      	ands	r3, r2
 8007994:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	7b1b      	ldrb	r3, [r3, #12]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d102      	bne.n	80079a4 <ETH_SetDMAConfig+0x2c>
 800799e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80079a2:	e000      	b.n	80079a6 <ETH_SetDMAConfig+0x2e>
 80079a4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	7b5b      	ldrb	r3, [r3, #13]
 80079aa:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80079ac:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80079ae:	683a      	ldr	r2, [r7, #0]
 80079b0:	7f52      	ldrb	r2, [r2, #29]
 80079b2:	2a00      	cmp	r2, #0
 80079b4:	d102      	bne.n	80079bc <ETH_SetDMAConfig+0x44>
 80079b6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80079ba:	e000      	b.n	80079be <ETH_SetDMAConfig+0x46>
 80079bc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80079be:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	7b9b      	ldrb	r3, [r3, #14]
 80079c4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80079c6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80079cc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	7f1b      	ldrb	r3, [r3, #28]
 80079d2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80079d4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	7f9b      	ldrb	r3, [r3, #30]
 80079da:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80079dc:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80079e2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80079ea:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80079ec:	4313      	orrs	r3, r2
 80079ee:	68fa      	ldr	r2, [r7, #12]
 80079f0:	4313      	orrs	r3, r2
 80079f2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80079fc:	461a      	mov	r2, r3
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a0a:	699b      	ldr	r3, [r3, #24]
 8007a0c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007a0e:	2001      	movs	r0, #1
 8007a10:	f7fe fafa 	bl	8006008 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	791b      	ldrb	r3, [r3, #4]
 8007a26:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007a2c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8007a32:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8007a38:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007a40:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8007a42:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a48:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8007a4a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007a50:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	6812      	ldr	r2, [r2, #0]
 8007a56:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007a5a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007a5e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007a6c:	2001      	movs	r0, #1
 8007a6e:	f7fe facb 	bl	8006008 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a7a:	461a      	mov	r2, r3
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	6013      	str	r3, [r2, #0]
}
 8007a80:	bf00      	nop
 8007a82:	3710      	adds	r7, #16
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}
 8007a88:	f8de3f23 	.word	0xf8de3f23

08007a8c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b0a6      	sub	sp, #152	@ 0x98
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8007a94:	2301      	movs	r3, #1
 8007a96:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8007abc:	2301      	movs	r3, #1
 8007abe:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8007adc:	2300      	movs	r3, #0
 8007ade:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8007aee:	2300      	movs	r3, #0
 8007af0:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8007af4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007af8:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8007afa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007afe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8007b00:	2300      	movs	r3, #0
 8007b02:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8007b06:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8007b0a:	4619      	mov	r1, r3
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f7ff fe7f 	bl	8007810 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8007b12:	2301      	movs	r3, #1
 8007b14:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8007b16:	2301      	movs	r3, #1
 8007b18:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8007b20:	2301      	movs	r3, #1
 8007b22:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8007b24:	2300      	movs	r3, #0
 8007b26:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8007b34:	2300      	movs	r3, #0
 8007b36:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8007b42:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007b46:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8007b48:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007b4c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8007b4e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007b52:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8007b54:	2301      	movs	r3, #1
 8007b56:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8007b62:	f107 0308 	add.w	r3, r7, #8
 8007b66:	4619      	mov	r1, r3
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f7ff ff05 	bl	8007978 <ETH_SetDMAConfig>
}
 8007b6e:	bf00      	nop
 8007b70:	3798      	adds	r7, #152	@ 0x98
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}
	...

08007b78 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b087      	sub	sp, #28
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	60b9      	str	r1, [r7, #8]
 8007b82:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	3305      	adds	r3, #5
 8007b88:	781b      	ldrb	r3, [r3, #0]
 8007b8a:	021b      	lsls	r3, r3, #8
 8007b8c:	687a      	ldr	r2, [r7, #4]
 8007b8e:	3204      	adds	r2, #4
 8007b90:	7812      	ldrb	r2, [r2, #0]
 8007b92:	4313      	orrs	r3, r2
 8007b94:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8007b96:	68ba      	ldr	r2, [r7, #8]
 8007b98:	4b11      	ldr	r3, [pc, #68]	@ (8007be0 <ETH_MACAddressConfig+0x68>)
 8007b9a:	4413      	add	r3, r2
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	3303      	adds	r3, #3
 8007ba6:	781b      	ldrb	r3, [r3, #0]
 8007ba8:	061a      	lsls	r2, r3, #24
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	3302      	adds	r3, #2
 8007bae:	781b      	ldrb	r3, [r3, #0]
 8007bb0:	041b      	lsls	r3, r3, #16
 8007bb2:	431a      	orrs	r2, r3
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	3301      	adds	r3, #1
 8007bb8:	781b      	ldrb	r3, [r3, #0]
 8007bba:	021b      	lsls	r3, r3, #8
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	7812      	ldrb	r2, [r2, #0]
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8007bc6:	68ba      	ldr	r2, [r7, #8]
 8007bc8:	4b06      	ldr	r3, [pc, #24]	@ (8007be4 <ETH_MACAddressConfig+0x6c>)
 8007bca:	4413      	add	r3, r2
 8007bcc:	461a      	mov	r2, r3
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	6013      	str	r3, [r2, #0]
}
 8007bd2:	bf00      	nop
 8007bd4:	371c      	adds	r7, #28
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bdc:	4770      	bx	lr
 8007bde:	bf00      	nop
 8007be0:	40028040 	.word	0x40028040
 8007be4:	40028044 	.word	0x40028044

08007be8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b085      	sub	sp, #20
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	60fb      	str	r3, [r7, #12]
 8007bf4:	e03e      	b.n	8007c74 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	68d9      	ldr	r1, [r3, #12]
 8007bfa:	68fa      	ldr	r2, [r7, #12]
 8007bfc:	4613      	mov	r3, r2
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	4413      	add	r3, r2
 8007c02:	00db      	lsls	r3, r3, #3
 8007c04:	440b      	add	r3, r1
 8007c06:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	2200      	movs	r2, #0
 8007c12:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	2200      	movs	r2, #0
 8007c18:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8007c20:	68b9      	ldr	r1, [r7, #8]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	68fa      	ldr	r2, [r7, #12]
 8007c26:	3206      	adds	r2, #6
 8007c28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2b02      	cmp	r3, #2
 8007c3c:	d80c      	bhi.n	8007c58 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	68d9      	ldr	r1, [r3, #12]
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	1c5a      	adds	r2, r3, #1
 8007c46:	4613      	mov	r3, r2
 8007c48:	009b      	lsls	r3, r3, #2
 8007c4a:	4413      	add	r3, r2
 8007c4c:	00db      	lsls	r3, r3, #3
 8007c4e:	440b      	add	r3, r1
 8007c50:	461a      	mov	r2, r3
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	60da      	str	r2, [r3, #12]
 8007c56:	e004      	b.n	8007c62 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	68db      	ldr	r3, [r3, #12]
 8007c5c:	461a      	mov	r2, r3
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	3301      	adds	r3, #1
 8007c72:	60fb      	str	r3, [r7, #12]
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2b03      	cmp	r3, #3
 8007c78:	d9bd      	bls.n	8007bf6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	68da      	ldr	r2, [r3, #12]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c8c:	611a      	str	r2, [r3, #16]
}
 8007c8e:	bf00      	nop
 8007c90:	3714      	adds	r7, #20
 8007c92:	46bd      	mov	sp, r7
 8007c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c98:	4770      	bx	lr

08007c9a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8007c9a:	b480      	push	{r7}
 8007c9c:	b085      	sub	sp, #20
 8007c9e:	af00      	add	r7, sp, #0
 8007ca0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	60fb      	str	r3, [r7, #12]
 8007ca6:	e048      	b.n	8007d3a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6919      	ldr	r1, [r3, #16]
 8007cac:	68fa      	ldr	r2, [r7, #12]
 8007cae:	4613      	mov	r3, r2
 8007cb0:	009b      	lsls	r3, r3, #2
 8007cb2:	4413      	add	r3, r2
 8007cb4:	00db      	lsls	r3, r3, #3
 8007cb6:	440b      	add	r3, r1
 8007cb8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007ce4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	695b      	ldr	r3, [r3, #20]
 8007cea:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8007cfe:	68b9      	ldr	r1, [r7, #8]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	68fa      	ldr	r2, [r7, #12]
 8007d04:	3212      	adds	r2, #18
 8007d06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2b02      	cmp	r3, #2
 8007d0e:	d80c      	bhi.n	8007d2a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6919      	ldr	r1, [r3, #16]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	1c5a      	adds	r2, r3, #1
 8007d18:	4613      	mov	r3, r2
 8007d1a:	009b      	lsls	r3, r3, #2
 8007d1c:	4413      	add	r3, r2
 8007d1e:	00db      	lsls	r3, r3, #3
 8007d20:	440b      	add	r3, r1
 8007d22:	461a      	mov	r2, r3
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	60da      	str	r2, [r3, #12]
 8007d28:	e004      	b.n	8007d34 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	691b      	ldr	r3, [r3, #16]
 8007d2e:	461a      	mov	r2, r3
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	3301      	adds	r3, #1
 8007d38:	60fb      	str	r3, [r7, #12]
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2b03      	cmp	r3, #3
 8007d3e:	d9b3      	bls.n	8007ca8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2200      	movs	r2, #0
 8007d44:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2200      	movs	r2, #0
 8007d4a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	691a      	ldr	r2, [r3, #16]
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d6a:	60da      	str	r2, [r3, #12]
}
 8007d6c:	bf00      	nop
 8007d6e:	3714      	adds	r7, #20
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr

08007d78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b089      	sub	sp, #36	@ 0x24
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8007d82:	2300      	movs	r3, #0
 8007d84:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8007d86:	2300      	movs	r3, #0
 8007d88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8007d92:	2300      	movs	r3, #0
 8007d94:	61fb      	str	r3, [r7, #28]
 8007d96:	e175      	b.n	8008084 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007d98:	2201      	movs	r2, #1
 8007d9a:	69fb      	ldr	r3, [r7, #28]
 8007d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8007da0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	697a      	ldr	r2, [r7, #20]
 8007da8:	4013      	ands	r3, r2
 8007daa:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8007dac:	693a      	ldr	r2, [r7, #16]
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	429a      	cmp	r2, r3
 8007db2:	f040 8164 	bne.w	800807e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	f003 0303 	and.w	r3, r3, #3
 8007dbe:	2b01      	cmp	r3, #1
 8007dc0:	d005      	beq.n	8007dce <HAL_GPIO_Init+0x56>
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	f003 0303 	and.w	r3, r3, #3
 8007dca:	2b02      	cmp	r3, #2
 8007dcc:	d130      	bne.n	8007e30 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007dd4:	69fb      	ldr	r3, [r7, #28]
 8007dd6:	005b      	lsls	r3, r3, #1
 8007dd8:	2203      	movs	r2, #3
 8007dda:	fa02 f303 	lsl.w	r3, r2, r3
 8007dde:	43db      	mvns	r3, r3
 8007de0:	69ba      	ldr	r2, [r7, #24]
 8007de2:	4013      	ands	r3, r2
 8007de4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	68da      	ldr	r2, [r3, #12]
 8007dea:	69fb      	ldr	r3, [r7, #28]
 8007dec:	005b      	lsls	r3, r3, #1
 8007dee:	fa02 f303 	lsl.w	r3, r2, r3
 8007df2:	69ba      	ldr	r2, [r7, #24]
 8007df4:	4313      	orrs	r3, r2
 8007df6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	69ba      	ldr	r2, [r7, #24]
 8007dfc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	685b      	ldr	r3, [r3, #4]
 8007e02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007e04:	2201      	movs	r2, #1
 8007e06:	69fb      	ldr	r3, [r7, #28]
 8007e08:	fa02 f303 	lsl.w	r3, r2, r3
 8007e0c:	43db      	mvns	r3, r3
 8007e0e:	69ba      	ldr	r2, [r7, #24]
 8007e10:	4013      	ands	r3, r2
 8007e12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	091b      	lsrs	r3, r3, #4
 8007e1a:	f003 0201 	and.w	r2, r3, #1
 8007e1e:	69fb      	ldr	r3, [r7, #28]
 8007e20:	fa02 f303 	lsl.w	r3, r2, r3
 8007e24:	69ba      	ldr	r2, [r7, #24]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	69ba      	ldr	r2, [r7, #24]
 8007e2e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	f003 0303 	and.w	r3, r3, #3
 8007e38:	2b03      	cmp	r3, #3
 8007e3a:	d017      	beq.n	8007e6c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	68db      	ldr	r3, [r3, #12]
 8007e40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007e42:	69fb      	ldr	r3, [r7, #28]
 8007e44:	005b      	lsls	r3, r3, #1
 8007e46:	2203      	movs	r2, #3
 8007e48:	fa02 f303 	lsl.w	r3, r2, r3
 8007e4c:	43db      	mvns	r3, r3
 8007e4e:	69ba      	ldr	r2, [r7, #24]
 8007e50:	4013      	ands	r3, r2
 8007e52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	689a      	ldr	r2, [r3, #8]
 8007e58:	69fb      	ldr	r3, [r7, #28]
 8007e5a:	005b      	lsls	r3, r3, #1
 8007e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e60:	69ba      	ldr	r2, [r7, #24]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	69ba      	ldr	r2, [r7, #24]
 8007e6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	685b      	ldr	r3, [r3, #4]
 8007e70:	f003 0303 	and.w	r3, r3, #3
 8007e74:	2b02      	cmp	r3, #2
 8007e76:	d123      	bne.n	8007ec0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8007e78:	69fb      	ldr	r3, [r7, #28]
 8007e7a:	08da      	lsrs	r2, r3, #3
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	3208      	adds	r2, #8
 8007e80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007e86:	69fb      	ldr	r3, [r7, #28]
 8007e88:	f003 0307 	and.w	r3, r3, #7
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	220f      	movs	r2, #15
 8007e90:	fa02 f303 	lsl.w	r3, r2, r3
 8007e94:	43db      	mvns	r3, r3
 8007e96:	69ba      	ldr	r2, [r7, #24]
 8007e98:	4013      	ands	r3, r2
 8007e9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	691a      	ldr	r2, [r3, #16]
 8007ea0:	69fb      	ldr	r3, [r7, #28]
 8007ea2:	f003 0307 	and.w	r3, r3, #7
 8007ea6:	009b      	lsls	r3, r3, #2
 8007ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8007eac:	69ba      	ldr	r2, [r7, #24]
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8007eb2:	69fb      	ldr	r3, [r7, #28]
 8007eb4:	08da      	lsrs	r2, r3, #3
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	3208      	adds	r2, #8
 8007eba:	69b9      	ldr	r1, [r7, #24]
 8007ebc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007ec6:	69fb      	ldr	r3, [r7, #28]
 8007ec8:	005b      	lsls	r3, r3, #1
 8007eca:	2203      	movs	r2, #3
 8007ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ed0:	43db      	mvns	r3, r3
 8007ed2:	69ba      	ldr	r2, [r7, #24]
 8007ed4:	4013      	ands	r3, r2
 8007ed6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	f003 0203 	and.w	r2, r3, #3
 8007ee0:	69fb      	ldr	r3, [r7, #28]
 8007ee2:	005b      	lsls	r3, r3, #1
 8007ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ee8:	69ba      	ldr	r2, [r7, #24]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	69ba      	ldr	r2, [r7, #24]
 8007ef2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	685b      	ldr	r3, [r3, #4]
 8007ef8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	f000 80be 	beq.w	800807e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007f02:	4b66      	ldr	r3, [pc, #408]	@ (800809c <HAL_GPIO_Init+0x324>)
 8007f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f06:	4a65      	ldr	r2, [pc, #404]	@ (800809c <HAL_GPIO_Init+0x324>)
 8007f08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007f0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8007f0e:	4b63      	ldr	r3, [pc, #396]	@ (800809c <HAL_GPIO_Init+0x324>)
 8007f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f16:	60fb      	str	r3, [r7, #12]
 8007f18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8007f1a:	4a61      	ldr	r2, [pc, #388]	@ (80080a0 <HAL_GPIO_Init+0x328>)
 8007f1c:	69fb      	ldr	r3, [r7, #28]
 8007f1e:	089b      	lsrs	r3, r3, #2
 8007f20:	3302      	adds	r3, #2
 8007f22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007f28:	69fb      	ldr	r3, [r7, #28]
 8007f2a:	f003 0303 	and.w	r3, r3, #3
 8007f2e:	009b      	lsls	r3, r3, #2
 8007f30:	220f      	movs	r2, #15
 8007f32:	fa02 f303 	lsl.w	r3, r2, r3
 8007f36:	43db      	mvns	r3, r3
 8007f38:	69ba      	ldr	r2, [r7, #24]
 8007f3a:	4013      	ands	r3, r2
 8007f3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	4a58      	ldr	r2, [pc, #352]	@ (80080a4 <HAL_GPIO_Init+0x32c>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d037      	beq.n	8007fb6 <HAL_GPIO_Init+0x23e>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	4a57      	ldr	r2, [pc, #348]	@ (80080a8 <HAL_GPIO_Init+0x330>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d031      	beq.n	8007fb2 <HAL_GPIO_Init+0x23a>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	4a56      	ldr	r2, [pc, #344]	@ (80080ac <HAL_GPIO_Init+0x334>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d02b      	beq.n	8007fae <HAL_GPIO_Init+0x236>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	4a55      	ldr	r2, [pc, #340]	@ (80080b0 <HAL_GPIO_Init+0x338>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d025      	beq.n	8007faa <HAL_GPIO_Init+0x232>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	4a54      	ldr	r2, [pc, #336]	@ (80080b4 <HAL_GPIO_Init+0x33c>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d01f      	beq.n	8007fa6 <HAL_GPIO_Init+0x22e>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	4a53      	ldr	r2, [pc, #332]	@ (80080b8 <HAL_GPIO_Init+0x340>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d019      	beq.n	8007fa2 <HAL_GPIO_Init+0x22a>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	4a52      	ldr	r2, [pc, #328]	@ (80080bc <HAL_GPIO_Init+0x344>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d013      	beq.n	8007f9e <HAL_GPIO_Init+0x226>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	4a51      	ldr	r2, [pc, #324]	@ (80080c0 <HAL_GPIO_Init+0x348>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d00d      	beq.n	8007f9a <HAL_GPIO_Init+0x222>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	4a50      	ldr	r2, [pc, #320]	@ (80080c4 <HAL_GPIO_Init+0x34c>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d007      	beq.n	8007f96 <HAL_GPIO_Init+0x21e>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	4a4f      	ldr	r2, [pc, #316]	@ (80080c8 <HAL_GPIO_Init+0x350>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d101      	bne.n	8007f92 <HAL_GPIO_Init+0x21a>
 8007f8e:	2309      	movs	r3, #9
 8007f90:	e012      	b.n	8007fb8 <HAL_GPIO_Init+0x240>
 8007f92:	230a      	movs	r3, #10
 8007f94:	e010      	b.n	8007fb8 <HAL_GPIO_Init+0x240>
 8007f96:	2308      	movs	r3, #8
 8007f98:	e00e      	b.n	8007fb8 <HAL_GPIO_Init+0x240>
 8007f9a:	2307      	movs	r3, #7
 8007f9c:	e00c      	b.n	8007fb8 <HAL_GPIO_Init+0x240>
 8007f9e:	2306      	movs	r3, #6
 8007fa0:	e00a      	b.n	8007fb8 <HAL_GPIO_Init+0x240>
 8007fa2:	2305      	movs	r3, #5
 8007fa4:	e008      	b.n	8007fb8 <HAL_GPIO_Init+0x240>
 8007fa6:	2304      	movs	r3, #4
 8007fa8:	e006      	b.n	8007fb8 <HAL_GPIO_Init+0x240>
 8007faa:	2303      	movs	r3, #3
 8007fac:	e004      	b.n	8007fb8 <HAL_GPIO_Init+0x240>
 8007fae:	2302      	movs	r3, #2
 8007fb0:	e002      	b.n	8007fb8 <HAL_GPIO_Init+0x240>
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	e000      	b.n	8007fb8 <HAL_GPIO_Init+0x240>
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	69fa      	ldr	r2, [r7, #28]
 8007fba:	f002 0203 	and.w	r2, r2, #3
 8007fbe:	0092      	lsls	r2, r2, #2
 8007fc0:	4093      	lsls	r3, r2
 8007fc2:	69ba      	ldr	r2, [r7, #24]
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007fc8:	4935      	ldr	r1, [pc, #212]	@ (80080a0 <HAL_GPIO_Init+0x328>)
 8007fca:	69fb      	ldr	r3, [r7, #28]
 8007fcc:	089b      	lsrs	r3, r3, #2
 8007fce:	3302      	adds	r3, #2
 8007fd0:	69ba      	ldr	r2, [r7, #24]
 8007fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007fd6:	4b3d      	ldr	r3, [pc, #244]	@ (80080cc <HAL_GPIO_Init+0x354>)
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	43db      	mvns	r3, r3
 8007fe0:	69ba      	ldr	r2, [r7, #24]
 8007fe2:	4013      	ands	r3, r2
 8007fe4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d003      	beq.n	8007ffa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8007ff2:	69ba      	ldr	r2, [r7, #24]
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007ffa:	4a34      	ldr	r2, [pc, #208]	@ (80080cc <HAL_GPIO_Init+0x354>)
 8007ffc:	69bb      	ldr	r3, [r7, #24]
 8007ffe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008000:	4b32      	ldr	r3, [pc, #200]	@ (80080cc <HAL_GPIO_Init+0x354>)
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	43db      	mvns	r3, r3
 800800a:	69ba      	ldr	r2, [r7, #24]
 800800c:	4013      	ands	r3, r2
 800800e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008018:	2b00      	cmp	r3, #0
 800801a:	d003      	beq.n	8008024 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800801c:	69ba      	ldr	r2, [r7, #24]
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	4313      	orrs	r3, r2
 8008022:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008024:	4a29      	ldr	r2, [pc, #164]	@ (80080cc <HAL_GPIO_Init+0x354>)
 8008026:	69bb      	ldr	r3, [r7, #24]
 8008028:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800802a:	4b28      	ldr	r3, [pc, #160]	@ (80080cc <HAL_GPIO_Init+0x354>)
 800802c:	685b      	ldr	r3, [r3, #4]
 800802e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008030:	693b      	ldr	r3, [r7, #16]
 8008032:	43db      	mvns	r3, r3
 8008034:	69ba      	ldr	r2, [r7, #24]
 8008036:	4013      	ands	r3, r2
 8008038:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008042:	2b00      	cmp	r3, #0
 8008044:	d003      	beq.n	800804e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008046:	69ba      	ldr	r2, [r7, #24]
 8008048:	693b      	ldr	r3, [r7, #16]
 800804a:	4313      	orrs	r3, r2
 800804c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800804e:	4a1f      	ldr	r2, [pc, #124]	@ (80080cc <HAL_GPIO_Init+0x354>)
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008054:	4b1d      	ldr	r3, [pc, #116]	@ (80080cc <HAL_GPIO_Init+0x354>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	43db      	mvns	r3, r3
 800805e:	69ba      	ldr	r2, [r7, #24]
 8008060:	4013      	ands	r3, r2
 8008062:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800806c:	2b00      	cmp	r3, #0
 800806e:	d003      	beq.n	8008078 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008070:	69ba      	ldr	r2, [r7, #24]
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	4313      	orrs	r3, r2
 8008076:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008078:	4a14      	ldr	r2, [pc, #80]	@ (80080cc <HAL_GPIO_Init+0x354>)
 800807a:	69bb      	ldr	r3, [r7, #24]
 800807c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800807e:	69fb      	ldr	r3, [r7, #28]
 8008080:	3301      	adds	r3, #1
 8008082:	61fb      	str	r3, [r7, #28]
 8008084:	69fb      	ldr	r3, [r7, #28]
 8008086:	2b0f      	cmp	r3, #15
 8008088:	f67f ae86 	bls.w	8007d98 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800808c:	bf00      	nop
 800808e:	bf00      	nop
 8008090:	3724      	adds	r7, #36	@ 0x24
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr
 800809a:	bf00      	nop
 800809c:	40023800 	.word	0x40023800
 80080a0:	40013800 	.word	0x40013800
 80080a4:	40020000 	.word	0x40020000
 80080a8:	40020400 	.word	0x40020400
 80080ac:	40020800 	.word	0x40020800
 80080b0:	40020c00 	.word	0x40020c00
 80080b4:	40021000 	.word	0x40021000
 80080b8:	40021400 	.word	0x40021400
 80080bc:	40021800 	.word	0x40021800
 80080c0:	40021c00 	.word	0x40021c00
 80080c4:	40022000 	.word	0x40022000
 80080c8:	40022400 	.word	0x40022400
 80080cc:	40013c00 	.word	0x40013c00

080080d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b085      	sub	sp, #20
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
 80080d8:	460b      	mov	r3, r1
 80080da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	691a      	ldr	r2, [r3, #16]
 80080e0:	887b      	ldrh	r3, [r7, #2]
 80080e2:	4013      	ands	r3, r2
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d002      	beq.n	80080ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80080e8:	2301      	movs	r3, #1
 80080ea:	73fb      	strb	r3, [r7, #15]
 80080ec:	e001      	b.n	80080f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80080ee:	2300      	movs	r3, #0
 80080f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80080f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3714      	adds	r7, #20
 80080f8:	46bd      	mov	sp, r7
 80080fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fe:	4770      	bx	lr

08008100 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008100:	b480      	push	{r7}
 8008102:	b083      	sub	sp, #12
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
 8008108:	460b      	mov	r3, r1
 800810a:	807b      	strh	r3, [r7, #2]
 800810c:	4613      	mov	r3, r2
 800810e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008110:	787b      	ldrb	r3, [r7, #1]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d003      	beq.n	800811e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008116:	887a      	ldrh	r2, [r7, #2]
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800811c:	e003      	b.n	8008126 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800811e:	887b      	ldrh	r3, [r7, #2]
 8008120:	041a      	lsls	r2, r3, #16
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	619a      	str	r2, [r3, #24]
}
 8008126:	bf00      	nop
 8008128:	370c      	adds	r7, #12
 800812a:	46bd      	mov	sp, r7
 800812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008130:	4770      	bx	lr

08008132 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8008132:	b580      	push	{r7, lr}
 8008134:	b086      	sub	sp, #24
 8008136:	af00      	add	r7, sp, #0
 8008138:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4618      	mov	r0, r3
 800814a:	f009 f951 	bl	80113f0 <USB_GetMode>
 800814e:	4603      	mov	r3, r0
 8008150:	2b01      	cmp	r3, #1
 8008152:	f040 80fb 	bne.w	800834c <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4618      	mov	r0, r3
 800815c:	f009 f914 	bl	8011388 <USB_ReadInterrupts>
 8008160:	4603      	mov	r3, r0
 8008162:	2b00      	cmp	r3, #0
 8008164:	f000 80f1 	beq.w	800834a <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4618      	mov	r0, r3
 800816e:	f009 f90b 	bl	8011388 <USB_ReadInterrupts>
 8008172:	4603      	mov	r3, r0
 8008174:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008178:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800817c:	d104      	bne.n	8008188 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8008186:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4618      	mov	r0, r3
 800818e:	f009 f8fb 	bl	8011388 <USB_ReadInterrupts>
 8008192:	4603      	mov	r3, r0
 8008194:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008198:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800819c:	d104      	bne.n	80081a8 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80081a6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4618      	mov	r0, r3
 80081ae:	f009 f8eb 	bl	8011388 <USB_ReadInterrupts>
 80081b2:	4603      	mov	r3, r0
 80081b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80081b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80081bc:	d104      	bne.n	80081c8 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80081c6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4618      	mov	r0, r3
 80081ce:	f009 f8db 	bl	8011388 <USB_ReadInterrupts>
 80081d2:	4603      	mov	r3, r0
 80081d4:	f003 0302 	and.w	r3, r3, #2
 80081d8:	2b02      	cmp	r3, #2
 80081da:	d103      	bne.n	80081e4 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	2202      	movs	r2, #2
 80081e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4618      	mov	r0, r3
 80081ea:	f009 f8cd 	bl	8011388 <USB_ReadInterrupts>
 80081ee:	4603      	mov	r3, r0
 80081f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081f8:	d120      	bne.n	800823c <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8008202:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f003 0301 	and.w	r3, r3, #1
 8008210:	2b00      	cmp	r3, #0
 8008212:	d113      	bne.n	800823c <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8008214:	2110      	movs	r1, #16
 8008216:	6938      	ldr	r0, [r7, #16]
 8008218:	f008 fffe 	bl	8011218 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800821c:	6938      	ldr	r0, [r7, #16]
 800821e:	f009 f82d 	bl	801127c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	7a5b      	ldrb	r3, [r3, #9]
 8008226:	2b02      	cmp	r3, #2
 8008228:	d105      	bne.n	8008236 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2101      	movs	r1, #1
 8008230:	4618      	mov	r0, r3
 8008232:	f009 f8eb 	bl	801140c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f00e ffd8 	bl	80171ec <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4618      	mov	r0, r3
 8008242:	f009 f8a1 	bl	8011388 <USB_ReadInterrupts>
 8008246:	4603      	mov	r3, r0
 8008248:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800824c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008250:	d102      	bne.n	8008258 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f001 fca1 	bl	8009b9a <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4618      	mov	r0, r3
 800825e:	f009 f893 	bl	8011388 <USB_ReadInterrupts>
 8008262:	4603      	mov	r3, r0
 8008264:	f003 0308 	and.w	r3, r3, #8
 8008268:	2b08      	cmp	r3, #8
 800826a:	d106      	bne.n	800827a <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f00e ffa1 	bl	80171b4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	2208      	movs	r2, #8
 8008278:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4618      	mov	r0, r3
 8008280:	f009 f882 	bl	8011388 <USB_ReadInterrupts>
 8008284:	4603      	mov	r3, r0
 8008286:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800828a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800828e:	d139      	bne.n	8008304 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4618      	mov	r0, r3
 8008296:	f009 f8f6 	bl	8011486 <USB_HC_ReadInterrupt>
 800829a:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800829c:	2300      	movs	r3, #0
 800829e:	617b      	str	r3, [r7, #20]
 80082a0:	e025      	b.n	80082ee <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	f003 030f 	and.w	r3, r3, #15
 80082a8:	68ba      	ldr	r2, [r7, #8]
 80082aa:	fa22 f303 	lsr.w	r3, r2, r3
 80082ae:	f003 0301 	and.w	r3, r3, #1
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d018      	beq.n	80082e8 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	015a      	lsls	r2, r3, #5
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	4413      	add	r3, r2
 80082be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80082c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082cc:	d106      	bne.n	80082dc <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	b2db      	uxtb	r3, r3
 80082d2:	4619      	mov	r1, r3
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f000 f859 	bl	800838c <HCD_HC_IN_IRQHandler>
 80082da:	e005      	b.n	80082e8 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	4619      	mov	r1, r3
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 febb 	bl	800905e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	3301      	adds	r3, #1
 80082ec:	617b      	str	r3, [r7, #20]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	795b      	ldrb	r3, [r3, #5]
 80082f2:	461a      	mov	r2, r3
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d3d3      	bcc.n	80082a2 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008302:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4618      	mov	r0, r3
 800830a:	f009 f83d 	bl	8011388 <USB_ReadInterrupts>
 800830e:	4603      	mov	r3, r0
 8008310:	f003 0310 	and.w	r3, r3, #16
 8008314:	2b10      	cmp	r3, #16
 8008316:	d101      	bne.n	800831c <HAL_HCD_IRQHandler+0x1ea>
 8008318:	2301      	movs	r3, #1
 800831a:	e000      	b.n	800831e <HAL_HCD_IRQHandler+0x1ec>
 800831c:	2300      	movs	r3, #0
 800831e:	2b00      	cmp	r3, #0
 8008320:	d014      	beq.n	800834c <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	699a      	ldr	r2, [r3, #24]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f022 0210 	bic.w	r2, r2, #16
 8008330:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f001 fb52 	bl	80099dc <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	699a      	ldr	r2, [r3, #24]
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f042 0210 	orr.w	r2, r2, #16
 8008346:	619a      	str	r2, [r3, #24]
 8008348:	e000      	b.n	800834c <HAL_HCD_IRQHandler+0x21a>
      return;
 800834a:	bf00      	nop
    }
  }
}
 800834c:	3718      	adds	r7, #24
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}

08008352 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8008352:	b580      	push	{r7, lr}
 8008354:	b082      	sub	sp, #8
 8008356:	af00      	add	r7, sp, #0
 8008358:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8008360:	2b01      	cmp	r3, #1
 8008362:	d101      	bne.n	8008368 <HAL_HCD_Stop+0x16>
 8008364:	2302      	movs	r3, #2
 8008366:	e00d      	b.n	8008384 <HAL_HCD_Stop+0x32>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2201      	movs	r2, #1
 800836c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	4618      	mov	r0, r3
 8008376:	f009 f9b7 	bl	80116e8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8008382:	2300      	movs	r3, #0
}
 8008384:	4618      	mov	r0, r3
 8008386:	3708      	adds	r7, #8
 8008388:	46bd      	mov	sp, r7
 800838a:	bd80      	pop	{r7, pc}

0800838c <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b086      	sub	sp, #24
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	460b      	mov	r3, r1
 8008396:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	78fa      	ldrb	r2, [r7, #3]
 80083a8:	4611      	mov	r1, r2
 80083aa:	4618      	mov	r0, r3
 80083ac:	f008 ffff 	bl	80113ae <USB_ReadChInterrupts>
 80083b0:	4603      	mov	r3, r0
 80083b2:	f003 0304 	and.w	r3, r3, #4
 80083b6:	2b04      	cmp	r3, #4
 80083b8:	d11a      	bne.n	80083f0 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80083ba:	78fb      	ldrb	r3, [r7, #3]
 80083bc:	015a      	lsls	r2, r3, #5
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	4413      	add	r3, r2
 80083c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083c6:	461a      	mov	r2, r3
 80083c8:	2304      	movs	r3, #4
 80083ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80083cc:	78fa      	ldrb	r2, [r7, #3]
 80083ce:	6879      	ldr	r1, [r7, #4]
 80083d0:	4613      	mov	r3, r2
 80083d2:	011b      	lsls	r3, r3, #4
 80083d4:	1a9b      	subs	r3, r3, r2
 80083d6:	009b      	lsls	r3, r3, #2
 80083d8:	440b      	add	r3, r1
 80083da:	334d      	adds	r3, #77	@ 0x4d
 80083dc:	2207      	movs	r2, #7
 80083de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	78fa      	ldrb	r2, [r7, #3]
 80083e6:	4611      	mov	r1, r2
 80083e8:	4618      	mov	r0, r3
 80083ea:	f009 f85d 	bl	80114a8 <USB_HC_Halt>
 80083ee:	e09e      	b.n	800852e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	78fa      	ldrb	r2, [r7, #3]
 80083f6:	4611      	mov	r1, r2
 80083f8:	4618      	mov	r0, r3
 80083fa:	f008 ffd8 	bl	80113ae <USB_ReadChInterrupts>
 80083fe:	4603      	mov	r3, r0
 8008400:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008404:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008408:	d11b      	bne.n	8008442 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800840a:	78fb      	ldrb	r3, [r7, #3]
 800840c:	015a      	lsls	r2, r3, #5
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	4413      	add	r3, r2
 8008412:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008416:	461a      	mov	r2, r3
 8008418:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800841c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800841e:	78fa      	ldrb	r2, [r7, #3]
 8008420:	6879      	ldr	r1, [r7, #4]
 8008422:	4613      	mov	r3, r2
 8008424:	011b      	lsls	r3, r3, #4
 8008426:	1a9b      	subs	r3, r3, r2
 8008428:	009b      	lsls	r3, r3, #2
 800842a:	440b      	add	r3, r1
 800842c:	334d      	adds	r3, #77	@ 0x4d
 800842e:	2208      	movs	r2, #8
 8008430:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	78fa      	ldrb	r2, [r7, #3]
 8008438:	4611      	mov	r1, r2
 800843a:	4618      	mov	r0, r3
 800843c:	f009 f834 	bl	80114a8 <USB_HC_Halt>
 8008440:	e075      	b.n	800852e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	78fa      	ldrb	r2, [r7, #3]
 8008448:	4611      	mov	r1, r2
 800844a:	4618      	mov	r0, r3
 800844c:	f008 ffaf 	bl	80113ae <USB_ReadChInterrupts>
 8008450:	4603      	mov	r3, r0
 8008452:	f003 0308 	and.w	r3, r3, #8
 8008456:	2b08      	cmp	r3, #8
 8008458:	d11a      	bne.n	8008490 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800845a:	78fb      	ldrb	r3, [r7, #3]
 800845c:	015a      	lsls	r2, r3, #5
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	4413      	add	r3, r2
 8008462:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008466:	461a      	mov	r2, r3
 8008468:	2308      	movs	r3, #8
 800846a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800846c:	78fa      	ldrb	r2, [r7, #3]
 800846e:	6879      	ldr	r1, [r7, #4]
 8008470:	4613      	mov	r3, r2
 8008472:	011b      	lsls	r3, r3, #4
 8008474:	1a9b      	subs	r3, r3, r2
 8008476:	009b      	lsls	r3, r3, #2
 8008478:	440b      	add	r3, r1
 800847a:	334d      	adds	r3, #77	@ 0x4d
 800847c:	2206      	movs	r2, #6
 800847e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	78fa      	ldrb	r2, [r7, #3]
 8008486:	4611      	mov	r1, r2
 8008488:	4618      	mov	r0, r3
 800848a:	f009 f80d 	bl	80114a8 <USB_HC_Halt>
 800848e:	e04e      	b.n	800852e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	78fa      	ldrb	r2, [r7, #3]
 8008496:	4611      	mov	r1, r2
 8008498:	4618      	mov	r0, r3
 800849a:	f008 ff88 	bl	80113ae <USB_ReadChInterrupts>
 800849e:	4603      	mov	r3, r0
 80084a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80084a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084a8:	d11b      	bne.n	80084e2 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80084aa:	78fb      	ldrb	r3, [r7, #3]
 80084ac:	015a      	lsls	r2, r3, #5
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	4413      	add	r3, r2
 80084b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084b6:	461a      	mov	r2, r3
 80084b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80084bc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80084be:	78fa      	ldrb	r2, [r7, #3]
 80084c0:	6879      	ldr	r1, [r7, #4]
 80084c2:	4613      	mov	r3, r2
 80084c4:	011b      	lsls	r3, r3, #4
 80084c6:	1a9b      	subs	r3, r3, r2
 80084c8:	009b      	lsls	r3, r3, #2
 80084ca:	440b      	add	r3, r1
 80084cc:	334d      	adds	r3, #77	@ 0x4d
 80084ce:	2209      	movs	r2, #9
 80084d0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	78fa      	ldrb	r2, [r7, #3]
 80084d8:	4611      	mov	r1, r2
 80084da:	4618      	mov	r0, r3
 80084dc:	f008 ffe4 	bl	80114a8 <USB_HC_Halt>
 80084e0:	e025      	b.n	800852e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	78fa      	ldrb	r2, [r7, #3]
 80084e8:	4611      	mov	r1, r2
 80084ea:	4618      	mov	r0, r3
 80084ec:	f008 ff5f 	bl	80113ae <USB_ReadChInterrupts>
 80084f0:	4603      	mov	r3, r0
 80084f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084f6:	2b80      	cmp	r3, #128	@ 0x80
 80084f8:	d119      	bne.n	800852e <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80084fa:	78fb      	ldrb	r3, [r7, #3]
 80084fc:	015a      	lsls	r2, r3, #5
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	4413      	add	r3, r2
 8008502:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008506:	461a      	mov	r2, r3
 8008508:	2380      	movs	r3, #128	@ 0x80
 800850a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800850c:	78fa      	ldrb	r2, [r7, #3]
 800850e:	6879      	ldr	r1, [r7, #4]
 8008510:	4613      	mov	r3, r2
 8008512:	011b      	lsls	r3, r3, #4
 8008514:	1a9b      	subs	r3, r3, r2
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	440b      	add	r3, r1
 800851a:	334d      	adds	r3, #77	@ 0x4d
 800851c:	2207      	movs	r2, #7
 800851e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	78fa      	ldrb	r2, [r7, #3]
 8008526:	4611      	mov	r1, r2
 8008528:	4618      	mov	r0, r3
 800852a:	f008 ffbd 	bl	80114a8 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	78fa      	ldrb	r2, [r7, #3]
 8008534:	4611      	mov	r1, r2
 8008536:	4618      	mov	r0, r3
 8008538:	f008 ff39 	bl	80113ae <USB_ReadChInterrupts>
 800853c:	4603      	mov	r3, r0
 800853e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008542:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008546:	d112      	bne.n	800856e <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	78fa      	ldrb	r2, [r7, #3]
 800854e:	4611      	mov	r1, r2
 8008550:	4618      	mov	r0, r3
 8008552:	f008 ffa9 	bl	80114a8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8008556:	78fb      	ldrb	r3, [r7, #3]
 8008558:	015a      	lsls	r2, r3, #5
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	4413      	add	r3, r2
 800855e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008562:	461a      	mov	r2, r3
 8008564:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008568:	6093      	str	r3, [r2, #8]
 800856a:	f000 bd75 	b.w	8009058 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	78fa      	ldrb	r2, [r7, #3]
 8008574:	4611      	mov	r1, r2
 8008576:	4618      	mov	r0, r3
 8008578:	f008 ff19 	bl	80113ae <USB_ReadChInterrupts>
 800857c:	4603      	mov	r3, r0
 800857e:	f003 0301 	and.w	r3, r3, #1
 8008582:	2b01      	cmp	r3, #1
 8008584:	f040 8128 	bne.w	80087d8 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008588:	78fb      	ldrb	r3, [r7, #3]
 800858a:	015a      	lsls	r2, r3, #5
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	4413      	add	r3, r2
 8008590:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008594:	461a      	mov	r2, r3
 8008596:	2320      	movs	r3, #32
 8008598:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800859a:	78fa      	ldrb	r2, [r7, #3]
 800859c:	6879      	ldr	r1, [r7, #4]
 800859e:	4613      	mov	r3, r2
 80085a0:	011b      	lsls	r3, r3, #4
 80085a2:	1a9b      	subs	r3, r3, r2
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	440b      	add	r3, r1
 80085a8:	331b      	adds	r3, #27
 80085aa:	781b      	ldrb	r3, [r3, #0]
 80085ac:	2b01      	cmp	r3, #1
 80085ae:	d119      	bne.n	80085e4 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80085b0:	78fa      	ldrb	r2, [r7, #3]
 80085b2:	6879      	ldr	r1, [r7, #4]
 80085b4:	4613      	mov	r3, r2
 80085b6:	011b      	lsls	r3, r3, #4
 80085b8:	1a9b      	subs	r3, r3, r2
 80085ba:	009b      	lsls	r3, r3, #2
 80085bc:	440b      	add	r3, r1
 80085be:	331b      	adds	r3, #27
 80085c0:	2200      	movs	r2, #0
 80085c2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80085c4:	78fb      	ldrb	r3, [r7, #3]
 80085c6:	015a      	lsls	r2, r3, #5
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	4413      	add	r3, r2
 80085cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	78fa      	ldrb	r2, [r7, #3]
 80085d4:	0151      	lsls	r1, r2, #5
 80085d6:	693a      	ldr	r2, [r7, #16]
 80085d8:	440a      	add	r2, r1
 80085da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80085de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80085e2:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	799b      	ldrb	r3, [r3, #6]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d01b      	beq.n	8008624 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80085ec:	78fa      	ldrb	r2, [r7, #3]
 80085ee:	6879      	ldr	r1, [r7, #4]
 80085f0:	4613      	mov	r3, r2
 80085f2:	011b      	lsls	r3, r3, #4
 80085f4:	1a9b      	subs	r3, r3, r2
 80085f6:	009b      	lsls	r3, r3, #2
 80085f8:	440b      	add	r3, r1
 80085fa:	3330      	adds	r3, #48	@ 0x30
 80085fc:	6819      	ldr	r1, [r3, #0]
 80085fe:	78fb      	ldrb	r3, [r7, #3]
 8008600:	015a      	lsls	r2, r3, #5
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	4413      	add	r3, r2
 8008606:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800860a:	691b      	ldr	r3, [r3, #16]
 800860c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008610:	78fa      	ldrb	r2, [r7, #3]
 8008612:	1ac9      	subs	r1, r1, r3
 8008614:	6878      	ldr	r0, [r7, #4]
 8008616:	4613      	mov	r3, r2
 8008618:	011b      	lsls	r3, r3, #4
 800861a:	1a9b      	subs	r3, r3, r2
 800861c:	009b      	lsls	r3, r3, #2
 800861e:	4403      	add	r3, r0
 8008620:	3338      	adds	r3, #56	@ 0x38
 8008622:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8008624:	78fa      	ldrb	r2, [r7, #3]
 8008626:	6879      	ldr	r1, [r7, #4]
 8008628:	4613      	mov	r3, r2
 800862a:	011b      	lsls	r3, r3, #4
 800862c:	1a9b      	subs	r3, r3, r2
 800862e:	009b      	lsls	r3, r3, #2
 8008630:	440b      	add	r3, r1
 8008632:	334d      	adds	r3, #77	@ 0x4d
 8008634:	2201      	movs	r2, #1
 8008636:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8008638:	78fa      	ldrb	r2, [r7, #3]
 800863a:	6879      	ldr	r1, [r7, #4]
 800863c:	4613      	mov	r3, r2
 800863e:	011b      	lsls	r3, r3, #4
 8008640:	1a9b      	subs	r3, r3, r2
 8008642:	009b      	lsls	r3, r3, #2
 8008644:	440b      	add	r3, r1
 8008646:	3344      	adds	r3, #68	@ 0x44
 8008648:	2200      	movs	r2, #0
 800864a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800864c:	78fb      	ldrb	r3, [r7, #3]
 800864e:	015a      	lsls	r2, r3, #5
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	4413      	add	r3, r2
 8008654:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008658:	461a      	mov	r2, r3
 800865a:	2301      	movs	r3, #1
 800865c:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800865e:	78fa      	ldrb	r2, [r7, #3]
 8008660:	6879      	ldr	r1, [r7, #4]
 8008662:	4613      	mov	r3, r2
 8008664:	011b      	lsls	r3, r3, #4
 8008666:	1a9b      	subs	r3, r3, r2
 8008668:	009b      	lsls	r3, r3, #2
 800866a:	440b      	add	r3, r1
 800866c:	3326      	adds	r3, #38	@ 0x26
 800866e:	781b      	ldrb	r3, [r3, #0]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d00a      	beq.n	800868a <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008674:	78fa      	ldrb	r2, [r7, #3]
 8008676:	6879      	ldr	r1, [r7, #4]
 8008678:	4613      	mov	r3, r2
 800867a:	011b      	lsls	r3, r3, #4
 800867c:	1a9b      	subs	r3, r3, r2
 800867e:	009b      	lsls	r3, r3, #2
 8008680:	440b      	add	r3, r1
 8008682:	3326      	adds	r3, #38	@ 0x26
 8008684:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008686:	2b02      	cmp	r3, #2
 8008688:	d110      	bne.n	80086ac <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	78fa      	ldrb	r2, [r7, #3]
 8008690:	4611      	mov	r1, r2
 8008692:	4618      	mov	r0, r3
 8008694:	f008 ff08 	bl	80114a8 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008698:	78fb      	ldrb	r3, [r7, #3]
 800869a:	015a      	lsls	r2, r3, #5
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	4413      	add	r3, r2
 80086a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086a4:	461a      	mov	r2, r3
 80086a6:	2310      	movs	r3, #16
 80086a8:	6093      	str	r3, [r2, #8]
 80086aa:	e03d      	b.n	8008728 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80086ac:	78fa      	ldrb	r2, [r7, #3]
 80086ae:	6879      	ldr	r1, [r7, #4]
 80086b0:	4613      	mov	r3, r2
 80086b2:	011b      	lsls	r3, r3, #4
 80086b4:	1a9b      	subs	r3, r3, r2
 80086b6:	009b      	lsls	r3, r3, #2
 80086b8:	440b      	add	r3, r1
 80086ba:	3326      	adds	r3, #38	@ 0x26
 80086bc:	781b      	ldrb	r3, [r3, #0]
 80086be:	2b03      	cmp	r3, #3
 80086c0:	d00a      	beq.n	80086d8 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80086c2:	78fa      	ldrb	r2, [r7, #3]
 80086c4:	6879      	ldr	r1, [r7, #4]
 80086c6:	4613      	mov	r3, r2
 80086c8:	011b      	lsls	r3, r3, #4
 80086ca:	1a9b      	subs	r3, r3, r2
 80086cc:	009b      	lsls	r3, r3, #2
 80086ce:	440b      	add	r3, r1
 80086d0:	3326      	adds	r3, #38	@ 0x26
 80086d2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d127      	bne.n	8008728 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80086d8:	78fb      	ldrb	r3, [r7, #3]
 80086da:	015a      	lsls	r2, r3, #5
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	4413      	add	r3, r2
 80086e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	78fa      	ldrb	r2, [r7, #3]
 80086e8:	0151      	lsls	r1, r2, #5
 80086ea:	693a      	ldr	r2, [r7, #16]
 80086ec:	440a      	add	r2, r1
 80086ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80086f2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80086f6:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80086f8:	78fa      	ldrb	r2, [r7, #3]
 80086fa:	6879      	ldr	r1, [r7, #4]
 80086fc:	4613      	mov	r3, r2
 80086fe:	011b      	lsls	r3, r3, #4
 8008700:	1a9b      	subs	r3, r3, r2
 8008702:	009b      	lsls	r3, r3, #2
 8008704:	440b      	add	r3, r1
 8008706:	334c      	adds	r3, #76	@ 0x4c
 8008708:	2201      	movs	r2, #1
 800870a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800870c:	78fa      	ldrb	r2, [r7, #3]
 800870e:	6879      	ldr	r1, [r7, #4]
 8008710:	4613      	mov	r3, r2
 8008712:	011b      	lsls	r3, r3, #4
 8008714:	1a9b      	subs	r3, r3, r2
 8008716:	009b      	lsls	r3, r3, #2
 8008718:	440b      	add	r3, r1
 800871a:	334c      	adds	r3, #76	@ 0x4c
 800871c:	781a      	ldrb	r2, [r3, #0]
 800871e:	78fb      	ldrb	r3, [r7, #3]
 8008720:	4619      	mov	r1, r3
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f00e fd70 	bl	8017208 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	799b      	ldrb	r3, [r3, #6]
 800872c:	2b01      	cmp	r3, #1
 800872e:	d13b      	bne.n	80087a8 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8008730:	78fa      	ldrb	r2, [r7, #3]
 8008732:	6879      	ldr	r1, [r7, #4]
 8008734:	4613      	mov	r3, r2
 8008736:	011b      	lsls	r3, r3, #4
 8008738:	1a9b      	subs	r3, r3, r2
 800873a:	009b      	lsls	r3, r3, #2
 800873c:	440b      	add	r3, r1
 800873e:	3338      	adds	r3, #56	@ 0x38
 8008740:	6819      	ldr	r1, [r3, #0]
 8008742:	78fa      	ldrb	r2, [r7, #3]
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	4613      	mov	r3, r2
 8008748:	011b      	lsls	r3, r3, #4
 800874a:	1a9b      	subs	r3, r3, r2
 800874c:	009b      	lsls	r3, r3, #2
 800874e:	4403      	add	r3, r0
 8008750:	3328      	adds	r3, #40	@ 0x28
 8008752:	881b      	ldrh	r3, [r3, #0]
 8008754:	440b      	add	r3, r1
 8008756:	1e59      	subs	r1, r3, #1
 8008758:	78fa      	ldrb	r2, [r7, #3]
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	4613      	mov	r3, r2
 800875e:	011b      	lsls	r3, r3, #4
 8008760:	1a9b      	subs	r3, r3, r2
 8008762:	009b      	lsls	r3, r3, #2
 8008764:	4403      	add	r3, r0
 8008766:	3328      	adds	r3, #40	@ 0x28
 8008768:	881b      	ldrh	r3, [r3, #0]
 800876a:	fbb1 f3f3 	udiv	r3, r1, r3
 800876e:	f003 0301 	and.w	r3, r3, #1
 8008772:	2b00      	cmp	r3, #0
 8008774:	f000 8470 	beq.w	8009058 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8008778:	78fa      	ldrb	r2, [r7, #3]
 800877a:	6879      	ldr	r1, [r7, #4]
 800877c:	4613      	mov	r3, r2
 800877e:	011b      	lsls	r3, r3, #4
 8008780:	1a9b      	subs	r3, r3, r2
 8008782:	009b      	lsls	r3, r3, #2
 8008784:	440b      	add	r3, r1
 8008786:	333c      	adds	r3, #60	@ 0x3c
 8008788:	781b      	ldrb	r3, [r3, #0]
 800878a:	78fa      	ldrb	r2, [r7, #3]
 800878c:	f083 0301 	eor.w	r3, r3, #1
 8008790:	b2d8      	uxtb	r0, r3
 8008792:	6879      	ldr	r1, [r7, #4]
 8008794:	4613      	mov	r3, r2
 8008796:	011b      	lsls	r3, r3, #4
 8008798:	1a9b      	subs	r3, r3, r2
 800879a:	009b      	lsls	r3, r3, #2
 800879c:	440b      	add	r3, r1
 800879e:	333c      	adds	r3, #60	@ 0x3c
 80087a0:	4602      	mov	r2, r0
 80087a2:	701a      	strb	r2, [r3, #0]
 80087a4:	f000 bc58 	b.w	8009058 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80087a8:	78fa      	ldrb	r2, [r7, #3]
 80087aa:	6879      	ldr	r1, [r7, #4]
 80087ac:	4613      	mov	r3, r2
 80087ae:	011b      	lsls	r3, r3, #4
 80087b0:	1a9b      	subs	r3, r3, r2
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	440b      	add	r3, r1
 80087b6:	333c      	adds	r3, #60	@ 0x3c
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	78fa      	ldrb	r2, [r7, #3]
 80087bc:	f083 0301 	eor.w	r3, r3, #1
 80087c0:	b2d8      	uxtb	r0, r3
 80087c2:	6879      	ldr	r1, [r7, #4]
 80087c4:	4613      	mov	r3, r2
 80087c6:	011b      	lsls	r3, r3, #4
 80087c8:	1a9b      	subs	r3, r3, r2
 80087ca:	009b      	lsls	r3, r3, #2
 80087cc:	440b      	add	r3, r1
 80087ce:	333c      	adds	r3, #60	@ 0x3c
 80087d0:	4602      	mov	r2, r0
 80087d2:	701a      	strb	r2, [r3, #0]
 80087d4:	f000 bc40 	b.w	8009058 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	78fa      	ldrb	r2, [r7, #3]
 80087de:	4611      	mov	r1, r2
 80087e0:	4618      	mov	r0, r3
 80087e2:	f008 fde4 	bl	80113ae <USB_ReadChInterrupts>
 80087e6:	4603      	mov	r3, r0
 80087e8:	f003 0320 	and.w	r3, r3, #32
 80087ec:	2b20      	cmp	r3, #32
 80087ee:	d131      	bne.n	8008854 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80087f0:	78fb      	ldrb	r3, [r7, #3]
 80087f2:	015a      	lsls	r2, r3, #5
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	4413      	add	r3, r2
 80087f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087fc:	461a      	mov	r2, r3
 80087fe:	2320      	movs	r3, #32
 8008800:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8008802:	78fa      	ldrb	r2, [r7, #3]
 8008804:	6879      	ldr	r1, [r7, #4]
 8008806:	4613      	mov	r3, r2
 8008808:	011b      	lsls	r3, r3, #4
 800880a:	1a9b      	subs	r3, r3, r2
 800880c:	009b      	lsls	r3, r3, #2
 800880e:	440b      	add	r3, r1
 8008810:	331a      	adds	r3, #26
 8008812:	781b      	ldrb	r3, [r3, #0]
 8008814:	2b01      	cmp	r3, #1
 8008816:	f040 841f 	bne.w	8009058 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 800881a:	78fa      	ldrb	r2, [r7, #3]
 800881c:	6879      	ldr	r1, [r7, #4]
 800881e:	4613      	mov	r3, r2
 8008820:	011b      	lsls	r3, r3, #4
 8008822:	1a9b      	subs	r3, r3, r2
 8008824:	009b      	lsls	r3, r3, #2
 8008826:	440b      	add	r3, r1
 8008828:	331b      	adds	r3, #27
 800882a:	2201      	movs	r2, #1
 800882c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800882e:	78fa      	ldrb	r2, [r7, #3]
 8008830:	6879      	ldr	r1, [r7, #4]
 8008832:	4613      	mov	r3, r2
 8008834:	011b      	lsls	r3, r3, #4
 8008836:	1a9b      	subs	r3, r3, r2
 8008838:	009b      	lsls	r3, r3, #2
 800883a:	440b      	add	r3, r1
 800883c:	334d      	adds	r3, #77	@ 0x4d
 800883e:	2203      	movs	r2, #3
 8008840:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	78fa      	ldrb	r2, [r7, #3]
 8008848:	4611      	mov	r1, r2
 800884a:	4618      	mov	r0, r3
 800884c:	f008 fe2c 	bl	80114a8 <USB_HC_Halt>
 8008850:	f000 bc02 	b.w	8009058 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	78fa      	ldrb	r2, [r7, #3]
 800885a:	4611      	mov	r1, r2
 800885c:	4618      	mov	r0, r3
 800885e:	f008 fda6 	bl	80113ae <USB_ReadChInterrupts>
 8008862:	4603      	mov	r3, r0
 8008864:	f003 0302 	and.w	r3, r3, #2
 8008868:	2b02      	cmp	r3, #2
 800886a:	f040 8305 	bne.w	8008e78 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800886e:	78fb      	ldrb	r3, [r7, #3]
 8008870:	015a      	lsls	r2, r3, #5
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	4413      	add	r3, r2
 8008876:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800887a:	461a      	mov	r2, r3
 800887c:	2302      	movs	r3, #2
 800887e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8008880:	78fa      	ldrb	r2, [r7, #3]
 8008882:	6879      	ldr	r1, [r7, #4]
 8008884:	4613      	mov	r3, r2
 8008886:	011b      	lsls	r3, r3, #4
 8008888:	1a9b      	subs	r3, r3, r2
 800888a:	009b      	lsls	r3, r3, #2
 800888c:	440b      	add	r3, r1
 800888e:	334d      	adds	r3, #77	@ 0x4d
 8008890:	781b      	ldrb	r3, [r3, #0]
 8008892:	2b01      	cmp	r3, #1
 8008894:	d114      	bne.n	80088c0 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008896:	78fa      	ldrb	r2, [r7, #3]
 8008898:	6879      	ldr	r1, [r7, #4]
 800889a:	4613      	mov	r3, r2
 800889c:	011b      	lsls	r3, r3, #4
 800889e:	1a9b      	subs	r3, r3, r2
 80088a0:	009b      	lsls	r3, r3, #2
 80088a2:	440b      	add	r3, r1
 80088a4:	334d      	adds	r3, #77	@ 0x4d
 80088a6:	2202      	movs	r2, #2
 80088a8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80088aa:	78fa      	ldrb	r2, [r7, #3]
 80088ac:	6879      	ldr	r1, [r7, #4]
 80088ae:	4613      	mov	r3, r2
 80088b0:	011b      	lsls	r3, r3, #4
 80088b2:	1a9b      	subs	r3, r3, r2
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	440b      	add	r3, r1
 80088b8:	334c      	adds	r3, #76	@ 0x4c
 80088ba:	2201      	movs	r2, #1
 80088bc:	701a      	strb	r2, [r3, #0]
 80088be:	e2cc      	b.n	8008e5a <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80088c0:	78fa      	ldrb	r2, [r7, #3]
 80088c2:	6879      	ldr	r1, [r7, #4]
 80088c4:	4613      	mov	r3, r2
 80088c6:	011b      	lsls	r3, r3, #4
 80088c8:	1a9b      	subs	r3, r3, r2
 80088ca:	009b      	lsls	r3, r3, #2
 80088cc:	440b      	add	r3, r1
 80088ce:	334d      	adds	r3, #77	@ 0x4d
 80088d0:	781b      	ldrb	r3, [r3, #0]
 80088d2:	2b06      	cmp	r3, #6
 80088d4:	d114      	bne.n	8008900 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80088d6:	78fa      	ldrb	r2, [r7, #3]
 80088d8:	6879      	ldr	r1, [r7, #4]
 80088da:	4613      	mov	r3, r2
 80088dc:	011b      	lsls	r3, r3, #4
 80088de:	1a9b      	subs	r3, r3, r2
 80088e0:	009b      	lsls	r3, r3, #2
 80088e2:	440b      	add	r3, r1
 80088e4:	334d      	adds	r3, #77	@ 0x4d
 80088e6:	2202      	movs	r2, #2
 80088e8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80088ea:	78fa      	ldrb	r2, [r7, #3]
 80088ec:	6879      	ldr	r1, [r7, #4]
 80088ee:	4613      	mov	r3, r2
 80088f0:	011b      	lsls	r3, r3, #4
 80088f2:	1a9b      	subs	r3, r3, r2
 80088f4:	009b      	lsls	r3, r3, #2
 80088f6:	440b      	add	r3, r1
 80088f8:	334c      	adds	r3, #76	@ 0x4c
 80088fa:	2205      	movs	r2, #5
 80088fc:	701a      	strb	r2, [r3, #0]
 80088fe:	e2ac      	b.n	8008e5a <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008900:	78fa      	ldrb	r2, [r7, #3]
 8008902:	6879      	ldr	r1, [r7, #4]
 8008904:	4613      	mov	r3, r2
 8008906:	011b      	lsls	r3, r3, #4
 8008908:	1a9b      	subs	r3, r3, r2
 800890a:	009b      	lsls	r3, r3, #2
 800890c:	440b      	add	r3, r1
 800890e:	334d      	adds	r3, #77	@ 0x4d
 8008910:	781b      	ldrb	r3, [r3, #0]
 8008912:	2b07      	cmp	r3, #7
 8008914:	d00b      	beq.n	800892e <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8008916:	78fa      	ldrb	r2, [r7, #3]
 8008918:	6879      	ldr	r1, [r7, #4]
 800891a:	4613      	mov	r3, r2
 800891c:	011b      	lsls	r3, r3, #4
 800891e:	1a9b      	subs	r3, r3, r2
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	440b      	add	r3, r1
 8008924:	334d      	adds	r3, #77	@ 0x4d
 8008926:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008928:	2b09      	cmp	r3, #9
 800892a:	f040 80a6 	bne.w	8008a7a <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800892e:	78fa      	ldrb	r2, [r7, #3]
 8008930:	6879      	ldr	r1, [r7, #4]
 8008932:	4613      	mov	r3, r2
 8008934:	011b      	lsls	r3, r3, #4
 8008936:	1a9b      	subs	r3, r3, r2
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	440b      	add	r3, r1
 800893c:	334d      	adds	r3, #77	@ 0x4d
 800893e:	2202      	movs	r2, #2
 8008940:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008942:	78fa      	ldrb	r2, [r7, #3]
 8008944:	6879      	ldr	r1, [r7, #4]
 8008946:	4613      	mov	r3, r2
 8008948:	011b      	lsls	r3, r3, #4
 800894a:	1a9b      	subs	r3, r3, r2
 800894c:	009b      	lsls	r3, r3, #2
 800894e:	440b      	add	r3, r1
 8008950:	3344      	adds	r3, #68	@ 0x44
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	1c59      	adds	r1, r3, #1
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	4613      	mov	r3, r2
 800895a:	011b      	lsls	r3, r3, #4
 800895c:	1a9b      	subs	r3, r3, r2
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	4403      	add	r3, r0
 8008962:	3344      	adds	r3, #68	@ 0x44
 8008964:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008966:	78fa      	ldrb	r2, [r7, #3]
 8008968:	6879      	ldr	r1, [r7, #4]
 800896a:	4613      	mov	r3, r2
 800896c:	011b      	lsls	r3, r3, #4
 800896e:	1a9b      	subs	r3, r3, r2
 8008970:	009b      	lsls	r3, r3, #2
 8008972:	440b      	add	r3, r1
 8008974:	3344      	adds	r3, #68	@ 0x44
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	2b02      	cmp	r3, #2
 800897a:	d943      	bls.n	8008a04 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800897c:	78fa      	ldrb	r2, [r7, #3]
 800897e:	6879      	ldr	r1, [r7, #4]
 8008980:	4613      	mov	r3, r2
 8008982:	011b      	lsls	r3, r3, #4
 8008984:	1a9b      	subs	r3, r3, r2
 8008986:	009b      	lsls	r3, r3, #2
 8008988:	440b      	add	r3, r1
 800898a:	3344      	adds	r3, #68	@ 0x44
 800898c:	2200      	movs	r2, #0
 800898e:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8008990:	78fa      	ldrb	r2, [r7, #3]
 8008992:	6879      	ldr	r1, [r7, #4]
 8008994:	4613      	mov	r3, r2
 8008996:	011b      	lsls	r3, r3, #4
 8008998:	1a9b      	subs	r3, r3, r2
 800899a:	009b      	lsls	r3, r3, #2
 800899c:	440b      	add	r3, r1
 800899e:	331a      	adds	r3, #26
 80089a0:	781b      	ldrb	r3, [r3, #0]
 80089a2:	2b01      	cmp	r3, #1
 80089a4:	d123      	bne.n	80089ee <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80089a6:	78fa      	ldrb	r2, [r7, #3]
 80089a8:	6879      	ldr	r1, [r7, #4]
 80089aa:	4613      	mov	r3, r2
 80089ac:	011b      	lsls	r3, r3, #4
 80089ae:	1a9b      	subs	r3, r3, r2
 80089b0:	009b      	lsls	r3, r3, #2
 80089b2:	440b      	add	r3, r1
 80089b4:	331b      	adds	r3, #27
 80089b6:	2200      	movs	r2, #0
 80089b8:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80089ba:	78fa      	ldrb	r2, [r7, #3]
 80089bc:	6879      	ldr	r1, [r7, #4]
 80089be:	4613      	mov	r3, r2
 80089c0:	011b      	lsls	r3, r3, #4
 80089c2:	1a9b      	subs	r3, r3, r2
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	440b      	add	r3, r1
 80089c8:	331c      	adds	r3, #28
 80089ca:	2200      	movs	r2, #0
 80089cc:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80089ce:	78fb      	ldrb	r3, [r7, #3]
 80089d0:	015a      	lsls	r2, r3, #5
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	4413      	add	r3, r2
 80089d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	78fa      	ldrb	r2, [r7, #3]
 80089de:	0151      	lsls	r1, r2, #5
 80089e0:	693a      	ldr	r2, [r7, #16]
 80089e2:	440a      	add	r2, r1
 80089e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80089e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80089ec:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80089ee:	78fa      	ldrb	r2, [r7, #3]
 80089f0:	6879      	ldr	r1, [r7, #4]
 80089f2:	4613      	mov	r3, r2
 80089f4:	011b      	lsls	r3, r3, #4
 80089f6:	1a9b      	subs	r3, r3, r2
 80089f8:	009b      	lsls	r3, r3, #2
 80089fa:	440b      	add	r3, r1
 80089fc:	334c      	adds	r3, #76	@ 0x4c
 80089fe:	2204      	movs	r2, #4
 8008a00:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008a02:	e229      	b.n	8008e58 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008a04:	78fa      	ldrb	r2, [r7, #3]
 8008a06:	6879      	ldr	r1, [r7, #4]
 8008a08:	4613      	mov	r3, r2
 8008a0a:	011b      	lsls	r3, r3, #4
 8008a0c:	1a9b      	subs	r3, r3, r2
 8008a0e:	009b      	lsls	r3, r3, #2
 8008a10:	440b      	add	r3, r1
 8008a12:	334c      	adds	r3, #76	@ 0x4c
 8008a14:	2202      	movs	r2, #2
 8008a16:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a18:	78fa      	ldrb	r2, [r7, #3]
 8008a1a:	6879      	ldr	r1, [r7, #4]
 8008a1c:	4613      	mov	r3, r2
 8008a1e:	011b      	lsls	r3, r3, #4
 8008a20:	1a9b      	subs	r3, r3, r2
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	440b      	add	r3, r1
 8008a26:	3326      	adds	r3, #38	@ 0x26
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d00b      	beq.n	8008a46 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008a2e:	78fa      	ldrb	r2, [r7, #3]
 8008a30:	6879      	ldr	r1, [r7, #4]
 8008a32:	4613      	mov	r3, r2
 8008a34:	011b      	lsls	r3, r3, #4
 8008a36:	1a9b      	subs	r3, r3, r2
 8008a38:	009b      	lsls	r3, r3, #2
 8008a3a:	440b      	add	r3, r1
 8008a3c:	3326      	adds	r3, #38	@ 0x26
 8008a3e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a40:	2b02      	cmp	r3, #2
 8008a42:	f040 8209 	bne.w	8008e58 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008a46:	78fb      	ldrb	r3, [r7, #3]
 8008a48:	015a      	lsls	r2, r3, #5
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	4413      	add	r3, r2
 8008a4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008a5c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a64:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008a66:	78fb      	ldrb	r3, [r7, #3]
 8008a68:	015a      	lsls	r2, r3, #5
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	4413      	add	r3, r2
 8008a6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a72:	461a      	mov	r2, r3
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008a78:	e1ee      	b.n	8008e58 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8008a7a:	78fa      	ldrb	r2, [r7, #3]
 8008a7c:	6879      	ldr	r1, [r7, #4]
 8008a7e:	4613      	mov	r3, r2
 8008a80:	011b      	lsls	r3, r3, #4
 8008a82:	1a9b      	subs	r3, r3, r2
 8008a84:	009b      	lsls	r3, r3, #2
 8008a86:	440b      	add	r3, r1
 8008a88:	334d      	adds	r3, #77	@ 0x4d
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	2b05      	cmp	r3, #5
 8008a8e:	f040 80c8 	bne.w	8008c22 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008a92:	78fa      	ldrb	r2, [r7, #3]
 8008a94:	6879      	ldr	r1, [r7, #4]
 8008a96:	4613      	mov	r3, r2
 8008a98:	011b      	lsls	r3, r3, #4
 8008a9a:	1a9b      	subs	r3, r3, r2
 8008a9c:	009b      	lsls	r3, r3, #2
 8008a9e:	440b      	add	r3, r1
 8008aa0:	334d      	adds	r3, #77	@ 0x4d
 8008aa2:	2202      	movs	r2, #2
 8008aa4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008aa6:	78fa      	ldrb	r2, [r7, #3]
 8008aa8:	6879      	ldr	r1, [r7, #4]
 8008aaa:	4613      	mov	r3, r2
 8008aac:	011b      	lsls	r3, r3, #4
 8008aae:	1a9b      	subs	r3, r3, r2
 8008ab0:	009b      	lsls	r3, r3, #2
 8008ab2:	440b      	add	r3, r1
 8008ab4:	331b      	adds	r3, #27
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	f040 81ce 	bne.w	8008e5a <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008abe:	78fa      	ldrb	r2, [r7, #3]
 8008ac0:	6879      	ldr	r1, [r7, #4]
 8008ac2:	4613      	mov	r3, r2
 8008ac4:	011b      	lsls	r3, r3, #4
 8008ac6:	1a9b      	subs	r3, r3, r2
 8008ac8:	009b      	lsls	r3, r3, #2
 8008aca:	440b      	add	r3, r1
 8008acc:	3326      	adds	r3, #38	@ 0x26
 8008ace:	781b      	ldrb	r3, [r3, #0]
 8008ad0:	2b03      	cmp	r3, #3
 8008ad2:	d16b      	bne.n	8008bac <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8008ad4:	78fa      	ldrb	r2, [r7, #3]
 8008ad6:	6879      	ldr	r1, [r7, #4]
 8008ad8:	4613      	mov	r3, r2
 8008ada:	011b      	lsls	r3, r3, #4
 8008adc:	1a9b      	subs	r3, r3, r2
 8008ade:	009b      	lsls	r3, r3, #2
 8008ae0:	440b      	add	r3, r1
 8008ae2:	3348      	adds	r3, #72	@ 0x48
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	1c59      	adds	r1, r3, #1
 8008ae8:	6878      	ldr	r0, [r7, #4]
 8008aea:	4613      	mov	r3, r2
 8008aec:	011b      	lsls	r3, r3, #4
 8008aee:	1a9b      	subs	r3, r3, r2
 8008af0:	009b      	lsls	r3, r3, #2
 8008af2:	4403      	add	r3, r0
 8008af4:	3348      	adds	r3, #72	@ 0x48
 8008af6:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8008af8:	78fa      	ldrb	r2, [r7, #3]
 8008afa:	6879      	ldr	r1, [r7, #4]
 8008afc:	4613      	mov	r3, r2
 8008afe:	011b      	lsls	r3, r3, #4
 8008b00:	1a9b      	subs	r3, r3, r2
 8008b02:	009b      	lsls	r3, r3, #2
 8008b04:	440b      	add	r3, r1
 8008b06:	3348      	adds	r3, #72	@ 0x48
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	2b02      	cmp	r3, #2
 8008b0c:	d943      	bls.n	8008b96 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8008b0e:	78fa      	ldrb	r2, [r7, #3]
 8008b10:	6879      	ldr	r1, [r7, #4]
 8008b12:	4613      	mov	r3, r2
 8008b14:	011b      	lsls	r3, r3, #4
 8008b16:	1a9b      	subs	r3, r3, r2
 8008b18:	009b      	lsls	r3, r3, #2
 8008b1a:	440b      	add	r3, r1
 8008b1c:	3348      	adds	r3, #72	@ 0x48
 8008b1e:	2200      	movs	r2, #0
 8008b20:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8008b22:	78fa      	ldrb	r2, [r7, #3]
 8008b24:	6879      	ldr	r1, [r7, #4]
 8008b26:	4613      	mov	r3, r2
 8008b28:	011b      	lsls	r3, r3, #4
 8008b2a:	1a9b      	subs	r3, r3, r2
 8008b2c:	009b      	lsls	r3, r3, #2
 8008b2e:	440b      	add	r3, r1
 8008b30:	331b      	adds	r3, #27
 8008b32:	2200      	movs	r2, #0
 8008b34:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8008b36:	78fa      	ldrb	r2, [r7, #3]
 8008b38:	6879      	ldr	r1, [r7, #4]
 8008b3a:	4613      	mov	r3, r2
 8008b3c:	011b      	lsls	r3, r3, #4
 8008b3e:	1a9b      	subs	r3, r3, r2
 8008b40:	009b      	lsls	r3, r3, #2
 8008b42:	440b      	add	r3, r1
 8008b44:	3344      	adds	r3, #68	@ 0x44
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	2b02      	cmp	r3, #2
 8008b4a:	d809      	bhi.n	8008b60 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8008b4c:	78fa      	ldrb	r2, [r7, #3]
 8008b4e:	6879      	ldr	r1, [r7, #4]
 8008b50:	4613      	mov	r3, r2
 8008b52:	011b      	lsls	r3, r3, #4
 8008b54:	1a9b      	subs	r3, r3, r2
 8008b56:	009b      	lsls	r3, r3, #2
 8008b58:	440b      	add	r3, r1
 8008b5a:	331c      	adds	r3, #28
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008b60:	78fb      	ldrb	r3, [r7, #3]
 8008b62:	015a      	lsls	r2, r3, #5
 8008b64:	693b      	ldr	r3, [r7, #16]
 8008b66:	4413      	add	r3, r2
 8008b68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b6c:	685b      	ldr	r3, [r3, #4]
 8008b6e:	78fa      	ldrb	r2, [r7, #3]
 8008b70:	0151      	lsls	r1, r2, #5
 8008b72:	693a      	ldr	r2, [r7, #16]
 8008b74:	440a      	add	r2, r1
 8008b76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b7e:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8008b80:	78fa      	ldrb	r2, [r7, #3]
 8008b82:	6879      	ldr	r1, [r7, #4]
 8008b84:	4613      	mov	r3, r2
 8008b86:	011b      	lsls	r3, r3, #4
 8008b88:	1a9b      	subs	r3, r3, r2
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	440b      	add	r3, r1
 8008b8e:	334c      	adds	r3, #76	@ 0x4c
 8008b90:	2204      	movs	r2, #4
 8008b92:	701a      	strb	r2, [r3, #0]
 8008b94:	e014      	b.n	8008bc0 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008b96:	78fa      	ldrb	r2, [r7, #3]
 8008b98:	6879      	ldr	r1, [r7, #4]
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	011b      	lsls	r3, r3, #4
 8008b9e:	1a9b      	subs	r3, r3, r2
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	440b      	add	r3, r1
 8008ba4:	334c      	adds	r3, #76	@ 0x4c
 8008ba6:	2202      	movs	r2, #2
 8008ba8:	701a      	strb	r2, [r3, #0]
 8008baa:	e009      	b.n	8008bc0 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008bac:	78fa      	ldrb	r2, [r7, #3]
 8008bae:	6879      	ldr	r1, [r7, #4]
 8008bb0:	4613      	mov	r3, r2
 8008bb2:	011b      	lsls	r3, r3, #4
 8008bb4:	1a9b      	subs	r3, r3, r2
 8008bb6:	009b      	lsls	r3, r3, #2
 8008bb8:	440b      	add	r3, r1
 8008bba:	334c      	adds	r3, #76	@ 0x4c
 8008bbc:	2202      	movs	r2, #2
 8008bbe:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008bc0:	78fa      	ldrb	r2, [r7, #3]
 8008bc2:	6879      	ldr	r1, [r7, #4]
 8008bc4:	4613      	mov	r3, r2
 8008bc6:	011b      	lsls	r3, r3, #4
 8008bc8:	1a9b      	subs	r3, r3, r2
 8008bca:	009b      	lsls	r3, r3, #2
 8008bcc:	440b      	add	r3, r1
 8008bce:	3326      	adds	r3, #38	@ 0x26
 8008bd0:	781b      	ldrb	r3, [r3, #0]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d00b      	beq.n	8008bee <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008bd6:	78fa      	ldrb	r2, [r7, #3]
 8008bd8:	6879      	ldr	r1, [r7, #4]
 8008bda:	4613      	mov	r3, r2
 8008bdc:	011b      	lsls	r3, r3, #4
 8008bde:	1a9b      	subs	r3, r3, r2
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	440b      	add	r3, r1
 8008be4:	3326      	adds	r3, #38	@ 0x26
 8008be6:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008be8:	2b02      	cmp	r3, #2
 8008bea:	f040 8136 	bne.w	8008e5a <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008bee:	78fb      	ldrb	r3, [r7, #3]
 8008bf0:	015a      	lsls	r2, r3, #5
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	4413      	add	r3, r2
 8008bf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c04:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c0c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008c0e:	78fb      	ldrb	r3, [r7, #3]
 8008c10:	015a      	lsls	r2, r3, #5
 8008c12:	693b      	ldr	r3, [r7, #16]
 8008c14:	4413      	add	r3, r2
 8008c16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c1a:	461a      	mov	r2, r3
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	6013      	str	r3, [r2, #0]
 8008c20:	e11b      	b.n	8008e5a <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8008c22:	78fa      	ldrb	r2, [r7, #3]
 8008c24:	6879      	ldr	r1, [r7, #4]
 8008c26:	4613      	mov	r3, r2
 8008c28:	011b      	lsls	r3, r3, #4
 8008c2a:	1a9b      	subs	r3, r3, r2
 8008c2c:	009b      	lsls	r3, r3, #2
 8008c2e:	440b      	add	r3, r1
 8008c30:	334d      	adds	r3, #77	@ 0x4d
 8008c32:	781b      	ldrb	r3, [r3, #0]
 8008c34:	2b03      	cmp	r3, #3
 8008c36:	f040 8081 	bne.w	8008d3c <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008c3a:	78fa      	ldrb	r2, [r7, #3]
 8008c3c:	6879      	ldr	r1, [r7, #4]
 8008c3e:	4613      	mov	r3, r2
 8008c40:	011b      	lsls	r3, r3, #4
 8008c42:	1a9b      	subs	r3, r3, r2
 8008c44:	009b      	lsls	r3, r3, #2
 8008c46:	440b      	add	r3, r1
 8008c48:	334d      	adds	r3, #77	@ 0x4d
 8008c4a:	2202      	movs	r2, #2
 8008c4c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008c4e:	78fa      	ldrb	r2, [r7, #3]
 8008c50:	6879      	ldr	r1, [r7, #4]
 8008c52:	4613      	mov	r3, r2
 8008c54:	011b      	lsls	r3, r3, #4
 8008c56:	1a9b      	subs	r3, r3, r2
 8008c58:	009b      	lsls	r3, r3, #2
 8008c5a:	440b      	add	r3, r1
 8008c5c:	331b      	adds	r3, #27
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	f040 80fa 	bne.w	8008e5a <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008c66:	78fa      	ldrb	r2, [r7, #3]
 8008c68:	6879      	ldr	r1, [r7, #4]
 8008c6a:	4613      	mov	r3, r2
 8008c6c:	011b      	lsls	r3, r3, #4
 8008c6e:	1a9b      	subs	r3, r3, r2
 8008c70:	009b      	lsls	r3, r3, #2
 8008c72:	440b      	add	r3, r1
 8008c74:	334c      	adds	r3, #76	@ 0x4c
 8008c76:	2202      	movs	r2, #2
 8008c78:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008c7a:	78fb      	ldrb	r3, [r7, #3]
 8008c7c:	015a      	lsls	r2, r3, #5
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	4413      	add	r3, r2
 8008c82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	78fa      	ldrb	r2, [r7, #3]
 8008c8a:	0151      	lsls	r1, r2, #5
 8008c8c:	693a      	ldr	r2, [r7, #16]
 8008c8e:	440a      	add	r2, r1
 8008c90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c98:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008c9a:	78fb      	ldrb	r3, [r7, #3]
 8008c9c:	015a      	lsls	r2, r3, #5
 8008c9e:	693b      	ldr	r3, [r7, #16]
 8008ca0:	4413      	add	r3, r2
 8008ca2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ca6:	68db      	ldr	r3, [r3, #12]
 8008ca8:	78fa      	ldrb	r2, [r7, #3]
 8008caa:	0151      	lsls	r1, r2, #5
 8008cac:	693a      	ldr	r2, [r7, #16]
 8008cae:	440a      	add	r2, r1
 8008cb0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008cb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cb8:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8008cba:	78fb      	ldrb	r3, [r7, #3]
 8008cbc:	015a      	lsls	r2, r3, #5
 8008cbe:	693b      	ldr	r3, [r7, #16]
 8008cc0:	4413      	add	r3, r2
 8008cc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cc6:	68db      	ldr	r3, [r3, #12]
 8008cc8:	78fa      	ldrb	r2, [r7, #3]
 8008cca:	0151      	lsls	r1, r2, #5
 8008ccc:	693a      	ldr	r2, [r7, #16]
 8008cce:	440a      	add	r2, r1
 8008cd0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008cd4:	f023 0320 	bic.w	r3, r3, #32
 8008cd8:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008cda:	78fa      	ldrb	r2, [r7, #3]
 8008cdc:	6879      	ldr	r1, [r7, #4]
 8008cde:	4613      	mov	r3, r2
 8008ce0:	011b      	lsls	r3, r3, #4
 8008ce2:	1a9b      	subs	r3, r3, r2
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	440b      	add	r3, r1
 8008ce8:	3326      	adds	r3, #38	@ 0x26
 8008cea:	781b      	ldrb	r3, [r3, #0]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d00b      	beq.n	8008d08 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008cf0:	78fa      	ldrb	r2, [r7, #3]
 8008cf2:	6879      	ldr	r1, [r7, #4]
 8008cf4:	4613      	mov	r3, r2
 8008cf6:	011b      	lsls	r3, r3, #4
 8008cf8:	1a9b      	subs	r3, r3, r2
 8008cfa:	009b      	lsls	r3, r3, #2
 8008cfc:	440b      	add	r3, r1
 8008cfe:	3326      	adds	r3, #38	@ 0x26
 8008d00:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008d02:	2b02      	cmp	r3, #2
 8008d04:	f040 80a9 	bne.w	8008e5a <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008d08:	78fb      	ldrb	r3, [r7, #3]
 8008d0a:	015a      	lsls	r2, r3, #5
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	4413      	add	r3, r2
 8008d10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008d1e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008d26:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008d28:	78fb      	ldrb	r3, [r7, #3]
 8008d2a:	015a      	lsls	r2, r3, #5
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	4413      	add	r3, r2
 8008d30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d34:	461a      	mov	r2, r3
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	6013      	str	r3, [r2, #0]
 8008d3a:	e08e      	b.n	8008e5a <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8008d3c:	78fa      	ldrb	r2, [r7, #3]
 8008d3e:	6879      	ldr	r1, [r7, #4]
 8008d40:	4613      	mov	r3, r2
 8008d42:	011b      	lsls	r3, r3, #4
 8008d44:	1a9b      	subs	r3, r3, r2
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	440b      	add	r3, r1
 8008d4a:	334d      	adds	r3, #77	@ 0x4d
 8008d4c:	781b      	ldrb	r3, [r3, #0]
 8008d4e:	2b04      	cmp	r3, #4
 8008d50:	d143      	bne.n	8008dda <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008d52:	78fa      	ldrb	r2, [r7, #3]
 8008d54:	6879      	ldr	r1, [r7, #4]
 8008d56:	4613      	mov	r3, r2
 8008d58:	011b      	lsls	r3, r3, #4
 8008d5a:	1a9b      	subs	r3, r3, r2
 8008d5c:	009b      	lsls	r3, r3, #2
 8008d5e:	440b      	add	r3, r1
 8008d60:	334d      	adds	r3, #77	@ 0x4d
 8008d62:	2202      	movs	r2, #2
 8008d64:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008d66:	78fa      	ldrb	r2, [r7, #3]
 8008d68:	6879      	ldr	r1, [r7, #4]
 8008d6a:	4613      	mov	r3, r2
 8008d6c:	011b      	lsls	r3, r3, #4
 8008d6e:	1a9b      	subs	r3, r3, r2
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	440b      	add	r3, r1
 8008d74:	334c      	adds	r3, #76	@ 0x4c
 8008d76:	2202      	movs	r2, #2
 8008d78:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008d7a:	78fa      	ldrb	r2, [r7, #3]
 8008d7c:	6879      	ldr	r1, [r7, #4]
 8008d7e:	4613      	mov	r3, r2
 8008d80:	011b      	lsls	r3, r3, #4
 8008d82:	1a9b      	subs	r3, r3, r2
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	440b      	add	r3, r1
 8008d88:	3326      	adds	r3, #38	@ 0x26
 8008d8a:	781b      	ldrb	r3, [r3, #0]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d00a      	beq.n	8008da6 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008d90:	78fa      	ldrb	r2, [r7, #3]
 8008d92:	6879      	ldr	r1, [r7, #4]
 8008d94:	4613      	mov	r3, r2
 8008d96:	011b      	lsls	r3, r3, #4
 8008d98:	1a9b      	subs	r3, r3, r2
 8008d9a:	009b      	lsls	r3, r3, #2
 8008d9c:	440b      	add	r3, r1
 8008d9e:	3326      	adds	r3, #38	@ 0x26
 8008da0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008da2:	2b02      	cmp	r3, #2
 8008da4:	d159      	bne.n	8008e5a <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8008da6:	78fb      	ldrb	r3, [r7, #3]
 8008da8:	015a      	lsls	r2, r3, #5
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	4413      	add	r3, r2
 8008dae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008dbc:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008dc4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8008dc6:	78fb      	ldrb	r3, [r7, #3]
 8008dc8:	015a      	lsls	r2, r3, #5
 8008dca:	693b      	ldr	r3, [r7, #16]
 8008dcc:	4413      	add	r3, r2
 8008dce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008dd2:	461a      	mov	r2, r3
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	6013      	str	r3, [r2, #0]
 8008dd8:	e03f      	b.n	8008e5a <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8008dda:	78fa      	ldrb	r2, [r7, #3]
 8008ddc:	6879      	ldr	r1, [r7, #4]
 8008dde:	4613      	mov	r3, r2
 8008de0:	011b      	lsls	r3, r3, #4
 8008de2:	1a9b      	subs	r3, r3, r2
 8008de4:	009b      	lsls	r3, r3, #2
 8008de6:	440b      	add	r3, r1
 8008de8:	334d      	adds	r3, #77	@ 0x4d
 8008dea:	781b      	ldrb	r3, [r3, #0]
 8008dec:	2b08      	cmp	r3, #8
 8008dee:	d126      	bne.n	8008e3e <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008df0:	78fa      	ldrb	r2, [r7, #3]
 8008df2:	6879      	ldr	r1, [r7, #4]
 8008df4:	4613      	mov	r3, r2
 8008df6:	011b      	lsls	r3, r3, #4
 8008df8:	1a9b      	subs	r3, r3, r2
 8008dfa:	009b      	lsls	r3, r3, #2
 8008dfc:	440b      	add	r3, r1
 8008dfe:	334d      	adds	r3, #77	@ 0x4d
 8008e00:	2202      	movs	r2, #2
 8008e02:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008e04:	78fa      	ldrb	r2, [r7, #3]
 8008e06:	6879      	ldr	r1, [r7, #4]
 8008e08:	4613      	mov	r3, r2
 8008e0a:	011b      	lsls	r3, r3, #4
 8008e0c:	1a9b      	subs	r3, r3, r2
 8008e0e:	009b      	lsls	r3, r3, #2
 8008e10:	440b      	add	r3, r1
 8008e12:	3344      	adds	r3, #68	@ 0x44
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	1c59      	adds	r1, r3, #1
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	4613      	mov	r3, r2
 8008e1c:	011b      	lsls	r3, r3, #4
 8008e1e:	1a9b      	subs	r3, r3, r2
 8008e20:	009b      	lsls	r3, r3, #2
 8008e22:	4403      	add	r3, r0
 8008e24:	3344      	adds	r3, #68	@ 0x44
 8008e26:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8008e28:	78fa      	ldrb	r2, [r7, #3]
 8008e2a:	6879      	ldr	r1, [r7, #4]
 8008e2c:	4613      	mov	r3, r2
 8008e2e:	011b      	lsls	r3, r3, #4
 8008e30:	1a9b      	subs	r3, r3, r2
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	440b      	add	r3, r1
 8008e36:	334c      	adds	r3, #76	@ 0x4c
 8008e38:	2204      	movs	r2, #4
 8008e3a:	701a      	strb	r2, [r3, #0]
 8008e3c:	e00d      	b.n	8008e5a <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8008e3e:	78fa      	ldrb	r2, [r7, #3]
 8008e40:	6879      	ldr	r1, [r7, #4]
 8008e42:	4613      	mov	r3, r2
 8008e44:	011b      	lsls	r3, r3, #4
 8008e46:	1a9b      	subs	r3, r3, r2
 8008e48:	009b      	lsls	r3, r3, #2
 8008e4a:	440b      	add	r3, r1
 8008e4c:	334d      	adds	r3, #77	@ 0x4d
 8008e4e:	781b      	ldrb	r3, [r3, #0]
 8008e50:	2b02      	cmp	r3, #2
 8008e52:	f000 8100 	beq.w	8009056 <HCD_HC_IN_IRQHandler+0xcca>
 8008e56:	e000      	b.n	8008e5a <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008e58:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008e5a:	78fa      	ldrb	r2, [r7, #3]
 8008e5c:	6879      	ldr	r1, [r7, #4]
 8008e5e:	4613      	mov	r3, r2
 8008e60:	011b      	lsls	r3, r3, #4
 8008e62:	1a9b      	subs	r3, r3, r2
 8008e64:	009b      	lsls	r3, r3, #2
 8008e66:	440b      	add	r3, r1
 8008e68:	334c      	adds	r3, #76	@ 0x4c
 8008e6a:	781a      	ldrb	r2, [r3, #0]
 8008e6c:	78fb      	ldrb	r3, [r7, #3]
 8008e6e:	4619      	mov	r1, r3
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f00e f9c9 	bl	8017208 <HAL_HCD_HC_NotifyURBChange_Callback>
 8008e76:	e0ef      	b.n	8009058 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	78fa      	ldrb	r2, [r7, #3]
 8008e7e:	4611      	mov	r1, r2
 8008e80:	4618      	mov	r0, r3
 8008e82:	f008 fa94 	bl	80113ae <USB_ReadChInterrupts>
 8008e86:	4603      	mov	r3, r0
 8008e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e8c:	2b40      	cmp	r3, #64	@ 0x40
 8008e8e:	d12f      	bne.n	8008ef0 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8008e90:	78fb      	ldrb	r3, [r7, #3]
 8008e92:	015a      	lsls	r2, r3, #5
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	4413      	add	r3, r2
 8008e98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e9c:	461a      	mov	r2, r3
 8008e9e:	2340      	movs	r3, #64	@ 0x40
 8008ea0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8008ea2:	78fa      	ldrb	r2, [r7, #3]
 8008ea4:	6879      	ldr	r1, [r7, #4]
 8008ea6:	4613      	mov	r3, r2
 8008ea8:	011b      	lsls	r3, r3, #4
 8008eaa:	1a9b      	subs	r3, r3, r2
 8008eac:	009b      	lsls	r3, r3, #2
 8008eae:	440b      	add	r3, r1
 8008eb0:	334d      	adds	r3, #77	@ 0x4d
 8008eb2:	2205      	movs	r2, #5
 8008eb4:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8008eb6:	78fa      	ldrb	r2, [r7, #3]
 8008eb8:	6879      	ldr	r1, [r7, #4]
 8008eba:	4613      	mov	r3, r2
 8008ebc:	011b      	lsls	r3, r3, #4
 8008ebe:	1a9b      	subs	r3, r3, r2
 8008ec0:	009b      	lsls	r3, r3, #2
 8008ec2:	440b      	add	r3, r1
 8008ec4:	331a      	adds	r3, #26
 8008ec6:	781b      	ldrb	r3, [r3, #0]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d109      	bne.n	8008ee0 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008ecc:	78fa      	ldrb	r2, [r7, #3]
 8008ece:	6879      	ldr	r1, [r7, #4]
 8008ed0:	4613      	mov	r3, r2
 8008ed2:	011b      	lsls	r3, r3, #4
 8008ed4:	1a9b      	subs	r3, r3, r2
 8008ed6:	009b      	lsls	r3, r3, #2
 8008ed8:	440b      	add	r3, r1
 8008eda:	3344      	adds	r3, #68	@ 0x44
 8008edc:	2200      	movs	r2, #0
 8008ede:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	78fa      	ldrb	r2, [r7, #3]
 8008ee6:	4611      	mov	r1, r2
 8008ee8:	4618      	mov	r0, r3
 8008eea:	f008 fadd 	bl	80114a8 <USB_HC_Halt>
 8008eee:	e0b3      	b.n	8009058 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	78fa      	ldrb	r2, [r7, #3]
 8008ef6:	4611      	mov	r1, r2
 8008ef8:	4618      	mov	r0, r3
 8008efa:	f008 fa58 	bl	80113ae <USB_ReadChInterrupts>
 8008efe:	4603      	mov	r3, r0
 8008f00:	f003 0310 	and.w	r3, r3, #16
 8008f04:	2b10      	cmp	r3, #16
 8008f06:	f040 80a7 	bne.w	8009058 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008f0a:	78fa      	ldrb	r2, [r7, #3]
 8008f0c:	6879      	ldr	r1, [r7, #4]
 8008f0e:	4613      	mov	r3, r2
 8008f10:	011b      	lsls	r3, r3, #4
 8008f12:	1a9b      	subs	r3, r3, r2
 8008f14:	009b      	lsls	r3, r3, #2
 8008f16:	440b      	add	r3, r1
 8008f18:	3326      	adds	r3, #38	@ 0x26
 8008f1a:	781b      	ldrb	r3, [r3, #0]
 8008f1c:	2b03      	cmp	r3, #3
 8008f1e:	d11b      	bne.n	8008f58 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008f20:	78fa      	ldrb	r2, [r7, #3]
 8008f22:	6879      	ldr	r1, [r7, #4]
 8008f24:	4613      	mov	r3, r2
 8008f26:	011b      	lsls	r3, r3, #4
 8008f28:	1a9b      	subs	r3, r3, r2
 8008f2a:	009b      	lsls	r3, r3, #2
 8008f2c:	440b      	add	r3, r1
 8008f2e:	3344      	adds	r3, #68	@ 0x44
 8008f30:	2200      	movs	r2, #0
 8008f32:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8008f34:	78fa      	ldrb	r2, [r7, #3]
 8008f36:	6879      	ldr	r1, [r7, #4]
 8008f38:	4613      	mov	r3, r2
 8008f3a:	011b      	lsls	r3, r3, #4
 8008f3c:	1a9b      	subs	r3, r3, r2
 8008f3e:	009b      	lsls	r3, r3, #2
 8008f40:	440b      	add	r3, r1
 8008f42:	334d      	adds	r3, #77	@ 0x4d
 8008f44:	2204      	movs	r2, #4
 8008f46:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	78fa      	ldrb	r2, [r7, #3]
 8008f4e:	4611      	mov	r1, r2
 8008f50:	4618      	mov	r0, r3
 8008f52:	f008 faa9 	bl	80114a8 <USB_HC_Halt>
 8008f56:	e03f      	b.n	8008fd8 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008f58:	78fa      	ldrb	r2, [r7, #3]
 8008f5a:	6879      	ldr	r1, [r7, #4]
 8008f5c:	4613      	mov	r3, r2
 8008f5e:	011b      	lsls	r3, r3, #4
 8008f60:	1a9b      	subs	r3, r3, r2
 8008f62:	009b      	lsls	r3, r3, #2
 8008f64:	440b      	add	r3, r1
 8008f66:	3326      	adds	r3, #38	@ 0x26
 8008f68:	781b      	ldrb	r3, [r3, #0]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d00a      	beq.n	8008f84 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008f6e:	78fa      	ldrb	r2, [r7, #3]
 8008f70:	6879      	ldr	r1, [r7, #4]
 8008f72:	4613      	mov	r3, r2
 8008f74:	011b      	lsls	r3, r3, #4
 8008f76:	1a9b      	subs	r3, r3, r2
 8008f78:	009b      	lsls	r3, r3, #2
 8008f7a:	440b      	add	r3, r1
 8008f7c:	3326      	adds	r3, #38	@ 0x26
 8008f7e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008f80:	2b02      	cmp	r3, #2
 8008f82:	d129      	bne.n	8008fd8 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008f84:	78fa      	ldrb	r2, [r7, #3]
 8008f86:	6879      	ldr	r1, [r7, #4]
 8008f88:	4613      	mov	r3, r2
 8008f8a:	011b      	lsls	r3, r3, #4
 8008f8c:	1a9b      	subs	r3, r3, r2
 8008f8e:	009b      	lsls	r3, r3, #2
 8008f90:	440b      	add	r3, r1
 8008f92:	3344      	adds	r3, #68	@ 0x44
 8008f94:	2200      	movs	r2, #0
 8008f96:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	799b      	ldrb	r3, [r3, #6]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d00a      	beq.n	8008fb6 <HCD_HC_IN_IRQHandler+0xc2a>
 8008fa0:	78fa      	ldrb	r2, [r7, #3]
 8008fa2:	6879      	ldr	r1, [r7, #4]
 8008fa4:	4613      	mov	r3, r2
 8008fa6:	011b      	lsls	r3, r3, #4
 8008fa8:	1a9b      	subs	r3, r3, r2
 8008faa:	009b      	lsls	r3, r3, #2
 8008fac:	440b      	add	r3, r1
 8008fae:	331b      	adds	r3, #27
 8008fb0:	781b      	ldrb	r3, [r3, #0]
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	d110      	bne.n	8008fd8 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8008fb6:	78fa      	ldrb	r2, [r7, #3]
 8008fb8:	6879      	ldr	r1, [r7, #4]
 8008fba:	4613      	mov	r3, r2
 8008fbc:	011b      	lsls	r3, r3, #4
 8008fbe:	1a9b      	subs	r3, r3, r2
 8008fc0:	009b      	lsls	r3, r3, #2
 8008fc2:	440b      	add	r3, r1
 8008fc4:	334d      	adds	r3, #77	@ 0x4d
 8008fc6:	2204      	movs	r2, #4
 8008fc8:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	78fa      	ldrb	r2, [r7, #3]
 8008fd0:	4611      	mov	r1, r2
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f008 fa68 	bl	80114a8 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8008fd8:	78fa      	ldrb	r2, [r7, #3]
 8008fda:	6879      	ldr	r1, [r7, #4]
 8008fdc:	4613      	mov	r3, r2
 8008fde:	011b      	lsls	r3, r3, #4
 8008fe0:	1a9b      	subs	r3, r3, r2
 8008fe2:	009b      	lsls	r3, r3, #2
 8008fe4:	440b      	add	r3, r1
 8008fe6:	331b      	adds	r3, #27
 8008fe8:	781b      	ldrb	r3, [r3, #0]
 8008fea:	2b01      	cmp	r3, #1
 8008fec:	d129      	bne.n	8009042 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008fee:	78fa      	ldrb	r2, [r7, #3]
 8008ff0:	6879      	ldr	r1, [r7, #4]
 8008ff2:	4613      	mov	r3, r2
 8008ff4:	011b      	lsls	r3, r3, #4
 8008ff6:	1a9b      	subs	r3, r3, r2
 8008ff8:	009b      	lsls	r3, r3, #2
 8008ffa:	440b      	add	r3, r1
 8008ffc:	331b      	adds	r3, #27
 8008ffe:	2200      	movs	r2, #0
 8009000:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009002:	78fb      	ldrb	r3, [r7, #3]
 8009004:	015a      	lsls	r2, r3, #5
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	4413      	add	r3, r2
 800900a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800900e:	685b      	ldr	r3, [r3, #4]
 8009010:	78fa      	ldrb	r2, [r7, #3]
 8009012:	0151      	lsls	r1, r2, #5
 8009014:	693a      	ldr	r2, [r7, #16]
 8009016:	440a      	add	r2, r1
 8009018:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800901c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009020:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8009022:	78fb      	ldrb	r3, [r7, #3]
 8009024:	015a      	lsls	r2, r3, #5
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	4413      	add	r3, r2
 800902a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800902e:	68db      	ldr	r3, [r3, #12]
 8009030:	78fa      	ldrb	r2, [r7, #3]
 8009032:	0151      	lsls	r1, r2, #5
 8009034:	693a      	ldr	r2, [r7, #16]
 8009036:	440a      	add	r2, r1
 8009038:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800903c:	f043 0320 	orr.w	r3, r3, #32
 8009040:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8009042:	78fb      	ldrb	r3, [r7, #3]
 8009044:	015a      	lsls	r2, r3, #5
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	4413      	add	r3, r2
 800904a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800904e:	461a      	mov	r2, r3
 8009050:	2310      	movs	r3, #16
 8009052:	6093      	str	r3, [r2, #8]
 8009054:	e000      	b.n	8009058 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8009056:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8009058:	3718      	adds	r7, #24
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}

0800905e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800905e:	b580      	push	{r7, lr}
 8009060:	b086      	sub	sp, #24
 8009062:	af00      	add	r7, sp, #0
 8009064:	6078      	str	r0, [r7, #4]
 8009066:	460b      	mov	r3, r1
 8009068:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	78fa      	ldrb	r2, [r7, #3]
 800907a:	4611      	mov	r1, r2
 800907c:	4618      	mov	r0, r3
 800907e:	f008 f996 	bl	80113ae <USB_ReadChInterrupts>
 8009082:	4603      	mov	r3, r0
 8009084:	f003 0304 	and.w	r3, r3, #4
 8009088:	2b04      	cmp	r3, #4
 800908a:	d11b      	bne.n	80090c4 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800908c:	78fb      	ldrb	r3, [r7, #3]
 800908e:	015a      	lsls	r2, r3, #5
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	4413      	add	r3, r2
 8009094:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009098:	461a      	mov	r2, r3
 800909a:	2304      	movs	r3, #4
 800909c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800909e:	78fa      	ldrb	r2, [r7, #3]
 80090a0:	6879      	ldr	r1, [r7, #4]
 80090a2:	4613      	mov	r3, r2
 80090a4:	011b      	lsls	r3, r3, #4
 80090a6:	1a9b      	subs	r3, r3, r2
 80090a8:	009b      	lsls	r3, r3, #2
 80090aa:	440b      	add	r3, r1
 80090ac:	334d      	adds	r3, #77	@ 0x4d
 80090ae:	2207      	movs	r2, #7
 80090b0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	78fa      	ldrb	r2, [r7, #3]
 80090b8:	4611      	mov	r1, r2
 80090ba:	4618      	mov	r0, r3
 80090bc:	f008 f9f4 	bl	80114a8 <USB_HC_Halt>
 80090c0:	f000 bc89 	b.w	80099d6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	78fa      	ldrb	r2, [r7, #3]
 80090ca:	4611      	mov	r1, r2
 80090cc:	4618      	mov	r0, r3
 80090ce:	f008 f96e 	bl	80113ae <USB_ReadChInterrupts>
 80090d2:	4603      	mov	r3, r0
 80090d4:	f003 0320 	and.w	r3, r3, #32
 80090d8:	2b20      	cmp	r3, #32
 80090da:	f040 8082 	bne.w	80091e2 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80090de:	78fb      	ldrb	r3, [r7, #3]
 80090e0:	015a      	lsls	r2, r3, #5
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	4413      	add	r3, r2
 80090e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090ea:	461a      	mov	r2, r3
 80090ec:	2320      	movs	r3, #32
 80090ee:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80090f0:	78fa      	ldrb	r2, [r7, #3]
 80090f2:	6879      	ldr	r1, [r7, #4]
 80090f4:	4613      	mov	r3, r2
 80090f6:	011b      	lsls	r3, r3, #4
 80090f8:	1a9b      	subs	r3, r3, r2
 80090fa:	009b      	lsls	r3, r3, #2
 80090fc:	440b      	add	r3, r1
 80090fe:	3319      	adds	r3, #25
 8009100:	781b      	ldrb	r3, [r3, #0]
 8009102:	2b01      	cmp	r3, #1
 8009104:	d124      	bne.n	8009150 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8009106:	78fa      	ldrb	r2, [r7, #3]
 8009108:	6879      	ldr	r1, [r7, #4]
 800910a:	4613      	mov	r3, r2
 800910c:	011b      	lsls	r3, r3, #4
 800910e:	1a9b      	subs	r3, r3, r2
 8009110:	009b      	lsls	r3, r3, #2
 8009112:	440b      	add	r3, r1
 8009114:	3319      	adds	r3, #25
 8009116:	2200      	movs	r2, #0
 8009118:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800911a:	78fa      	ldrb	r2, [r7, #3]
 800911c:	6879      	ldr	r1, [r7, #4]
 800911e:	4613      	mov	r3, r2
 8009120:	011b      	lsls	r3, r3, #4
 8009122:	1a9b      	subs	r3, r3, r2
 8009124:	009b      	lsls	r3, r3, #2
 8009126:	440b      	add	r3, r1
 8009128:	334c      	adds	r3, #76	@ 0x4c
 800912a:	2202      	movs	r2, #2
 800912c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800912e:	78fa      	ldrb	r2, [r7, #3]
 8009130:	6879      	ldr	r1, [r7, #4]
 8009132:	4613      	mov	r3, r2
 8009134:	011b      	lsls	r3, r3, #4
 8009136:	1a9b      	subs	r3, r3, r2
 8009138:	009b      	lsls	r3, r3, #2
 800913a:	440b      	add	r3, r1
 800913c:	334d      	adds	r3, #77	@ 0x4d
 800913e:	2203      	movs	r2, #3
 8009140:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	78fa      	ldrb	r2, [r7, #3]
 8009148:	4611      	mov	r1, r2
 800914a:	4618      	mov	r0, r3
 800914c:	f008 f9ac 	bl	80114a8 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8009150:	78fa      	ldrb	r2, [r7, #3]
 8009152:	6879      	ldr	r1, [r7, #4]
 8009154:	4613      	mov	r3, r2
 8009156:	011b      	lsls	r3, r3, #4
 8009158:	1a9b      	subs	r3, r3, r2
 800915a:	009b      	lsls	r3, r3, #2
 800915c:	440b      	add	r3, r1
 800915e:	331a      	adds	r3, #26
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	2b01      	cmp	r3, #1
 8009164:	f040 8437 	bne.w	80099d6 <HCD_HC_OUT_IRQHandler+0x978>
 8009168:	78fa      	ldrb	r2, [r7, #3]
 800916a:	6879      	ldr	r1, [r7, #4]
 800916c:	4613      	mov	r3, r2
 800916e:	011b      	lsls	r3, r3, #4
 8009170:	1a9b      	subs	r3, r3, r2
 8009172:	009b      	lsls	r3, r3, #2
 8009174:	440b      	add	r3, r1
 8009176:	331b      	adds	r3, #27
 8009178:	781b      	ldrb	r3, [r3, #0]
 800917a:	2b00      	cmp	r3, #0
 800917c:	f040 842b 	bne.w	80099d6 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8009180:	78fa      	ldrb	r2, [r7, #3]
 8009182:	6879      	ldr	r1, [r7, #4]
 8009184:	4613      	mov	r3, r2
 8009186:	011b      	lsls	r3, r3, #4
 8009188:	1a9b      	subs	r3, r3, r2
 800918a:	009b      	lsls	r3, r3, #2
 800918c:	440b      	add	r3, r1
 800918e:	3326      	adds	r3, #38	@ 0x26
 8009190:	781b      	ldrb	r3, [r3, #0]
 8009192:	2b01      	cmp	r3, #1
 8009194:	d009      	beq.n	80091aa <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8009196:	78fa      	ldrb	r2, [r7, #3]
 8009198:	6879      	ldr	r1, [r7, #4]
 800919a:	4613      	mov	r3, r2
 800919c:	011b      	lsls	r3, r3, #4
 800919e:	1a9b      	subs	r3, r3, r2
 80091a0:	009b      	lsls	r3, r3, #2
 80091a2:	440b      	add	r3, r1
 80091a4:	331b      	adds	r3, #27
 80091a6:	2201      	movs	r2, #1
 80091a8:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80091aa:	78fa      	ldrb	r2, [r7, #3]
 80091ac:	6879      	ldr	r1, [r7, #4]
 80091ae:	4613      	mov	r3, r2
 80091b0:	011b      	lsls	r3, r3, #4
 80091b2:	1a9b      	subs	r3, r3, r2
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	440b      	add	r3, r1
 80091b8:	334d      	adds	r3, #77	@ 0x4d
 80091ba:	2203      	movs	r2, #3
 80091bc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	78fa      	ldrb	r2, [r7, #3]
 80091c4:	4611      	mov	r1, r2
 80091c6:	4618      	mov	r0, r3
 80091c8:	f008 f96e 	bl	80114a8 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80091cc:	78fa      	ldrb	r2, [r7, #3]
 80091ce:	6879      	ldr	r1, [r7, #4]
 80091d0:	4613      	mov	r3, r2
 80091d2:	011b      	lsls	r3, r3, #4
 80091d4:	1a9b      	subs	r3, r3, r2
 80091d6:	009b      	lsls	r3, r3, #2
 80091d8:	440b      	add	r3, r1
 80091da:	3344      	adds	r3, #68	@ 0x44
 80091dc:	2200      	movs	r2, #0
 80091de:	601a      	str	r2, [r3, #0]
 80091e0:	e3f9      	b.n	80099d6 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	78fa      	ldrb	r2, [r7, #3]
 80091e8:	4611      	mov	r1, r2
 80091ea:	4618      	mov	r0, r3
 80091ec:	f008 f8df 	bl	80113ae <USB_ReadChInterrupts>
 80091f0:	4603      	mov	r3, r0
 80091f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091fa:	d111      	bne.n	8009220 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80091fc:	78fb      	ldrb	r3, [r7, #3]
 80091fe:	015a      	lsls	r2, r3, #5
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	4413      	add	r3, r2
 8009204:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009208:	461a      	mov	r2, r3
 800920a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800920e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	78fa      	ldrb	r2, [r7, #3]
 8009216:	4611      	mov	r1, r2
 8009218:	4618      	mov	r0, r3
 800921a:	f008 f945 	bl	80114a8 <USB_HC_Halt>
 800921e:	e3da      	b.n	80099d6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	78fa      	ldrb	r2, [r7, #3]
 8009226:	4611      	mov	r1, r2
 8009228:	4618      	mov	r0, r3
 800922a:	f008 f8c0 	bl	80113ae <USB_ReadChInterrupts>
 800922e:	4603      	mov	r3, r0
 8009230:	f003 0301 	and.w	r3, r3, #1
 8009234:	2b01      	cmp	r3, #1
 8009236:	d168      	bne.n	800930a <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009238:	78fa      	ldrb	r2, [r7, #3]
 800923a:	6879      	ldr	r1, [r7, #4]
 800923c:	4613      	mov	r3, r2
 800923e:	011b      	lsls	r3, r3, #4
 8009240:	1a9b      	subs	r3, r3, r2
 8009242:	009b      	lsls	r3, r3, #2
 8009244:	440b      	add	r3, r1
 8009246:	3344      	adds	r3, #68	@ 0x44
 8009248:	2200      	movs	r2, #0
 800924a:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	78fa      	ldrb	r2, [r7, #3]
 8009252:	4611      	mov	r1, r2
 8009254:	4618      	mov	r0, r3
 8009256:	f008 f8aa 	bl	80113ae <USB_ReadChInterrupts>
 800925a:	4603      	mov	r3, r0
 800925c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009260:	2b40      	cmp	r3, #64	@ 0x40
 8009262:	d112      	bne.n	800928a <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8009264:	78fa      	ldrb	r2, [r7, #3]
 8009266:	6879      	ldr	r1, [r7, #4]
 8009268:	4613      	mov	r3, r2
 800926a:	011b      	lsls	r3, r3, #4
 800926c:	1a9b      	subs	r3, r3, r2
 800926e:	009b      	lsls	r3, r3, #2
 8009270:	440b      	add	r3, r1
 8009272:	3319      	adds	r3, #25
 8009274:	2201      	movs	r2, #1
 8009276:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009278:	78fb      	ldrb	r3, [r7, #3]
 800927a:	015a      	lsls	r2, r3, #5
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	4413      	add	r3, r2
 8009280:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009284:	461a      	mov	r2, r3
 8009286:	2340      	movs	r3, #64	@ 0x40
 8009288:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 800928a:	78fa      	ldrb	r2, [r7, #3]
 800928c:	6879      	ldr	r1, [r7, #4]
 800928e:	4613      	mov	r3, r2
 8009290:	011b      	lsls	r3, r3, #4
 8009292:	1a9b      	subs	r3, r3, r2
 8009294:	009b      	lsls	r3, r3, #2
 8009296:	440b      	add	r3, r1
 8009298:	331b      	adds	r3, #27
 800929a:	781b      	ldrb	r3, [r3, #0]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d019      	beq.n	80092d4 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80092a0:	78fa      	ldrb	r2, [r7, #3]
 80092a2:	6879      	ldr	r1, [r7, #4]
 80092a4:	4613      	mov	r3, r2
 80092a6:	011b      	lsls	r3, r3, #4
 80092a8:	1a9b      	subs	r3, r3, r2
 80092aa:	009b      	lsls	r3, r3, #2
 80092ac:	440b      	add	r3, r1
 80092ae:	331b      	adds	r3, #27
 80092b0:	2200      	movs	r2, #0
 80092b2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80092b4:	78fb      	ldrb	r3, [r7, #3]
 80092b6:	015a      	lsls	r2, r3, #5
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	4413      	add	r3, r2
 80092bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	78fa      	ldrb	r2, [r7, #3]
 80092c4:	0151      	lsls	r1, r2, #5
 80092c6:	693a      	ldr	r2, [r7, #16]
 80092c8:	440a      	add	r2, r1
 80092ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80092ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80092d2:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80092d4:	78fb      	ldrb	r3, [r7, #3]
 80092d6:	015a      	lsls	r2, r3, #5
 80092d8:	693b      	ldr	r3, [r7, #16]
 80092da:	4413      	add	r3, r2
 80092dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092e0:	461a      	mov	r2, r3
 80092e2:	2301      	movs	r3, #1
 80092e4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80092e6:	78fa      	ldrb	r2, [r7, #3]
 80092e8:	6879      	ldr	r1, [r7, #4]
 80092ea:	4613      	mov	r3, r2
 80092ec:	011b      	lsls	r3, r3, #4
 80092ee:	1a9b      	subs	r3, r3, r2
 80092f0:	009b      	lsls	r3, r3, #2
 80092f2:	440b      	add	r3, r1
 80092f4:	334d      	adds	r3, #77	@ 0x4d
 80092f6:	2201      	movs	r2, #1
 80092f8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	78fa      	ldrb	r2, [r7, #3]
 8009300:	4611      	mov	r1, r2
 8009302:	4618      	mov	r0, r3
 8009304:	f008 f8d0 	bl	80114a8 <USB_HC_Halt>
 8009308:	e365      	b.n	80099d6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	78fa      	ldrb	r2, [r7, #3]
 8009310:	4611      	mov	r1, r2
 8009312:	4618      	mov	r0, r3
 8009314:	f008 f84b 	bl	80113ae <USB_ReadChInterrupts>
 8009318:	4603      	mov	r3, r0
 800931a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800931e:	2b40      	cmp	r3, #64	@ 0x40
 8009320:	d139      	bne.n	8009396 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8009322:	78fa      	ldrb	r2, [r7, #3]
 8009324:	6879      	ldr	r1, [r7, #4]
 8009326:	4613      	mov	r3, r2
 8009328:	011b      	lsls	r3, r3, #4
 800932a:	1a9b      	subs	r3, r3, r2
 800932c:	009b      	lsls	r3, r3, #2
 800932e:	440b      	add	r3, r1
 8009330:	334d      	adds	r3, #77	@ 0x4d
 8009332:	2205      	movs	r2, #5
 8009334:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8009336:	78fa      	ldrb	r2, [r7, #3]
 8009338:	6879      	ldr	r1, [r7, #4]
 800933a:	4613      	mov	r3, r2
 800933c:	011b      	lsls	r3, r3, #4
 800933e:	1a9b      	subs	r3, r3, r2
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	440b      	add	r3, r1
 8009344:	331a      	adds	r3, #26
 8009346:	781b      	ldrb	r3, [r3, #0]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d109      	bne.n	8009360 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800934c:	78fa      	ldrb	r2, [r7, #3]
 800934e:	6879      	ldr	r1, [r7, #4]
 8009350:	4613      	mov	r3, r2
 8009352:	011b      	lsls	r3, r3, #4
 8009354:	1a9b      	subs	r3, r3, r2
 8009356:	009b      	lsls	r3, r3, #2
 8009358:	440b      	add	r3, r1
 800935a:	3319      	adds	r3, #25
 800935c:	2201      	movs	r2, #1
 800935e:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8009360:	78fa      	ldrb	r2, [r7, #3]
 8009362:	6879      	ldr	r1, [r7, #4]
 8009364:	4613      	mov	r3, r2
 8009366:	011b      	lsls	r3, r3, #4
 8009368:	1a9b      	subs	r3, r3, r2
 800936a:	009b      	lsls	r3, r3, #2
 800936c:	440b      	add	r3, r1
 800936e:	3344      	adds	r3, #68	@ 0x44
 8009370:	2200      	movs	r2, #0
 8009372:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	78fa      	ldrb	r2, [r7, #3]
 800937a:	4611      	mov	r1, r2
 800937c:	4618      	mov	r0, r3
 800937e:	f008 f893 	bl	80114a8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009382:	78fb      	ldrb	r3, [r7, #3]
 8009384:	015a      	lsls	r2, r3, #5
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	4413      	add	r3, r2
 800938a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800938e:	461a      	mov	r2, r3
 8009390:	2340      	movs	r3, #64	@ 0x40
 8009392:	6093      	str	r3, [r2, #8]
 8009394:	e31f      	b.n	80099d6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	78fa      	ldrb	r2, [r7, #3]
 800939c:	4611      	mov	r1, r2
 800939e:	4618      	mov	r0, r3
 80093a0:	f008 f805 	bl	80113ae <USB_ReadChInterrupts>
 80093a4:	4603      	mov	r3, r0
 80093a6:	f003 0308 	and.w	r3, r3, #8
 80093aa:	2b08      	cmp	r3, #8
 80093ac:	d11a      	bne.n	80093e4 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80093ae:	78fb      	ldrb	r3, [r7, #3]
 80093b0:	015a      	lsls	r2, r3, #5
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	4413      	add	r3, r2
 80093b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093ba:	461a      	mov	r2, r3
 80093bc:	2308      	movs	r3, #8
 80093be:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80093c0:	78fa      	ldrb	r2, [r7, #3]
 80093c2:	6879      	ldr	r1, [r7, #4]
 80093c4:	4613      	mov	r3, r2
 80093c6:	011b      	lsls	r3, r3, #4
 80093c8:	1a9b      	subs	r3, r3, r2
 80093ca:	009b      	lsls	r3, r3, #2
 80093cc:	440b      	add	r3, r1
 80093ce:	334d      	adds	r3, #77	@ 0x4d
 80093d0:	2206      	movs	r2, #6
 80093d2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	78fa      	ldrb	r2, [r7, #3]
 80093da:	4611      	mov	r1, r2
 80093dc:	4618      	mov	r0, r3
 80093de:	f008 f863 	bl	80114a8 <USB_HC_Halt>
 80093e2:	e2f8      	b.n	80099d6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	78fa      	ldrb	r2, [r7, #3]
 80093ea:	4611      	mov	r1, r2
 80093ec:	4618      	mov	r0, r3
 80093ee:	f007 ffde 	bl	80113ae <USB_ReadChInterrupts>
 80093f2:	4603      	mov	r3, r0
 80093f4:	f003 0310 	and.w	r3, r3, #16
 80093f8:	2b10      	cmp	r3, #16
 80093fa:	d144      	bne.n	8009486 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80093fc:	78fa      	ldrb	r2, [r7, #3]
 80093fe:	6879      	ldr	r1, [r7, #4]
 8009400:	4613      	mov	r3, r2
 8009402:	011b      	lsls	r3, r3, #4
 8009404:	1a9b      	subs	r3, r3, r2
 8009406:	009b      	lsls	r3, r3, #2
 8009408:	440b      	add	r3, r1
 800940a:	3344      	adds	r3, #68	@ 0x44
 800940c:	2200      	movs	r2, #0
 800940e:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8009410:	78fa      	ldrb	r2, [r7, #3]
 8009412:	6879      	ldr	r1, [r7, #4]
 8009414:	4613      	mov	r3, r2
 8009416:	011b      	lsls	r3, r3, #4
 8009418:	1a9b      	subs	r3, r3, r2
 800941a:	009b      	lsls	r3, r3, #2
 800941c:	440b      	add	r3, r1
 800941e:	334d      	adds	r3, #77	@ 0x4d
 8009420:	2204      	movs	r2, #4
 8009422:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8009424:	78fa      	ldrb	r2, [r7, #3]
 8009426:	6879      	ldr	r1, [r7, #4]
 8009428:	4613      	mov	r3, r2
 800942a:	011b      	lsls	r3, r3, #4
 800942c:	1a9b      	subs	r3, r3, r2
 800942e:	009b      	lsls	r3, r3, #2
 8009430:	440b      	add	r3, r1
 8009432:	3319      	adds	r3, #25
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d114      	bne.n	8009464 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800943a:	78fa      	ldrb	r2, [r7, #3]
 800943c:	6879      	ldr	r1, [r7, #4]
 800943e:	4613      	mov	r3, r2
 8009440:	011b      	lsls	r3, r3, #4
 8009442:	1a9b      	subs	r3, r3, r2
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	440b      	add	r3, r1
 8009448:	3318      	adds	r3, #24
 800944a:	781b      	ldrb	r3, [r3, #0]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d109      	bne.n	8009464 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8009450:	78fa      	ldrb	r2, [r7, #3]
 8009452:	6879      	ldr	r1, [r7, #4]
 8009454:	4613      	mov	r3, r2
 8009456:	011b      	lsls	r3, r3, #4
 8009458:	1a9b      	subs	r3, r3, r2
 800945a:	009b      	lsls	r3, r3, #2
 800945c:	440b      	add	r3, r1
 800945e:	3319      	adds	r3, #25
 8009460:	2201      	movs	r2, #1
 8009462:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	78fa      	ldrb	r2, [r7, #3]
 800946a:	4611      	mov	r1, r2
 800946c:	4618      	mov	r0, r3
 800946e:	f008 f81b 	bl	80114a8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8009472:	78fb      	ldrb	r3, [r7, #3]
 8009474:	015a      	lsls	r2, r3, #5
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	4413      	add	r3, r2
 800947a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800947e:	461a      	mov	r2, r3
 8009480:	2310      	movs	r3, #16
 8009482:	6093      	str	r3, [r2, #8]
 8009484:	e2a7      	b.n	80099d6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	78fa      	ldrb	r2, [r7, #3]
 800948c:	4611      	mov	r1, r2
 800948e:	4618      	mov	r0, r3
 8009490:	f007 ff8d 	bl	80113ae <USB_ReadChInterrupts>
 8009494:	4603      	mov	r3, r0
 8009496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800949a:	2b80      	cmp	r3, #128	@ 0x80
 800949c:	f040 8083 	bne.w	80095a6 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	799b      	ldrb	r3, [r3, #6]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d111      	bne.n	80094cc <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80094a8:	78fa      	ldrb	r2, [r7, #3]
 80094aa:	6879      	ldr	r1, [r7, #4]
 80094ac:	4613      	mov	r3, r2
 80094ae:	011b      	lsls	r3, r3, #4
 80094b0:	1a9b      	subs	r3, r3, r2
 80094b2:	009b      	lsls	r3, r3, #2
 80094b4:	440b      	add	r3, r1
 80094b6:	334d      	adds	r3, #77	@ 0x4d
 80094b8:	2207      	movs	r2, #7
 80094ba:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	78fa      	ldrb	r2, [r7, #3]
 80094c2:	4611      	mov	r1, r2
 80094c4:	4618      	mov	r0, r3
 80094c6:	f007 ffef 	bl	80114a8 <USB_HC_Halt>
 80094ca:	e062      	b.n	8009592 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80094cc:	78fa      	ldrb	r2, [r7, #3]
 80094ce:	6879      	ldr	r1, [r7, #4]
 80094d0:	4613      	mov	r3, r2
 80094d2:	011b      	lsls	r3, r3, #4
 80094d4:	1a9b      	subs	r3, r3, r2
 80094d6:	009b      	lsls	r3, r3, #2
 80094d8:	440b      	add	r3, r1
 80094da:	3344      	adds	r3, #68	@ 0x44
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	1c59      	adds	r1, r3, #1
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	4613      	mov	r3, r2
 80094e4:	011b      	lsls	r3, r3, #4
 80094e6:	1a9b      	subs	r3, r3, r2
 80094e8:	009b      	lsls	r3, r3, #2
 80094ea:	4403      	add	r3, r0
 80094ec:	3344      	adds	r3, #68	@ 0x44
 80094ee:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80094f0:	78fa      	ldrb	r2, [r7, #3]
 80094f2:	6879      	ldr	r1, [r7, #4]
 80094f4:	4613      	mov	r3, r2
 80094f6:	011b      	lsls	r3, r3, #4
 80094f8:	1a9b      	subs	r3, r3, r2
 80094fa:	009b      	lsls	r3, r3, #2
 80094fc:	440b      	add	r3, r1
 80094fe:	3344      	adds	r3, #68	@ 0x44
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	2b02      	cmp	r3, #2
 8009504:	d922      	bls.n	800954c <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009506:	78fa      	ldrb	r2, [r7, #3]
 8009508:	6879      	ldr	r1, [r7, #4]
 800950a:	4613      	mov	r3, r2
 800950c:	011b      	lsls	r3, r3, #4
 800950e:	1a9b      	subs	r3, r3, r2
 8009510:	009b      	lsls	r3, r3, #2
 8009512:	440b      	add	r3, r1
 8009514:	3344      	adds	r3, #68	@ 0x44
 8009516:	2200      	movs	r2, #0
 8009518:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800951a:	78fa      	ldrb	r2, [r7, #3]
 800951c:	6879      	ldr	r1, [r7, #4]
 800951e:	4613      	mov	r3, r2
 8009520:	011b      	lsls	r3, r3, #4
 8009522:	1a9b      	subs	r3, r3, r2
 8009524:	009b      	lsls	r3, r3, #2
 8009526:	440b      	add	r3, r1
 8009528:	334c      	adds	r3, #76	@ 0x4c
 800952a:	2204      	movs	r2, #4
 800952c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800952e:	78fa      	ldrb	r2, [r7, #3]
 8009530:	6879      	ldr	r1, [r7, #4]
 8009532:	4613      	mov	r3, r2
 8009534:	011b      	lsls	r3, r3, #4
 8009536:	1a9b      	subs	r3, r3, r2
 8009538:	009b      	lsls	r3, r3, #2
 800953a:	440b      	add	r3, r1
 800953c:	334c      	adds	r3, #76	@ 0x4c
 800953e:	781a      	ldrb	r2, [r3, #0]
 8009540:	78fb      	ldrb	r3, [r7, #3]
 8009542:	4619      	mov	r1, r3
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f00d fe5f 	bl	8017208 <HAL_HCD_HC_NotifyURBChange_Callback>
 800954a:	e022      	b.n	8009592 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800954c:	78fa      	ldrb	r2, [r7, #3]
 800954e:	6879      	ldr	r1, [r7, #4]
 8009550:	4613      	mov	r3, r2
 8009552:	011b      	lsls	r3, r3, #4
 8009554:	1a9b      	subs	r3, r3, r2
 8009556:	009b      	lsls	r3, r3, #2
 8009558:	440b      	add	r3, r1
 800955a:	334c      	adds	r3, #76	@ 0x4c
 800955c:	2202      	movs	r2, #2
 800955e:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009560:	78fb      	ldrb	r3, [r7, #3]
 8009562:	015a      	lsls	r2, r3, #5
 8009564:	693b      	ldr	r3, [r7, #16]
 8009566:	4413      	add	r3, r2
 8009568:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009576:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800957e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009580:	78fb      	ldrb	r3, [r7, #3]
 8009582:	015a      	lsls	r2, r3, #5
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	4413      	add	r3, r2
 8009588:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800958c:	461a      	mov	r2, r3
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8009592:	78fb      	ldrb	r3, [r7, #3]
 8009594:	015a      	lsls	r2, r3, #5
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	4413      	add	r3, r2
 800959a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800959e:	461a      	mov	r2, r3
 80095a0:	2380      	movs	r3, #128	@ 0x80
 80095a2:	6093      	str	r3, [r2, #8]
 80095a4:	e217      	b.n	80099d6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	78fa      	ldrb	r2, [r7, #3]
 80095ac:	4611      	mov	r1, r2
 80095ae:	4618      	mov	r0, r3
 80095b0:	f007 fefd 	bl	80113ae <USB_ReadChInterrupts>
 80095b4:	4603      	mov	r3, r0
 80095b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095be:	d11b      	bne.n	80095f8 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80095c0:	78fa      	ldrb	r2, [r7, #3]
 80095c2:	6879      	ldr	r1, [r7, #4]
 80095c4:	4613      	mov	r3, r2
 80095c6:	011b      	lsls	r3, r3, #4
 80095c8:	1a9b      	subs	r3, r3, r2
 80095ca:	009b      	lsls	r3, r3, #2
 80095cc:	440b      	add	r3, r1
 80095ce:	334d      	adds	r3, #77	@ 0x4d
 80095d0:	2209      	movs	r2, #9
 80095d2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	78fa      	ldrb	r2, [r7, #3]
 80095da:	4611      	mov	r1, r2
 80095dc:	4618      	mov	r0, r3
 80095de:	f007 ff63 	bl	80114a8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80095e2:	78fb      	ldrb	r3, [r7, #3]
 80095e4:	015a      	lsls	r2, r3, #5
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	4413      	add	r3, r2
 80095ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095ee:	461a      	mov	r2, r3
 80095f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80095f4:	6093      	str	r3, [r2, #8]
 80095f6:	e1ee      	b.n	80099d6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	78fa      	ldrb	r2, [r7, #3]
 80095fe:	4611      	mov	r1, r2
 8009600:	4618      	mov	r0, r3
 8009602:	f007 fed4 	bl	80113ae <USB_ReadChInterrupts>
 8009606:	4603      	mov	r3, r0
 8009608:	f003 0302 	and.w	r3, r3, #2
 800960c:	2b02      	cmp	r3, #2
 800960e:	f040 81df 	bne.w	80099d0 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8009612:	78fb      	ldrb	r3, [r7, #3]
 8009614:	015a      	lsls	r2, r3, #5
 8009616:	693b      	ldr	r3, [r7, #16]
 8009618:	4413      	add	r3, r2
 800961a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800961e:	461a      	mov	r2, r3
 8009620:	2302      	movs	r3, #2
 8009622:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8009624:	78fa      	ldrb	r2, [r7, #3]
 8009626:	6879      	ldr	r1, [r7, #4]
 8009628:	4613      	mov	r3, r2
 800962a:	011b      	lsls	r3, r3, #4
 800962c:	1a9b      	subs	r3, r3, r2
 800962e:	009b      	lsls	r3, r3, #2
 8009630:	440b      	add	r3, r1
 8009632:	334d      	adds	r3, #77	@ 0x4d
 8009634:	781b      	ldrb	r3, [r3, #0]
 8009636:	2b01      	cmp	r3, #1
 8009638:	f040 8093 	bne.w	8009762 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800963c:	78fa      	ldrb	r2, [r7, #3]
 800963e:	6879      	ldr	r1, [r7, #4]
 8009640:	4613      	mov	r3, r2
 8009642:	011b      	lsls	r3, r3, #4
 8009644:	1a9b      	subs	r3, r3, r2
 8009646:	009b      	lsls	r3, r3, #2
 8009648:	440b      	add	r3, r1
 800964a:	334d      	adds	r3, #77	@ 0x4d
 800964c:	2202      	movs	r2, #2
 800964e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8009650:	78fa      	ldrb	r2, [r7, #3]
 8009652:	6879      	ldr	r1, [r7, #4]
 8009654:	4613      	mov	r3, r2
 8009656:	011b      	lsls	r3, r3, #4
 8009658:	1a9b      	subs	r3, r3, r2
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	440b      	add	r3, r1
 800965e:	334c      	adds	r3, #76	@ 0x4c
 8009660:	2201      	movs	r2, #1
 8009662:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009664:	78fa      	ldrb	r2, [r7, #3]
 8009666:	6879      	ldr	r1, [r7, #4]
 8009668:	4613      	mov	r3, r2
 800966a:	011b      	lsls	r3, r3, #4
 800966c:	1a9b      	subs	r3, r3, r2
 800966e:	009b      	lsls	r3, r3, #2
 8009670:	440b      	add	r3, r1
 8009672:	3326      	adds	r3, #38	@ 0x26
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	2b02      	cmp	r3, #2
 8009678:	d00b      	beq.n	8009692 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800967a:	78fa      	ldrb	r2, [r7, #3]
 800967c:	6879      	ldr	r1, [r7, #4]
 800967e:	4613      	mov	r3, r2
 8009680:	011b      	lsls	r3, r3, #4
 8009682:	1a9b      	subs	r3, r3, r2
 8009684:	009b      	lsls	r3, r3, #2
 8009686:	440b      	add	r3, r1
 8009688:	3326      	adds	r3, #38	@ 0x26
 800968a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800968c:	2b03      	cmp	r3, #3
 800968e:	f040 8190 	bne.w	80099b2 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	799b      	ldrb	r3, [r3, #6]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d115      	bne.n	80096c6 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800969a:	78fa      	ldrb	r2, [r7, #3]
 800969c:	6879      	ldr	r1, [r7, #4]
 800969e:	4613      	mov	r3, r2
 80096a0:	011b      	lsls	r3, r3, #4
 80096a2:	1a9b      	subs	r3, r3, r2
 80096a4:	009b      	lsls	r3, r3, #2
 80096a6:	440b      	add	r3, r1
 80096a8:	333d      	adds	r3, #61	@ 0x3d
 80096aa:	781b      	ldrb	r3, [r3, #0]
 80096ac:	78fa      	ldrb	r2, [r7, #3]
 80096ae:	f083 0301 	eor.w	r3, r3, #1
 80096b2:	b2d8      	uxtb	r0, r3
 80096b4:	6879      	ldr	r1, [r7, #4]
 80096b6:	4613      	mov	r3, r2
 80096b8:	011b      	lsls	r3, r3, #4
 80096ba:	1a9b      	subs	r3, r3, r2
 80096bc:	009b      	lsls	r3, r3, #2
 80096be:	440b      	add	r3, r1
 80096c0:	333d      	adds	r3, #61	@ 0x3d
 80096c2:	4602      	mov	r2, r0
 80096c4:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	799b      	ldrb	r3, [r3, #6]
 80096ca:	2b01      	cmp	r3, #1
 80096cc:	f040 8171 	bne.w	80099b2 <HCD_HC_OUT_IRQHandler+0x954>
 80096d0:	78fa      	ldrb	r2, [r7, #3]
 80096d2:	6879      	ldr	r1, [r7, #4]
 80096d4:	4613      	mov	r3, r2
 80096d6:	011b      	lsls	r3, r3, #4
 80096d8:	1a9b      	subs	r3, r3, r2
 80096da:	009b      	lsls	r3, r3, #2
 80096dc:	440b      	add	r3, r1
 80096de:	3334      	adds	r3, #52	@ 0x34
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	f000 8165 	beq.w	80099b2 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80096e8:	78fa      	ldrb	r2, [r7, #3]
 80096ea:	6879      	ldr	r1, [r7, #4]
 80096ec:	4613      	mov	r3, r2
 80096ee:	011b      	lsls	r3, r3, #4
 80096f0:	1a9b      	subs	r3, r3, r2
 80096f2:	009b      	lsls	r3, r3, #2
 80096f4:	440b      	add	r3, r1
 80096f6:	3334      	adds	r3, #52	@ 0x34
 80096f8:	6819      	ldr	r1, [r3, #0]
 80096fa:	78fa      	ldrb	r2, [r7, #3]
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	4613      	mov	r3, r2
 8009700:	011b      	lsls	r3, r3, #4
 8009702:	1a9b      	subs	r3, r3, r2
 8009704:	009b      	lsls	r3, r3, #2
 8009706:	4403      	add	r3, r0
 8009708:	3328      	adds	r3, #40	@ 0x28
 800970a:	881b      	ldrh	r3, [r3, #0]
 800970c:	440b      	add	r3, r1
 800970e:	1e59      	subs	r1, r3, #1
 8009710:	78fa      	ldrb	r2, [r7, #3]
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	4613      	mov	r3, r2
 8009716:	011b      	lsls	r3, r3, #4
 8009718:	1a9b      	subs	r3, r3, r2
 800971a:	009b      	lsls	r3, r3, #2
 800971c:	4403      	add	r3, r0
 800971e:	3328      	adds	r3, #40	@ 0x28
 8009720:	881b      	ldrh	r3, [r3, #0]
 8009722:	fbb1 f3f3 	udiv	r3, r1, r3
 8009726:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	f003 0301 	and.w	r3, r3, #1
 800972e:	2b00      	cmp	r3, #0
 8009730:	f000 813f 	beq.w	80099b2 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8009734:	78fa      	ldrb	r2, [r7, #3]
 8009736:	6879      	ldr	r1, [r7, #4]
 8009738:	4613      	mov	r3, r2
 800973a:	011b      	lsls	r3, r3, #4
 800973c:	1a9b      	subs	r3, r3, r2
 800973e:	009b      	lsls	r3, r3, #2
 8009740:	440b      	add	r3, r1
 8009742:	333d      	adds	r3, #61	@ 0x3d
 8009744:	781b      	ldrb	r3, [r3, #0]
 8009746:	78fa      	ldrb	r2, [r7, #3]
 8009748:	f083 0301 	eor.w	r3, r3, #1
 800974c:	b2d8      	uxtb	r0, r3
 800974e:	6879      	ldr	r1, [r7, #4]
 8009750:	4613      	mov	r3, r2
 8009752:	011b      	lsls	r3, r3, #4
 8009754:	1a9b      	subs	r3, r3, r2
 8009756:	009b      	lsls	r3, r3, #2
 8009758:	440b      	add	r3, r1
 800975a:	333d      	adds	r3, #61	@ 0x3d
 800975c:	4602      	mov	r2, r0
 800975e:	701a      	strb	r2, [r3, #0]
 8009760:	e127      	b.n	80099b2 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8009762:	78fa      	ldrb	r2, [r7, #3]
 8009764:	6879      	ldr	r1, [r7, #4]
 8009766:	4613      	mov	r3, r2
 8009768:	011b      	lsls	r3, r3, #4
 800976a:	1a9b      	subs	r3, r3, r2
 800976c:	009b      	lsls	r3, r3, #2
 800976e:	440b      	add	r3, r1
 8009770:	334d      	adds	r3, #77	@ 0x4d
 8009772:	781b      	ldrb	r3, [r3, #0]
 8009774:	2b03      	cmp	r3, #3
 8009776:	d120      	bne.n	80097ba <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009778:	78fa      	ldrb	r2, [r7, #3]
 800977a:	6879      	ldr	r1, [r7, #4]
 800977c:	4613      	mov	r3, r2
 800977e:	011b      	lsls	r3, r3, #4
 8009780:	1a9b      	subs	r3, r3, r2
 8009782:	009b      	lsls	r3, r3, #2
 8009784:	440b      	add	r3, r1
 8009786:	334d      	adds	r3, #77	@ 0x4d
 8009788:	2202      	movs	r2, #2
 800978a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800978c:	78fa      	ldrb	r2, [r7, #3]
 800978e:	6879      	ldr	r1, [r7, #4]
 8009790:	4613      	mov	r3, r2
 8009792:	011b      	lsls	r3, r3, #4
 8009794:	1a9b      	subs	r3, r3, r2
 8009796:	009b      	lsls	r3, r3, #2
 8009798:	440b      	add	r3, r1
 800979a:	331b      	adds	r3, #27
 800979c:	781b      	ldrb	r3, [r3, #0]
 800979e:	2b01      	cmp	r3, #1
 80097a0:	f040 8107 	bne.w	80099b2 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80097a4:	78fa      	ldrb	r2, [r7, #3]
 80097a6:	6879      	ldr	r1, [r7, #4]
 80097a8:	4613      	mov	r3, r2
 80097aa:	011b      	lsls	r3, r3, #4
 80097ac:	1a9b      	subs	r3, r3, r2
 80097ae:	009b      	lsls	r3, r3, #2
 80097b0:	440b      	add	r3, r1
 80097b2:	334c      	adds	r3, #76	@ 0x4c
 80097b4:	2202      	movs	r2, #2
 80097b6:	701a      	strb	r2, [r3, #0]
 80097b8:	e0fb      	b.n	80099b2 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80097ba:	78fa      	ldrb	r2, [r7, #3]
 80097bc:	6879      	ldr	r1, [r7, #4]
 80097be:	4613      	mov	r3, r2
 80097c0:	011b      	lsls	r3, r3, #4
 80097c2:	1a9b      	subs	r3, r3, r2
 80097c4:	009b      	lsls	r3, r3, #2
 80097c6:	440b      	add	r3, r1
 80097c8:	334d      	adds	r3, #77	@ 0x4d
 80097ca:	781b      	ldrb	r3, [r3, #0]
 80097cc:	2b04      	cmp	r3, #4
 80097ce:	d13a      	bne.n	8009846 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80097d0:	78fa      	ldrb	r2, [r7, #3]
 80097d2:	6879      	ldr	r1, [r7, #4]
 80097d4:	4613      	mov	r3, r2
 80097d6:	011b      	lsls	r3, r3, #4
 80097d8:	1a9b      	subs	r3, r3, r2
 80097da:	009b      	lsls	r3, r3, #2
 80097dc:	440b      	add	r3, r1
 80097de:	334d      	adds	r3, #77	@ 0x4d
 80097e0:	2202      	movs	r2, #2
 80097e2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80097e4:	78fa      	ldrb	r2, [r7, #3]
 80097e6:	6879      	ldr	r1, [r7, #4]
 80097e8:	4613      	mov	r3, r2
 80097ea:	011b      	lsls	r3, r3, #4
 80097ec:	1a9b      	subs	r3, r3, r2
 80097ee:	009b      	lsls	r3, r3, #2
 80097f0:	440b      	add	r3, r1
 80097f2:	334c      	adds	r3, #76	@ 0x4c
 80097f4:	2202      	movs	r2, #2
 80097f6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80097f8:	78fa      	ldrb	r2, [r7, #3]
 80097fa:	6879      	ldr	r1, [r7, #4]
 80097fc:	4613      	mov	r3, r2
 80097fe:	011b      	lsls	r3, r3, #4
 8009800:	1a9b      	subs	r3, r3, r2
 8009802:	009b      	lsls	r3, r3, #2
 8009804:	440b      	add	r3, r1
 8009806:	331b      	adds	r3, #27
 8009808:	781b      	ldrb	r3, [r3, #0]
 800980a:	2b01      	cmp	r3, #1
 800980c:	f040 80d1 	bne.w	80099b2 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8009810:	78fa      	ldrb	r2, [r7, #3]
 8009812:	6879      	ldr	r1, [r7, #4]
 8009814:	4613      	mov	r3, r2
 8009816:	011b      	lsls	r3, r3, #4
 8009818:	1a9b      	subs	r3, r3, r2
 800981a:	009b      	lsls	r3, r3, #2
 800981c:	440b      	add	r3, r1
 800981e:	331b      	adds	r3, #27
 8009820:	2200      	movs	r2, #0
 8009822:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009824:	78fb      	ldrb	r3, [r7, #3]
 8009826:	015a      	lsls	r2, r3, #5
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	4413      	add	r3, r2
 800982c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009830:	685b      	ldr	r3, [r3, #4]
 8009832:	78fa      	ldrb	r2, [r7, #3]
 8009834:	0151      	lsls	r1, r2, #5
 8009836:	693a      	ldr	r2, [r7, #16]
 8009838:	440a      	add	r2, r1
 800983a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800983e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009842:	6053      	str	r3, [r2, #4]
 8009844:	e0b5      	b.n	80099b2 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8009846:	78fa      	ldrb	r2, [r7, #3]
 8009848:	6879      	ldr	r1, [r7, #4]
 800984a:	4613      	mov	r3, r2
 800984c:	011b      	lsls	r3, r3, #4
 800984e:	1a9b      	subs	r3, r3, r2
 8009850:	009b      	lsls	r3, r3, #2
 8009852:	440b      	add	r3, r1
 8009854:	334d      	adds	r3, #77	@ 0x4d
 8009856:	781b      	ldrb	r3, [r3, #0]
 8009858:	2b05      	cmp	r3, #5
 800985a:	d114      	bne.n	8009886 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800985c:	78fa      	ldrb	r2, [r7, #3]
 800985e:	6879      	ldr	r1, [r7, #4]
 8009860:	4613      	mov	r3, r2
 8009862:	011b      	lsls	r3, r3, #4
 8009864:	1a9b      	subs	r3, r3, r2
 8009866:	009b      	lsls	r3, r3, #2
 8009868:	440b      	add	r3, r1
 800986a:	334d      	adds	r3, #77	@ 0x4d
 800986c:	2202      	movs	r2, #2
 800986e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8009870:	78fa      	ldrb	r2, [r7, #3]
 8009872:	6879      	ldr	r1, [r7, #4]
 8009874:	4613      	mov	r3, r2
 8009876:	011b      	lsls	r3, r3, #4
 8009878:	1a9b      	subs	r3, r3, r2
 800987a:	009b      	lsls	r3, r3, #2
 800987c:	440b      	add	r3, r1
 800987e:	334c      	adds	r3, #76	@ 0x4c
 8009880:	2202      	movs	r2, #2
 8009882:	701a      	strb	r2, [r3, #0]
 8009884:	e095      	b.n	80099b2 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009886:	78fa      	ldrb	r2, [r7, #3]
 8009888:	6879      	ldr	r1, [r7, #4]
 800988a:	4613      	mov	r3, r2
 800988c:	011b      	lsls	r3, r3, #4
 800988e:	1a9b      	subs	r3, r3, r2
 8009890:	009b      	lsls	r3, r3, #2
 8009892:	440b      	add	r3, r1
 8009894:	334d      	adds	r3, #77	@ 0x4d
 8009896:	781b      	ldrb	r3, [r3, #0]
 8009898:	2b06      	cmp	r3, #6
 800989a:	d114      	bne.n	80098c6 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800989c:	78fa      	ldrb	r2, [r7, #3]
 800989e:	6879      	ldr	r1, [r7, #4]
 80098a0:	4613      	mov	r3, r2
 80098a2:	011b      	lsls	r3, r3, #4
 80098a4:	1a9b      	subs	r3, r3, r2
 80098a6:	009b      	lsls	r3, r3, #2
 80098a8:	440b      	add	r3, r1
 80098aa:	334d      	adds	r3, #77	@ 0x4d
 80098ac:	2202      	movs	r2, #2
 80098ae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80098b0:	78fa      	ldrb	r2, [r7, #3]
 80098b2:	6879      	ldr	r1, [r7, #4]
 80098b4:	4613      	mov	r3, r2
 80098b6:	011b      	lsls	r3, r3, #4
 80098b8:	1a9b      	subs	r3, r3, r2
 80098ba:	009b      	lsls	r3, r3, #2
 80098bc:	440b      	add	r3, r1
 80098be:	334c      	adds	r3, #76	@ 0x4c
 80098c0:	2205      	movs	r2, #5
 80098c2:	701a      	strb	r2, [r3, #0]
 80098c4:	e075      	b.n	80099b2 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80098c6:	78fa      	ldrb	r2, [r7, #3]
 80098c8:	6879      	ldr	r1, [r7, #4]
 80098ca:	4613      	mov	r3, r2
 80098cc:	011b      	lsls	r3, r3, #4
 80098ce:	1a9b      	subs	r3, r3, r2
 80098d0:	009b      	lsls	r3, r3, #2
 80098d2:	440b      	add	r3, r1
 80098d4:	334d      	adds	r3, #77	@ 0x4d
 80098d6:	781b      	ldrb	r3, [r3, #0]
 80098d8:	2b07      	cmp	r3, #7
 80098da:	d00a      	beq.n	80098f2 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80098dc:	78fa      	ldrb	r2, [r7, #3]
 80098de:	6879      	ldr	r1, [r7, #4]
 80098e0:	4613      	mov	r3, r2
 80098e2:	011b      	lsls	r3, r3, #4
 80098e4:	1a9b      	subs	r3, r3, r2
 80098e6:	009b      	lsls	r3, r3, #2
 80098e8:	440b      	add	r3, r1
 80098ea:	334d      	adds	r3, #77	@ 0x4d
 80098ec:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80098ee:	2b09      	cmp	r3, #9
 80098f0:	d170      	bne.n	80099d4 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80098f2:	78fa      	ldrb	r2, [r7, #3]
 80098f4:	6879      	ldr	r1, [r7, #4]
 80098f6:	4613      	mov	r3, r2
 80098f8:	011b      	lsls	r3, r3, #4
 80098fa:	1a9b      	subs	r3, r3, r2
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	440b      	add	r3, r1
 8009900:	334d      	adds	r3, #77	@ 0x4d
 8009902:	2202      	movs	r2, #2
 8009904:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009906:	78fa      	ldrb	r2, [r7, #3]
 8009908:	6879      	ldr	r1, [r7, #4]
 800990a:	4613      	mov	r3, r2
 800990c:	011b      	lsls	r3, r3, #4
 800990e:	1a9b      	subs	r3, r3, r2
 8009910:	009b      	lsls	r3, r3, #2
 8009912:	440b      	add	r3, r1
 8009914:	3344      	adds	r3, #68	@ 0x44
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	1c59      	adds	r1, r3, #1
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	4613      	mov	r3, r2
 800991e:	011b      	lsls	r3, r3, #4
 8009920:	1a9b      	subs	r3, r3, r2
 8009922:	009b      	lsls	r3, r3, #2
 8009924:	4403      	add	r3, r0
 8009926:	3344      	adds	r3, #68	@ 0x44
 8009928:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800992a:	78fa      	ldrb	r2, [r7, #3]
 800992c:	6879      	ldr	r1, [r7, #4]
 800992e:	4613      	mov	r3, r2
 8009930:	011b      	lsls	r3, r3, #4
 8009932:	1a9b      	subs	r3, r3, r2
 8009934:	009b      	lsls	r3, r3, #2
 8009936:	440b      	add	r3, r1
 8009938:	3344      	adds	r3, #68	@ 0x44
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	2b02      	cmp	r3, #2
 800993e:	d914      	bls.n	800996a <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009940:	78fa      	ldrb	r2, [r7, #3]
 8009942:	6879      	ldr	r1, [r7, #4]
 8009944:	4613      	mov	r3, r2
 8009946:	011b      	lsls	r3, r3, #4
 8009948:	1a9b      	subs	r3, r3, r2
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	440b      	add	r3, r1
 800994e:	3344      	adds	r3, #68	@ 0x44
 8009950:	2200      	movs	r2, #0
 8009952:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009954:	78fa      	ldrb	r2, [r7, #3]
 8009956:	6879      	ldr	r1, [r7, #4]
 8009958:	4613      	mov	r3, r2
 800995a:	011b      	lsls	r3, r3, #4
 800995c:	1a9b      	subs	r3, r3, r2
 800995e:	009b      	lsls	r3, r3, #2
 8009960:	440b      	add	r3, r1
 8009962:	334c      	adds	r3, #76	@ 0x4c
 8009964:	2204      	movs	r2, #4
 8009966:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009968:	e022      	b.n	80099b0 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800996a:	78fa      	ldrb	r2, [r7, #3]
 800996c:	6879      	ldr	r1, [r7, #4]
 800996e:	4613      	mov	r3, r2
 8009970:	011b      	lsls	r3, r3, #4
 8009972:	1a9b      	subs	r3, r3, r2
 8009974:	009b      	lsls	r3, r3, #2
 8009976:	440b      	add	r3, r1
 8009978:	334c      	adds	r3, #76	@ 0x4c
 800997a:	2202      	movs	r2, #2
 800997c:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800997e:	78fb      	ldrb	r3, [r7, #3]
 8009980:	015a      	lsls	r2, r3, #5
 8009982:	693b      	ldr	r3, [r7, #16]
 8009984:	4413      	add	r3, r2
 8009986:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009994:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800999c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800999e:	78fb      	ldrb	r3, [r7, #3]
 80099a0:	015a      	lsls	r2, r3, #5
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	4413      	add	r3, r2
 80099a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099aa:	461a      	mov	r2, r3
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80099b0:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80099b2:	78fa      	ldrb	r2, [r7, #3]
 80099b4:	6879      	ldr	r1, [r7, #4]
 80099b6:	4613      	mov	r3, r2
 80099b8:	011b      	lsls	r3, r3, #4
 80099ba:	1a9b      	subs	r3, r3, r2
 80099bc:	009b      	lsls	r3, r3, #2
 80099be:	440b      	add	r3, r1
 80099c0:	334c      	adds	r3, #76	@ 0x4c
 80099c2:	781a      	ldrb	r2, [r3, #0]
 80099c4:	78fb      	ldrb	r3, [r7, #3]
 80099c6:	4619      	mov	r1, r3
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f00d fc1d 	bl	8017208 <HAL_HCD_HC_NotifyURBChange_Callback>
 80099ce:	e002      	b.n	80099d6 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80099d0:	bf00      	nop
 80099d2:	e000      	b.n	80099d6 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80099d4:	bf00      	nop
  }
}
 80099d6:	3718      	adds	r7, #24
 80099d8:	46bd      	mov	sp, r7
 80099da:	bd80      	pop	{r7, pc}

080099dc <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b08a      	sub	sp, #40	@ 0x28
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ec:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	6a1b      	ldr	r3, [r3, #32]
 80099f4:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80099f6:	69fb      	ldr	r3, [r7, #28]
 80099f8:	f003 030f 	and.w	r3, r3, #15
 80099fc:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80099fe:	69fb      	ldr	r3, [r7, #28]
 8009a00:	0c5b      	lsrs	r3, r3, #17
 8009a02:	f003 030f 	and.w	r3, r3, #15
 8009a06:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009a08:	69fb      	ldr	r3, [r7, #28]
 8009a0a:	091b      	lsrs	r3, r3, #4
 8009a0c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009a10:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	2b02      	cmp	r3, #2
 8009a16:	d004      	beq.n	8009a22 <HCD_RXQLVL_IRQHandler+0x46>
 8009a18:	697b      	ldr	r3, [r7, #20]
 8009a1a:	2b05      	cmp	r3, #5
 8009a1c:	f000 80b6 	beq.w	8009b8c <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8009a20:	e0b7      	b.n	8009b92 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8009a22:	693b      	ldr	r3, [r7, #16]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	f000 80b3 	beq.w	8009b90 <HCD_RXQLVL_IRQHandler+0x1b4>
 8009a2a:	6879      	ldr	r1, [r7, #4]
 8009a2c:	69ba      	ldr	r2, [r7, #24]
 8009a2e:	4613      	mov	r3, r2
 8009a30:	011b      	lsls	r3, r3, #4
 8009a32:	1a9b      	subs	r3, r3, r2
 8009a34:	009b      	lsls	r3, r3, #2
 8009a36:	440b      	add	r3, r1
 8009a38:	332c      	adds	r3, #44	@ 0x2c
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	f000 80a7 	beq.w	8009b90 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8009a42:	6879      	ldr	r1, [r7, #4]
 8009a44:	69ba      	ldr	r2, [r7, #24]
 8009a46:	4613      	mov	r3, r2
 8009a48:	011b      	lsls	r3, r3, #4
 8009a4a:	1a9b      	subs	r3, r3, r2
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	440b      	add	r3, r1
 8009a50:	3338      	adds	r3, #56	@ 0x38
 8009a52:	681a      	ldr	r2, [r3, #0]
 8009a54:	693b      	ldr	r3, [r7, #16]
 8009a56:	18d1      	adds	r1, r2, r3
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	69ba      	ldr	r2, [r7, #24]
 8009a5c:	4613      	mov	r3, r2
 8009a5e:	011b      	lsls	r3, r3, #4
 8009a60:	1a9b      	subs	r3, r3, r2
 8009a62:	009b      	lsls	r3, r3, #2
 8009a64:	4403      	add	r3, r0
 8009a66:	3334      	adds	r3, #52	@ 0x34
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4299      	cmp	r1, r3
 8009a6c:	f200 8083 	bhi.w	8009b76 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6818      	ldr	r0, [r3, #0]
 8009a74:	6879      	ldr	r1, [r7, #4]
 8009a76:	69ba      	ldr	r2, [r7, #24]
 8009a78:	4613      	mov	r3, r2
 8009a7a:	011b      	lsls	r3, r3, #4
 8009a7c:	1a9b      	subs	r3, r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	440b      	add	r3, r1
 8009a82:	332c      	adds	r3, #44	@ 0x2c
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	693a      	ldr	r2, [r7, #16]
 8009a88:	b292      	uxth	r2, r2
 8009a8a:	4619      	mov	r1, r3
 8009a8c:	f007 fc24 	bl	80112d8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8009a90:	6879      	ldr	r1, [r7, #4]
 8009a92:	69ba      	ldr	r2, [r7, #24]
 8009a94:	4613      	mov	r3, r2
 8009a96:	011b      	lsls	r3, r3, #4
 8009a98:	1a9b      	subs	r3, r3, r2
 8009a9a:	009b      	lsls	r3, r3, #2
 8009a9c:	440b      	add	r3, r1
 8009a9e:	332c      	adds	r3, #44	@ 0x2c
 8009aa0:	681a      	ldr	r2, [r3, #0]
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	18d1      	adds	r1, r2, r3
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	69ba      	ldr	r2, [r7, #24]
 8009aaa:	4613      	mov	r3, r2
 8009aac:	011b      	lsls	r3, r3, #4
 8009aae:	1a9b      	subs	r3, r3, r2
 8009ab0:	009b      	lsls	r3, r3, #2
 8009ab2:	4403      	add	r3, r0
 8009ab4:	332c      	adds	r3, #44	@ 0x2c
 8009ab6:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8009ab8:	6879      	ldr	r1, [r7, #4]
 8009aba:	69ba      	ldr	r2, [r7, #24]
 8009abc:	4613      	mov	r3, r2
 8009abe:	011b      	lsls	r3, r3, #4
 8009ac0:	1a9b      	subs	r3, r3, r2
 8009ac2:	009b      	lsls	r3, r3, #2
 8009ac4:	440b      	add	r3, r1
 8009ac6:	3338      	adds	r3, #56	@ 0x38
 8009ac8:	681a      	ldr	r2, [r3, #0]
 8009aca:	693b      	ldr	r3, [r7, #16]
 8009acc:	18d1      	adds	r1, r2, r3
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	69ba      	ldr	r2, [r7, #24]
 8009ad2:	4613      	mov	r3, r2
 8009ad4:	011b      	lsls	r3, r3, #4
 8009ad6:	1a9b      	subs	r3, r3, r2
 8009ad8:	009b      	lsls	r3, r3, #2
 8009ada:	4403      	add	r3, r0
 8009adc:	3338      	adds	r3, #56	@ 0x38
 8009ade:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8009ae0:	69bb      	ldr	r3, [r7, #24]
 8009ae2:	015a      	lsls	r2, r3, #5
 8009ae4:	6a3b      	ldr	r3, [r7, #32]
 8009ae6:	4413      	add	r3, r2
 8009ae8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009aec:	691b      	ldr	r3, [r3, #16]
 8009aee:	0cdb      	lsrs	r3, r3, #19
 8009af0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009af4:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8009af6:	6879      	ldr	r1, [r7, #4]
 8009af8:	69ba      	ldr	r2, [r7, #24]
 8009afa:	4613      	mov	r3, r2
 8009afc:	011b      	lsls	r3, r3, #4
 8009afe:	1a9b      	subs	r3, r3, r2
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	440b      	add	r3, r1
 8009b04:	3328      	adds	r3, #40	@ 0x28
 8009b06:	881b      	ldrh	r3, [r3, #0]
 8009b08:	461a      	mov	r2, r3
 8009b0a:	693b      	ldr	r3, [r7, #16]
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d13f      	bne.n	8009b90 <HCD_RXQLVL_IRQHandler+0x1b4>
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d03c      	beq.n	8009b90 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8009b16:	69bb      	ldr	r3, [r7, #24]
 8009b18:	015a      	lsls	r2, r3, #5
 8009b1a:	6a3b      	ldr	r3, [r7, #32]
 8009b1c:	4413      	add	r3, r2
 8009b1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009b2c:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009b2e:	68bb      	ldr	r3, [r7, #8]
 8009b30:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009b34:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8009b36:	69bb      	ldr	r3, [r7, #24]
 8009b38:	015a      	lsls	r2, r3, #5
 8009b3a:	6a3b      	ldr	r3, [r7, #32]
 8009b3c:	4413      	add	r3, r2
 8009b3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b42:	461a      	mov	r2, r3
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8009b48:	6879      	ldr	r1, [r7, #4]
 8009b4a:	69ba      	ldr	r2, [r7, #24]
 8009b4c:	4613      	mov	r3, r2
 8009b4e:	011b      	lsls	r3, r3, #4
 8009b50:	1a9b      	subs	r3, r3, r2
 8009b52:	009b      	lsls	r3, r3, #2
 8009b54:	440b      	add	r3, r1
 8009b56:	333c      	adds	r3, #60	@ 0x3c
 8009b58:	781b      	ldrb	r3, [r3, #0]
 8009b5a:	f083 0301 	eor.w	r3, r3, #1
 8009b5e:	b2d8      	uxtb	r0, r3
 8009b60:	6879      	ldr	r1, [r7, #4]
 8009b62:	69ba      	ldr	r2, [r7, #24]
 8009b64:	4613      	mov	r3, r2
 8009b66:	011b      	lsls	r3, r3, #4
 8009b68:	1a9b      	subs	r3, r3, r2
 8009b6a:	009b      	lsls	r3, r3, #2
 8009b6c:	440b      	add	r3, r1
 8009b6e:	333c      	adds	r3, #60	@ 0x3c
 8009b70:	4602      	mov	r2, r0
 8009b72:	701a      	strb	r2, [r3, #0]
      break;
 8009b74:	e00c      	b.n	8009b90 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8009b76:	6879      	ldr	r1, [r7, #4]
 8009b78:	69ba      	ldr	r2, [r7, #24]
 8009b7a:	4613      	mov	r3, r2
 8009b7c:	011b      	lsls	r3, r3, #4
 8009b7e:	1a9b      	subs	r3, r3, r2
 8009b80:	009b      	lsls	r3, r3, #2
 8009b82:	440b      	add	r3, r1
 8009b84:	334c      	adds	r3, #76	@ 0x4c
 8009b86:	2204      	movs	r2, #4
 8009b88:	701a      	strb	r2, [r3, #0]
      break;
 8009b8a:	e001      	b.n	8009b90 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8009b8c:	bf00      	nop
 8009b8e:	e000      	b.n	8009b92 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8009b90:	bf00      	nop
  }
}
 8009b92:	bf00      	nop
 8009b94:	3728      	adds	r7, #40	@ 0x28
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}

08009b9a <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009b9a:	b580      	push	{r7, lr}
 8009b9c:	b086      	sub	sp, #24
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8009bac:	693b      	ldr	r3, [r7, #16]
 8009bae:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009bb6:	693b      	ldr	r3, [r7, #16]
 8009bb8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009bc6:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	f003 0302 	and.w	r3, r3, #2
 8009bce:	2b02      	cmp	r3, #2
 8009bd0:	d10b      	bne.n	8009bea <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f003 0301 	and.w	r3, r3, #1
 8009bd8:	2b01      	cmp	r3, #1
 8009bda:	d102      	bne.n	8009be2 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f00d faf7 	bl	80171d0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	f043 0302 	orr.w	r3, r3, #2
 8009be8:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	f003 0308 	and.w	r3, r3, #8
 8009bf0:	2b08      	cmp	r3, #8
 8009bf2:	d132      	bne.n	8009c5a <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	f043 0308 	orr.w	r3, r3, #8
 8009bfa:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	f003 0304 	and.w	r3, r3, #4
 8009c02:	2b04      	cmp	r3, #4
 8009c04:	d126      	bne.n	8009c54 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	7a5b      	ldrb	r3, [r3, #9]
 8009c0a:	2b02      	cmp	r3, #2
 8009c0c:	d113      	bne.n	8009c36 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8009c14:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009c18:	d106      	bne.n	8009c28 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	2102      	movs	r1, #2
 8009c20:	4618      	mov	r0, r3
 8009c22:	f007 fbf3 	bl	801140c <USB_InitFSLSPClkSel>
 8009c26:	e011      	b.n	8009c4c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	2101      	movs	r1, #1
 8009c2e:	4618      	mov	r0, r3
 8009c30:	f007 fbec 	bl	801140c <USB_InitFSLSPClkSel>
 8009c34:	e00a      	b.n	8009c4c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	79db      	ldrb	r3, [r3, #7]
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	d106      	bne.n	8009c4c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8009c3e:	693b      	ldr	r3, [r7, #16]
 8009c40:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009c44:	461a      	mov	r2, r3
 8009c46:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8009c4a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f00d faed 	bl	801722c <HAL_HCD_PortEnabled_Callback>
 8009c52:	e002      	b.n	8009c5a <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f00d faf7 	bl	8017248 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	f003 0320 	and.w	r3, r3, #32
 8009c60:	2b20      	cmp	r3, #32
 8009c62:	d103      	bne.n	8009c6c <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	f043 0320 	orr.w	r3, r3, #32
 8009c6a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8009c6c:	693b      	ldr	r3, [r7, #16]
 8009c6e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009c72:	461a      	mov	r2, r3
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	6013      	str	r3, [r2, #0]
}
 8009c78:	bf00      	nop
 8009c7a:	3718      	adds	r7, #24
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bd80      	pop	{r7, pc}

08009c80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b082      	sub	sp, #8
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d101      	bne.n	8009c92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	e08b      	b.n	8009daa <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c98:	b2db      	uxtb	r3, r3
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d106      	bne.n	8009cac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f7fa fb0a 	bl	80042c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2224      	movs	r2, #36	@ 0x24
 8009cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	681a      	ldr	r2, [r3, #0]
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	f022 0201 	bic.w	r2, r2, #1
 8009cc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	685a      	ldr	r2, [r3, #4]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009cd0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	689a      	ldr	r2, [r3, #8]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009ce0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	68db      	ldr	r3, [r3, #12]
 8009ce6:	2b01      	cmp	r3, #1
 8009ce8:	d107      	bne.n	8009cfa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	689a      	ldr	r2, [r3, #8]
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009cf6:	609a      	str	r2, [r3, #8]
 8009cf8:	e006      	b.n	8009d08 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	689a      	ldr	r2, [r3, #8]
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009d06:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	68db      	ldr	r3, [r3, #12]
 8009d0c:	2b02      	cmp	r3, #2
 8009d0e:	d108      	bne.n	8009d22 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	685a      	ldr	r2, [r3, #4]
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009d1e:	605a      	str	r2, [r3, #4]
 8009d20:	e007      	b.n	8009d32 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	685a      	ldr	r2, [r3, #4]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009d30:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	6859      	ldr	r1, [r3, #4]
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681a      	ldr	r2, [r3, #0]
 8009d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8009db4 <HAL_I2C_Init+0x134>)
 8009d3e:	430b      	orrs	r3, r1
 8009d40:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	68da      	ldr	r2, [r3, #12]
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009d50:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	691a      	ldr	r2, [r3, #16]
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	695b      	ldr	r3, [r3, #20]
 8009d5a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	699b      	ldr	r3, [r3, #24]
 8009d62:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	430a      	orrs	r2, r1
 8009d6a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	69d9      	ldr	r1, [r3, #28]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	6a1a      	ldr	r2, [r3, #32]
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	430a      	orrs	r2, r1
 8009d7a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	681a      	ldr	r2, [r3, #0]
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f042 0201 	orr.w	r2, r2, #1
 8009d8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2200      	movs	r2, #0
 8009d90:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2220      	movs	r2, #32
 8009d96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2200      	movs	r2, #0
 8009da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009da8:	2300      	movs	r3, #0
}
 8009daa:	4618      	mov	r0, r3
 8009dac:	3708      	adds	r7, #8
 8009dae:	46bd      	mov	sp, r7
 8009db0:	bd80      	pop	{r7, pc}
 8009db2:	bf00      	nop
 8009db4:	02008000 	.word	0x02008000

08009db8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009db8:	b480      	push	{r7}
 8009dba:	b083      	sub	sp, #12
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
 8009dc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009dc8:	b2db      	uxtb	r3, r3
 8009dca:	2b20      	cmp	r3, #32
 8009dcc:	d138      	bne.n	8009e40 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009dd4:	2b01      	cmp	r3, #1
 8009dd6:	d101      	bne.n	8009ddc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009dd8:	2302      	movs	r3, #2
 8009dda:	e032      	b.n	8009e42 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2201      	movs	r2, #1
 8009de0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2224      	movs	r2, #36	@ 0x24
 8009de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	681a      	ldr	r2, [r3, #0]
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f022 0201 	bic.w	r2, r2, #1
 8009dfa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	681a      	ldr	r2, [r3, #0]
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009e0a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	6819      	ldr	r1, [r3, #0]
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	683a      	ldr	r2, [r7, #0]
 8009e18:	430a      	orrs	r2, r1
 8009e1a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	681a      	ldr	r2, [r3, #0]
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f042 0201 	orr.w	r2, r2, #1
 8009e2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2220      	movs	r2, #32
 8009e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2200      	movs	r2, #0
 8009e38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	e000      	b.n	8009e42 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009e40:	2302      	movs	r3, #2
  }
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	370c      	adds	r7, #12
 8009e46:	46bd      	mov	sp, r7
 8009e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4c:	4770      	bx	lr

08009e4e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009e4e:	b480      	push	{r7}
 8009e50:	b085      	sub	sp, #20
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	6078      	str	r0, [r7, #4]
 8009e56:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e5e:	b2db      	uxtb	r3, r3
 8009e60:	2b20      	cmp	r3, #32
 8009e62:	d139      	bne.n	8009ed8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009e6a:	2b01      	cmp	r3, #1
 8009e6c:	d101      	bne.n	8009e72 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009e6e:	2302      	movs	r3, #2
 8009e70:	e033      	b.n	8009eda <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	2201      	movs	r2, #1
 8009e76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2224      	movs	r2, #36	@ 0x24
 8009e7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	681a      	ldr	r2, [r3, #0]
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	f022 0201 	bic.w	r2, r2, #1
 8009e90:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009ea0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	021b      	lsls	r3, r3, #8
 8009ea6:	68fa      	ldr	r2, [r7, #12]
 8009ea8:	4313      	orrs	r3, r2
 8009eaa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	68fa      	ldr	r2, [r7, #12]
 8009eb2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	681a      	ldr	r2, [r3, #0]
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f042 0201 	orr.w	r2, r2, #1
 8009ec2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2220      	movs	r2, #32
 8009ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	e000      	b.n	8009eda <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009ed8:	2302      	movs	r3, #2
  }
}
 8009eda:	4618      	mov	r0, r3
 8009edc:	3714      	adds	r7, #20
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee4:	4770      	bx	lr

08009ee6 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8009ee6:	b580      	push	{r7, lr}
 8009ee8:	b084      	sub	sp, #16
 8009eea:	af00      	add	r7, sp, #0
 8009eec:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d101      	bne.n	8009ef8 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	e08f      	b.n	800a018 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8009efe:	b2db      	uxtb	r3, r3
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d106      	bne.n	8009f12 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2200      	movs	r2, #0
 8009f08:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	f7fa fa7f 	bl	8004410 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2202      	movs	r2, #2
 8009f16:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	699a      	ldr	r2, [r3, #24]
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8009f28:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	6999      	ldr	r1, [r3, #24]
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	685a      	ldr	r2, [r3, #4]
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	689b      	ldr	r3, [r3, #8]
 8009f38:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8009f3e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	691b      	ldr	r3, [r3, #16]
 8009f44:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	430a      	orrs	r2, r1
 8009f4c:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	695b      	ldr	r3, [r3, #20]
 8009f52:	041b      	lsls	r3, r3, #16
 8009f54:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6999      	ldr	r1, [r3, #24]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	68fa      	ldr	r2, [r7, #12]
 8009f60:	430a      	orrs	r2, r1
 8009f62:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	69db      	ldr	r3, [r3, #28]
 8009f68:	041b      	lsls	r3, r3, #16
 8009f6a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6a19      	ldr	r1, [r3, #32]
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	68fa      	ldr	r2, [r7, #12]
 8009f76:	430a      	orrs	r2, r1
 8009f78:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f7e:	041b      	lsls	r3, r3, #16
 8009f80:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	68fa      	ldr	r2, [r7, #12]
 8009f8c:	430a      	orrs	r2, r1
 8009f8e:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f94:	041b      	lsls	r3, r3, #16
 8009f96:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	68fa      	ldr	r2, [r7, #12]
 8009fa2:	430a      	orrs	r2, r1
 8009fa4:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009fac:	021b      	lsls	r3, r3, #8
 8009fae:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8009fb6:	041b      	lsls	r3, r3, #16
 8009fb8:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8009fc8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8009fd0:	68ba      	ldr	r2, [r7, #8]
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	687a      	ldr	r2, [r7, #4]
 8009fd8:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8009fdc:	431a      	orrs	r2, r3
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	430a      	orrs	r2, r1
 8009fe4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f042 0206 	orr.w	r2, r2, #6
 8009ff4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	699a      	ldr	r2, [r3, #24]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f042 0201 	orr.w	r2, r2, #1
 800a004:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2200      	movs	r2, #0
 800a00a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2201      	movs	r2, #1
 800a012:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800a016:	2300      	movs	r3, #0
}
 800a018:	4618      	mov	r0, r3
 800a01a:	3710      	adds	r7, #16
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b084      	sub	sp, #16
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a02e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a036:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	f003 0304 	and.w	r3, r3, #4
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d023      	beq.n	800a08a <HAL_LTDC_IRQHandler+0x6a>
 800a042:	68bb      	ldr	r3, [r7, #8]
 800a044:	f003 0304 	and.w	r3, r3, #4
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d01e      	beq.n	800a08a <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	f022 0204 	bic.w	r2, r2, #4
 800a05a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	2204      	movs	r2, #4
 800a062:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a06a:	f043 0201 	orr.w	r2, r3, #1
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2204      	movs	r2, #4
 800a078:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2200      	movs	r2, #0
 800a080:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f000 f86f 	bl	800a168 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	f003 0302 	and.w	r3, r3, #2
 800a090:	2b00      	cmp	r3, #0
 800a092:	d023      	beq.n	800a0dc <HAL_LTDC_IRQHandler+0xbc>
 800a094:	68bb      	ldr	r3, [r7, #8]
 800a096:	f003 0302 	and.w	r3, r3, #2
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d01e      	beq.n	800a0dc <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f022 0202 	bic.w	r2, r2, #2
 800a0ac:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	2202      	movs	r2, #2
 800a0b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a0bc:	f043 0202 	orr.w	r2, r3, #2
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2204      	movs	r2, #4
 800a0ca:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a0d6:	6878      	ldr	r0, [r7, #4]
 800a0d8:	f000 f846 	bl	800a168 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	f003 0301 	and.w	r3, r3, #1
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d01b      	beq.n	800a11e <HAL_LTDC_IRQHandler+0xfe>
 800a0e6:	68bb      	ldr	r3, [r7, #8]
 800a0e8:	f003 0301 	and.w	r3, r3, #1
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d016      	beq.n	800a11e <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f022 0201 	bic.w	r2, r2, #1
 800a0fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	2201      	movs	r2, #1
 800a106:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2201      	movs	r2, #1
 800a10c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2200      	movs	r2, #0
 800a114:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f000 f82f 	bl	800a17c <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	f003 0308 	and.w	r3, r3, #8
 800a124:	2b00      	cmp	r3, #0
 800a126:	d01b      	beq.n	800a160 <HAL_LTDC_IRQHandler+0x140>
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	f003 0308 	and.w	r3, r3, #8
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d016      	beq.n	800a160 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f022 0208 	bic.w	r2, r2, #8
 800a140:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	2208      	movs	r2, #8
 800a148:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2201      	movs	r2, #1
 800a14e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2200      	movs	r2, #0
 800a156:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	f000 f818 	bl	800a190 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800a160:	bf00      	nop
 800a162:	3710      	adds	r7, #16
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}

0800a168 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800a168:	b480      	push	{r7}
 800a16a:	b083      	sub	sp, #12
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800a170:	bf00      	nop
 800a172:	370c      	adds	r7, #12
 800a174:	46bd      	mov	sp, r7
 800a176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17a:	4770      	bx	lr

0800a17c <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800a17c:	b480      	push	{r7}
 800a17e:	b083      	sub	sp, #12
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800a184:	bf00      	nop
 800a186:	370c      	adds	r7, #12
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr

0800a190 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800a190:	b480      	push	{r7}
 800a192:	b083      	sub	sp, #12
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800a198:	bf00      	nop
 800a19a:	370c      	adds	r7, #12
 800a19c:	46bd      	mov	sp, r7
 800a19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a2:	4770      	bx	lr

0800a1a4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800a1a4:	b5b0      	push	{r4, r5, r7, lr}
 800a1a6:	b084      	sub	sp, #16
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	60f8      	str	r0, [r7, #12]
 800a1ac:	60b9      	str	r1, [r7, #8]
 800a1ae:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800a1b6:	2b01      	cmp	r3, #1
 800a1b8:	d101      	bne.n	800a1be <HAL_LTDC_ConfigLayer+0x1a>
 800a1ba:	2302      	movs	r3, #2
 800a1bc:	e02c      	b.n	800a218 <HAL_LTDC_ConfigLayer+0x74>
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	2201      	movs	r2, #1
 800a1c2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2202      	movs	r2, #2
 800a1ca:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800a1ce:	68fa      	ldr	r2, [r7, #12]
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	2134      	movs	r1, #52	@ 0x34
 800a1d4:	fb01 f303 	mul.w	r3, r1, r3
 800a1d8:	4413      	add	r3, r2
 800a1da:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	4614      	mov	r4, r2
 800a1e2:	461d      	mov	r5, r3
 800a1e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a1e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a1ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a1ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1f0:	682b      	ldr	r3, [r5, #0]
 800a1f2:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800a1f4:	687a      	ldr	r2, [r7, #4]
 800a1f6:	68b9      	ldr	r1, [r7, #8]
 800a1f8:	68f8      	ldr	r0, [r7, #12]
 800a1fa:	f000 f811 	bl	800a220 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	2201      	movs	r2, #1
 800a204:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	2201      	movs	r2, #1
 800a20a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	2200      	movs	r2, #0
 800a212:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800a216:	2300      	movs	r3, #0
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3710      	adds	r7, #16
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bdb0      	pop	{r4, r5, r7, pc}

0800a220 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800a220:	b480      	push	{r7}
 800a222:	b089      	sub	sp, #36	@ 0x24
 800a224:	af00      	add	r7, sp, #0
 800a226:	60f8      	str	r0, [r7, #12]
 800a228:	60b9      	str	r1, [r7, #8]
 800a22a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	685a      	ldr	r2, [r3, #4]
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	68db      	ldr	r3, [r3, #12]
 800a236:	0c1b      	lsrs	r3, r3, #16
 800a238:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a23c:	4413      	add	r3, r2
 800a23e:	041b      	lsls	r3, r3, #16
 800a240:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	461a      	mov	r2, r3
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	01db      	lsls	r3, r3, #7
 800a24c:	4413      	add	r3, r2
 800a24e:	3384      	adds	r3, #132	@ 0x84
 800a250:	685b      	ldr	r3, [r3, #4]
 800a252:	68fa      	ldr	r2, [r7, #12]
 800a254:	6812      	ldr	r2, [r2, #0]
 800a256:	4611      	mov	r1, r2
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	01d2      	lsls	r2, r2, #7
 800a25c:	440a      	add	r2, r1
 800a25e:	3284      	adds	r2, #132	@ 0x84
 800a260:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800a264:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	68db      	ldr	r3, [r3, #12]
 800a270:	0c1b      	lsrs	r3, r3, #16
 800a272:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a276:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a278:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4619      	mov	r1, r3
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	01db      	lsls	r3, r3, #7
 800a284:	440b      	add	r3, r1
 800a286:	3384      	adds	r3, #132	@ 0x84
 800a288:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a28a:	69fb      	ldr	r3, [r7, #28]
 800a28c:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a28e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	68da      	ldr	r2, [r3, #12]
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	68db      	ldr	r3, [r3, #12]
 800a29a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a29e:	4413      	add	r3, r2
 800a2a0:	041b      	lsls	r3, r3, #16
 800a2a2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	461a      	mov	r2, r3
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	01db      	lsls	r3, r3, #7
 800a2ae:	4413      	add	r3, r2
 800a2b0:	3384      	adds	r3, #132	@ 0x84
 800a2b2:	689b      	ldr	r3, [r3, #8]
 800a2b4:	68fa      	ldr	r2, [r7, #12]
 800a2b6:	6812      	ldr	r2, [r2, #0]
 800a2b8:	4611      	mov	r1, r2
 800a2ba:	687a      	ldr	r2, [r7, #4]
 800a2bc:	01d2      	lsls	r2, r2, #7
 800a2be:	440a      	add	r2, r1
 800a2c0:	3284      	adds	r2, #132	@ 0x84
 800a2c2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800a2c6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	689a      	ldr	r2, [r3, #8]
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	68db      	ldr	r3, [r3, #12]
 800a2d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a2d6:	4413      	add	r3, r2
 800a2d8:	1c5a      	adds	r2, r3, #1
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4619      	mov	r1, r3
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	01db      	lsls	r3, r3, #7
 800a2e4:	440b      	add	r3, r1
 800a2e6:	3384      	adds	r3, #132	@ 0x84
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	69fb      	ldr	r3, [r7, #28]
 800a2ec:	4313      	orrs	r3, r2
 800a2ee:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	461a      	mov	r2, r3
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	01db      	lsls	r3, r3, #7
 800a2fa:	4413      	add	r3, r2
 800a2fc:	3384      	adds	r3, #132	@ 0x84
 800a2fe:	691b      	ldr	r3, [r3, #16]
 800a300:	68fa      	ldr	r2, [r7, #12]
 800a302:	6812      	ldr	r2, [r2, #0]
 800a304:	4611      	mov	r1, r2
 800a306:	687a      	ldr	r2, [r7, #4]
 800a308:	01d2      	lsls	r2, r2, #7
 800a30a:	440a      	add	r2, r1
 800a30c:	3284      	adds	r2, #132	@ 0x84
 800a30e:	f023 0307 	bic.w	r3, r3, #7
 800a312:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	461a      	mov	r2, r3
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	01db      	lsls	r3, r3, #7
 800a31e:	4413      	add	r3, r2
 800a320:	3384      	adds	r3, #132	@ 0x84
 800a322:	461a      	mov	r2, r3
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	691b      	ldr	r3, [r3, #16]
 800a328:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800a32a:	68bb      	ldr	r3, [r7, #8]
 800a32c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800a330:	021b      	lsls	r3, r3, #8
 800a332:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800a33a:	041b      	lsls	r3, r3, #16
 800a33c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	699b      	ldr	r3, [r3, #24]
 800a342:	061b      	lsls	r3, r3, #24
 800a344:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a34c:	461a      	mov	r2, r3
 800a34e:	69fb      	ldr	r3, [r7, #28]
 800a350:	431a      	orrs	r2, r3
 800a352:	69bb      	ldr	r3, [r7, #24]
 800a354:	431a      	orrs	r2, r3
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	4619      	mov	r1, r3
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	01db      	lsls	r3, r3, #7
 800a360:	440b      	add	r3, r1
 800a362:	3384      	adds	r3, #132	@ 0x84
 800a364:	4619      	mov	r1, r3
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	4313      	orrs	r3, r2
 800a36a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	461a      	mov	r2, r3
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	01db      	lsls	r3, r3, #7
 800a376:	4413      	add	r3, r2
 800a378:	3384      	adds	r3, #132	@ 0x84
 800a37a:	695b      	ldr	r3, [r3, #20]
 800a37c:	68fa      	ldr	r2, [r7, #12]
 800a37e:	6812      	ldr	r2, [r2, #0]
 800a380:	4611      	mov	r1, r2
 800a382:	687a      	ldr	r2, [r7, #4]
 800a384:	01d2      	lsls	r2, r2, #7
 800a386:	440a      	add	r2, r1
 800a388:	3284      	adds	r2, #132	@ 0x84
 800a38a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a38e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	461a      	mov	r2, r3
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	01db      	lsls	r3, r3, #7
 800a39a:	4413      	add	r3, r2
 800a39c:	3384      	adds	r3, #132	@ 0x84
 800a39e:	461a      	mov	r2, r3
 800a3a0:	68bb      	ldr	r3, [r7, #8]
 800a3a2:	695b      	ldr	r3, [r3, #20]
 800a3a4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	461a      	mov	r2, r3
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	01db      	lsls	r3, r3, #7
 800a3b0:	4413      	add	r3, r2
 800a3b2:	3384      	adds	r3, #132	@ 0x84
 800a3b4:	69da      	ldr	r2, [r3, #28]
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4619      	mov	r1, r3
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	01db      	lsls	r3, r3, #7
 800a3c0:	440b      	add	r3, r1
 800a3c2:	3384      	adds	r3, #132	@ 0x84
 800a3c4:	4619      	mov	r1, r3
 800a3c6:	4b4f      	ldr	r3, [pc, #316]	@ (800a504 <LTDC_SetConfig+0x2e4>)
 800a3c8:	4013      	ands	r3, r2
 800a3ca:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	69da      	ldr	r2, [r3, #28]
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	6a1b      	ldr	r3, [r3, #32]
 800a3d4:	68f9      	ldr	r1, [r7, #12]
 800a3d6:	6809      	ldr	r1, [r1, #0]
 800a3d8:	4608      	mov	r0, r1
 800a3da:	6879      	ldr	r1, [r7, #4]
 800a3dc:	01c9      	lsls	r1, r1, #7
 800a3de:	4401      	add	r1, r0
 800a3e0:	3184      	adds	r1, #132	@ 0x84
 800a3e2:	4313      	orrs	r3, r2
 800a3e4:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	01db      	lsls	r3, r3, #7
 800a3f0:	4413      	add	r3, r2
 800a3f2:	3384      	adds	r3, #132	@ 0x84
 800a3f4:	461a      	mov	r2, r3
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3fa:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800a3fc:	68bb      	ldr	r3, [r7, #8]
 800a3fe:	691b      	ldr	r3, [r3, #16]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d102      	bne.n	800a40a <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 800a404:	2304      	movs	r3, #4
 800a406:	61fb      	str	r3, [r7, #28]
 800a408:	e01b      	b.n	800a442 <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800a40a:	68bb      	ldr	r3, [r7, #8]
 800a40c:	691b      	ldr	r3, [r3, #16]
 800a40e:	2b01      	cmp	r3, #1
 800a410:	d102      	bne.n	800a418 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800a412:	2303      	movs	r3, #3
 800a414:	61fb      	str	r3, [r7, #28]
 800a416:	e014      	b.n	800a442 <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	691b      	ldr	r3, [r3, #16]
 800a41c:	2b04      	cmp	r3, #4
 800a41e:	d00b      	beq.n	800a438 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800a420:	68bb      	ldr	r3, [r7, #8]
 800a422:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a424:	2b02      	cmp	r3, #2
 800a426:	d007      	beq.n	800a438 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800a428:	68bb      	ldr	r3, [r7, #8]
 800a42a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800a42c:	2b03      	cmp	r3, #3
 800a42e:	d003      	beq.n	800a438 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800a430:	68bb      	ldr	r3, [r7, #8]
 800a432:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800a434:	2b07      	cmp	r3, #7
 800a436:	d102      	bne.n	800a43e <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 800a438:	2302      	movs	r3, #2
 800a43a:	61fb      	str	r3, [r7, #28]
 800a43c:	e001      	b.n	800a442 <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 800a43e:	2301      	movs	r3, #1
 800a440:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	461a      	mov	r2, r3
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	01db      	lsls	r3, r3, #7
 800a44c:	4413      	add	r3, r2
 800a44e:	3384      	adds	r3, #132	@ 0x84
 800a450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a452:	68fa      	ldr	r2, [r7, #12]
 800a454:	6812      	ldr	r2, [r2, #0]
 800a456:	4611      	mov	r1, r2
 800a458:	687a      	ldr	r2, [r7, #4]
 800a45a:	01d2      	lsls	r2, r2, #7
 800a45c:	440a      	add	r2, r1
 800a45e:	3284      	adds	r2, #132	@ 0x84
 800a460:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800a464:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a46a:	69fa      	ldr	r2, [r7, #28]
 800a46c:	fb02 f303 	mul.w	r3, r2, r3
 800a470:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800a472:	68bb      	ldr	r3, [r7, #8]
 800a474:	6859      	ldr	r1, [r3, #4]
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	1acb      	subs	r3, r1, r3
 800a47c:	69f9      	ldr	r1, [r7, #28]
 800a47e:	fb01 f303 	mul.w	r3, r1, r3
 800a482:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800a484:	68f9      	ldr	r1, [r7, #12]
 800a486:	6809      	ldr	r1, [r1, #0]
 800a488:	4608      	mov	r0, r1
 800a48a:	6879      	ldr	r1, [r7, #4]
 800a48c:	01c9      	lsls	r1, r1, #7
 800a48e:	4401      	add	r1, r0
 800a490:	3184      	adds	r1, #132	@ 0x84
 800a492:	4313      	orrs	r3, r2
 800a494:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	461a      	mov	r2, r3
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	01db      	lsls	r3, r3, #7
 800a4a0:	4413      	add	r3, r2
 800a4a2:	3384      	adds	r3, #132	@ 0x84
 800a4a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	4619      	mov	r1, r3
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	01db      	lsls	r3, r3, #7
 800a4b0:	440b      	add	r3, r1
 800a4b2:	3384      	adds	r3, #132	@ 0x84
 800a4b4:	4619      	mov	r1, r3
 800a4b6:	4b14      	ldr	r3, [pc, #80]	@ (800a508 <LTDC_SetConfig+0x2e8>)
 800a4b8:	4013      	ands	r3, r2
 800a4ba:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	461a      	mov	r2, r3
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	01db      	lsls	r3, r3, #7
 800a4c6:	4413      	add	r3, r2
 800a4c8:	3384      	adds	r3, #132	@ 0x84
 800a4ca:	461a      	mov	r2, r3
 800a4cc:	68bb      	ldr	r3, [r7, #8]
 800a4ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4d0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	461a      	mov	r2, r3
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	01db      	lsls	r3, r3, #7
 800a4dc:	4413      	add	r3, r2
 800a4de:	3384      	adds	r3, #132	@ 0x84
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	68fa      	ldr	r2, [r7, #12]
 800a4e4:	6812      	ldr	r2, [r2, #0]
 800a4e6:	4611      	mov	r1, r2
 800a4e8:	687a      	ldr	r2, [r7, #4]
 800a4ea:	01d2      	lsls	r2, r2, #7
 800a4ec:	440a      	add	r2, r1
 800a4ee:	3284      	adds	r2, #132	@ 0x84
 800a4f0:	f043 0301 	orr.w	r3, r3, #1
 800a4f4:	6013      	str	r3, [r2, #0]
}
 800a4f6:	bf00      	nop
 800a4f8:	3724      	adds	r7, #36	@ 0x24
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a500:	4770      	bx	lr
 800a502:	bf00      	nop
 800a504:	fffff8f8 	.word	0xfffff8f8
 800a508:	fffff800 	.word	0xfffff800

0800a50c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800a50c:	b480      	push	{r7}
 800a50e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a510:	4b05      	ldr	r3, [pc, #20]	@ (800a528 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	4a04      	ldr	r2, [pc, #16]	@ (800a528 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a516:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a51a:	6013      	str	r3, [r2, #0]
}
 800a51c:	bf00      	nop
 800a51e:	46bd      	mov	sp, r7
 800a520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a524:	4770      	bx	lr
 800a526:	bf00      	nop
 800a528:	40007000 	.word	0x40007000

0800a52c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b082      	sub	sp, #8
 800a530:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800a532:	2300      	movs	r3, #0
 800a534:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800a536:	4b23      	ldr	r3, [pc, #140]	@ (800a5c4 <HAL_PWREx_EnableOverDrive+0x98>)
 800a538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a53a:	4a22      	ldr	r2, [pc, #136]	@ (800a5c4 <HAL_PWREx_EnableOverDrive+0x98>)
 800a53c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a540:	6413      	str	r3, [r2, #64]	@ 0x40
 800a542:	4b20      	ldr	r3, [pc, #128]	@ (800a5c4 <HAL_PWREx_EnableOverDrive+0x98>)
 800a544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a546:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a54a:	603b      	str	r3, [r7, #0]
 800a54c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800a54e:	4b1e      	ldr	r3, [pc, #120]	@ (800a5c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	4a1d      	ldr	r2, [pc, #116]	@ (800a5c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800a554:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a558:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a55a:	f7fb fd49 	bl	8005ff0 <HAL_GetTick>
 800a55e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800a560:	e009      	b.n	800a576 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800a562:	f7fb fd45 	bl	8005ff0 <HAL_GetTick>
 800a566:	4602      	mov	r2, r0
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	1ad3      	subs	r3, r2, r3
 800a56c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a570:	d901      	bls.n	800a576 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800a572:	2303      	movs	r3, #3
 800a574:	e022      	b.n	800a5bc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800a576:	4b14      	ldr	r3, [pc, #80]	@ (800a5c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800a578:	685b      	ldr	r3, [r3, #4]
 800a57a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a57e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a582:	d1ee      	bne.n	800a562 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800a584:	4b10      	ldr	r3, [pc, #64]	@ (800a5c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	4a0f      	ldr	r2, [pc, #60]	@ (800a5c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800a58a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a58e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a590:	f7fb fd2e 	bl	8005ff0 <HAL_GetTick>
 800a594:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a596:	e009      	b.n	800a5ac <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800a598:	f7fb fd2a 	bl	8005ff0 <HAL_GetTick>
 800a59c:	4602      	mov	r2, r0
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	1ad3      	subs	r3, r2, r3
 800a5a2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a5a6:	d901      	bls.n	800a5ac <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800a5a8:	2303      	movs	r3, #3
 800a5aa:	e007      	b.n	800a5bc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a5ac:	4b06      	ldr	r3, [pc, #24]	@ (800a5c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800a5ae:	685b      	ldr	r3, [r3, #4]
 800a5b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a5b8:	d1ee      	bne.n	800a598 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800a5ba:	2300      	movs	r3, #0
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	3708      	adds	r7, #8
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	bd80      	pop	{r7, pc}
 800a5c4:	40023800 	.word	0x40023800
 800a5c8:	40007000 	.word	0x40007000

0800a5cc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b086      	sub	sp, #24
 800a5d0:	af02      	add	r7, sp, #8
 800a5d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800a5d4:	f7fb fd0c 	bl	8005ff0 <HAL_GetTick>
 800a5d8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d101      	bne.n	800a5e4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	e067      	b.n	800a6b4 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a5ea:	b2db      	uxtb	r3, r3
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d10b      	bne.n	800a608 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800a5f8:	6878      	ldr	r0, [r7, #4]
 800a5fa:	f7f9 ffd1 	bl	80045a0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800a5fe:	f241 3188 	movw	r1, #5000	@ 0x1388
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	f000 f85e 	bl	800a6c4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	689b      	ldr	r3, [r3, #8]
 800a616:	3b01      	subs	r3, #1
 800a618:	021a      	lsls	r2, r3, #8
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	430a      	orrs	r2, r1
 800a620:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a626:	9300      	str	r3, [sp, #0]
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	2200      	movs	r2, #0
 800a62c:	2120      	movs	r1, #32
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 f856 	bl	800a6e0 <QSPI_WaitFlagStateUntilTimeout>
 800a634:	4603      	mov	r3, r0
 800a636:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800a638:	7afb      	ldrb	r3, [r7, #11]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d135      	bne.n	800a6aa <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	681a      	ldr	r2, [r3, #0]
 800a644:	4b1d      	ldr	r3, [pc, #116]	@ (800a6bc <HAL_QSPI_Init+0xf0>)
 800a646:	4013      	ands	r3, r2
 800a648:	687a      	ldr	r2, [r7, #4]
 800a64a:	6852      	ldr	r2, [r2, #4]
 800a64c:	0611      	lsls	r1, r2, #24
 800a64e:	687a      	ldr	r2, [r7, #4]
 800a650:	68d2      	ldr	r2, [r2, #12]
 800a652:	4311      	orrs	r1, r2
 800a654:	687a      	ldr	r2, [r7, #4]
 800a656:	69d2      	ldr	r2, [r2, #28]
 800a658:	4311      	orrs	r1, r2
 800a65a:	687a      	ldr	r2, [r7, #4]
 800a65c:	6a12      	ldr	r2, [r2, #32]
 800a65e:	4311      	orrs	r1, r2
 800a660:	687a      	ldr	r2, [r7, #4]
 800a662:	6812      	ldr	r2, [r2, #0]
 800a664:	430b      	orrs	r3, r1
 800a666:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	685a      	ldr	r2, [r3, #4]
 800a66e:	4b14      	ldr	r3, [pc, #80]	@ (800a6c0 <HAL_QSPI_Init+0xf4>)
 800a670:	4013      	ands	r3, r2
 800a672:	687a      	ldr	r2, [r7, #4]
 800a674:	6912      	ldr	r2, [r2, #16]
 800a676:	0411      	lsls	r1, r2, #16
 800a678:	687a      	ldr	r2, [r7, #4]
 800a67a:	6952      	ldr	r2, [r2, #20]
 800a67c:	4311      	orrs	r1, r2
 800a67e:	687a      	ldr	r2, [r7, #4]
 800a680:	6992      	ldr	r2, [r2, #24]
 800a682:	4311      	orrs	r1, r2
 800a684:	687a      	ldr	r2, [r7, #4]
 800a686:	6812      	ldr	r2, [r2, #0]
 800a688:	430b      	orrs	r3, r1
 800a68a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	681a      	ldr	r2, [r3, #0]
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f042 0201 	orr.w	r2, r2, #1
 800a69a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2200      	movs	r2, #0
 800a6a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2201      	movs	r2, #1
 800a6a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800a6b2:	7afb      	ldrb	r3, [r7, #11]
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	3710      	adds	r7, #16
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	bd80      	pop	{r7, pc}
 800a6bc:	00ffff2f 	.word	0x00ffff2f
 800a6c0:	ffe0f8fe 	.word	0xffe0f8fe

0800a6c4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b083      	sub	sp, #12
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
 800a6cc:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	683a      	ldr	r2, [r7, #0]
 800a6d2:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800a6d4:	bf00      	nop
 800a6d6:	370c      	adds	r7, #12
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6de:	4770      	bx	lr

0800a6e0 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b084      	sub	sp, #16
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	60f8      	str	r0, [r7, #12]
 800a6e8:	60b9      	str	r1, [r7, #8]
 800a6ea:	603b      	str	r3, [r7, #0]
 800a6ec:	4613      	mov	r3, r2
 800a6ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800a6f0:	e01a      	b.n	800a728 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6f2:	69bb      	ldr	r3, [r7, #24]
 800a6f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6f8:	d016      	beq.n	800a728 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6fa:	f7fb fc79 	bl	8005ff0 <HAL_GetTick>
 800a6fe:	4602      	mov	r2, r0
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	1ad3      	subs	r3, r2, r3
 800a704:	69ba      	ldr	r2, [r7, #24]
 800a706:	429a      	cmp	r2, r3
 800a708:	d302      	bcc.n	800a710 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800a70a:	69bb      	ldr	r3, [r7, #24]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d10b      	bne.n	800a728 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	2204      	movs	r2, #4
 800a714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a71c:	f043 0201 	orr.w	r2, r3, #1
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800a724:	2301      	movs	r3, #1
 800a726:	e00e      	b.n	800a746 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	689a      	ldr	r2, [r3, #8]
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	4013      	ands	r3, r2
 800a732:	2b00      	cmp	r3, #0
 800a734:	bf14      	ite	ne
 800a736:	2301      	movne	r3, #1
 800a738:	2300      	moveq	r3, #0
 800a73a:	b2db      	uxtb	r3, r3
 800a73c:	461a      	mov	r2, r3
 800a73e:	79fb      	ldrb	r3, [r7, #7]
 800a740:	429a      	cmp	r2, r3
 800a742:	d1d6      	bne.n	800a6f2 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a744:	2300      	movs	r3, #0
}
 800a746:	4618      	mov	r0, r3
 800a748:	3710      	adds	r7, #16
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}
	...

0800a750 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b086      	sub	sp, #24
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800a758:	2300      	movs	r3, #0
 800a75a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d101      	bne.n	800a766 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800a762:	2301      	movs	r3, #1
 800a764:	e291      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f003 0301 	and.w	r3, r3, #1
 800a76e:	2b00      	cmp	r3, #0
 800a770:	f000 8087 	beq.w	800a882 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a774:	4b96      	ldr	r3, [pc, #600]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a776:	689b      	ldr	r3, [r3, #8]
 800a778:	f003 030c 	and.w	r3, r3, #12
 800a77c:	2b04      	cmp	r3, #4
 800a77e:	d00c      	beq.n	800a79a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a780:	4b93      	ldr	r3, [pc, #588]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a782:	689b      	ldr	r3, [r3, #8]
 800a784:	f003 030c 	and.w	r3, r3, #12
 800a788:	2b08      	cmp	r3, #8
 800a78a:	d112      	bne.n	800a7b2 <HAL_RCC_OscConfig+0x62>
 800a78c:	4b90      	ldr	r3, [pc, #576]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a78e:	685b      	ldr	r3, [r3, #4]
 800a790:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a794:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a798:	d10b      	bne.n	800a7b2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a79a:	4b8d      	ldr	r3, [pc, #564]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d06c      	beq.n	800a880 <HAL_RCC_OscConfig+0x130>
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	685b      	ldr	r3, [r3, #4]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d168      	bne.n	800a880 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	e26b      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	685b      	ldr	r3, [r3, #4]
 800a7b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a7ba:	d106      	bne.n	800a7ca <HAL_RCC_OscConfig+0x7a>
 800a7bc:	4b84      	ldr	r3, [pc, #528]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	4a83      	ldr	r2, [pc, #524]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a7c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a7c6:	6013      	str	r3, [r2, #0]
 800a7c8:	e02e      	b.n	800a828 <HAL_RCC_OscConfig+0xd8>
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	685b      	ldr	r3, [r3, #4]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d10c      	bne.n	800a7ec <HAL_RCC_OscConfig+0x9c>
 800a7d2:	4b7f      	ldr	r3, [pc, #508]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	4a7e      	ldr	r2, [pc, #504]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a7d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a7dc:	6013      	str	r3, [r2, #0]
 800a7de:	4b7c      	ldr	r3, [pc, #496]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	4a7b      	ldr	r2, [pc, #492]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a7e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a7e8:	6013      	str	r3, [r2, #0]
 800a7ea:	e01d      	b.n	800a828 <HAL_RCC_OscConfig+0xd8>
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	685b      	ldr	r3, [r3, #4]
 800a7f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a7f4:	d10c      	bne.n	800a810 <HAL_RCC_OscConfig+0xc0>
 800a7f6:	4b76      	ldr	r3, [pc, #472]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	4a75      	ldr	r2, [pc, #468]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a7fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a800:	6013      	str	r3, [r2, #0]
 800a802:	4b73      	ldr	r3, [pc, #460]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	4a72      	ldr	r2, [pc, #456]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a808:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a80c:	6013      	str	r3, [r2, #0]
 800a80e:	e00b      	b.n	800a828 <HAL_RCC_OscConfig+0xd8>
 800a810:	4b6f      	ldr	r3, [pc, #444]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4a6e      	ldr	r2, [pc, #440]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a816:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a81a:	6013      	str	r3, [r2, #0]
 800a81c:	4b6c      	ldr	r3, [pc, #432]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	4a6b      	ldr	r2, [pc, #428]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a822:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a826:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	685b      	ldr	r3, [r3, #4]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d013      	beq.n	800a858 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a830:	f7fb fbde 	bl	8005ff0 <HAL_GetTick>
 800a834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a836:	e008      	b.n	800a84a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a838:	f7fb fbda 	bl	8005ff0 <HAL_GetTick>
 800a83c:	4602      	mov	r2, r0
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	1ad3      	subs	r3, r2, r3
 800a842:	2b64      	cmp	r3, #100	@ 0x64
 800a844:	d901      	bls.n	800a84a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a846:	2303      	movs	r3, #3
 800a848:	e21f      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a84a:	4b61      	ldr	r3, [pc, #388]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a852:	2b00      	cmp	r3, #0
 800a854:	d0f0      	beq.n	800a838 <HAL_RCC_OscConfig+0xe8>
 800a856:	e014      	b.n	800a882 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a858:	f7fb fbca 	bl	8005ff0 <HAL_GetTick>
 800a85c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a85e:	e008      	b.n	800a872 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a860:	f7fb fbc6 	bl	8005ff0 <HAL_GetTick>
 800a864:	4602      	mov	r2, r0
 800a866:	693b      	ldr	r3, [r7, #16]
 800a868:	1ad3      	subs	r3, r2, r3
 800a86a:	2b64      	cmp	r3, #100	@ 0x64
 800a86c:	d901      	bls.n	800a872 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800a86e:	2303      	movs	r3, #3
 800a870:	e20b      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a872:	4b57      	ldr	r3, [pc, #348]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d1f0      	bne.n	800a860 <HAL_RCC_OscConfig+0x110>
 800a87e:	e000      	b.n	800a882 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a880:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f003 0302 	and.w	r3, r3, #2
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d069      	beq.n	800a962 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a88e:	4b50      	ldr	r3, [pc, #320]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a890:	689b      	ldr	r3, [r3, #8]
 800a892:	f003 030c 	and.w	r3, r3, #12
 800a896:	2b00      	cmp	r3, #0
 800a898:	d00b      	beq.n	800a8b2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a89a:	4b4d      	ldr	r3, [pc, #308]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a89c:	689b      	ldr	r3, [r3, #8]
 800a89e:	f003 030c 	and.w	r3, r3, #12
 800a8a2:	2b08      	cmp	r3, #8
 800a8a4:	d11c      	bne.n	800a8e0 <HAL_RCC_OscConfig+0x190>
 800a8a6:	4b4a      	ldr	r3, [pc, #296]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a8a8:	685b      	ldr	r3, [r3, #4]
 800a8aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d116      	bne.n	800a8e0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a8b2:	4b47      	ldr	r3, [pc, #284]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f003 0302 	and.w	r3, r3, #2
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d005      	beq.n	800a8ca <HAL_RCC_OscConfig+0x17a>
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	68db      	ldr	r3, [r3, #12]
 800a8c2:	2b01      	cmp	r3, #1
 800a8c4:	d001      	beq.n	800a8ca <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	e1df      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a8ca:	4b41      	ldr	r3, [pc, #260]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	691b      	ldr	r3, [r3, #16]
 800a8d6:	00db      	lsls	r3, r3, #3
 800a8d8:	493d      	ldr	r1, [pc, #244]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a8da:	4313      	orrs	r3, r2
 800a8dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a8de:	e040      	b.n	800a962 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	68db      	ldr	r3, [r3, #12]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d023      	beq.n	800a930 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a8e8:	4b39      	ldr	r3, [pc, #228]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	4a38      	ldr	r2, [pc, #224]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a8ee:	f043 0301 	orr.w	r3, r3, #1
 800a8f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8f4:	f7fb fb7c 	bl	8005ff0 <HAL_GetTick>
 800a8f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a8fa:	e008      	b.n	800a90e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a8fc:	f7fb fb78 	bl	8005ff0 <HAL_GetTick>
 800a900:	4602      	mov	r2, r0
 800a902:	693b      	ldr	r3, [r7, #16]
 800a904:	1ad3      	subs	r3, r2, r3
 800a906:	2b02      	cmp	r3, #2
 800a908:	d901      	bls.n	800a90e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800a90a:	2303      	movs	r3, #3
 800a90c:	e1bd      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a90e:	4b30      	ldr	r3, [pc, #192]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	f003 0302 	and.w	r3, r3, #2
 800a916:	2b00      	cmp	r3, #0
 800a918:	d0f0      	beq.n	800a8fc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a91a:	4b2d      	ldr	r3, [pc, #180]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	691b      	ldr	r3, [r3, #16]
 800a926:	00db      	lsls	r3, r3, #3
 800a928:	4929      	ldr	r1, [pc, #164]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a92a:	4313      	orrs	r3, r2
 800a92c:	600b      	str	r3, [r1, #0]
 800a92e:	e018      	b.n	800a962 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a930:	4b27      	ldr	r3, [pc, #156]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	4a26      	ldr	r2, [pc, #152]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a936:	f023 0301 	bic.w	r3, r3, #1
 800a93a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a93c:	f7fb fb58 	bl	8005ff0 <HAL_GetTick>
 800a940:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a942:	e008      	b.n	800a956 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a944:	f7fb fb54 	bl	8005ff0 <HAL_GetTick>
 800a948:	4602      	mov	r2, r0
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	1ad3      	subs	r3, r2, r3
 800a94e:	2b02      	cmp	r3, #2
 800a950:	d901      	bls.n	800a956 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800a952:	2303      	movs	r3, #3
 800a954:	e199      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a956:	4b1e      	ldr	r3, [pc, #120]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f003 0302 	and.w	r3, r3, #2
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d1f0      	bne.n	800a944 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	f003 0308 	and.w	r3, r3, #8
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d038      	beq.n	800a9e0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	695b      	ldr	r3, [r3, #20]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d019      	beq.n	800a9aa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a976:	4b16      	ldr	r3, [pc, #88]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a978:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a97a:	4a15      	ldr	r2, [pc, #84]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a97c:	f043 0301 	orr.w	r3, r3, #1
 800a980:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a982:	f7fb fb35 	bl	8005ff0 <HAL_GetTick>
 800a986:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a988:	e008      	b.n	800a99c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a98a:	f7fb fb31 	bl	8005ff0 <HAL_GetTick>
 800a98e:	4602      	mov	r2, r0
 800a990:	693b      	ldr	r3, [r7, #16]
 800a992:	1ad3      	subs	r3, r2, r3
 800a994:	2b02      	cmp	r3, #2
 800a996:	d901      	bls.n	800a99c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a998:	2303      	movs	r3, #3
 800a99a:	e176      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a99c:	4b0c      	ldr	r3, [pc, #48]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a99e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9a0:	f003 0302 	and.w	r3, r3, #2
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d0f0      	beq.n	800a98a <HAL_RCC_OscConfig+0x23a>
 800a9a8:	e01a      	b.n	800a9e0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a9aa:	4b09      	ldr	r3, [pc, #36]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a9ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9ae:	4a08      	ldr	r2, [pc, #32]	@ (800a9d0 <HAL_RCC_OscConfig+0x280>)
 800a9b0:	f023 0301 	bic.w	r3, r3, #1
 800a9b4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9b6:	f7fb fb1b 	bl	8005ff0 <HAL_GetTick>
 800a9ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a9bc:	e00a      	b.n	800a9d4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a9be:	f7fb fb17 	bl	8005ff0 <HAL_GetTick>
 800a9c2:	4602      	mov	r2, r0
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	1ad3      	subs	r3, r2, r3
 800a9c8:	2b02      	cmp	r3, #2
 800a9ca:	d903      	bls.n	800a9d4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a9cc:	2303      	movs	r3, #3
 800a9ce:	e15c      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
 800a9d0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a9d4:	4b91      	ldr	r3, [pc, #580]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800a9d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9d8:	f003 0302 	and.w	r3, r3, #2
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d1ee      	bne.n	800a9be <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f003 0304 	and.w	r3, r3, #4
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	f000 80a4 	beq.w	800ab36 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a9ee:	4b8b      	ldr	r3, [pc, #556]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800a9f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d10d      	bne.n	800aa16 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800a9fa:	4b88      	ldr	r3, [pc, #544]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800a9fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9fe:	4a87      	ldr	r2, [pc, #540]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aa00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aa04:	6413      	str	r3, [r2, #64]	@ 0x40
 800aa06:	4b85      	ldr	r3, [pc, #532]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aa08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aa0e:	60bb      	str	r3, [r7, #8]
 800aa10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800aa12:	2301      	movs	r3, #1
 800aa14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa16:	4b82      	ldr	r3, [pc, #520]	@ (800ac20 <HAL_RCC_OscConfig+0x4d0>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d118      	bne.n	800aa54 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800aa22:	4b7f      	ldr	r3, [pc, #508]	@ (800ac20 <HAL_RCC_OscConfig+0x4d0>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	4a7e      	ldr	r2, [pc, #504]	@ (800ac20 <HAL_RCC_OscConfig+0x4d0>)
 800aa28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aa2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800aa2e:	f7fb fadf 	bl	8005ff0 <HAL_GetTick>
 800aa32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa34:	e008      	b.n	800aa48 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aa36:	f7fb fadb 	bl	8005ff0 <HAL_GetTick>
 800aa3a:	4602      	mov	r2, r0
 800aa3c:	693b      	ldr	r3, [r7, #16]
 800aa3e:	1ad3      	subs	r3, r2, r3
 800aa40:	2b64      	cmp	r3, #100	@ 0x64
 800aa42:	d901      	bls.n	800aa48 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800aa44:	2303      	movs	r3, #3
 800aa46:	e120      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa48:	4b75      	ldr	r3, [pc, #468]	@ (800ac20 <HAL_RCC_OscConfig+0x4d0>)
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d0f0      	beq.n	800aa36 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	689b      	ldr	r3, [r3, #8]
 800aa58:	2b01      	cmp	r3, #1
 800aa5a:	d106      	bne.n	800aa6a <HAL_RCC_OscConfig+0x31a>
 800aa5c:	4b6f      	ldr	r3, [pc, #444]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aa5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa60:	4a6e      	ldr	r2, [pc, #440]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aa62:	f043 0301 	orr.w	r3, r3, #1
 800aa66:	6713      	str	r3, [r2, #112]	@ 0x70
 800aa68:	e02d      	b.n	800aac6 <HAL_RCC_OscConfig+0x376>
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	689b      	ldr	r3, [r3, #8]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d10c      	bne.n	800aa8c <HAL_RCC_OscConfig+0x33c>
 800aa72:	4b6a      	ldr	r3, [pc, #424]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aa74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa76:	4a69      	ldr	r2, [pc, #420]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aa78:	f023 0301 	bic.w	r3, r3, #1
 800aa7c:	6713      	str	r3, [r2, #112]	@ 0x70
 800aa7e:	4b67      	ldr	r3, [pc, #412]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aa80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa82:	4a66      	ldr	r2, [pc, #408]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aa84:	f023 0304 	bic.w	r3, r3, #4
 800aa88:	6713      	str	r3, [r2, #112]	@ 0x70
 800aa8a:	e01c      	b.n	800aac6 <HAL_RCC_OscConfig+0x376>
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	689b      	ldr	r3, [r3, #8]
 800aa90:	2b05      	cmp	r3, #5
 800aa92:	d10c      	bne.n	800aaae <HAL_RCC_OscConfig+0x35e>
 800aa94:	4b61      	ldr	r3, [pc, #388]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aa96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa98:	4a60      	ldr	r2, [pc, #384]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aa9a:	f043 0304 	orr.w	r3, r3, #4
 800aa9e:	6713      	str	r3, [r2, #112]	@ 0x70
 800aaa0:	4b5e      	ldr	r3, [pc, #376]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aaa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aaa4:	4a5d      	ldr	r2, [pc, #372]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aaa6:	f043 0301 	orr.w	r3, r3, #1
 800aaaa:	6713      	str	r3, [r2, #112]	@ 0x70
 800aaac:	e00b      	b.n	800aac6 <HAL_RCC_OscConfig+0x376>
 800aaae:	4b5b      	ldr	r3, [pc, #364]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aab2:	4a5a      	ldr	r2, [pc, #360]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aab4:	f023 0301 	bic.w	r3, r3, #1
 800aab8:	6713      	str	r3, [r2, #112]	@ 0x70
 800aaba:	4b58      	ldr	r3, [pc, #352]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aabc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aabe:	4a57      	ldr	r2, [pc, #348]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aac0:	f023 0304 	bic.w	r3, r3, #4
 800aac4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	689b      	ldr	r3, [r3, #8]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d015      	beq.n	800aafa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aace:	f7fb fa8f 	bl	8005ff0 <HAL_GetTick>
 800aad2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aad4:	e00a      	b.n	800aaec <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aad6:	f7fb fa8b 	bl	8005ff0 <HAL_GetTick>
 800aada:	4602      	mov	r2, r0
 800aadc:	693b      	ldr	r3, [r7, #16]
 800aade:	1ad3      	subs	r3, r2, r3
 800aae0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aae4:	4293      	cmp	r3, r2
 800aae6:	d901      	bls.n	800aaec <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800aae8:	2303      	movs	r3, #3
 800aaea:	e0ce      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aaec:	4b4b      	ldr	r3, [pc, #300]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800aaee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aaf0:	f003 0302 	and.w	r3, r3, #2
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d0ee      	beq.n	800aad6 <HAL_RCC_OscConfig+0x386>
 800aaf8:	e014      	b.n	800ab24 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aafa:	f7fb fa79 	bl	8005ff0 <HAL_GetTick>
 800aafe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ab00:	e00a      	b.n	800ab18 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab02:	f7fb fa75 	bl	8005ff0 <HAL_GetTick>
 800ab06:	4602      	mov	r2, r0
 800ab08:	693b      	ldr	r3, [r7, #16]
 800ab0a:	1ad3      	subs	r3, r2, r3
 800ab0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab10:	4293      	cmp	r3, r2
 800ab12:	d901      	bls.n	800ab18 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800ab14:	2303      	movs	r3, #3
 800ab16:	e0b8      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ab18:	4b40      	ldr	r3, [pc, #256]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800ab1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab1c:	f003 0302 	and.w	r3, r3, #2
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d1ee      	bne.n	800ab02 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ab24:	7dfb      	ldrb	r3, [r7, #23]
 800ab26:	2b01      	cmp	r3, #1
 800ab28:	d105      	bne.n	800ab36 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ab2a:	4b3c      	ldr	r3, [pc, #240]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800ab2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab2e:	4a3b      	ldr	r2, [pc, #236]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800ab30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ab34:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	699b      	ldr	r3, [r3, #24]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	f000 80a4 	beq.w	800ac88 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ab40:	4b36      	ldr	r3, [pc, #216]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800ab42:	689b      	ldr	r3, [r3, #8]
 800ab44:	f003 030c 	and.w	r3, r3, #12
 800ab48:	2b08      	cmp	r3, #8
 800ab4a:	d06b      	beq.n	800ac24 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	699b      	ldr	r3, [r3, #24]
 800ab50:	2b02      	cmp	r3, #2
 800ab52:	d149      	bne.n	800abe8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ab54:	4b31      	ldr	r3, [pc, #196]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	4a30      	ldr	r2, [pc, #192]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800ab5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ab5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab60:	f7fb fa46 	bl	8005ff0 <HAL_GetTick>
 800ab64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ab66:	e008      	b.n	800ab7a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab68:	f7fb fa42 	bl	8005ff0 <HAL_GetTick>
 800ab6c:	4602      	mov	r2, r0
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	1ad3      	subs	r3, r2, r3
 800ab72:	2b02      	cmp	r3, #2
 800ab74:	d901      	bls.n	800ab7a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800ab76:	2303      	movs	r3, #3
 800ab78:	e087      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ab7a:	4b28      	ldr	r3, [pc, #160]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d1f0      	bne.n	800ab68 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	69da      	ldr	r2, [r3, #28]
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6a1b      	ldr	r3, [r3, #32]
 800ab8e:	431a      	orrs	r2, r3
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab94:	019b      	lsls	r3, r3, #6
 800ab96:	431a      	orrs	r2, r3
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab9c:	085b      	lsrs	r3, r3, #1
 800ab9e:	3b01      	subs	r3, #1
 800aba0:	041b      	lsls	r3, r3, #16
 800aba2:	431a      	orrs	r2, r3
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aba8:	061b      	lsls	r3, r3, #24
 800abaa:	4313      	orrs	r3, r2
 800abac:	4a1b      	ldr	r2, [pc, #108]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800abae:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800abb2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800abb4:	4b19      	ldr	r3, [pc, #100]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	4a18      	ldr	r2, [pc, #96]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800abba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800abbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abc0:	f7fb fa16 	bl	8005ff0 <HAL_GetTick>
 800abc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800abc6:	e008      	b.n	800abda <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800abc8:	f7fb fa12 	bl	8005ff0 <HAL_GetTick>
 800abcc:	4602      	mov	r2, r0
 800abce:	693b      	ldr	r3, [r7, #16]
 800abd0:	1ad3      	subs	r3, r2, r3
 800abd2:	2b02      	cmp	r3, #2
 800abd4:	d901      	bls.n	800abda <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800abd6:	2303      	movs	r3, #3
 800abd8:	e057      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800abda:	4b10      	ldr	r3, [pc, #64]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d0f0      	beq.n	800abc8 <HAL_RCC_OscConfig+0x478>
 800abe6:	e04f      	b.n	800ac88 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800abe8:	4b0c      	ldr	r3, [pc, #48]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	4a0b      	ldr	r2, [pc, #44]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800abee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800abf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abf4:	f7fb f9fc 	bl	8005ff0 <HAL_GetTick>
 800abf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800abfa:	e008      	b.n	800ac0e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800abfc:	f7fb f9f8 	bl	8005ff0 <HAL_GetTick>
 800ac00:	4602      	mov	r2, r0
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	1ad3      	subs	r3, r2, r3
 800ac06:	2b02      	cmp	r3, #2
 800ac08:	d901      	bls.n	800ac0e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800ac0a:	2303      	movs	r3, #3
 800ac0c:	e03d      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac0e:	4b03      	ldr	r3, [pc, #12]	@ (800ac1c <HAL_RCC_OscConfig+0x4cc>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d1f0      	bne.n	800abfc <HAL_RCC_OscConfig+0x4ac>
 800ac1a:	e035      	b.n	800ac88 <HAL_RCC_OscConfig+0x538>
 800ac1c:	40023800 	.word	0x40023800
 800ac20:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800ac24:	4b1b      	ldr	r3, [pc, #108]	@ (800ac94 <HAL_RCC_OscConfig+0x544>)
 800ac26:	685b      	ldr	r3, [r3, #4]
 800ac28:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	699b      	ldr	r3, [r3, #24]
 800ac2e:	2b01      	cmp	r3, #1
 800ac30:	d028      	beq.n	800ac84 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ac3c:	429a      	cmp	r2, r3
 800ac3e:	d121      	bne.n	800ac84 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ac4a:	429a      	cmp	r2, r3
 800ac4c:	d11a      	bne.n	800ac84 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ac4e:	68fa      	ldr	r2, [r7, #12]
 800ac50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800ac54:	4013      	ands	r3, r2
 800ac56:	687a      	ldr	r2, [r7, #4]
 800ac58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ac5a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ac5c:	4293      	cmp	r3, r2
 800ac5e:	d111      	bne.n	800ac84 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac6a:	085b      	lsrs	r3, r3, #1
 800ac6c:	3b01      	subs	r3, #1
 800ac6e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ac70:	429a      	cmp	r2, r3
 800ac72:	d107      	bne.n	800ac84 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac7e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800ac80:	429a      	cmp	r2, r3
 800ac82:	d001      	beq.n	800ac88 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800ac84:	2301      	movs	r3, #1
 800ac86:	e000      	b.n	800ac8a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800ac88:	2300      	movs	r3, #0
}
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	3718      	adds	r7, #24
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	bd80      	pop	{r7, pc}
 800ac92:	bf00      	nop
 800ac94:	40023800 	.word	0x40023800

0800ac98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b084      	sub	sp, #16
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
 800aca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800aca2:	2300      	movs	r3, #0
 800aca4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d101      	bne.n	800acb0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800acac:	2301      	movs	r3, #1
 800acae:	e0d0      	b.n	800ae52 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800acb0:	4b6a      	ldr	r3, [pc, #424]	@ (800ae5c <HAL_RCC_ClockConfig+0x1c4>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	f003 030f 	and.w	r3, r3, #15
 800acb8:	683a      	ldr	r2, [r7, #0]
 800acba:	429a      	cmp	r2, r3
 800acbc:	d910      	bls.n	800ace0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800acbe:	4b67      	ldr	r3, [pc, #412]	@ (800ae5c <HAL_RCC_ClockConfig+0x1c4>)
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f023 020f 	bic.w	r2, r3, #15
 800acc6:	4965      	ldr	r1, [pc, #404]	@ (800ae5c <HAL_RCC_ClockConfig+0x1c4>)
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	4313      	orrs	r3, r2
 800accc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800acce:	4b63      	ldr	r3, [pc, #396]	@ (800ae5c <HAL_RCC_ClockConfig+0x1c4>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f003 030f 	and.w	r3, r3, #15
 800acd6:	683a      	ldr	r2, [r7, #0]
 800acd8:	429a      	cmp	r2, r3
 800acda:	d001      	beq.n	800ace0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800acdc:	2301      	movs	r3, #1
 800acde:	e0b8      	b.n	800ae52 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f003 0302 	and.w	r3, r3, #2
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d020      	beq.n	800ad2e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f003 0304 	and.w	r3, r3, #4
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d005      	beq.n	800ad04 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800acf8:	4b59      	ldr	r3, [pc, #356]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800acfa:	689b      	ldr	r3, [r3, #8]
 800acfc:	4a58      	ldr	r2, [pc, #352]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800acfe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800ad02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f003 0308 	and.w	r3, r3, #8
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d005      	beq.n	800ad1c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800ad10:	4b53      	ldr	r3, [pc, #332]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800ad12:	689b      	ldr	r3, [r3, #8]
 800ad14:	4a52      	ldr	r2, [pc, #328]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800ad16:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800ad1a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ad1c:	4b50      	ldr	r3, [pc, #320]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800ad1e:	689b      	ldr	r3, [r3, #8]
 800ad20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	689b      	ldr	r3, [r3, #8]
 800ad28:	494d      	ldr	r1, [pc, #308]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800ad2a:	4313      	orrs	r3, r2
 800ad2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	f003 0301 	and.w	r3, r3, #1
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d040      	beq.n	800adbc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	685b      	ldr	r3, [r3, #4]
 800ad3e:	2b01      	cmp	r3, #1
 800ad40:	d107      	bne.n	800ad52 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ad42:	4b47      	ldr	r3, [pc, #284]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d115      	bne.n	800ad7a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800ad4e:	2301      	movs	r3, #1
 800ad50:	e07f      	b.n	800ae52 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	685b      	ldr	r3, [r3, #4]
 800ad56:	2b02      	cmp	r3, #2
 800ad58:	d107      	bne.n	800ad6a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ad5a:	4b41      	ldr	r3, [pc, #260]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d109      	bne.n	800ad7a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800ad66:	2301      	movs	r3, #1
 800ad68:	e073      	b.n	800ae52 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ad6a:	4b3d      	ldr	r3, [pc, #244]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	f003 0302 	and.w	r3, r3, #2
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d101      	bne.n	800ad7a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800ad76:	2301      	movs	r3, #1
 800ad78:	e06b      	b.n	800ae52 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ad7a:	4b39      	ldr	r3, [pc, #228]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800ad7c:	689b      	ldr	r3, [r3, #8]
 800ad7e:	f023 0203 	bic.w	r2, r3, #3
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	685b      	ldr	r3, [r3, #4]
 800ad86:	4936      	ldr	r1, [pc, #216]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800ad88:	4313      	orrs	r3, r2
 800ad8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ad8c:	f7fb f930 	bl	8005ff0 <HAL_GetTick>
 800ad90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ad92:	e00a      	b.n	800adaa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ad94:	f7fb f92c 	bl	8005ff0 <HAL_GetTick>
 800ad98:	4602      	mov	r2, r0
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	1ad3      	subs	r3, r2, r3
 800ad9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ada2:	4293      	cmp	r3, r2
 800ada4:	d901      	bls.n	800adaa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800ada6:	2303      	movs	r3, #3
 800ada8:	e053      	b.n	800ae52 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800adaa:	4b2d      	ldr	r3, [pc, #180]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800adac:	689b      	ldr	r3, [r3, #8]
 800adae:	f003 020c 	and.w	r2, r3, #12
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	685b      	ldr	r3, [r3, #4]
 800adb6:	009b      	lsls	r3, r3, #2
 800adb8:	429a      	cmp	r2, r3
 800adba:	d1eb      	bne.n	800ad94 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800adbc:	4b27      	ldr	r3, [pc, #156]	@ (800ae5c <HAL_RCC_ClockConfig+0x1c4>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f003 030f 	and.w	r3, r3, #15
 800adc4:	683a      	ldr	r2, [r7, #0]
 800adc6:	429a      	cmp	r2, r3
 800adc8:	d210      	bcs.n	800adec <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800adca:	4b24      	ldr	r3, [pc, #144]	@ (800ae5c <HAL_RCC_ClockConfig+0x1c4>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	f023 020f 	bic.w	r2, r3, #15
 800add2:	4922      	ldr	r1, [pc, #136]	@ (800ae5c <HAL_RCC_ClockConfig+0x1c4>)
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	4313      	orrs	r3, r2
 800add8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800adda:	4b20      	ldr	r3, [pc, #128]	@ (800ae5c <HAL_RCC_ClockConfig+0x1c4>)
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	f003 030f 	and.w	r3, r3, #15
 800ade2:	683a      	ldr	r2, [r7, #0]
 800ade4:	429a      	cmp	r2, r3
 800ade6:	d001      	beq.n	800adec <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800ade8:	2301      	movs	r3, #1
 800adea:	e032      	b.n	800ae52 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	f003 0304 	and.w	r3, r3, #4
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d008      	beq.n	800ae0a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800adf8:	4b19      	ldr	r3, [pc, #100]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800adfa:	689b      	ldr	r3, [r3, #8]
 800adfc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	68db      	ldr	r3, [r3, #12]
 800ae04:	4916      	ldr	r1, [pc, #88]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800ae06:	4313      	orrs	r3, r2
 800ae08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	f003 0308 	and.w	r3, r3, #8
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d009      	beq.n	800ae2a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800ae16:	4b12      	ldr	r3, [pc, #72]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800ae18:	689b      	ldr	r3, [r3, #8]
 800ae1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	691b      	ldr	r3, [r3, #16]
 800ae22:	00db      	lsls	r3, r3, #3
 800ae24:	490e      	ldr	r1, [pc, #56]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800ae26:	4313      	orrs	r3, r2
 800ae28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800ae2a:	f000 f821 	bl	800ae70 <HAL_RCC_GetSysClockFreq>
 800ae2e:	4602      	mov	r2, r0
 800ae30:	4b0b      	ldr	r3, [pc, #44]	@ (800ae60 <HAL_RCC_ClockConfig+0x1c8>)
 800ae32:	689b      	ldr	r3, [r3, #8]
 800ae34:	091b      	lsrs	r3, r3, #4
 800ae36:	f003 030f 	and.w	r3, r3, #15
 800ae3a:	490a      	ldr	r1, [pc, #40]	@ (800ae64 <HAL_RCC_ClockConfig+0x1cc>)
 800ae3c:	5ccb      	ldrb	r3, [r1, r3]
 800ae3e:	fa22 f303 	lsr.w	r3, r2, r3
 800ae42:	4a09      	ldr	r2, [pc, #36]	@ (800ae68 <HAL_RCC_ClockConfig+0x1d0>)
 800ae44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800ae46:	4b09      	ldr	r3, [pc, #36]	@ (800ae6c <HAL_RCC_ClockConfig+0x1d4>)
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	f7fa f8b6 	bl	8004fbc <HAL_InitTick>

  return HAL_OK;
 800ae50:	2300      	movs	r3, #0
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3710      	adds	r7, #16
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}
 800ae5a:	bf00      	nop
 800ae5c:	40023c00 	.word	0x40023c00
 800ae60:	40023800 	.word	0x40023800
 800ae64:	0801bb0c 	.word	0x0801bb0c
 800ae68:	2000001c 	.word	0x2000001c
 800ae6c:	2000006c 	.word	0x2000006c

0800ae70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ae70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ae74:	b090      	sub	sp, #64	@ 0x40
 800ae76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ae80:	2300      	movs	r3, #0
 800ae82:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800ae84:	2300      	movs	r3, #0
 800ae86:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ae88:	4b59      	ldr	r3, [pc, #356]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0x180>)
 800ae8a:	689b      	ldr	r3, [r3, #8]
 800ae8c:	f003 030c 	and.w	r3, r3, #12
 800ae90:	2b08      	cmp	r3, #8
 800ae92:	d00d      	beq.n	800aeb0 <HAL_RCC_GetSysClockFreq+0x40>
 800ae94:	2b08      	cmp	r3, #8
 800ae96:	f200 80a1 	bhi.w	800afdc <HAL_RCC_GetSysClockFreq+0x16c>
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d002      	beq.n	800aea4 <HAL_RCC_GetSysClockFreq+0x34>
 800ae9e:	2b04      	cmp	r3, #4
 800aea0:	d003      	beq.n	800aeaa <HAL_RCC_GetSysClockFreq+0x3a>
 800aea2:	e09b      	b.n	800afdc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800aea4:	4b53      	ldr	r3, [pc, #332]	@ (800aff4 <HAL_RCC_GetSysClockFreq+0x184>)
 800aea6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800aea8:	e09b      	b.n	800afe2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800aeaa:	4b53      	ldr	r3, [pc, #332]	@ (800aff8 <HAL_RCC_GetSysClockFreq+0x188>)
 800aeac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800aeae:	e098      	b.n	800afe2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800aeb0:	4b4f      	ldr	r3, [pc, #316]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0x180>)
 800aeb2:	685b      	ldr	r3, [r3, #4]
 800aeb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aeb8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800aeba:	4b4d      	ldr	r3, [pc, #308]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0x180>)
 800aebc:	685b      	ldr	r3, [r3, #4]
 800aebe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d028      	beq.n	800af18 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800aec6:	4b4a      	ldr	r3, [pc, #296]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0x180>)
 800aec8:	685b      	ldr	r3, [r3, #4]
 800aeca:	099b      	lsrs	r3, r3, #6
 800aecc:	2200      	movs	r2, #0
 800aece:	623b      	str	r3, [r7, #32]
 800aed0:	627a      	str	r2, [r7, #36]	@ 0x24
 800aed2:	6a3b      	ldr	r3, [r7, #32]
 800aed4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800aed8:	2100      	movs	r1, #0
 800aeda:	4b47      	ldr	r3, [pc, #284]	@ (800aff8 <HAL_RCC_GetSysClockFreq+0x188>)
 800aedc:	fb03 f201 	mul.w	r2, r3, r1
 800aee0:	2300      	movs	r3, #0
 800aee2:	fb00 f303 	mul.w	r3, r0, r3
 800aee6:	4413      	add	r3, r2
 800aee8:	4a43      	ldr	r2, [pc, #268]	@ (800aff8 <HAL_RCC_GetSysClockFreq+0x188>)
 800aeea:	fba0 1202 	umull	r1, r2, r0, r2
 800aeee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aef0:	460a      	mov	r2, r1
 800aef2:	62ba      	str	r2, [r7, #40]	@ 0x28
 800aef4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aef6:	4413      	add	r3, r2
 800aef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aefa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aefc:	2200      	movs	r2, #0
 800aefe:	61bb      	str	r3, [r7, #24]
 800af00:	61fa      	str	r2, [r7, #28]
 800af02:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800af06:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800af0a:	f7f5 f9e9 	bl	80002e0 <__aeabi_uldivmod>
 800af0e:	4602      	mov	r2, r0
 800af10:	460b      	mov	r3, r1
 800af12:	4613      	mov	r3, r2
 800af14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af16:	e053      	b.n	800afc0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800af18:	4b35      	ldr	r3, [pc, #212]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0x180>)
 800af1a:	685b      	ldr	r3, [r3, #4]
 800af1c:	099b      	lsrs	r3, r3, #6
 800af1e:	2200      	movs	r2, #0
 800af20:	613b      	str	r3, [r7, #16]
 800af22:	617a      	str	r2, [r7, #20]
 800af24:	693b      	ldr	r3, [r7, #16]
 800af26:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800af2a:	f04f 0b00 	mov.w	fp, #0
 800af2e:	4652      	mov	r2, sl
 800af30:	465b      	mov	r3, fp
 800af32:	f04f 0000 	mov.w	r0, #0
 800af36:	f04f 0100 	mov.w	r1, #0
 800af3a:	0159      	lsls	r1, r3, #5
 800af3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800af40:	0150      	lsls	r0, r2, #5
 800af42:	4602      	mov	r2, r0
 800af44:	460b      	mov	r3, r1
 800af46:	ebb2 080a 	subs.w	r8, r2, sl
 800af4a:	eb63 090b 	sbc.w	r9, r3, fp
 800af4e:	f04f 0200 	mov.w	r2, #0
 800af52:	f04f 0300 	mov.w	r3, #0
 800af56:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800af5a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800af5e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800af62:	ebb2 0408 	subs.w	r4, r2, r8
 800af66:	eb63 0509 	sbc.w	r5, r3, r9
 800af6a:	f04f 0200 	mov.w	r2, #0
 800af6e:	f04f 0300 	mov.w	r3, #0
 800af72:	00eb      	lsls	r3, r5, #3
 800af74:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800af78:	00e2      	lsls	r2, r4, #3
 800af7a:	4614      	mov	r4, r2
 800af7c:	461d      	mov	r5, r3
 800af7e:	eb14 030a 	adds.w	r3, r4, sl
 800af82:	603b      	str	r3, [r7, #0]
 800af84:	eb45 030b 	adc.w	r3, r5, fp
 800af88:	607b      	str	r3, [r7, #4]
 800af8a:	f04f 0200 	mov.w	r2, #0
 800af8e:	f04f 0300 	mov.w	r3, #0
 800af92:	e9d7 4500 	ldrd	r4, r5, [r7]
 800af96:	4629      	mov	r1, r5
 800af98:	028b      	lsls	r3, r1, #10
 800af9a:	4621      	mov	r1, r4
 800af9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800afa0:	4621      	mov	r1, r4
 800afa2:	028a      	lsls	r2, r1, #10
 800afa4:	4610      	mov	r0, r2
 800afa6:	4619      	mov	r1, r3
 800afa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afaa:	2200      	movs	r2, #0
 800afac:	60bb      	str	r3, [r7, #8]
 800afae:	60fa      	str	r2, [r7, #12]
 800afb0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800afb4:	f7f5 f994 	bl	80002e0 <__aeabi_uldivmod>
 800afb8:	4602      	mov	r2, r0
 800afba:	460b      	mov	r3, r1
 800afbc:	4613      	mov	r3, r2
 800afbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800afc0:	4b0b      	ldr	r3, [pc, #44]	@ (800aff0 <HAL_RCC_GetSysClockFreq+0x180>)
 800afc2:	685b      	ldr	r3, [r3, #4]
 800afc4:	0c1b      	lsrs	r3, r3, #16
 800afc6:	f003 0303 	and.w	r3, r3, #3
 800afca:	3301      	adds	r3, #1
 800afcc:	005b      	lsls	r3, r3, #1
 800afce:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800afd0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800afd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afd4:	fbb2 f3f3 	udiv	r3, r2, r3
 800afd8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800afda:	e002      	b.n	800afe2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800afdc:	4b05      	ldr	r3, [pc, #20]	@ (800aff4 <HAL_RCC_GetSysClockFreq+0x184>)
 800afde:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800afe0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800afe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800afe4:	4618      	mov	r0, r3
 800afe6:	3740      	adds	r7, #64	@ 0x40
 800afe8:	46bd      	mov	sp, r7
 800afea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800afee:	bf00      	nop
 800aff0:	40023800 	.word	0x40023800
 800aff4:	00f42400 	.word	0x00f42400
 800aff8:	017d7840 	.word	0x017d7840

0800affc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800affc:	b480      	push	{r7}
 800affe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b000:	4b03      	ldr	r3, [pc, #12]	@ (800b010 <HAL_RCC_GetHCLKFreq+0x14>)
 800b002:	681b      	ldr	r3, [r3, #0]
}
 800b004:	4618      	mov	r0, r3
 800b006:	46bd      	mov	sp, r7
 800b008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00c:	4770      	bx	lr
 800b00e:	bf00      	nop
 800b010:	2000001c 	.word	0x2000001c

0800b014 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b018:	f7ff fff0 	bl	800affc <HAL_RCC_GetHCLKFreq>
 800b01c:	4602      	mov	r2, r0
 800b01e:	4b05      	ldr	r3, [pc, #20]	@ (800b034 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b020:	689b      	ldr	r3, [r3, #8]
 800b022:	0a9b      	lsrs	r3, r3, #10
 800b024:	f003 0307 	and.w	r3, r3, #7
 800b028:	4903      	ldr	r1, [pc, #12]	@ (800b038 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b02a:	5ccb      	ldrb	r3, [r1, r3]
 800b02c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b030:	4618      	mov	r0, r3
 800b032:	bd80      	pop	{r7, pc}
 800b034:	40023800 	.word	0x40023800
 800b038:	0801bb1c 	.word	0x0801bb1c

0800b03c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b040:	f7ff ffdc 	bl	800affc <HAL_RCC_GetHCLKFreq>
 800b044:	4602      	mov	r2, r0
 800b046:	4b05      	ldr	r3, [pc, #20]	@ (800b05c <HAL_RCC_GetPCLK2Freq+0x20>)
 800b048:	689b      	ldr	r3, [r3, #8]
 800b04a:	0b5b      	lsrs	r3, r3, #13
 800b04c:	f003 0307 	and.w	r3, r3, #7
 800b050:	4903      	ldr	r1, [pc, #12]	@ (800b060 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b052:	5ccb      	ldrb	r3, [r1, r3]
 800b054:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b058:	4618      	mov	r0, r3
 800b05a:	bd80      	pop	{r7, pc}
 800b05c:	40023800 	.word	0x40023800
 800b060:	0801bb1c 	.word	0x0801bb1c

0800b064 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b064:	b480      	push	{r7}
 800b066:	b083      	sub	sp, #12
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
 800b06c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	220f      	movs	r2, #15
 800b072:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b074:	4b12      	ldr	r3, [pc, #72]	@ (800b0c0 <HAL_RCC_GetClockConfig+0x5c>)
 800b076:	689b      	ldr	r3, [r3, #8]
 800b078:	f003 0203 	and.w	r2, r3, #3
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b080:	4b0f      	ldr	r3, [pc, #60]	@ (800b0c0 <HAL_RCC_GetClockConfig+0x5c>)
 800b082:	689b      	ldr	r3, [r3, #8]
 800b084:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b08c:	4b0c      	ldr	r3, [pc, #48]	@ (800b0c0 <HAL_RCC_GetClockConfig+0x5c>)
 800b08e:	689b      	ldr	r3, [r3, #8]
 800b090:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800b098:	4b09      	ldr	r3, [pc, #36]	@ (800b0c0 <HAL_RCC_GetClockConfig+0x5c>)
 800b09a:	689b      	ldr	r3, [r3, #8]
 800b09c:	08db      	lsrs	r3, r3, #3
 800b09e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b0a6:	4b07      	ldr	r3, [pc, #28]	@ (800b0c4 <HAL_RCC_GetClockConfig+0x60>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	f003 020f 	and.w	r2, r3, #15
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	601a      	str	r2, [r3, #0]
}
 800b0b2:	bf00      	nop
 800b0b4:	370c      	adds	r7, #12
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0bc:	4770      	bx	lr
 800b0be:	bf00      	nop
 800b0c0:	40023800 	.word	0x40023800
 800b0c4:	40023c00 	.word	0x40023c00

0800b0c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b088      	sub	sp, #32
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800b0d8:	2300      	movs	r3, #0
 800b0da:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800b0dc:	2300      	movs	r3, #0
 800b0de:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	f003 0301 	and.w	r3, r3, #1
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d012      	beq.n	800b116 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b0f0:	4b69      	ldr	r3, [pc, #420]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b0f2:	689b      	ldr	r3, [r3, #8]
 800b0f4:	4a68      	ldr	r2, [pc, #416]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b0f6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b0fa:	6093      	str	r3, [r2, #8]
 800b0fc:	4b66      	ldr	r3, [pc, #408]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b0fe:	689a      	ldr	r2, [r3, #8]
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b104:	4964      	ldr	r1, [pc, #400]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b106:	4313      	orrs	r3, r2
 800b108:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d101      	bne.n	800b116 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800b112:	2301      	movs	r3, #1
 800b114:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d017      	beq.n	800b152 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b122:	4b5d      	ldr	r3, [pc, #372]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b124:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b128:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b130:	4959      	ldr	r1, [pc, #356]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b132:	4313      	orrs	r3, r2
 800b134:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b13c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b140:	d101      	bne.n	800b146 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800b142:	2301      	movs	r3, #1
 800b144:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d101      	bne.n	800b152 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800b14e:	2301      	movs	r3, #1
 800b150:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d017      	beq.n	800b18e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b15e:	4b4e      	ldr	r3, [pc, #312]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b160:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b164:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b16c:	494a      	ldr	r1, [pc, #296]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b16e:	4313      	orrs	r3, r2
 800b170:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b178:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b17c:	d101      	bne.n	800b182 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800b17e:	2301      	movs	r3, #1
 800b180:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b186:	2b00      	cmp	r3, #0
 800b188:	d101      	bne.n	800b18e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800b18a:	2301      	movs	r3, #1
 800b18c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b196:	2b00      	cmp	r3, #0
 800b198:	d001      	beq.n	800b19e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800b19a:	2301      	movs	r3, #1
 800b19c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f003 0320 	and.w	r3, r3, #32
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	f000 808b 	beq.w	800b2c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b1ac:	4b3a      	ldr	r3, [pc, #232]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b1ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1b0:	4a39      	ldr	r2, [pc, #228]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b1b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b1b6:	6413      	str	r3, [r2, #64]	@ 0x40
 800b1b8:	4b37      	ldr	r3, [pc, #220]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b1ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b1c0:	60bb      	str	r3, [r7, #8]
 800b1c2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b1c4:	4b35      	ldr	r3, [pc, #212]	@ (800b29c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	4a34      	ldr	r2, [pc, #208]	@ (800b29c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b1ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b1ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b1d0:	f7fa ff0e 	bl	8005ff0 <HAL_GetTick>
 800b1d4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800b1d6:	e008      	b.n	800b1ea <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b1d8:	f7fa ff0a 	bl	8005ff0 <HAL_GetTick>
 800b1dc:	4602      	mov	r2, r0
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	1ad3      	subs	r3, r2, r3
 800b1e2:	2b64      	cmp	r3, #100	@ 0x64
 800b1e4:	d901      	bls.n	800b1ea <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800b1e6:	2303      	movs	r3, #3
 800b1e8:	e357      	b.n	800b89a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800b1ea:	4b2c      	ldr	r3, [pc, #176]	@ (800b29c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d0f0      	beq.n	800b1d8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b1f6:	4b28      	ldr	r3, [pc, #160]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b1f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b1fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b1fe:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b200:	693b      	ldr	r3, [r7, #16]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d035      	beq.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b20a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b20e:	693a      	ldr	r2, [r7, #16]
 800b210:	429a      	cmp	r2, r3
 800b212:	d02e      	beq.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b214:	4b20      	ldr	r3, [pc, #128]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b218:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b21c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b21e:	4b1e      	ldr	r3, [pc, #120]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b222:	4a1d      	ldr	r2, [pc, #116]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b228:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b22a:	4b1b      	ldr	r3, [pc, #108]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b22c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b22e:	4a1a      	ldr	r2, [pc, #104]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b230:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b234:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800b236:	4a18      	ldr	r2, [pc, #96]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b238:	693b      	ldr	r3, [r7, #16]
 800b23a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b23c:	4b16      	ldr	r3, [pc, #88]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b23e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b240:	f003 0301 	and.w	r3, r3, #1
 800b244:	2b01      	cmp	r3, #1
 800b246:	d114      	bne.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b248:	f7fa fed2 	bl	8005ff0 <HAL_GetTick>
 800b24c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b24e:	e00a      	b.n	800b266 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b250:	f7fa fece 	bl	8005ff0 <HAL_GetTick>
 800b254:	4602      	mov	r2, r0
 800b256:	697b      	ldr	r3, [r7, #20]
 800b258:	1ad3      	subs	r3, r2, r3
 800b25a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b25e:	4293      	cmp	r3, r2
 800b260:	d901      	bls.n	800b266 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800b262:	2303      	movs	r3, #3
 800b264:	e319      	b.n	800b89a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b266:	4b0c      	ldr	r3, [pc, #48]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b268:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b26a:	f003 0302 	and.w	r3, r3, #2
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d0ee      	beq.n	800b250 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b276:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b27a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b27e:	d111      	bne.n	800b2a4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800b280:	4b05      	ldr	r3, [pc, #20]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b282:	689b      	ldr	r3, [r3, #8]
 800b284:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800b28c:	4b04      	ldr	r3, [pc, #16]	@ (800b2a0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800b28e:	400b      	ands	r3, r1
 800b290:	4901      	ldr	r1, [pc, #4]	@ (800b298 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b292:	4313      	orrs	r3, r2
 800b294:	608b      	str	r3, [r1, #8]
 800b296:	e00b      	b.n	800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800b298:	40023800 	.word	0x40023800
 800b29c:	40007000 	.word	0x40007000
 800b2a0:	0ffffcff 	.word	0x0ffffcff
 800b2a4:	4baa      	ldr	r3, [pc, #680]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b2a6:	689b      	ldr	r3, [r3, #8]
 800b2a8:	4aa9      	ldr	r2, [pc, #676]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b2aa:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800b2ae:	6093      	str	r3, [r2, #8]
 800b2b0:	4ba7      	ldr	r3, [pc, #668]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b2b2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b2bc:	49a4      	ldr	r1, [pc, #656]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b2be:	4313      	orrs	r3, r2
 800b2c0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f003 0310 	and.w	r3, r3, #16
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d010      	beq.n	800b2f0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b2ce:	4ba0      	ldr	r3, [pc, #640]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b2d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b2d4:	4a9e      	ldr	r2, [pc, #632]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b2d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b2da:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800b2de:	4b9c      	ldr	r3, [pc, #624]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b2e0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2e8:	4999      	ldr	r1, [pc, #612]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b2ea:	4313      	orrs	r3, r2
 800b2ec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d00a      	beq.n	800b312 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b2fc:	4b94      	ldr	r3, [pc, #592]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b2fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b302:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b30a:	4991      	ldr	r1, [pc, #580]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b30c:	4313      	orrs	r3, r2
 800b30e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d00a      	beq.n	800b334 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b31e:	4b8c      	ldr	r3, [pc, #560]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b324:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b32c:	4988      	ldr	r1, [pc, #544]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b32e:	4313      	orrs	r3, r2
 800b330:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d00a      	beq.n	800b356 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b340:	4b83      	ldr	r3, [pc, #524]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b346:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b34e:	4980      	ldr	r1, [pc, #512]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b350:	4313      	orrs	r3, r2
 800b352:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d00a      	beq.n	800b378 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b362:	4b7b      	ldr	r3, [pc, #492]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b364:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b368:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b370:	4977      	ldr	r1, [pc, #476]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b372:	4313      	orrs	r3, r2
 800b374:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b380:	2b00      	cmp	r3, #0
 800b382:	d00a      	beq.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b384:	4b72      	ldr	r3, [pc, #456]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b386:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b38a:	f023 0203 	bic.w	r2, r3, #3
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b392:	496f      	ldr	r1, [pc, #444]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b394:	4313      	orrs	r3, r2
 800b396:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d00a      	beq.n	800b3bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b3a6:	4b6a      	ldr	r3, [pc, #424]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b3a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3ac:	f023 020c 	bic.w	r2, r3, #12
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b3b4:	4966      	ldr	r1, [pc, #408]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b3b6:	4313      	orrs	r3, r2
 800b3b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d00a      	beq.n	800b3de <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b3c8:	4b61      	ldr	r3, [pc, #388]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b3ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3ce:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3d6:	495e      	ldr	r1, [pc, #376]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b3d8:	4313      	orrs	r3, r2
 800b3da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d00a      	beq.n	800b400 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b3ea:	4b59      	ldr	r3, [pc, #356]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b3ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3f0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3f8:	4955      	ldr	r1, [pc, #340]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b3fa:	4313      	orrs	r3, r2
 800b3fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d00a      	beq.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b40c:	4b50      	ldr	r3, [pc, #320]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b40e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b412:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b41a:	494d      	ldr	r1, [pc, #308]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b41c:	4313      	orrs	r3, r2
 800b41e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d00a      	beq.n	800b444 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800b42e:	4b48      	ldr	r3, [pc, #288]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b434:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b43c:	4944      	ldr	r1, [pc, #272]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b43e:	4313      	orrs	r3, r2
 800b440:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d00a      	beq.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800b450:	4b3f      	ldr	r3, [pc, #252]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b456:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b45e:	493c      	ldr	r1, [pc, #240]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b460:	4313      	orrs	r3, r2
 800b462:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d00a      	beq.n	800b488 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800b472:	4b37      	ldr	r3, [pc, #220]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b474:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b478:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b480:	4933      	ldr	r1, [pc, #204]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b482:	4313      	orrs	r3, r2
 800b484:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b490:	2b00      	cmp	r3, #0
 800b492:	d00a      	beq.n	800b4aa <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b494:	4b2e      	ldr	r3, [pc, #184]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b496:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b49a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b4a2:	492b      	ldr	r1, [pc, #172]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b4a4:	4313      	orrs	r3, r2
 800b4a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d011      	beq.n	800b4da <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800b4b6:	4b26      	ldr	r3, [pc, #152]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b4b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4bc:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b4c4:	4922      	ldr	r1, [pc, #136]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b4c6:	4313      	orrs	r3, r2
 800b4c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b4d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b4d4:	d101      	bne.n	800b4da <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	f003 0308 	and.w	r3, r3, #8
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d001      	beq.n	800b4ea <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d00a      	beq.n	800b50c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b4f6:	4b16      	ldr	r3, [pc, #88]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b4f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4fc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b504:	4912      	ldr	r1, [pc, #72]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b506:	4313      	orrs	r3, r2
 800b508:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b514:	2b00      	cmp	r3, #0
 800b516:	d00b      	beq.n	800b530 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800b518:	4b0d      	ldr	r3, [pc, #52]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b51a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b51e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b528:	4909      	ldr	r1, [pc, #36]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b52a:	4313      	orrs	r3, r2
 800b52c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b530:	69fb      	ldr	r3, [r7, #28]
 800b532:	2b01      	cmp	r3, #1
 800b534:	d006      	beq.n	800b544 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b53e:	2b00      	cmp	r3, #0
 800b540:	f000 80d9 	beq.w	800b6f6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b544:	4b02      	ldr	r3, [pc, #8]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	4a01      	ldr	r2, [pc, #4]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800b54a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b54e:	e001      	b.n	800b554 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800b550:	40023800 	.word	0x40023800
 800b554:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b556:	f7fa fd4b 	bl	8005ff0 <HAL_GetTick>
 800b55a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b55c:	e008      	b.n	800b570 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800b55e:	f7fa fd47 	bl	8005ff0 <HAL_GetTick>
 800b562:	4602      	mov	r2, r0
 800b564:	697b      	ldr	r3, [r7, #20]
 800b566:	1ad3      	subs	r3, r2, r3
 800b568:	2b64      	cmp	r3, #100	@ 0x64
 800b56a:	d901      	bls.n	800b570 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b56c:	2303      	movs	r3, #3
 800b56e:	e194      	b.n	800b89a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b570:	4b6c      	ldr	r3, [pc, #432]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d1f0      	bne.n	800b55e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	f003 0301 	and.w	r3, r3, #1
 800b584:	2b00      	cmp	r3, #0
 800b586:	d021      	beq.n	800b5cc <HAL_RCCEx_PeriphCLKConfig+0x504>
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d11d      	bne.n	800b5cc <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800b590:	4b64      	ldr	r3, [pc, #400]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b592:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b596:	0c1b      	lsrs	r3, r3, #16
 800b598:	f003 0303 	and.w	r3, r3, #3
 800b59c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800b59e:	4b61      	ldr	r3, [pc, #388]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b5a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b5a4:	0e1b      	lsrs	r3, r3, #24
 800b5a6:	f003 030f 	and.w	r3, r3, #15
 800b5aa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	685b      	ldr	r3, [r3, #4]
 800b5b0:	019a      	lsls	r2, r3, #6
 800b5b2:	693b      	ldr	r3, [r7, #16]
 800b5b4:	041b      	lsls	r3, r3, #16
 800b5b6:	431a      	orrs	r2, r3
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	061b      	lsls	r3, r3, #24
 800b5bc:	431a      	orrs	r2, r3
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	689b      	ldr	r3, [r3, #8]
 800b5c2:	071b      	lsls	r3, r3, #28
 800b5c4:	4957      	ldr	r1, [pc, #348]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b5c6:	4313      	orrs	r3, r2
 800b5c8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d004      	beq.n	800b5e2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b5e0:	d00a      	beq.n	800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d02e      	beq.n	800b64c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b5f6:	d129      	bne.n	800b64c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800b5f8:	4b4a      	ldr	r3, [pc, #296]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b5fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b5fe:	0c1b      	lsrs	r3, r3, #16
 800b600:	f003 0303 	and.w	r3, r3, #3
 800b604:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800b606:	4b47      	ldr	r3, [pc, #284]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b608:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b60c:	0f1b      	lsrs	r3, r3, #28
 800b60e:	f003 0307 	and.w	r3, r3, #7
 800b612:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	685b      	ldr	r3, [r3, #4]
 800b618:	019a      	lsls	r2, r3, #6
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	041b      	lsls	r3, r3, #16
 800b61e:	431a      	orrs	r2, r3
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	68db      	ldr	r3, [r3, #12]
 800b624:	061b      	lsls	r3, r3, #24
 800b626:	431a      	orrs	r2, r3
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	071b      	lsls	r3, r3, #28
 800b62c:	493d      	ldr	r1, [pc, #244]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b62e:	4313      	orrs	r3, r2
 800b630:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800b634:	4b3b      	ldr	r3, [pc, #236]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b636:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b63a:	f023 021f 	bic.w	r2, r3, #31
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b642:	3b01      	subs	r3, #1
 800b644:	4937      	ldr	r1, [pc, #220]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b646:	4313      	orrs	r3, r2
 800b648:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b654:	2b00      	cmp	r3, #0
 800b656:	d01d      	beq.n	800b694 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800b658:	4b32      	ldr	r3, [pc, #200]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b65a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b65e:	0e1b      	lsrs	r3, r3, #24
 800b660:	f003 030f 	and.w	r3, r3, #15
 800b664:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800b666:	4b2f      	ldr	r3, [pc, #188]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b668:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b66c:	0f1b      	lsrs	r3, r3, #28
 800b66e:	f003 0307 	and.w	r3, r3, #7
 800b672:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	685b      	ldr	r3, [r3, #4]
 800b678:	019a      	lsls	r2, r3, #6
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	691b      	ldr	r3, [r3, #16]
 800b67e:	041b      	lsls	r3, r3, #16
 800b680:	431a      	orrs	r2, r3
 800b682:	693b      	ldr	r3, [r7, #16]
 800b684:	061b      	lsls	r3, r3, #24
 800b686:	431a      	orrs	r2, r3
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	071b      	lsls	r3, r3, #28
 800b68c:	4925      	ldr	r1, [pc, #148]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b68e:	4313      	orrs	r3, r2
 800b690:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d011      	beq.n	800b6c4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	685b      	ldr	r3, [r3, #4]
 800b6a4:	019a      	lsls	r2, r3, #6
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	691b      	ldr	r3, [r3, #16]
 800b6aa:	041b      	lsls	r3, r3, #16
 800b6ac:	431a      	orrs	r2, r3
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	68db      	ldr	r3, [r3, #12]
 800b6b2:	061b      	lsls	r3, r3, #24
 800b6b4:	431a      	orrs	r2, r3
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	689b      	ldr	r3, [r3, #8]
 800b6ba:	071b      	lsls	r3, r3, #28
 800b6bc:	4919      	ldr	r1, [pc, #100]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b6be:	4313      	orrs	r3, r2
 800b6c0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b6c4:	4b17      	ldr	r3, [pc, #92]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	4a16      	ldr	r2, [pc, #88]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b6ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b6ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6d0:	f7fa fc8e 	bl	8005ff0 <HAL_GetTick>
 800b6d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b6d6:	e008      	b.n	800b6ea <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800b6d8:	f7fa fc8a 	bl	8005ff0 <HAL_GetTick>
 800b6dc:	4602      	mov	r2, r0
 800b6de:	697b      	ldr	r3, [r7, #20]
 800b6e0:	1ad3      	subs	r3, r2, r3
 800b6e2:	2b64      	cmp	r3, #100	@ 0x64
 800b6e4:	d901      	bls.n	800b6ea <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b6e6:	2303      	movs	r3, #3
 800b6e8:	e0d7      	b.n	800b89a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b6ea:	4b0e      	ldr	r3, [pc, #56]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d0f0      	beq.n	800b6d8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800b6f6:	69bb      	ldr	r3, [r7, #24]
 800b6f8:	2b01      	cmp	r3, #1
 800b6fa:	f040 80cd 	bne.w	800b898 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800b6fe:	4b09      	ldr	r3, [pc, #36]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	4a08      	ldr	r2, [pc, #32]	@ (800b724 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b704:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b708:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b70a:	f7fa fc71 	bl	8005ff0 <HAL_GetTick>
 800b70e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800b710:	e00a      	b.n	800b728 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800b712:	f7fa fc6d 	bl	8005ff0 <HAL_GetTick>
 800b716:	4602      	mov	r2, r0
 800b718:	697b      	ldr	r3, [r7, #20]
 800b71a:	1ad3      	subs	r3, r2, r3
 800b71c:	2b64      	cmp	r3, #100	@ 0x64
 800b71e:	d903      	bls.n	800b728 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b720:	2303      	movs	r3, #3
 800b722:	e0ba      	b.n	800b89a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800b724:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800b728:	4b5e      	ldr	r3, [pc, #376]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b730:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b734:	d0ed      	beq.n	800b712 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d003      	beq.n	800b74a <HAL_RCCEx_PeriphCLKConfig+0x682>
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b746:	2b00      	cmp	r3, #0
 800b748:	d009      	beq.n	800b75e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800b752:	2b00      	cmp	r3, #0
 800b754:	d02e      	beq.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d12a      	bne.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800b75e:	4b51      	ldr	r3, [pc, #324]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b764:	0c1b      	lsrs	r3, r3, #16
 800b766:	f003 0303 	and.w	r3, r3, #3
 800b76a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800b76c:	4b4d      	ldr	r3, [pc, #308]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b76e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b772:	0f1b      	lsrs	r3, r3, #28
 800b774:	f003 0307 	and.w	r3, r3, #7
 800b778:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	695b      	ldr	r3, [r3, #20]
 800b77e:	019a      	lsls	r2, r3, #6
 800b780:	693b      	ldr	r3, [r7, #16]
 800b782:	041b      	lsls	r3, r3, #16
 800b784:	431a      	orrs	r2, r3
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	699b      	ldr	r3, [r3, #24]
 800b78a:	061b      	lsls	r3, r3, #24
 800b78c:	431a      	orrs	r2, r3
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	071b      	lsls	r3, r3, #28
 800b792:	4944      	ldr	r1, [pc, #272]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b794:	4313      	orrs	r3, r2
 800b796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800b79a:	4b42      	ldr	r3, [pc, #264]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b79c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b7a0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7a8:	3b01      	subs	r3, #1
 800b7aa:	021b      	lsls	r3, r3, #8
 800b7ac:	493d      	ldr	r1, [pc, #244]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b7ae:	4313      	orrs	r3, r2
 800b7b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d022      	beq.n	800b806 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b7c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b7c8:	d11d      	bne.n	800b806 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800b7ca:	4b36      	ldr	r3, [pc, #216]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b7cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7d0:	0e1b      	lsrs	r3, r3, #24
 800b7d2:	f003 030f 	and.w	r3, r3, #15
 800b7d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800b7d8:	4b32      	ldr	r3, [pc, #200]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b7da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7de:	0f1b      	lsrs	r3, r3, #28
 800b7e0:	f003 0307 	and.w	r3, r3, #7
 800b7e4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	695b      	ldr	r3, [r3, #20]
 800b7ea:	019a      	lsls	r2, r3, #6
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	6a1b      	ldr	r3, [r3, #32]
 800b7f0:	041b      	lsls	r3, r3, #16
 800b7f2:	431a      	orrs	r2, r3
 800b7f4:	693b      	ldr	r3, [r7, #16]
 800b7f6:	061b      	lsls	r3, r3, #24
 800b7f8:	431a      	orrs	r2, r3
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	071b      	lsls	r3, r3, #28
 800b7fe:	4929      	ldr	r1, [pc, #164]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b800:	4313      	orrs	r3, r2
 800b802:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	f003 0308 	and.w	r3, r3, #8
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d028      	beq.n	800b864 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800b812:	4b24      	ldr	r3, [pc, #144]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b814:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b818:	0e1b      	lsrs	r3, r3, #24
 800b81a:	f003 030f 	and.w	r3, r3, #15
 800b81e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800b820:	4b20      	ldr	r3, [pc, #128]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b822:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b826:	0c1b      	lsrs	r3, r3, #16
 800b828:	f003 0303 	and.w	r3, r3, #3
 800b82c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	695b      	ldr	r3, [r3, #20]
 800b832:	019a      	lsls	r2, r3, #6
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	041b      	lsls	r3, r3, #16
 800b838:	431a      	orrs	r2, r3
 800b83a:	693b      	ldr	r3, [r7, #16]
 800b83c:	061b      	lsls	r3, r3, #24
 800b83e:	431a      	orrs	r2, r3
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	69db      	ldr	r3, [r3, #28]
 800b844:	071b      	lsls	r3, r3, #28
 800b846:	4917      	ldr	r1, [pc, #92]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b848:	4313      	orrs	r3, r2
 800b84a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800b84e:	4b15      	ldr	r3, [pc, #84]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b850:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b854:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b85c:	4911      	ldr	r1, [pc, #68]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b85e:	4313      	orrs	r3, r2
 800b860:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800b864:	4b0f      	ldr	r3, [pc, #60]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	4a0e      	ldr	r2, [pc, #56]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b86a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b86e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b870:	f7fa fbbe 	bl	8005ff0 <HAL_GetTick>
 800b874:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800b876:	e008      	b.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800b878:	f7fa fbba 	bl	8005ff0 <HAL_GetTick>
 800b87c:	4602      	mov	r2, r0
 800b87e:	697b      	ldr	r3, [r7, #20]
 800b880:	1ad3      	subs	r3, r2, r3
 800b882:	2b64      	cmp	r3, #100	@ 0x64
 800b884:	d901      	bls.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b886:	2303      	movs	r3, #3
 800b888:	e007      	b.n	800b89a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800b88a:	4b06      	ldr	r3, [pc, #24]	@ (800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b892:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b896:	d1ef      	bne.n	800b878 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800b898:	2300      	movs	r3, #0
}
 800b89a:	4618      	mov	r0, r3
 800b89c:	3720      	adds	r7, #32
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	bd80      	pop	{r7, pc}
 800b8a2:	bf00      	nop
 800b8a4:	40023800 	.word	0x40023800

0800b8a8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	b087      	sub	sp, #28
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800b8b8:	2300      	movs	r3, #0
 800b8ba:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800b8bc:	2300      	movs	r3, #0
 800b8be:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b8c6:	f040 808d 	bne.w	800b9e4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800b8ca:	4b93      	ldr	r3, [pc, #588]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800b8cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b8d0:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800b8d2:	68bb      	ldr	r3, [r7, #8]
 800b8d4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800b8d8:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800b8da:	68bb      	ldr	r3, [r7, #8]
 800b8dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b8e0:	d07c      	beq.n	800b9dc <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800b8e2:	68bb      	ldr	r3, [r7, #8]
 800b8e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b8e8:	d87b      	bhi.n	800b9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800b8ea:	68bb      	ldr	r3, [r7, #8]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d004      	beq.n	800b8fa <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b8f6:	d039      	beq.n	800b96c <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800b8f8:	e073      	b.n	800b9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800b8fa:	4b87      	ldr	r3, [pc, #540]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800b8fc:	685b      	ldr	r3, [r3, #4]
 800b8fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b902:	2b00      	cmp	r3, #0
 800b904:	d108      	bne.n	800b918 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b906:	4b84      	ldr	r3, [pc, #528]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800b908:	685b      	ldr	r3, [r3, #4]
 800b90a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b90e:	4a83      	ldr	r2, [pc, #524]	@ (800bb1c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800b910:	fbb2 f3f3 	udiv	r3, r2, r3
 800b914:	613b      	str	r3, [r7, #16]
 800b916:	e007      	b.n	800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800b918:	4b7f      	ldr	r3, [pc, #508]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800b91a:	685b      	ldr	r3, [r3, #4]
 800b91c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b920:	4a7f      	ldr	r2, [pc, #508]	@ (800bb20 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800b922:	fbb2 f3f3 	udiv	r3, r2, r3
 800b926:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800b928:	4b7b      	ldr	r3, [pc, #492]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800b92a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b92e:	0e1b      	lsrs	r3, r3, #24
 800b930:	f003 030f 	and.w	r3, r3, #15
 800b934:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800b936:	4b78      	ldr	r3, [pc, #480]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800b938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b93c:	099b      	lsrs	r3, r3, #6
 800b93e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b942:	693a      	ldr	r2, [r7, #16]
 800b944:	fb03 f202 	mul.w	r2, r3, r2
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b94e:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800b950:	4b71      	ldr	r3, [pc, #452]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800b952:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b956:	0a1b      	lsrs	r3, r3, #8
 800b958:	f003 031f 	and.w	r3, r3, #31
 800b95c:	3301      	adds	r3, #1
 800b95e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800b960:	697a      	ldr	r2, [r7, #20]
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	fbb2 f3f3 	udiv	r3, r2, r3
 800b968:	617b      	str	r3, [r7, #20]
        break;
 800b96a:	e03b      	b.n	800b9e4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800b96c:	4b6a      	ldr	r3, [pc, #424]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800b96e:	685b      	ldr	r3, [r3, #4]
 800b970:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b974:	2b00      	cmp	r3, #0
 800b976:	d108      	bne.n	800b98a <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b978:	4b67      	ldr	r3, [pc, #412]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800b97a:	685b      	ldr	r3, [r3, #4]
 800b97c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b980:	4a66      	ldr	r2, [pc, #408]	@ (800bb1c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800b982:	fbb2 f3f3 	udiv	r3, r2, r3
 800b986:	613b      	str	r3, [r7, #16]
 800b988:	e007      	b.n	800b99a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800b98a:	4b63      	ldr	r3, [pc, #396]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800b98c:	685b      	ldr	r3, [r3, #4]
 800b98e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b992:	4a63      	ldr	r2, [pc, #396]	@ (800bb20 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800b994:	fbb2 f3f3 	udiv	r3, r2, r3
 800b998:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800b99a:	4b5f      	ldr	r3, [pc, #380]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800b99c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b9a0:	0e1b      	lsrs	r3, r3, #24
 800b9a2:	f003 030f 	and.w	r3, r3, #15
 800b9a6:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800b9a8:	4b5b      	ldr	r3, [pc, #364]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800b9aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b9ae:	099b      	lsrs	r3, r3, #6
 800b9b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b9b4:	693a      	ldr	r2, [r7, #16]
 800b9b6:	fb03 f202 	mul.w	r2, r3, r2
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9c0:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800b9c2:	4b55      	ldr	r3, [pc, #340]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800b9c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b9c8:	f003 031f 	and.w	r3, r3, #31
 800b9cc:	3301      	adds	r3, #1
 800b9ce:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800b9d0:	697a      	ldr	r2, [r7, #20]
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9d8:	617b      	str	r3, [r7, #20]
        break;
 800b9da:	e003      	b.n	800b9e4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800b9dc:	4b51      	ldr	r3, [pc, #324]	@ (800bb24 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800b9de:	617b      	str	r3, [r7, #20]
        break;
 800b9e0:	e000      	b.n	800b9e4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800b9e2:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b9ea:	f040 808d 	bne.w	800bb08 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800b9ee:	4b4a      	ldr	r3, [pc, #296]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800b9f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b9f4:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800b9f6:	68bb      	ldr	r3, [r7, #8]
 800b9f8:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800b9fc:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800b9fe:	68bb      	ldr	r3, [r7, #8]
 800ba00:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ba04:	d07c      	beq.n	800bb00 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ba0c:	d87b      	bhi.n	800bb06 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800ba0e:	68bb      	ldr	r3, [r7, #8]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d004      	beq.n	800ba1e <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800ba14:	68bb      	ldr	r3, [r7, #8]
 800ba16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ba1a:	d039      	beq.n	800ba90 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800ba1c:	e073      	b.n	800bb06 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800ba1e:	4b3e      	ldr	r3, [pc, #248]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ba20:	685b      	ldr	r3, [r3, #4]
 800ba22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d108      	bne.n	800ba3c <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800ba2a:	4b3b      	ldr	r3, [pc, #236]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ba2c:	685b      	ldr	r3, [r3, #4]
 800ba2e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ba32:	4a3a      	ldr	r2, [pc, #232]	@ (800bb1c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800ba34:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba38:	613b      	str	r3, [r7, #16]
 800ba3a:	e007      	b.n	800ba4c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800ba3c:	4b36      	ldr	r3, [pc, #216]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ba3e:	685b      	ldr	r3, [r3, #4]
 800ba40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ba44:	4a36      	ldr	r2, [pc, #216]	@ (800bb20 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800ba46:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba4a:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800ba4c:	4b32      	ldr	r3, [pc, #200]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ba4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba52:	0e1b      	lsrs	r3, r3, #24
 800ba54:	f003 030f 	and.w	r3, r3, #15
 800ba58:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800ba5a:	4b2f      	ldr	r3, [pc, #188]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ba5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba60:	099b      	lsrs	r3, r3, #6
 800ba62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba66:	693a      	ldr	r2, [r7, #16]
 800ba68:	fb03 f202 	mul.w	r2, r3, r2
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba72:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800ba74:	4b28      	ldr	r3, [pc, #160]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ba76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba7a:	0a1b      	lsrs	r3, r3, #8
 800ba7c:	f003 031f 	and.w	r3, r3, #31
 800ba80:	3301      	adds	r3, #1
 800ba82:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800ba84:	697a      	ldr	r2, [r7, #20]
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba8c:	617b      	str	r3, [r7, #20]
        break;
 800ba8e:	e03b      	b.n	800bb08 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800ba90:	4b21      	ldr	r3, [pc, #132]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ba92:	685b      	ldr	r3, [r3, #4]
 800ba94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d108      	bne.n	800baae <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800ba9c:	4b1e      	ldr	r3, [pc, #120]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ba9e:	685b      	ldr	r3, [r3, #4]
 800baa0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800baa4:	4a1d      	ldr	r2, [pc, #116]	@ (800bb1c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800baa6:	fbb2 f3f3 	udiv	r3, r2, r3
 800baaa:	613b      	str	r3, [r7, #16]
 800baac:	e007      	b.n	800babe <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800baae:	4b1a      	ldr	r3, [pc, #104]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bab0:	685b      	ldr	r3, [r3, #4]
 800bab2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bab6:	4a1a      	ldr	r2, [pc, #104]	@ (800bb20 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800bab8:	fbb2 f3f3 	udiv	r3, r2, r3
 800babc:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800babe:	4b16      	ldr	r3, [pc, #88]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bac4:	0e1b      	lsrs	r3, r3, #24
 800bac6:	f003 030f 	and.w	r3, r3, #15
 800baca:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800bacc:	4b12      	ldr	r3, [pc, #72]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bace:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bad2:	099b      	lsrs	r3, r3, #6
 800bad4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bad8:	693a      	ldr	r2, [r7, #16]
 800bada:	fb03 f202 	mul.w	r2, r3, r2
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bae4:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800bae6:	4b0c      	ldr	r3, [pc, #48]	@ (800bb18 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800bae8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800baec:	f003 031f 	and.w	r3, r3, #31
 800baf0:	3301      	adds	r3, #1
 800baf2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800baf4:	697a      	ldr	r2, [r7, #20]
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	fbb2 f3f3 	udiv	r3, r2, r3
 800bafc:	617b      	str	r3, [r7, #20]
        break;
 800bafe:	e003      	b.n	800bb08 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800bb00:	4b08      	ldr	r3, [pc, #32]	@ (800bb24 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800bb02:	617b      	str	r3, [r7, #20]
        break;
 800bb04:	e000      	b.n	800bb08 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800bb06:	bf00      	nop
      }
    }
  }

  return frequency;
 800bb08:	697b      	ldr	r3, [r7, #20]
}
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	371c      	adds	r7, #28
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb14:	4770      	bx	lr
 800bb16:	bf00      	nop
 800bb18:	40023800 	.word	0x40023800
 800bb1c:	00f42400 	.word	0x00f42400
 800bb20:	017d7840 	.word	0x017d7840
 800bb24:	00bb8000 	.word	0x00bb8000

0800bb28 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b084      	sub	sp, #16
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d101      	bne.n	800bb3a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800bb36:	2301      	movs	r3, #1
 800bb38:	e071      	b.n	800bc1e <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	7f5b      	ldrb	r3, [r3, #29]
 800bb3e:	b2db      	uxtb	r3, r3
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d105      	bne.n	800bb50 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	2200      	movs	r2, #0
 800bb48:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800bb4a:	6878      	ldr	r0, [r7, #4]
 800bb4c:	f7f8 fdb8 	bl	80046c0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	2202      	movs	r2, #2
 800bb54:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	68db      	ldr	r3, [r3, #12]
 800bb5c:	f003 0310 	and.w	r3, r3, #16
 800bb60:	2b10      	cmp	r3, #16
 800bb62:	d053      	beq.n	800bc0c <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	22ca      	movs	r2, #202	@ 0xca
 800bb6a:	625a      	str	r2, [r3, #36]	@ 0x24
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	2253      	movs	r2, #83	@ 0x53
 800bb72:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f000 fac7 	bl	800c108 <RTC_EnterInitMode>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800bb7e:	7bfb      	ldrb	r3, [r7, #15]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d12a      	bne.n	800bbda <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	6899      	ldr	r1, [r3, #8]
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681a      	ldr	r2, [r3, #0]
 800bb8e:	4b26      	ldr	r3, [pc, #152]	@ (800bc28 <HAL_RTC_Init+0x100>)
 800bb90:	400b      	ands	r3, r1
 800bb92:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	6899      	ldr	r1, [r3, #8]
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	685a      	ldr	r2, [r3, #4]
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	691b      	ldr	r3, [r3, #16]
 800bba2:	431a      	orrs	r2, r3
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	695b      	ldr	r3, [r3, #20]
 800bba8:	431a      	orrs	r2, r3
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	430a      	orrs	r2, r1
 800bbb0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	687a      	ldr	r2, [r7, #4]
 800bbb8:	68d2      	ldr	r2, [r2, #12]
 800bbba:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	6919      	ldr	r1, [r3, #16]
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	689b      	ldr	r3, [r3, #8]
 800bbc6:	041a      	lsls	r2, r3, #16
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	430a      	orrs	r2, r1
 800bbce:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800bbd0:	6878      	ldr	r0, [r7, #4]
 800bbd2:	f000 fad0 	bl	800c176 <RTC_ExitInitMode>
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800bbda:	7bfb      	ldrb	r3, [r7, #15]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d110      	bne.n	800bc02 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f022 0208 	bic.w	r2, r2, #8
 800bbee:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	699a      	ldr	r2, [r3, #24]
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	430a      	orrs	r2, r1
 800bc00:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	22ff      	movs	r2, #255	@ 0xff
 800bc08:	625a      	str	r2, [r3, #36]	@ 0x24
 800bc0a:	e001      	b.n	800bc10 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800bc10:	7bfb      	ldrb	r3, [r7, #15]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d102      	bne.n	800bc1c <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	2201      	movs	r2, #1
 800bc1a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800bc1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3710      	adds	r7, #16
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}
 800bc26:	bf00      	nop
 800bc28:	ff8fffbf 	.word	0xff8fffbf

0800bc2c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800bc2c:	b590      	push	{r4, r7, lr}
 800bc2e:	b087      	sub	sp, #28
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	60f8      	str	r0, [r7, #12]
 800bc34:	60b9      	str	r1, [r7, #8]
 800bc36:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800bc38:	2300      	movs	r3, #0
 800bc3a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	7f1b      	ldrb	r3, [r3, #28]
 800bc40:	2b01      	cmp	r3, #1
 800bc42:	d101      	bne.n	800bc48 <HAL_RTC_SetTime+0x1c>
 800bc44:	2302      	movs	r3, #2
 800bc46:	e085      	b.n	800bd54 <HAL_RTC_SetTime+0x128>
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	2201      	movs	r2, #1
 800bc4c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	2202      	movs	r2, #2
 800bc52:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d126      	bne.n	800bca8 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	689b      	ldr	r3, [r3, #8]
 800bc60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d102      	bne.n	800bc6e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800bc68:	68bb      	ldr	r3, [r7, #8]
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bc6e:	68bb      	ldr	r3, [r7, #8]
 800bc70:	781b      	ldrb	r3, [r3, #0]
 800bc72:	4618      	mov	r0, r3
 800bc74:	f000 faa4 	bl	800c1c0 <RTC_ByteToBcd2>
 800bc78:	4603      	mov	r3, r0
 800bc7a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	785b      	ldrb	r3, [r3, #1]
 800bc80:	4618      	mov	r0, r3
 800bc82:	f000 fa9d 	bl	800c1c0 <RTC_ByteToBcd2>
 800bc86:	4603      	mov	r3, r0
 800bc88:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bc8a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800bc8c:	68bb      	ldr	r3, [r7, #8]
 800bc8e:	789b      	ldrb	r3, [r3, #2]
 800bc90:	4618      	mov	r0, r3
 800bc92:	f000 fa95 	bl	800c1c0 <RTC_ByteToBcd2>
 800bc96:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800bc98:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	78db      	ldrb	r3, [r3, #3]
 800bca0:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800bca2:	4313      	orrs	r3, r2
 800bca4:	617b      	str	r3, [r7, #20]
 800bca6:	e018      	b.n	800bcda <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	689b      	ldr	r3, [r3, #8]
 800bcae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d102      	bne.n	800bcbc <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800bcb6:	68bb      	ldr	r3, [r7, #8]
 800bcb8:	2200      	movs	r2, #0
 800bcba:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800bcbc:	68bb      	ldr	r3, [r7, #8]
 800bcbe:	781b      	ldrb	r3, [r3, #0]
 800bcc0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800bcc2:	68bb      	ldr	r3, [r7, #8]
 800bcc4:	785b      	ldrb	r3, [r3, #1]
 800bcc6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800bcc8:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800bcca:	68ba      	ldr	r2, [r7, #8]
 800bccc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800bcce:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800bcd0:	68bb      	ldr	r3, [r7, #8]
 800bcd2:	78db      	ldrb	r3, [r3, #3]
 800bcd4:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800bcd6:	4313      	orrs	r3, r2
 800bcd8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	22ca      	movs	r2, #202	@ 0xca
 800bce0:	625a      	str	r2, [r3, #36]	@ 0x24
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	2253      	movs	r2, #83	@ 0x53
 800bce8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800bcea:	68f8      	ldr	r0, [r7, #12]
 800bcec:	f000 fa0c 	bl	800c108 <RTC_EnterInitMode>
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800bcf4:	7cfb      	ldrb	r3, [r7, #19]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d11e      	bne.n	800bd38 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	681a      	ldr	r2, [r3, #0]
 800bcfe:	6979      	ldr	r1, [r7, #20]
 800bd00:	4b16      	ldr	r3, [pc, #88]	@ (800bd5c <HAL_RTC_SetTime+0x130>)
 800bd02:	400b      	ands	r3, r1
 800bd04:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	689a      	ldr	r2, [r3, #8]
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800bd14:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	6899      	ldr	r1, [r3, #8]
 800bd1c:	68bb      	ldr	r3, [r7, #8]
 800bd1e:	68da      	ldr	r2, [r3, #12]
 800bd20:	68bb      	ldr	r3, [r7, #8]
 800bd22:	691b      	ldr	r3, [r3, #16]
 800bd24:	431a      	orrs	r2, r3
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	430a      	orrs	r2, r1
 800bd2c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800bd2e:	68f8      	ldr	r0, [r7, #12]
 800bd30:	f000 fa21 	bl	800c176 <RTC_ExitInitMode>
 800bd34:	4603      	mov	r3, r0
 800bd36:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800bd38:	7cfb      	ldrb	r3, [r7, #19]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d102      	bne.n	800bd44 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	2201      	movs	r2, #1
 800bd42:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	22ff      	movs	r2, #255	@ 0xff
 800bd4a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	2200      	movs	r2, #0
 800bd50:	771a      	strb	r2, [r3, #28]

  return status;
 800bd52:	7cfb      	ldrb	r3, [r7, #19]
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	371c      	adds	r7, #28
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	bd90      	pop	{r4, r7, pc}
 800bd5c:	007f7f7f 	.word	0x007f7f7f

0800bd60 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800bd60:	b590      	push	{r4, r7, lr}
 800bd62:	b087      	sub	sp, #28
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	60f8      	str	r0, [r7, #12]
 800bd68:	60b9      	str	r1, [r7, #8]
 800bd6a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	7f1b      	ldrb	r3, [r3, #28]
 800bd74:	2b01      	cmp	r3, #1
 800bd76:	d101      	bne.n	800bd7c <HAL_RTC_SetDate+0x1c>
 800bd78:	2302      	movs	r3, #2
 800bd7a:	e06f      	b.n	800be5c <HAL_RTC_SetDate+0xfc>
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	2201      	movs	r2, #1
 800bd80:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	2202      	movs	r2, #2
 800bd86:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d10e      	bne.n	800bdac <HAL_RTC_SetDate+0x4c>
 800bd8e:	68bb      	ldr	r3, [r7, #8]
 800bd90:	785b      	ldrb	r3, [r3, #1]
 800bd92:	f003 0310 	and.w	r3, r3, #16
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d008      	beq.n	800bdac <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	785b      	ldrb	r3, [r3, #1]
 800bd9e:	f023 0310 	bic.w	r3, r3, #16
 800bda2:	b2db      	uxtb	r3, r3
 800bda4:	330a      	adds	r3, #10
 800bda6:	b2da      	uxtb	r2, r3
 800bda8:	68bb      	ldr	r3, [r7, #8]
 800bdaa:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d11c      	bne.n	800bdec <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	78db      	ldrb	r3, [r3, #3]
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f000 fa02 	bl	800c1c0 <RTC_ByteToBcd2>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	785b      	ldrb	r3, [r3, #1]
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	f000 f9fb 	bl	800c1c0 <RTC_ByteToBcd2>
 800bdca:	4603      	mov	r3, r0
 800bdcc:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bdce:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800bdd0:	68bb      	ldr	r3, [r7, #8]
 800bdd2:	789b      	ldrb	r3, [r3, #2]
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	f000 f9f3 	bl	800c1c0 <RTC_ByteToBcd2>
 800bdda:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800bddc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800bde0:	68bb      	ldr	r3, [r7, #8]
 800bde2:	781b      	ldrb	r3, [r3, #0]
 800bde4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bde6:	4313      	orrs	r3, r2
 800bde8:	617b      	str	r3, [r7, #20]
 800bdea:	e00e      	b.n	800be0a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bdec:	68bb      	ldr	r3, [r7, #8]
 800bdee:	78db      	ldrb	r3, [r3, #3]
 800bdf0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800bdf2:	68bb      	ldr	r3, [r7, #8]
 800bdf4:	785b      	ldrb	r3, [r3, #1]
 800bdf6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bdf8:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800bdfa:	68ba      	ldr	r2, [r7, #8]
 800bdfc:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800bdfe:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	781b      	ldrb	r3, [r3, #0]
 800be04:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800be06:	4313      	orrs	r3, r2
 800be08:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	22ca      	movs	r2, #202	@ 0xca
 800be10:	625a      	str	r2, [r3, #36]	@ 0x24
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	2253      	movs	r2, #83	@ 0x53
 800be18:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800be1a:	68f8      	ldr	r0, [r7, #12]
 800be1c:	f000 f974 	bl	800c108 <RTC_EnterInitMode>
 800be20:	4603      	mov	r3, r0
 800be22:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800be24:	7cfb      	ldrb	r3, [r7, #19]
 800be26:	2b00      	cmp	r3, #0
 800be28:	d10a      	bne.n	800be40 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	681a      	ldr	r2, [r3, #0]
 800be2e:	6979      	ldr	r1, [r7, #20]
 800be30:	4b0c      	ldr	r3, [pc, #48]	@ (800be64 <HAL_RTC_SetDate+0x104>)
 800be32:	400b      	ands	r3, r1
 800be34:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800be36:	68f8      	ldr	r0, [r7, #12]
 800be38:	f000 f99d 	bl	800c176 <RTC_ExitInitMode>
 800be3c:	4603      	mov	r3, r0
 800be3e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800be40:	7cfb      	ldrb	r3, [r7, #19]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d102      	bne.n	800be4c <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	2201      	movs	r2, #1
 800be4a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	22ff      	movs	r2, #255	@ 0xff
 800be52:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	2200      	movs	r2, #0
 800be58:	771a      	strb	r2, [r3, #28]

  return status;
 800be5a:	7cfb      	ldrb	r3, [r7, #19]
}
 800be5c:	4618      	mov	r0, r3
 800be5e:	371c      	adds	r7, #28
 800be60:	46bd      	mov	sp, r7
 800be62:	bd90      	pop	{r4, r7, pc}
 800be64:	00ffff3f 	.word	0x00ffff3f

0800be68 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800be68:	b590      	push	{r4, r7, lr}
 800be6a:	b089      	sub	sp, #36	@ 0x24
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	60f8      	str	r0, [r7, #12]
 800be70:	60b9      	str	r1, [r7, #8]
 800be72:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800be74:	2300      	movs	r3, #0
 800be76:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800be78:	2300      	movs	r3, #0
 800be7a:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800be7c:	2300      	movs	r3, #0
 800be7e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	7f1b      	ldrb	r3, [r3, #28]
 800be84:	2b01      	cmp	r3, #1
 800be86:	d101      	bne.n	800be8c <HAL_RTC_SetAlarm+0x24>
 800be88:	2302      	movs	r3, #2
 800be8a:	e113      	b.n	800c0b4 <HAL_RTC_SetAlarm+0x24c>
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	2201      	movs	r2, #1
 800be90:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	2202      	movs	r2, #2
 800be96:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d137      	bne.n	800bf0e <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	689b      	ldr	r3, [r3, #8]
 800bea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d102      	bne.n	800beb2 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800beac:	68bb      	ldr	r3, [r7, #8]
 800beae:	2200      	movs	r2, #0
 800beb0:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800beb2:	68bb      	ldr	r3, [r7, #8]
 800beb4:	781b      	ldrb	r3, [r3, #0]
 800beb6:	4618      	mov	r0, r3
 800beb8:	f000 f982 	bl	800c1c0 <RTC_ByteToBcd2>
 800bebc:	4603      	mov	r3, r0
 800bebe:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	785b      	ldrb	r3, [r3, #1]
 800bec4:	4618      	mov	r0, r3
 800bec6:	f000 f97b 	bl	800c1c0 <RTC_ByteToBcd2>
 800beca:	4603      	mov	r3, r0
 800becc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800bece:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800bed0:	68bb      	ldr	r3, [r7, #8]
 800bed2:	789b      	ldrb	r3, [r3, #2]
 800bed4:	4618      	mov	r0, r3
 800bed6:	f000 f973 	bl	800c1c0 <RTC_ByteToBcd2>
 800beda:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800bedc:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800bee0:	68bb      	ldr	r3, [r7, #8]
 800bee2:	78db      	ldrb	r3, [r3, #3]
 800bee4:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800bee6:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800beea:	68bb      	ldr	r3, [r7, #8]
 800beec:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bef0:	4618      	mov	r0, r3
 800bef2:	f000 f965 	bl	800c1c0 <RTC_ByteToBcd2>
 800bef6:	4603      	mov	r3, r0
 800bef8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800befa:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800bf02:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800bf08:	4313      	orrs	r3, r2
 800bf0a:	61fb      	str	r3, [r7, #28]
 800bf0c:	e023      	b.n	800bf56 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	689b      	ldr	r3, [r3, #8]
 800bf14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d102      	bne.n	800bf22 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800bf1c:	68bb      	ldr	r3, [r7, #8]
 800bf1e:	2200      	movs	r2, #0
 800bf20:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800bf22:	68bb      	ldr	r3, [r7, #8]
 800bf24:	781b      	ldrb	r3, [r3, #0]
 800bf26:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800bf28:	68bb      	ldr	r3, [r7, #8]
 800bf2a:	785b      	ldrb	r3, [r3, #1]
 800bf2c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800bf2e:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800bf30:	68ba      	ldr	r2, [r7, #8]
 800bf32:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800bf34:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800bf36:	68bb      	ldr	r3, [r7, #8]
 800bf38:	78db      	ldrb	r3, [r3, #3]
 800bf3a:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800bf3c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800bf3e:	68bb      	ldr	r3, [r7, #8]
 800bf40:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bf44:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800bf46:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800bf48:	68bb      	ldr	r3, [r7, #8]
 800bf4a:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800bf4c:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800bf4e:	68bb      	ldr	r3, [r7, #8]
 800bf50:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800bf52:	4313      	orrs	r3, r2
 800bf54:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800bf5a:	68bb      	ldr	r3, [r7, #8]
 800bf5c:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800bf5e:	4313      	orrs	r3, r2
 800bf60:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	22ca      	movs	r2, #202	@ 0xca
 800bf68:	625a      	str	r2, [r3, #36]	@ 0x24
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	2253      	movs	r2, #83	@ 0x53
 800bf70:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 800bf72:	68bb      	ldr	r3, [r7, #8]
 800bf74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bf7a:	d148      	bne.n	800c00e <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	689a      	ldr	r2, [r3, #8]
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bf8a:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	689a      	ldr	r2, [r3, #8]
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800bf9a:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	68db      	ldr	r3, [r3, #12]
 800bfa2:	b2da      	uxtb	r2, r3
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800bfac:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800bfae:	f7fa f81f 	bl	8005ff0 <HAL_GetTick>
 800bfb2:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800bfb4:	e013      	b.n	800bfde <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bfb6:	f7fa f81b 	bl	8005ff0 <HAL_GetTick>
 800bfba:	4602      	mov	r2, r0
 800bfbc:	69bb      	ldr	r3, [r7, #24]
 800bfbe:	1ad3      	subs	r3, r2, r3
 800bfc0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bfc4:	d90b      	bls.n	800bfde <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	22ff      	movs	r2, #255	@ 0xff
 800bfcc:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	2203      	movs	r2, #3
 800bfd2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	2200      	movs	r2, #0
 800bfd8:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800bfda:	2303      	movs	r3, #3
 800bfdc:	e06a      	b.n	800c0b4 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	68db      	ldr	r3, [r3, #12]
 800bfe4:	f003 0301 	and.w	r3, r3, #1
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d0e4      	beq.n	800bfb6 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	69fa      	ldr	r2, [r7, #28]
 800bff2:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	697a      	ldr	r2, [r7, #20]
 800bffa:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	689a      	ldr	r2, [r3, #8]
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c00a:	609a      	str	r2, [r3, #8]
 800c00c:	e047      	b.n	800c09e <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	689a      	ldr	r2, [r3, #8]
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800c01c:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	689a      	ldr	r2, [r3, #8]
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c02c:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	68db      	ldr	r3, [r3, #12]
 800c034:	b2da      	uxtb	r2, r3
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800c03e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c040:	f7f9 ffd6 	bl	8005ff0 <HAL_GetTick>
 800c044:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800c046:	e013      	b.n	800c070 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c048:	f7f9 ffd2 	bl	8005ff0 <HAL_GetTick>
 800c04c:	4602      	mov	r2, r0
 800c04e:	69bb      	ldr	r3, [r7, #24]
 800c050:	1ad3      	subs	r3, r2, r3
 800c052:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c056:	d90b      	bls.n	800c070 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	22ff      	movs	r2, #255	@ 0xff
 800c05e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	2203      	movs	r2, #3
 800c064:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	2200      	movs	r2, #0
 800c06a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c06c:	2303      	movs	r3, #3
 800c06e:	e021      	b.n	800c0b4 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	68db      	ldr	r3, [r3, #12]
 800c076:	f003 0302 	and.w	r3, r3, #2
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d0e4      	beq.n	800c048 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	69fa      	ldr	r2, [r7, #28]
 800c084:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	697a      	ldr	r2, [r7, #20]
 800c08c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	689a      	ldr	r2, [r3, #8]
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c09c:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	22ff      	movs	r2, #255	@ 0xff
 800c0a4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	2201      	movs	r2, #1
 800c0aa:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800c0b2:	2300      	movs	r3, #0
}
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	3724      	adds	r7, #36	@ 0x24
 800c0b8:	46bd      	mov	sp, r7
 800c0ba:	bd90      	pop	{r4, r7, pc}

0800c0bc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800c0bc:	b580      	push	{r7, lr}
 800c0be:	b084      	sub	sp, #16
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	4a0d      	ldr	r2, [pc, #52]	@ (800c104 <HAL_RTC_WaitForSynchro+0x48>)
 800c0ce:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c0d0:	f7f9 ff8e 	bl	8005ff0 <HAL_GetTick>
 800c0d4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c0d6:	e009      	b.n	800c0ec <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c0d8:	f7f9 ff8a 	bl	8005ff0 <HAL_GetTick>
 800c0dc:	4602      	mov	r2, r0
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	1ad3      	subs	r3, r2, r3
 800c0e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c0e6:	d901      	bls.n	800c0ec <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800c0e8:	2303      	movs	r3, #3
 800c0ea:	e007      	b.n	800c0fc <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	68db      	ldr	r3, [r3, #12]
 800c0f2:	f003 0320 	and.w	r3, r3, #32
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d0ee      	beq.n	800c0d8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800c0fa:	2300      	movs	r3, #0
}
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	3710      	adds	r7, #16
 800c100:	46bd      	mov	sp, r7
 800c102:	bd80      	pop	{r7, pc}
 800c104:	0001ff5f 	.word	0x0001ff5f

0800c108 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b084      	sub	sp, #16
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c110:	2300      	movs	r3, #0
 800c112:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800c114:	2300      	movs	r3, #0
 800c116:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	68db      	ldr	r3, [r3, #12]
 800c11e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c122:	2b00      	cmp	r3, #0
 800c124:	d122      	bne.n	800c16c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	68da      	ldr	r2, [r3, #12]
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c134:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c136:	f7f9 ff5b 	bl	8005ff0 <HAL_GetTick>
 800c13a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c13c:	e00c      	b.n	800c158 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c13e:	f7f9 ff57 	bl	8005ff0 <HAL_GetTick>
 800c142:	4602      	mov	r2, r0
 800c144:	68bb      	ldr	r3, [r7, #8]
 800c146:	1ad3      	subs	r3, r2, r3
 800c148:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c14c:	d904      	bls.n	800c158 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	2204      	movs	r2, #4
 800c152:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800c154:	2301      	movs	r3, #1
 800c156:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	68db      	ldr	r3, [r3, #12]
 800c15e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c162:	2b00      	cmp	r3, #0
 800c164:	d102      	bne.n	800c16c <RTC_EnterInitMode+0x64>
 800c166:	7bfb      	ldrb	r3, [r7, #15]
 800c168:	2b01      	cmp	r3, #1
 800c16a:	d1e8      	bne.n	800c13e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800c16c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c16e:	4618      	mov	r0, r3
 800c170:	3710      	adds	r7, #16
 800c172:	46bd      	mov	sp, r7
 800c174:	bd80      	pop	{r7, pc}

0800c176 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800c176:	b580      	push	{r7, lr}
 800c178:	b084      	sub	sp, #16
 800c17a:	af00      	add	r7, sp, #0
 800c17c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c17e:	2300      	movs	r3, #0
 800c180:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	68da      	ldr	r2, [r3, #12]
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c190:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	689b      	ldr	r3, [r3, #8]
 800c198:	f003 0320 	and.w	r3, r3, #32
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d10a      	bne.n	800c1b6 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c1a0:	6878      	ldr	r0, [r7, #4]
 800c1a2:	f7ff ff8b 	bl	800c0bc <HAL_RTC_WaitForSynchro>
 800c1a6:	4603      	mov	r3, r0
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d004      	beq.n	800c1b6 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	2204      	movs	r2, #4
 800c1b0:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800c1b2:	2301      	movs	r3, #1
 800c1b4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800c1b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	3710      	adds	r7, #16
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	bd80      	pop	{r7, pc}

0800c1c0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800c1c0:	b480      	push	{r7}
 800c1c2:	b085      	sub	sp, #20
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800c1ce:	e005      	b.n	800c1dc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	3301      	adds	r3, #1
 800c1d4:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800c1d6:	79fb      	ldrb	r3, [r7, #7]
 800c1d8:	3b0a      	subs	r3, #10
 800c1da:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800c1dc:	79fb      	ldrb	r3, [r7, #7]
 800c1de:	2b09      	cmp	r3, #9
 800c1e0:	d8f6      	bhi.n	800c1d0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	b2db      	uxtb	r3, r3
 800c1e6:	011b      	lsls	r3, r3, #4
 800c1e8:	b2da      	uxtb	r2, r3
 800c1ea:	79fb      	ldrb	r3, [r7, #7]
 800c1ec:	4313      	orrs	r3, r2
 800c1ee:	b2db      	uxtb	r3, r3
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	3714      	adds	r7, #20
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1fa:	4770      	bx	lr

0800c1fc <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800c1fc:	b480      	push	{r7}
 800c1fe:	b087      	sub	sp, #28
 800c200:	af00      	add	r7, sp, #0
 800c202:	60f8      	str	r0, [r7, #12]
 800c204:	60b9      	str	r1, [r7, #8]
 800c206:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c208:	2300      	movs	r3, #0
 800c20a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	7f1b      	ldrb	r3, [r3, #28]
 800c210:	2b01      	cmp	r3, #1
 800c212:	d101      	bne.n	800c218 <HAL_RTCEx_SetTimeStamp+0x1c>
 800c214:	2302      	movs	r3, #2
 800c216:	e050      	b.n	800c2ba <HAL_RTCEx_SetTimeStamp+0xbe>
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	2201      	movs	r2, #1
 800c21c:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	2202      	movs	r2, #2
 800c222:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	f022 0206 	bic.w	r2, r2, #6
 800c232:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	687a      	ldr	r2, [r7, #4]
 800c240:	430a      	orrs	r2, r1
 800c242:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	689a      	ldr	r2, [r3, #8]
 800c24a:	4b1f      	ldr	r3, [pc, #124]	@ (800c2c8 <HAL_RTCEx_SetTimeStamp+0xcc>)
 800c24c:	4013      	ands	r3, r2
 800c24e:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800c250:	697a      	ldr	r2, [r7, #20]
 800c252:	68bb      	ldr	r3, [r7, #8]
 800c254:	4313      	orrs	r3, r2
 800c256:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	22ca      	movs	r2, #202	@ 0xca
 800c25e:	625a      	str	r2, [r3, #36]	@ 0x24
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	2253      	movs	r2, #83	@ 0x53
 800c266:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	697a      	ldr	r2, [r7, #20]
 800c26e:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	68db      	ldr	r3, [r3, #12]
 800c276:	b2da      	uxtb	r2, r3
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800c280:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	68db      	ldr	r3, [r3, #12]
 800c288:	b2da      	uxtb	r2, r3
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800c292:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	689a      	ldr	r2, [r3, #8]
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c2a2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	22ff      	movs	r2, #255	@ 0xff
 800c2aa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	2201      	movs	r2, #1
 800c2b0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	2200      	movs	r2, #0
 800c2b6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800c2b8:	2300      	movs	r3, #0
}
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	371c      	adds	r7, #28
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c4:	4770      	bx	lr
 800c2c6:	bf00      	nop
 800c2c8:	fffff7f7 	.word	0xfffff7f7

0800c2cc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	b088      	sub	sp, #32
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800c2d8:	2300      	movs	r3, #0
 800c2da:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800c2dc:	2300      	movs	r3, #0
 800c2de:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d101      	bne.n	800c2ea <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800c2e6:	2301      	movs	r3, #1
 800c2e8:	e156      	b.n	800c598 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800c2f0:	b2db      	uxtb	r3, r3
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d106      	bne.n	800c304 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800c2fe:	6878      	ldr	r0, [r7, #4]
 800c300:	f7f8 fdf2 	bl	8004ee8 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	2202      	movs	r2, #2
 800c308:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800c30c:	6878      	ldr	r0, [r7, #4]
 800c30e:	f000 f95b 	bl	800c5c8 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	68db      	ldr	r3, [r3, #12]
 800c316:	2b02      	cmp	r3, #2
 800c318:	d00c      	beq.n	800c334 <HAL_SAI_Init+0x68>
 800c31a:	2b02      	cmp	r3, #2
 800c31c:	d80d      	bhi.n	800c33a <HAL_SAI_Init+0x6e>
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d002      	beq.n	800c328 <HAL_SAI_Init+0x5c>
 800c322:	2b01      	cmp	r3, #1
 800c324:	d003      	beq.n	800c32e <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800c326:	e008      	b.n	800c33a <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800c328:	2300      	movs	r3, #0
 800c32a:	61fb      	str	r3, [r7, #28]
      break;
 800c32c:	e006      	b.n	800c33c <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800c32e:	2310      	movs	r3, #16
 800c330:	61fb      	str	r3, [r7, #28]
      break;
 800c332:	e003      	b.n	800c33c <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800c334:	2320      	movs	r3, #32
 800c336:	61fb      	str	r3, [r7, #28]
      break;
 800c338:	e000      	b.n	800c33c <HAL_SAI_Init+0x70>
      break;
 800c33a:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	689b      	ldr	r3, [r3, #8]
 800c340:	2b03      	cmp	r3, #3
 800c342:	d81e      	bhi.n	800c382 <HAL_SAI_Init+0xb6>
 800c344:	a201      	add	r2, pc, #4	@ (adr r2, 800c34c <HAL_SAI_Init+0x80>)
 800c346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c34a:	bf00      	nop
 800c34c:	0800c35d 	.word	0x0800c35d
 800c350:	0800c363 	.word	0x0800c363
 800c354:	0800c36b 	.word	0x0800c36b
 800c358:	0800c373 	.word	0x0800c373
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800c35c:	2300      	movs	r3, #0
 800c35e:	617b      	str	r3, [r7, #20]
    }
    break;
 800c360:	e010      	b.n	800c384 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800c362:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c366:	617b      	str	r3, [r7, #20]
    }
    break;
 800c368:	e00c      	b.n	800c384 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800c36a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c36e:	617b      	str	r3, [r7, #20]
    }
    break;
 800c370:	e008      	b.n	800c384 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800c372:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c376:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800c378:	69fb      	ldr	r3, [r7, #28]
 800c37a:	f043 0301 	orr.w	r3, r3, #1
 800c37e:	61fb      	str	r3, [r7, #28]
    }
    break;
 800c380:	e000      	b.n	800c384 <HAL_SAI_Init+0xb8>
    default:
      break;
 800c382:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	4a85      	ldr	r2, [pc, #532]	@ (800c5a0 <HAL_SAI_Init+0x2d4>)
 800c38a:	4293      	cmp	r3, r2
 800c38c:	d004      	beq.n	800c398 <HAL_SAI_Init+0xcc>
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	4a84      	ldr	r2, [pc, #528]	@ (800c5a4 <HAL_SAI_Init+0x2d8>)
 800c394:	4293      	cmp	r3, r2
 800c396:	d103      	bne.n	800c3a0 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800c398:	4a83      	ldr	r2, [pc, #524]	@ (800c5a8 <HAL_SAI_Init+0x2dc>)
 800c39a:	69fb      	ldr	r3, [r7, #28]
 800c39c:	6013      	str	r3, [r2, #0]
 800c39e:	e002      	b.n	800c3a6 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800c3a0:	4a82      	ldr	r2, [pc, #520]	@ (800c5ac <HAL_SAI_Init+0x2e0>)
 800c3a2:	69fb      	ldr	r3, [r7, #28]
 800c3a4:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	69db      	ldr	r3, [r3, #28]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d04c      	beq.n	800c448 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	4a7a      	ldr	r2, [pc, #488]	@ (800c5a0 <HAL_SAI_Init+0x2d4>)
 800c3b8:	4293      	cmp	r3, r2
 800c3ba:	d004      	beq.n	800c3c6 <HAL_SAI_Init+0xfa>
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	4a78      	ldr	r2, [pc, #480]	@ (800c5a4 <HAL_SAI_Init+0x2d8>)
 800c3c2:	4293      	cmp	r3, r2
 800c3c4:	d104      	bne.n	800c3d0 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800c3c6:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800c3ca:	f7ff fa6d 	bl	800b8a8 <HAL_RCCEx_GetPeriphCLKFreq>
 800c3ce:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	4a76      	ldr	r2, [pc, #472]	@ (800c5b0 <HAL_SAI_Init+0x2e4>)
 800c3d6:	4293      	cmp	r3, r2
 800c3d8:	d004      	beq.n	800c3e4 <HAL_SAI_Init+0x118>
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	4a75      	ldr	r2, [pc, #468]	@ (800c5b4 <HAL_SAI_Init+0x2e8>)
 800c3e0:	4293      	cmp	r3, r2
 800c3e2:	d104      	bne.n	800c3ee <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800c3e4:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800c3e8:	f7ff fa5e 	bl	800b8a8 <HAL_RCCEx_GetPeriphCLKFreq>
 800c3ec:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800c3ee:	693a      	ldr	r2, [r7, #16]
 800c3f0:	4613      	mov	r3, r2
 800c3f2:	009b      	lsls	r3, r3, #2
 800c3f4:	4413      	add	r3, r2
 800c3f6:	005b      	lsls	r3, r3, #1
 800c3f8:	461a      	mov	r2, r3
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	69db      	ldr	r3, [r3, #28]
 800c3fe:	025b      	lsls	r3, r3, #9
 800c400:	fbb2 f3f3 	udiv	r3, r2, r3
 800c404:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	4a6b      	ldr	r2, [pc, #428]	@ (800c5b8 <HAL_SAI_Init+0x2ec>)
 800c40a:	fba2 2303 	umull	r2, r3, r2, r3
 800c40e:	08da      	lsrs	r2, r3, #3
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800c414:	68f9      	ldr	r1, [r7, #12]
 800c416:	4b68      	ldr	r3, [pc, #416]	@ (800c5b8 <HAL_SAI_Init+0x2ec>)
 800c418:	fba3 2301 	umull	r2, r3, r3, r1
 800c41c:	08da      	lsrs	r2, r3, #3
 800c41e:	4613      	mov	r3, r2
 800c420:	009b      	lsls	r3, r3, #2
 800c422:	4413      	add	r3, r2
 800c424:	005b      	lsls	r3, r3, #1
 800c426:	1aca      	subs	r2, r1, r3
 800c428:	2a08      	cmp	r2, #8
 800c42a:	d904      	bls.n	800c436 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	6a1b      	ldr	r3, [r3, #32]
 800c430:	1c5a      	adds	r2, r3, #1
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c43a:	2b04      	cmp	r3, #4
 800c43c:	d104      	bne.n	800c448 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	6a1b      	ldr	r3, [r3, #32]
 800c442:	085a      	lsrs	r2, r3, #1
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	685b      	ldr	r3, [r3, #4]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d003      	beq.n	800c458 <HAL_SAI_Init+0x18c>
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	685b      	ldr	r3, [r3, #4]
 800c454:	2b02      	cmp	r3, #2
 800c456:	d109      	bne.n	800c46c <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c45c:	2b01      	cmp	r3, #1
 800c45e:	d101      	bne.n	800c464 <HAL_SAI_Init+0x198>
 800c460:	2300      	movs	r3, #0
 800c462:	e001      	b.n	800c468 <HAL_SAI_Init+0x19c>
 800c464:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c468:	61bb      	str	r3, [r7, #24]
 800c46a:	e008      	b.n	800c47e <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c470:	2b01      	cmp	r3, #1
 800c472:	d102      	bne.n	800c47a <HAL_SAI_Init+0x1ae>
 800c474:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c478:	e000      	b.n	800c47c <HAL_SAI_Init+0x1b0>
 800c47a:	2300      	movs	r3, #0
 800c47c:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	6819      	ldr	r1, [r3, #0]
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	681a      	ldr	r2, [r3, #0]
 800c488:	4b4c      	ldr	r3, [pc, #304]	@ (800c5bc <HAL_SAI_Init+0x2f0>)
 800c48a:	400b      	ands	r3, r1
 800c48c:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	6819      	ldr	r1, [r3, #0]
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	685a      	ldr	r2, [r3, #4]
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c49c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c4a2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4a8:	431a      	orrs	r2, r3
 800c4aa:	69bb      	ldr	r3, [r7, #24]
 800c4ac:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800c4ae:	697b      	ldr	r3, [r7, #20]
 800c4b0:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800c4b6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	691b      	ldr	r3, [r3, #16]
 800c4bc:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c4c2:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	6a1b      	ldr	r3, [r3, #32]
 800c4c8:	051b      	lsls	r3, r3, #20
 800c4ca:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	430a      	orrs	r2, r1
 800c4d2:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	6859      	ldr	r1, [r3, #4]
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681a      	ldr	r2, [r3, #0]
 800c4de:	4b38      	ldr	r3, [pc, #224]	@ (800c5c0 <HAL_SAI_Init+0x2f4>)
 800c4e0:	400b      	ands	r3, r1
 800c4e2:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	6859      	ldr	r1, [r3, #4]
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	699a      	ldr	r2, [r3, #24]
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4f2:	431a      	orrs	r2, r3
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4f8:	431a      	orrs	r2, r3
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	430a      	orrs	r2, r1
 800c500:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	6899      	ldr	r1, [r3, #8]
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681a      	ldr	r2, [r3, #0]
 800c50c:	4b2d      	ldr	r3, [pc, #180]	@ (800c5c4 <HAL_SAI_Init+0x2f8>)
 800c50e:	400b      	ands	r3, r1
 800c510:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	6899      	ldr	r1, [r3, #8]
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c51c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800c522:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800c528:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800c52e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c534:	3b01      	subs	r3, #1
 800c536:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800c538:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	430a      	orrs	r2, r1
 800c540:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	68d9      	ldr	r1, [r3, #12]
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681a      	ldr	r2, [r3, #0]
 800c54c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800c550:	400b      	ands	r3, r1
 800c552:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	68d9      	ldr	r1, [r3, #12]
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c562:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c568:	041b      	lsls	r3, r3, #16
 800c56a:	431a      	orrs	r2, r3
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c570:	3b01      	subs	r3, #1
 800c572:	021b      	lsls	r3, r3, #8
 800c574:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	430a      	orrs	r2, r1
 800c57c:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	2200      	movs	r2, #0
 800c582:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	2201      	movs	r2, #1
 800c58a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	2200      	movs	r2, #0
 800c592:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800c596:	2300      	movs	r3, #0
}
 800c598:	4618      	mov	r0, r3
 800c59a:	3720      	adds	r7, #32
 800c59c:	46bd      	mov	sp, r7
 800c59e:	bd80      	pop	{r7, pc}
 800c5a0:	40015804 	.word	0x40015804
 800c5a4:	40015824 	.word	0x40015824
 800c5a8:	40015800 	.word	0x40015800
 800c5ac:	40015c00 	.word	0x40015c00
 800c5b0:	40015c04 	.word	0x40015c04
 800c5b4:	40015c24 	.word	0x40015c24
 800c5b8:	cccccccd 	.word	0xcccccccd
 800c5bc:	ff05c010 	.word	0xff05c010
 800c5c0:	ffff1ff0 	.word	0xffff1ff0
 800c5c4:	fff88000 	.word	0xfff88000

0800c5c8 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b085      	sub	sp, #20
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800c5d0:	4b17      	ldr	r3, [pc, #92]	@ (800c630 <SAI_Disable+0x68>)
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	4a17      	ldr	r2, [pc, #92]	@ (800c634 <SAI_Disable+0x6c>)
 800c5d6:	fba2 2303 	umull	r2, r3, r2, r3
 800c5da:	0b1b      	lsrs	r3, r3, #12
 800c5dc:	009b      	lsls	r3, r3, #2
 800c5de:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	681a      	ldr	r2, [r3, #0]
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800c5f2:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	1e5a      	subs	r2, r3, #1
 800c5f8:	60fa      	str	r2, [r7, #12]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d10a      	bne.n	800c614 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c604:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800c60e:	2303      	movs	r3, #3
 800c610:	72fb      	strb	r3, [r7, #11]
      break;
 800c612:	e006      	b.n	800c622 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d1e8      	bne.n	800c5f4 <SAI_Disable+0x2c>

  return status;
 800c622:	7afb      	ldrb	r3, [r7, #11]
}
 800c624:	4618      	mov	r0, r3
 800c626:	3714      	adds	r7, #20
 800c628:	46bd      	mov	sp, r7
 800c62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62e:	4770      	bx	lr
 800c630:	2000001c 	.word	0x2000001c
 800c634:	95cbec1b 	.word	0x95cbec1b

0800c638 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800c638:	b580      	push	{r7, lr}
 800c63a:	b082      	sub	sp, #8
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d101      	bne.n	800c64a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800c646:	2301      	movs	r3, #1
 800c648:	e022      	b.n	800c690 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c650:	b2db      	uxtb	r3, r3
 800c652:	2b00      	cmp	r3, #0
 800c654:	d105      	bne.n	800c662 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	2200      	movs	r2, #0
 800c65a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800c65c:	6878      	ldr	r0, [r7, #4]
 800c65e:	f7f8 f85d 	bl	800471c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2203      	movs	r2, #3
 800c666:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800c66a:	6878      	ldr	r0, [r7, #4]
 800c66c:	f000 f814 	bl	800c698 <HAL_SD_InitCard>
 800c670:	4603      	mov	r3, r0
 800c672:	2b00      	cmp	r3, #0
 800c674:	d001      	beq.n	800c67a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800c676:	2301      	movs	r3, #1
 800c678:	e00a      	b.n	800c690 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	2200      	movs	r2, #0
 800c67e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	2200      	movs	r2, #0
 800c684:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	2201      	movs	r2, #1
 800c68a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800c68e:	2300      	movs	r3, #0
}
 800c690:	4618      	mov	r0, r3
 800c692:	3708      	adds	r7, #8
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}

0800c698 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800c698:	b5b0      	push	{r4, r5, r7, lr}
 800c69a:	b08e      	sub	sp, #56	@ 0x38
 800c69c:	af04      	add	r7, sp, #16
 800c69e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800c6ac:	2300      	movs	r3, #0
 800c6ae:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800c6b4:	2376      	movs	r3, #118	@ 0x76
 800c6b6:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681d      	ldr	r5, [r3, #0]
 800c6bc:	466c      	mov	r4, sp
 800c6be:	f107 0318 	add.w	r3, r7, #24
 800c6c2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c6c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800c6ca:	f107 030c 	add.w	r3, r7, #12
 800c6ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c6d0:	4628      	mov	r0, r5
 800c6d2:	f004 f809 	bl	80106e8 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	685a      	ldr	r2, [r3, #4]
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c6e4:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	f004 f846 	bl	801077c <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	685a      	ldr	r2, [r3, #4]
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c6fe:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800c700:	2002      	movs	r0, #2
 800c702:	f7f9 fc81 	bl	8006008 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800c706:	6878      	ldr	r0, [r7, #4]
 800c708:	f000 ff02 	bl	800d510 <SD_PowerON>
 800c70c:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800c70e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c710:	2b00      	cmp	r3, #0
 800c712:	d00b      	beq.n	800c72c <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	2201      	movs	r2, #1
 800c718:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c722:	431a      	orrs	r2, r3
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800c728:	2301      	movs	r3, #1
 800c72a:	e02e      	b.n	800c78a <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800c72c:	6878      	ldr	r0, [r7, #4]
 800c72e:	f000 fe21 	bl	800d374 <SD_InitCard>
 800c732:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800c734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c736:	2b00      	cmp	r3, #0
 800c738:	d00b      	beq.n	800c752 <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2201      	movs	r2, #1
 800c73e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c748:	431a      	orrs	r2, r3
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800c74e:	2301      	movs	r3, #1
 800c750:	e01b      	b.n	800c78a <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c75a:	4618      	mov	r0, r3
 800c75c:	f004 f8a0 	bl	80108a0 <SDMMC_CmdBlockLength>
 800c760:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800c762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c764:	2b00      	cmp	r3, #0
 800c766:	d00f      	beq.n	800c788 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	4a09      	ldr	r2, [pc, #36]	@ (800c794 <HAL_SD_InitCard+0xfc>)
 800c76e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c776:	431a      	orrs	r2, r3
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	2201      	movs	r2, #1
 800c780:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800c784:	2301      	movs	r3, #1
 800c786:	e000      	b.n	800c78a <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800c788:	2300      	movs	r3, #0
}
 800c78a:	4618      	mov	r0, r3
 800c78c:	3728      	adds	r7, #40	@ 0x28
 800c78e:	46bd      	mov	sp, r7
 800c790:	bdb0      	pop	{r4, r5, r7, pc}
 800c792:	bf00      	nop
 800c794:	004005ff 	.word	0x004005ff

0800c798 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b092      	sub	sp, #72	@ 0x48
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	60f8      	str	r0, [r7, #12]
 800c7a0:	60b9      	str	r1, [r7, #8]
 800c7a2:	607a      	str	r2, [r7, #4]
 800c7a4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800c7a6:	f7f9 fc23 	bl	8005ff0 <HAL_GetTick>
 800c7aa:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800c7b0:	68bb      	ldr	r3, [r7, #8]
 800c7b2:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 800c7b4:	68bb      	ldr	r3, [r7, #8]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d107      	bne.n	800c7ca <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7be:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800c7c6:	2301      	movs	r3, #1
 800c7c8:	e1bd      	b.n	800cb46 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c7d0:	b2db      	uxtb	r3, r3
 800c7d2:	2b01      	cmp	r3, #1
 800c7d4:	f040 81b0 	bne.w	800cb38 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	2200      	movs	r2, #0
 800c7dc:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c7de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c7e0:	683b      	ldr	r3, [r7, #0]
 800c7e2:	441a      	add	r2, r3
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c7e8:	429a      	cmp	r2, r3
 800c7ea:	d907      	bls.n	800c7fc <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7f0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800c7f8:	2301      	movs	r3, #1
 800c7fa:	e1a4      	b.n	800cb46 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	2203      	movs	r2, #3
 800c800:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	2200      	movs	r2, #0
 800c80a:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c810:	2b01      	cmp	r3, #1
 800c812:	d002      	beq.n	800c81a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800c814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c816:	025b      	lsls	r3, r3, #9
 800c818:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c81a:	f04f 33ff 	mov.w	r3, #4294967295
 800c81e:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	025b      	lsls	r3, r3, #9
 800c824:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800c826:	2390      	movs	r3, #144	@ 0x90
 800c828:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800c82a:	2302      	movs	r3, #2
 800c82c:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c82e:	2300      	movs	r3, #0
 800c830:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDMMC_DPSM_ENABLE;
 800c832:	2301      	movs	r3, #1
 800c834:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	f107 0214 	add.w	r2, r7, #20
 800c83e:	4611      	mov	r1, r2
 800c840:	4618      	mov	r0, r3
 800c842:	f004 f801 	bl	8010848 <SDMMC_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	2b01      	cmp	r3, #1
 800c84a:	d90a      	bls.n	800c862 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	2202      	movs	r2, #2
 800c850:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c858:	4618      	mov	r0, r3
 800c85a:	f004 f865 	bl	8010928 <SDMMC_CmdReadMultiBlock>
 800c85e:	6478      	str	r0, [r7, #68]	@ 0x44
 800c860:	e009      	b.n	800c876 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	2201      	movs	r2, #1
 800c866:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c86e:	4618      	mov	r0, r3
 800c870:	f004 f838 	bl	80108e4 <SDMMC_CmdReadSingleBlock>
 800c874:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800c876:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d012      	beq.n	800c8a2 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	4a7a      	ldr	r2, [pc, #488]	@ (800ca6c <HAL_SD_ReadBlocks+0x2d4>)
 800c882:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c888:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c88a:	431a      	orrs	r2, r3
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	2201      	movs	r2, #1
 800c894:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	2200      	movs	r2, #0
 800c89c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800c89e:	2301      	movs	r3, #1
 800c8a0:	e151      	b.n	800cb46 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 800c8a2:	69bb      	ldr	r3, [r7, #24]
 800c8a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800c8a6:	e061      	b.n	800c96c <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c8ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d03c      	beq.n	800c930 <HAL_SD_ReadBlocks+0x198>
 800c8b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d039      	beq.n	800c930 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800c8bc:	2300      	movs	r3, #0
 800c8be:	643b      	str	r3, [r7, #64]	@ 0x40
 800c8c0:	e033      	b.n	800c92a <HAL_SD_ReadBlocks+0x192>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	f003 ff3a 	bl	8010740 <SDMMC_ReadFIFO>
 800c8cc:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800c8ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8d0:	b2da      	uxtb	r2, r3
 800c8d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8d4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800c8d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8d8:	3301      	adds	r3, #1
 800c8da:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800c8dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8de:	3b01      	subs	r3, #1
 800c8e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800c8e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8e4:	0a1b      	lsrs	r3, r3, #8
 800c8e6:	b2da      	uxtb	r2, r3
 800c8e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8ea:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800c8ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8ee:	3301      	adds	r3, #1
 800c8f0:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800c8f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8f4:	3b01      	subs	r3, #1
 800c8f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800c8f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8fa:	0c1b      	lsrs	r3, r3, #16
 800c8fc:	b2da      	uxtb	r2, r3
 800c8fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c900:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800c902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c904:	3301      	adds	r3, #1
 800c906:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800c908:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c90a:	3b01      	subs	r3, #1
 800c90c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800c90e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c910:	0e1b      	lsrs	r3, r3, #24
 800c912:	b2da      	uxtb	r2, r3
 800c914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c916:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800c918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c91a:	3301      	adds	r3, #1
 800c91c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800c91e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c920:	3b01      	subs	r3, #1
 800c922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 800c924:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c926:	3301      	adds	r3, #1
 800c928:	643b      	str	r3, [r7, #64]	@ 0x40
 800c92a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c92c:	2b07      	cmp	r3, #7
 800c92e:	d9c8      	bls.n	800c8c2 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800c930:	f7f9 fb5e 	bl	8005ff0 <HAL_GetTick>
 800c934:	4602      	mov	r2, r0
 800c936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c938:	1ad3      	subs	r3, r2, r3
 800c93a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c93c:	429a      	cmp	r2, r3
 800c93e:	d902      	bls.n	800c946 <HAL_SD_ReadBlocks+0x1ae>
 800c940:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c942:	2b00      	cmp	r3, #0
 800c944:	d112      	bne.n	800c96c <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	4a48      	ldr	r2, [pc, #288]	@ (800ca6c <HAL_SD_ReadBlocks+0x2d4>)
 800c94c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c952:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	2201      	movs	r2, #1
 800c95e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	2200      	movs	r2, #0
 800c966:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800c968:	2303      	movs	r3, #3
 800c96a:	e0ec      	b.n	800cb46 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c972:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800c976:	2b00      	cmp	r3, #0
 800c978:	d096      	beq.n	800c8a8 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c984:	2b00      	cmp	r3, #0
 800c986:	d022      	beq.n	800c9ce <HAL_SD_ReadBlocks+0x236>
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	2b01      	cmp	r3, #1
 800c98c:	d91f      	bls.n	800c9ce <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c992:	2b03      	cmp	r3, #3
 800c994:	d01b      	beq.n	800c9ce <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	4618      	mov	r0, r3
 800c99c:	f004 f82a 	bl	80109f4 <SDMMC_CmdStopTransfer>
 800c9a0:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800c9a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d012      	beq.n	800c9ce <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	4a2f      	ldr	r2, [pc, #188]	@ (800ca6c <HAL_SD_ReadBlocks+0x2d4>)
 800c9ae:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c9b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9b6:	431a      	orrs	r2, r3
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	2201      	movs	r2, #1
 800c9c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	2200      	movs	r2, #0
 800c9c8:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	e0bb      	b.n	800cb46 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c9d4:	f003 0308 	and.w	r3, r3, #8
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d012      	beq.n	800ca02 <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	4a22      	ldr	r2, [pc, #136]	@ (800ca6c <HAL_SD_ReadBlocks+0x2d4>)
 800c9e2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c9e8:	f043 0208 	orr.w	r2, r3, #8
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	2201      	movs	r2, #1
 800c9f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800c9fe:	2301      	movs	r3, #1
 800ca00:	e0a1      	b.n	800cb46 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca08:	f003 0302 	and.w	r3, r3, #2
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d012      	beq.n	800ca36 <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	4a15      	ldr	r2, [pc, #84]	@ (800ca6c <HAL_SD_ReadBlocks+0x2d4>)
 800ca16:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca1c:	f043 0202 	orr.w	r2, r3, #2
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	2201      	movs	r2, #1
 800ca28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	2200      	movs	r2, #0
 800ca30:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ca32:	2301      	movs	r3, #1
 800ca34:	e087      	b.n	800cb46 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca3c:	f003 0320 	and.w	r3, r3, #32
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d064      	beq.n	800cb0e <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	4a08      	ldr	r2, [pc, #32]	@ (800ca6c <HAL_SD_ReadBlocks+0x2d4>)
 800ca4a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca50:	f043 0220 	orr.w	r2, r3, #32
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	2200      	movs	r2, #0
 800ca64:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ca66:	2301      	movs	r3, #1
 800ca68:	e06d      	b.n	800cb46 <HAL_SD_ReadBlocks+0x3ae>
 800ca6a:	bf00      	nop
 800ca6c:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	4618      	mov	r0, r3
 800ca76:	f003 fe63 	bl	8010740 <SDMMC_ReadFIFO>
 800ca7a:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800ca7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca7e:	b2da      	uxtb	r2, r3
 800ca80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca82:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800ca84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca86:	3301      	adds	r3, #1
 800ca88:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800ca8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca8c:	3b01      	subs	r3, #1
 800ca8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800ca90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca92:	0a1b      	lsrs	r3, r3, #8
 800ca94:	b2da      	uxtb	r2, r3
 800ca96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca98:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800ca9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca9c:	3301      	adds	r3, #1
 800ca9e:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800caa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800caa2:	3b01      	subs	r3, #1
 800caa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800caa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800caa8:	0c1b      	lsrs	r3, r3, #16
 800caaa:	b2da      	uxtb	r2, r3
 800caac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800caae:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800cab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cab2:	3301      	adds	r3, #1
 800cab4:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800cab6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cab8:	3b01      	subs	r3, #1
 800caba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800cabc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cabe:	0e1b      	lsrs	r3, r3, #24
 800cac0:	b2da      	uxtb	r2, r3
 800cac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cac4:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800cac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cac8:	3301      	adds	r3, #1
 800caca:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800cacc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cace:	3b01      	subs	r3, #1
 800cad0:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800cad2:	f7f9 fa8d 	bl	8005ff0 <HAL_GetTick>
 800cad6:	4602      	mov	r2, r0
 800cad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cada:	1ad3      	subs	r3, r2, r3
 800cadc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cade:	429a      	cmp	r2, r3
 800cae0:	d902      	bls.n	800cae8 <HAL_SD_ReadBlocks+0x350>
 800cae2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d112      	bne.n	800cb0e <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	4a18      	ldr	r2, [pc, #96]	@ (800cb50 <HAL_SD_ReadBlocks+0x3b8>)
 800caee:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800caf4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	2201      	movs	r2, #1
 800cb00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	2200      	movs	r2, #0
 800cb08:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800cb0a:	2301      	movs	r3, #1
 800cb0c:	e01b      	b.n	800cb46 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d002      	beq.n	800cb22 <HAL_SD_ReadBlocks+0x38a>
 800cb1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d1a6      	bne.n	800ca70 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	f240 523a 	movw	r2, #1338	@ 0x53a
 800cb2a:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	2201      	movs	r2, #1
 800cb30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800cb34:	2300      	movs	r3, #0
 800cb36:	e006      	b.n	800cb46 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb3c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cb44:	2301      	movs	r3, #1
  }
}
 800cb46:	4618      	mov	r0, r3
 800cb48:	3748      	adds	r7, #72	@ 0x48
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	bd80      	pop	{r7, pc}
 800cb4e:	bf00      	nop
 800cb50:	004005ff 	.word	0x004005ff

0800cb54 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b092      	sub	sp, #72	@ 0x48
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	60f8      	str	r0, [r7, #12]
 800cb5c:	60b9      	str	r1, [r7, #8]
 800cb5e:	607a      	str	r2, [r7, #4]
 800cb60:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800cb62:	f7f9 fa45 	bl	8005ff0 <HAL_GetTick>
 800cb66:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 800cb70:	68bb      	ldr	r3, [r7, #8]
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d107      	bne.n	800cb86 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb7a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800cb82:	2301      	movs	r3, #1
 800cb84:	e165      	b.n	800ce52 <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800cb8c:	b2db      	uxtb	r3, r3
 800cb8e:	2b01      	cmp	r3, #1
 800cb90:	f040 8158 	bne.w	800ce44 <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	2200      	movs	r2, #0
 800cb98:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cb9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cb9c:	683b      	ldr	r3, [r7, #0]
 800cb9e:	441a      	add	r2, r3
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cba4:	429a      	cmp	r2, r3
 800cba6:	d907      	bls.n	800cbb8 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cbac:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800cbb4:	2301      	movs	r3, #1
 800cbb6:	e14c      	b.n	800ce52 <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	2203      	movs	r2, #3
 800cbbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	2200      	movs	r2, #0
 800cbc6:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cbcc:	2b01      	cmp	r3, #1
 800cbce:	d002      	beq.n	800cbd6 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800cbd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbd2:	025b      	lsls	r3, r3, #9
 800cbd4:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cbd6:	f04f 33ff 	mov.w	r3, #4294967295
 800cbda:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800cbdc:	683b      	ldr	r3, [r7, #0]
 800cbde:	025b      	lsls	r3, r3, #9
 800cbe0:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800cbe2:	2390      	movs	r3, #144	@ 0x90
 800cbe4:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800cbea:	2300      	movs	r3, #0
 800cbec:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDMMC_DPSM_ENABLE;
 800cbee:	2301      	movs	r3, #1
 800cbf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	f107 0218 	add.w	r2, r7, #24
 800cbfa:	4611      	mov	r1, r2
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	f003 fe23 	bl	8010848 <SDMMC_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800cc02:	683b      	ldr	r3, [r7, #0]
 800cc04:	2b01      	cmp	r3, #1
 800cc06:	d90a      	bls.n	800cc1e <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	2220      	movs	r2, #32
 800cc0c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800cc14:	4618      	mov	r0, r3
 800cc16:	f003 fecb 	bl	80109b0 <SDMMC_CmdWriteMultiBlock>
 800cc1a:	6478      	str	r0, [r7, #68]	@ 0x44
 800cc1c:	e009      	b.n	800cc32 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	2210      	movs	r2, #16
 800cc22:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	f003 fe9e 	bl	801096c <SDMMC_CmdWriteSingleBlock>
 800cc30:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800cc32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d012      	beq.n	800cc5e <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	4a87      	ldr	r2, [pc, #540]	@ (800ce5c <HAL_SD_WriteBlocks+0x308>)
 800cc3e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cc44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc46:	431a      	orrs	r2, r3
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	2201      	movs	r2, #1
 800cc50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	2200      	movs	r2, #0
 800cc58:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800cc5a:	2301      	movs	r3, #1
 800cc5c:	e0f9      	b.n	800ce52 <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800cc5e:	69fb      	ldr	r3, [r7, #28]
 800cc60:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800cc62:	e065      	b.n	800cd30 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d040      	beq.n	800ccf4 <HAL_SD_WriteBlocks+0x1a0>
 800cc72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d03d      	beq.n	800ccf4 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800cc78:	2300      	movs	r3, #0
 800cc7a:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc7c:	e037      	b.n	800ccee <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800cc7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc80:	781b      	ldrb	r3, [r3, #0]
 800cc82:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800cc84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc86:	3301      	adds	r3, #1
 800cc88:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800cc8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc8c:	3b01      	subs	r3, #1
 800cc8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800cc90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc92:	781b      	ldrb	r3, [r3, #0]
 800cc94:	021a      	lsls	r2, r3, #8
 800cc96:	697b      	ldr	r3, [r7, #20]
 800cc98:	4313      	orrs	r3, r2
 800cc9a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800cc9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc9e:	3301      	adds	r3, #1
 800cca0:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800cca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cca4:	3b01      	subs	r3, #1
 800cca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800cca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccaa:	781b      	ldrb	r3, [r3, #0]
 800ccac:	041a      	lsls	r2, r3, #16
 800ccae:	697b      	ldr	r3, [r7, #20]
 800ccb0:	4313      	orrs	r3, r2
 800ccb2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800ccb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccb6:	3301      	adds	r3, #1
 800ccb8:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800ccba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccbc:	3b01      	subs	r3, #1
 800ccbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800ccc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccc2:	781b      	ldrb	r3, [r3, #0]
 800ccc4:	061a      	lsls	r2, r3, #24
 800ccc6:	697b      	ldr	r3, [r7, #20]
 800ccc8:	4313      	orrs	r3, r2
 800ccca:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800cccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccce:	3301      	adds	r3, #1
 800ccd0:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800ccd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccd4:	3b01      	subs	r3, #1
 800ccd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	f107 0214 	add.w	r2, r7, #20
 800cce0:	4611      	mov	r1, r2
 800cce2:	4618      	mov	r0, r3
 800cce4:	f003 fd39 	bl	801075a <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800cce8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccea:	3301      	adds	r3, #1
 800ccec:	643b      	str	r3, [r7, #64]	@ 0x40
 800ccee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccf0:	2b07      	cmp	r3, #7
 800ccf2:	d9c4      	bls.n	800cc7e <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800ccf4:	f7f9 f97c 	bl	8005ff0 <HAL_GetTick>
 800ccf8:	4602      	mov	r2, r0
 800ccfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccfc:	1ad3      	subs	r3, r2, r3
 800ccfe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d902      	bls.n	800cd0a <HAL_SD_WriteBlocks+0x1b6>
 800cd04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d112      	bne.n	800cd30 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	4a53      	ldr	r2, [pc, #332]	@ (800ce5c <HAL_SD_WriteBlocks+0x308>)
 800cd10:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cd16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd18:	431a      	orrs	r2, r3
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	2201      	movs	r2, #1
 800cd22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	2200      	movs	r2, #0
 800cd2a:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800cd2c:	2303      	movs	r3, #3
 800cd2e:	e090      	b.n	800ce52 <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd36:	f403 738d 	and.w	r3, r3, #282	@ 0x11a
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d092      	beq.n	800cc64 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d022      	beq.n	800cd92 <HAL_SD_WriteBlocks+0x23e>
 800cd4c:	683b      	ldr	r3, [r7, #0]
 800cd4e:	2b01      	cmp	r3, #1
 800cd50:	d91f      	bls.n	800cd92 <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd56:	2b03      	cmp	r3, #3
 800cd58:	d01b      	beq.n	800cd92 <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	4618      	mov	r0, r3
 800cd60:	f003 fe48 	bl	80109f4 <SDMMC_CmdStopTransfer>
 800cd64:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800cd66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d012      	beq.n	800cd92 <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	4a3a      	ldr	r2, [pc, #232]	@ (800ce5c <HAL_SD_WriteBlocks+0x308>)
 800cd72:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cd78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd7a:	431a      	orrs	r2, r3
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	2201      	movs	r2, #1
 800cd84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800cd8e:	2301      	movs	r3, #1
 800cd90:	e05f      	b.n	800ce52 <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd98:	f003 0308 	and.w	r3, r3, #8
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d012      	beq.n	800cdc6 <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	4a2d      	ldr	r2, [pc, #180]	@ (800ce5c <HAL_SD_WriteBlocks+0x308>)
 800cda6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdac:	f043 0208 	orr.w	r2, r3, #8
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	2201      	movs	r2, #1
 800cdb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800cdc2:	2301      	movs	r3, #1
 800cdc4:	e045      	b.n	800ce52 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cdcc:	f003 0302 	and.w	r3, r3, #2
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d012      	beq.n	800cdfa <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	4a20      	ldr	r2, [pc, #128]	@ (800ce5c <HAL_SD_WriteBlocks+0x308>)
 800cdda:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cde0:	f043 0202 	orr.w	r2, r3, #2
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	2201      	movs	r2, #1
 800cdec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800cdf6:	2301      	movs	r3, #1
 800cdf8:	e02b      	b.n	800ce52 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce00:	f003 0310 	and.w	r3, r3, #16
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d012      	beq.n	800ce2e <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	4a13      	ldr	r2, [pc, #76]	@ (800ce5c <HAL_SD_WriteBlocks+0x308>)
 800ce0e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce14:	f043 0210 	orr.w	r2, r3, #16
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	2201      	movs	r2, #1
 800ce20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	2200      	movs	r2, #0
 800ce28:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800ce2a:	2301      	movs	r3, #1
 800ce2c:	e011      	b.n	800ce52 <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	f240 523a 	movw	r2, #1338	@ 0x53a
 800ce36:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	2201      	movs	r2, #1
 800ce3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800ce40:	2300      	movs	r3, #0
 800ce42:	e006      	b.n	800ce52 <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce48:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800ce50:	2301      	movs	r3, #1
  }
}
 800ce52:	4618      	mov	r0, r3
 800ce54:	3748      	adds	r7, #72	@ 0x48
 800ce56:	46bd      	mov	sp, r7
 800ce58:	bd80      	pop	{r7, pc}
 800ce5a:	bf00      	nop
 800ce5c:	004005ff 	.word	0x004005ff

0800ce60 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800ce60:	b480      	push	{r7}
 800ce62:	b083      	sub	sp, #12
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	6078      	str	r0, [r7, #4]
 800ce68:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ce6e:	0f9b      	lsrs	r3, r3, #30
 800ce70:	b2da      	uxtb	r2, r3
 800ce72:	683b      	ldr	r3, [r7, #0]
 800ce74:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ce7a:	0e9b      	lsrs	r3, r3, #26
 800ce7c:	b2db      	uxtb	r3, r3
 800ce7e:	f003 030f 	and.w	r3, r3, #15
 800ce82:	b2da      	uxtb	r2, r3
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ce8c:	0e1b      	lsrs	r3, r3, #24
 800ce8e:	b2db      	uxtb	r3, r3
 800ce90:	f003 0303 	and.w	r3, r3, #3
 800ce94:	b2da      	uxtb	r2, r3
 800ce96:	683b      	ldr	r3, [r7, #0]
 800ce98:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ce9e:	0c1b      	lsrs	r3, r3, #16
 800cea0:	b2da      	uxtb	r2, r3
 800cea2:	683b      	ldr	r3, [r7, #0]
 800cea4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ceaa:	0a1b      	lsrs	r3, r3, #8
 800ceac:	b2da      	uxtb	r2, r3
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ceb6:	b2da      	uxtb	r2, r3
 800ceb8:	683b      	ldr	r3, [r7, #0]
 800ceba:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cec0:	0d1b      	lsrs	r3, r3, #20
 800cec2:	b29a      	uxth	r2, r3
 800cec4:	683b      	ldr	r3, [r7, #0]
 800cec6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cecc:	0c1b      	lsrs	r3, r3, #16
 800cece:	b2db      	uxtb	r3, r3
 800ced0:	f003 030f 	and.w	r3, r3, #15
 800ced4:	b2da      	uxtb	r2, r3
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cede:	0bdb      	lsrs	r3, r3, #15
 800cee0:	b2db      	uxtb	r3, r3
 800cee2:	f003 0301 	and.w	r3, r3, #1
 800cee6:	b2da      	uxtb	r2, r3
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cef0:	0b9b      	lsrs	r3, r3, #14
 800cef2:	b2db      	uxtb	r3, r3
 800cef4:	f003 0301 	and.w	r3, r3, #1
 800cef8:	b2da      	uxtb	r2, r3
 800cefa:	683b      	ldr	r3, [r7, #0]
 800cefc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cf02:	0b5b      	lsrs	r3, r3, #13
 800cf04:	b2db      	uxtb	r3, r3
 800cf06:	f003 0301 	and.w	r3, r3, #1
 800cf0a:	b2da      	uxtb	r2, r3
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cf14:	0b1b      	lsrs	r3, r3, #12
 800cf16:	b2db      	uxtb	r3, r3
 800cf18:	f003 0301 	and.w	r3, r3, #1
 800cf1c:	b2da      	uxtb	r2, r3
 800cf1e:	683b      	ldr	r3, [r7, #0]
 800cf20:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800cf22:	683b      	ldr	r3, [r7, #0]
 800cf24:	2200      	movs	r2, #0
 800cf26:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d163      	bne.n	800cff8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cf34:	009a      	lsls	r2, r3, #2
 800cf36:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800cf3a:	4013      	ands	r3, r2
 800cf3c:	687a      	ldr	r2, [r7, #4]
 800cf3e:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800cf40:	0f92      	lsrs	r2, r2, #30
 800cf42:	431a      	orrs	r2, r3
 800cf44:	683b      	ldr	r3, [r7, #0]
 800cf46:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cf4c:	0edb      	lsrs	r3, r3, #27
 800cf4e:	b2db      	uxtb	r3, r3
 800cf50:	f003 0307 	and.w	r3, r3, #7
 800cf54:	b2da      	uxtb	r2, r3
 800cf56:	683b      	ldr	r3, [r7, #0]
 800cf58:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cf5e:	0e1b      	lsrs	r3, r3, #24
 800cf60:	b2db      	uxtb	r3, r3
 800cf62:	f003 0307 	and.w	r3, r3, #7
 800cf66:	b2da      	uxtb	r2, r3
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cf70:	0d5b      	lsrs	r3, r3, #21
 800cf72:	b2db      	uxtb	r3, r3
 800cf74:	f003 0307 	and.w	r3, r3, #7
 800cf78:	b2da      	uxtb	r2, r3
 800cf7a:	683b      	ldr	r3, [r7, #0]
 800cf7c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cf82:	0c9b      	lsrs	r3, r3, #18
 800cf84:	b2db      	uxtb	r3, r3
 800cf86:	f003 0307 	and.w	r3, r3, #7
 800cf8a:	b2da      	uxtb	r2, r3
 800cf8c:	683b      	ldr	r3, [r7, #0]
 800cf8e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cf94:	0bdb      	lsrs	r3, r3, #15
 800cf96:	b2db      	uxtb	r3, r3
 800cf98:	f003 0307 	and.w	r3, r3, #7
 800cf9c:	b2da      	uxtb	r2, r3
 800cf9e:	683b      	ldr	r3, [r7, #0]
 800cfa0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800cfa2:	683b      	ldr	r3, [r7, #0]
 800cfa4:	691b      	ldr	r3, [r3, #16]
 800cfa6:	1c5a      	adds	r2, r3, #1
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800cfac:	683b      	ldr	r3, [r7, #0]
 800cfae:	7e1b      	ldrb	r3, [r3, #24]
 800cfb0:	b2db      	uxtb	r3, r3
 800cfb2:	f003 0307 	and.w	r3, r3, #7
 800cfb6:	3302      	adds	r3, #2
 800cfb8:	2201      	movs	r2, #1
 800cfba:	fa02 f303 	lsl.w	r3, r2, r3
 800cfbe:	687a      	ldr	r2, [r7, #4]
 800cfc0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800cfc2:	fb03 f202 	mul.w	r2, r3, r2
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800cfca:	683b      	ldr	r3, [r7, #0]
 800cfcc:	7a1b      	ldrb	r3, [r3, #8]
 800cfce:	b2db      	uxtb	r3, r3
 800cfd0:	f003 030f 	and.w	r3, r3, #15
 800cfd4:	2201      	movs	r2, #1
 800cfd6:	409a      	lsls	r2, r3
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cfe0:	687a      	ldr	r2, [r7, #4]
 800cfe2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800cfe4:	0a52      	lsrs	r2, r2, #9
 800cfe6:	fb03 f202 	mul.w	r2, r3, r2
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cff4:	661a      	str	r2, [r3, #96]	@ 0x60
 800cff6:	e031      	b.n	800d05c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cffc:	2b01      	cmp	r3, #1
 800cffe:	d11d      	bne.n	800d03c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d004:	041b      	lsls	r3, r3, #16
 800d006:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d00e:	0c1b      	lsrs	r3, r3, #16
 800d010:	431a      	orrs	r2, r3
 800d012:	683b      	ldr	r3, [r7, #0]
 800d014:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d016:	683b      	ldr	r3, [r7, #0]
 800d018:	691b      	ldr	r3, [r3, #16]
 800d01a:	3301      	adds	r3, #1
 800d01c:	029a      	lsls	r2, r3, #10
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d030:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	661a      	str	r2, [r3, #96]	@ 0x60
 800d03a:	e00f      	b.n	800d05c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	4a58      	ldr	r2, [pc, #352]	@ (800d1a4 <HAL_SD_GetCardCSD+0x344>)
 800d042:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d048:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	2201      	movs	r2, #1
 800d054:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d058:	2301      	movs	r3, #1
 800d05a:	e09d      	b.n	800d198 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d060:	0b9b      	lsrs	r3, r3, #14
 800d062:	b2db      	uxtb	r3, r3
 800d064:	f003 0301 	and.w	r3, r3, #1
 800d068:	b2da      	uxtb	r2, r3
 800d06a:	683b      	ldr	r3, [r7, #0]
 800d06c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d072:	09db      	lsrs	r3, r3, #7
 800d074:	b2db      	uxtb	r3, r3
 800d076:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d07a:	b2da      	uxtb	r2, r3
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d084:	b2db      	uxtb	r3, r3
 800d086:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d08a:	b2da      	uxtb	r2, r3
 800d08c:	683b      	ldr	r3, [r7, #0]
 800d08e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d094:	0fdb      	lsrs	r3, r3, #31
 800d096:	b2da      	uxtb	r2, r3
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d0a0:	0f5b      	lsrs	r3, r3, #29
 800d0a2:	b2db      	uxtb	r3, r3
 800d0a4:	f003 0303 	and.w	r3, r3, #3
 800d0a8:	b2da      	uxtb	r2, r3
 800d0aa:	683b      	ldr	r3, [r7, #0]
 800d0ac:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d0b2:	0e9b      	lsrs	r3, r3, #26
 800d0b4:	b2db      	uxtb	r3, r3
 800d0b6:	f003 0307 	and.w	r3, r3, #7
 800d0ba:	b2da      	uxtb	r2, r3
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d0c4:	0d9b      	lsrs	r3, r3, #22
 800d0c6:	b2db      	uxtb	r3, r3
 800d0c8:	f003 030f 	and.w	r3, r3, #15
 800d0cc:	b2da      	uxtb	r2, r3
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d0d6:	0d5b      	lsrs	r3, r3, #21
 800d0d8:	b2db      	uxtb	r3, r3
 800d0da:	f003 0301 	and.w	r3, r3, #1
 800d0de:	b2da      	uxtb	r2, r3
 800d0e0:	683b      	ldr	r3, [r7, #0]
 800d0e2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	2200      	movs	r2, #0
 800d0ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d0f2:	0c1b      	lsrs	r3, r3, #16
 800d0f4:	b2db      	uxtb	r3, r3
 800d0f6:	f003 0301 	and.w	r3, r3, #1
 800d0fa:	b2da      	uxtb	r2, r3
 800d0fc:	683b      	ldr	r3, [r7, #0]
 800d0fe:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d106:	0bdb      	lsrs	r3, r3, #15
 800d108:	b2db      	uxtb	r3, r3
 800d10a:	f003 0301 	and.w	r3, r3, #1
 800d10e:	b2da      	uxtb	r2, r3
 800d110:	683b      	ldr	r3, [r7, #0]
 800d112:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d11a:	0b9b      	lsrs	r3, r3, #14
 800d11c:	b2db      	uxtb	r3, r3
 800d11e:	f003 0301 	and.w	r3, r3, #1
 800d122:	b2da      	uxtb	r2, r3
 800d124:	683b      	ldr	r3, [r7, #0]
 800d126:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d12e:	0b5b      	lsrs	r3, r3, #13
 800d130:	b2db      	uxtb	r3, r3
 800d132:	f003 0301 	and.w	r3, r3, #1
 800d136:	b2da      	uxtb	r2, r3
 800d138:	683b      	ldr	r3, [r7, #0]
 800d13a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d142:	0b1b      	lsrs	r3, r3, #12
 800d144:	b2db      	uxtb	r3, r3
 800d146:	f003 0301 	and.w	r3, r3, #1
 800d14a:	b2da      	uxtb	r2, r3
 800d14c:	683b      	ldr	r3, [r7, #0]
 800d14e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d156:	0a9b      	lsrs	r3, r3, #10
 800d158:	b2db      	uxtb	r3, r3
 800d15a:	f003 0303 	and.w	r3, r3, #3
 800d15e:	b2da      	uxtb	r2, r3
 800d160:	683b      	ldr	r3, [r7, #0]
 800d162:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d16a:	0a1b      	lsrs	r3, r3, #8
 800d16c:	b2db      	uxtb	r3, r3
 800d16e:	f003 0303 	and.w	r3, r3, #3
 800d172:	b2da      	uxtb	r2, r3
 800d174:	683b      	ldr	r3, [r7, #0]
 800d176:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d17e:	085b      	lsrs	r3, r3, #1
 800d180:	b2db      	uxtb	r3, r3
 800d182:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d186:	b2da      	uxtb	r2, r3
 800d188:	683b      	ldr	r3, [r7, #0]
 800d18a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800d18e:	683b      	ldr	r3, [r7, #0]
 800d190:	2201      	movs	r2, #1
 800d192:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800d196:	2300      	movs	r3, #0
}
 800d198:	4618      	mov	r0, r3
 800d19a:	370c      	adds	r7, #12
 800d19c:	46bd      	mov	sp, r7
 800d19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a2:	4770      	bx	lr
 800d1a4:	004005ff 	.word	0x004005ff

0800d1a8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800d1a8:	b480      	push	{r7}
 800d1aa:	b083      	sub	sp, #12
 800d1ac:	af00      	add	r7, sp, #0
 800d1ae:	6078      	str	r0, [r7, #4]
 800d1b0:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d1be:	683b      	ldr	r3, [r7, #0]
 800d1c0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d1c6:	683b      	ldr	r3, [r7, #0]
 800d1c8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d1ce:	683b      	ldr	r3, [r7, #0]
 800d1d0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d1de:	683b      	ldr	r3, [r7, #0]
 800d1e0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d1e6:	683b      	ldr	r3, [r7, #0]
 800d1e8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800d1ee:	683b      	ldr	r3, [r7, #0]
 800d1f0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800d1f2:	2300      	movs	r3, #0
}
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	370c      	adds	r7, #12
 800d1f8:	46bd      	mov	sp, r7
 800d1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1fe:	4770      	bx	lr

0800d200 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800d200:	b5b0      	push	{r4, r5, r7, lr}
 800d202:	b08e      	sub	sp, #56	@ 0x38
 800d204:	af04      	add	r7, sp, #16
 800d206:	6078      	str	r0, [r7, #4]
 800d208:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800d20a:	2300      	movs	r3, #0
 800d20c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	2203      	movs	r2, #3
 800d214:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d21c:	2b03      	cmp	r3, #3
 800d21e:	d02e      	beq.n	800d27e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d226:	d106      	bne.n	800d236 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d22c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	639a      	str	r2, [r3, #56]	@ 0x38
 800d234:	e029      	b.n	800d28a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800d236:	683b      	ldr	r3, [r7, #0]
 800d238:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d23c:	d10a      	bne.n	800d254 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800d23e:	6878      	ldr	r0, [r7, #4]
 800d240:	f000 fa1c 	bl	800d67c <SD_WideBus_Enable>
 800d244:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d24a:	6a3b      	ldr	r3, [r7, #32]
 800d24c:	431a      	orrs	r2, r3
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	639a      	str	r2, [r3, #56]	@ 0x38
 800d252:	e01a      	b.n	800d28a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800d254:	683b      	ldr	r3, [r7, #0]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d10a      	bne.n	800d270 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800d25a:	6878      	ldr	r0, [r7, #4]
 800d25c:	f000 fa59 	bl	800d712 <SD_WideBus_Disable>
 800d260:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d266:	6a3b      	ldr	r3, [r7, #32]
 800d268:	431a      	orrs	r2, r3
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	639a      	str	r2, [r3, #56]	@ 0x38
 800d26e:	e00c      	b.n	800d28a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d274:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	639a      	str	r2, [r3, #56]	@ 0x38
 800d27c:	e005      	b.n	800d28a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d282:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d00b      	beq.n	800d2aa <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	4a26      	ldr	r2, [pc, #152]	@ (800d330 <HAL_SD_ConfigWideBusOperation+0x130>)
 800d298:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	2201      	movs	r2, #1
 800d29e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800d2a2:	2301      	movs	r3, #1
 800d2a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d2a8:	e01f      	b.n	800d2ea <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	685b      	ldr	r3, [r3, #4]
 800d2ae:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	689b      	ldr	r3, [r3, #8]
 800d2b4:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	68db      	ldr	r3, [r3, #12]
 800d2ba:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800d2bc:	683b      	ldr	r3, [r7, #0]
 800d2be:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	695b      	ldr	r3, [r3, #20]
 800d2c4:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	699b      	ldr	r3, [r3, #24]
 800d2ca:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681d      	ldr	r5, [r3, #0]
 800d2d0:	466c      	mov	r4, sp
 800d2d2:	f107 0314 	add.w	r3, r7, #20
 800d2d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d2da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d2de:	f107 0308 	add.w	r3, r7, #8
 800d2e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d2e4:	4628      	mov	r0, r5
 800d2e6:	f003 f9ff 	bl	80106e8 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	f003 fad4 	bl	80108a0 <SDMMC_CmdBlockLength>
 800d2f8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d2fa:	6a3b      	ldr	r3, [r7, #32]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d00c      	beq.n	800d31a <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	4a0a      	ldr	r2, [pc, #40]	@ (800d330 <HAL_SD_ConfigWideBusOperation+0x130>)
 800d306:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d30c:	6a3b      	ldr	r3, [r7, #32]
 800d30e:	431a      	orrs	r2, r3
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800d314:	2301      	movs	r3, #1
 800d316:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	2201      	movs	r2, #1
 800d31e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800d322:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d326:	4618      	mov	r0, r3
 800d328:	3728      	adds	r7, #40	@ 0x28
 800d32a:	46bd      	mov	sp, r7
 800d32c:	bdb0      	pop	{r4, r5, r7, pc}
 800d32e:	bf00      	nop
 800d330:	004005ff 	.word	0x004005ff

0800d334 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b086      	sub	sp, #24
 800d338:	af00      	add	r7, sp, #0
 800d33a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800d33c:	2300      	movs	r3, #0
 800d33e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800d340:	f107 030c 	add.w	r3, r7, #12
 800d344:	4619      	mov	r1, r3
 800d346:	6878      	ldr	r0, [r7, #4]
 800d348:	f000 f970 	bl	800d62c <SD_SendStatus>
 800d34c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d34e:	697b      	ldr	r3, [r7, #20]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d005      	beq.n	800d360 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	431a      	orrs	r2, r3
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	0a5b      	lsrs	r3, r3, #9
 800d364:	f003 030f 	and.w	r3, r3, #15
 800d368:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800d36a:	693b      	ldr	r3, [r7, #16]
}
 800d36c:	4618      	mov	r0, r3
 800d36e:	3718      	adds	r7, #24
 800d370:	46bd      	mov	sp, r7
 800d372:	bd80      	pop	{r7, pc}

0800d374 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d374:	b5b0      	push	{r4, r5, r7, lr}
 800d376:	b094      	sub	sp, #80	@ 0x50
 800d378:	af04      	add	r7, sp, #16
 800d37a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800d37c:	2301      	movs	r3, #1
 800d37e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	4618      	mov	r0, r3
 800d386:	f003 fa07 	bl	8010798 <SDMMC_GetPowerState>
 800d38a:	4603      	mov	r3, r0
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d102      	bne.n	800d396 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d390:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800d394:	e0b8      	b.n	800d508 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d39a:	2b03      	cmp	r3, #3
 800d39c:	d02f      	beq.n	800d3fe <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	f003 fc31 	bl	8010c0a <SDMMC_CmdSendCID>
 800d3a8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d3aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d001      	beq.n	800d3b4 <SD_InitCard+0x40>
    {
      return errorstate;
 800d3b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3b2:	e0a9      	b.n	800d508 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	2100      	movs	r1, #0
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	f003 fa31 	bl	8010822 <SDMMC_GetResponse>
 800d3c0:	4602      	mov	r2, r0
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	2104      	movs	r1, #4
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	f003 fa28 	bl	8010822 <SDMMC_GetResponse>
 800d3d2:	4602      	mov	r2, r0
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	2108      	movs	r1, #8
 800d3de:	4618      	mov	r0, r3
 800d3e0:	f003 fa1f 	bl	8010822 <SDMMC_GetResponse>
 800d3e4:	4602      	mov	r2, r0
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	210c      	movs	r1, #12
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	f003 fa16 	bl	8010822 <SDMMC_GetResponse>
 800d3f6:	4602      	mov	r2, r0
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d402:	2b03      	cmp	r3, #3
 800d404:	d00d      	beq.n	800d422 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	f107 020e 	add.w	r2, r7, #14
 800d40e:	4611      	mov	r1, r2
 800d410:	4618      	mov	r0, r3
 800d412:	f003 fc37 	bl	8010c84 <SDMMC_CmdSetRelAdd>
 800d416:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d418:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d001      	beq.n	800d422 <SD_InitCard+0xae>
    {
      return errorstate;
 800d41e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d420:	e072      	b.n	800d508 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d426:	2b03      	cmp	r3, #3
 800d428:	d036      	beq.n	800d498 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800d42a:	89fb      	ldrh	r3, [r7, #14]
 800d42c:	461a      	mov	r2, r3
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	681a      	ldr	r2, [r3, #0]
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d43a:	041b      	lsls	r3, r3, #16
 800d43c:	4619      	mov	r1, r3
 800d43e:	4610      	mov	r0, r2
 800d440:	f003 fc01 	bl	8010c46 <SDMMC_CmdSendCSD>
 800d444:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d001      	beq.n	800d450 <SD_InitCard+0xdc>
    {
      return errorstate;
 800d44c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d44e:	e05b      	b.n	800d508 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	2100      	movs	r1, #0
 800d456:	4618      	mov	r0, r3
 800d458:	f003 f9e3 	bl	8010822 <SDMMC_GetResponse>
 800d45c:	4602      	mov	r2, r0
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	2104      	movs	r1, #4
 800d468:	4618      	mov	r0, r3
 800d46a:	f003 f9da 	bl	8010822 <SDMMC_GetResponse>
 800d46e:	4602      	mov	r2, r0
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	2108      	movs	r1, #8
 800d47a:	4618      	mov	r0, r3
 800d47c:	f003 f9d1 	bl	8010822 <SDMMC_GetResponse>
 800d480:	4602      	mov	r2, r0
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	210c      	movs	r1, #12
 800d48c:	4618      	mov	r0, r3
 800d48e:	f003 f9c8 	bl	8010822 <SDMMC_GetResponse>
 800d492:	4602      	mov	r2, r0
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	2104      	movs	r1, #4
 800d49e:	4618      	mov	r0, r3
 800d4a0:	f003 f9bf 	bl	8010822 <SDMMC_GetResponse>
 800d4a4:	4603      	mov	r3, r0
 800d4a6:	0d1a      	lsrs	r2, r3, #20
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800d4ac:	f107 0310 	add.w	r3, r7, #16
 800d4b0:	4619      	mov	r1, r3
 800d4b2:	6878      	ldr	r0, [r7, #4]
 800d4b4:	f7ff fcd4 	bl	800ce60 <HAL_SD_GetCardCSD>
 800d4b8:	4603      	mov	r3, r0
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d002      	beq.n	800d4c4 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d4be:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d4c2:	e021      	b.n	800d508 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	6819      	ldr	r1, [r3, #0]
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d4cc:	041b      	lsls	r3, r3, #16
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	461c      	mov	r4, r3
 800d4d2:	4615      	mov	r5, r2
 800d4d4:	4622      	mov	r2, r4
 800d4d6:	462b      	mov	r3, r5
 800d4d8:	4608      	mov	r0, r1
 800d4da:	f003 faad 	bl	8010a38 <SDMMC_CmdSelDesel>
 800d4de:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800d4e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d001      	beq.n	800d4ea <SD_InitCard+0x176>
  {
    return errorstate;
 800d4e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4e8:	e00e      	b.n	800d508 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681d      	ldr	r5, [r3, #0]
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	466c      	mov	r4, sp
 800d4f2:	f103 0210 	add.w	r2, r3, #16
 800d4f6:	ca07      	ldmia	r2, {r0, r1, r2}
 800d4f8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d4fc:	3304      	adds	r3, #4
 800d4fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d500:	4628      	mov	r0, r5
 800d502:	f003 f8f1 	bl	80106e8 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800d506:	2300      	movs	r3, #0
}
 800d508:	4618      	mov	r0, r3
 800d50a:	3740      	adds	r7, #64	@ 0x40
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bdb0      	pop	{r4, r5, r7, pc}

0800d510 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800d510:	b580      	push	{r7, lr}
 800d512:	b086      	sub	sp, #24
 800d514:	af00      	add	r7, sp, #0
 800d516:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d518:	2300      	movs	r3, #0
 800d51a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800d51c:	2300      	movs	r3, #0
 800d51e:	617b      	str	r3, [r7, #20]
 800d520:	2300      	movs	r3, #0
 800d522:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	4618      	mov	r0, r3
 800d52a:	f003 faa8 	bl	8010a7e <SDMMC_CmdGoIdleState>
 800d52e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d001      	beq.n	800d53a <SD_PowerON+0x2a>
  {
    return errorstate;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	e072      	b.n	800d620 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	4618      	mov	r0, r3
 800d540:	f003 fabb 	bl	8010aba <SDMMC_CmdOperCond>
 800d544:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d00d      	beq.n	800d568 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	2200      	movs	r2, #0
 800d550:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	4618      	mov	r0, r3
 800d558:	f003 fa91 	bl	8010a7e <SDMMC_CmdGoIdleState>
 800d55c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d004      	beq.n	800d56e <SD_PowerON+0x5e>
    {
      return errorstate;
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	e05b      	b.n	800d620 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	2201      	movs	r2, #1
 800d56c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d572:	2b01      	cmp	r3, #1
 800d574:	d137      	bne.n	800d5e6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	2100      	movs	r1, #0
 800d57c:	4618      	mov	r0, r3
 800d57e:	f003 fabb 	bl	8010af8 <SDMMC_CmdAppCommand>
 800d582:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	2b00      	cmp	r3, #0
 800d588:	d02d      	beq.n	800d5e6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d58a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d58e:	e047      	b.n	800d620 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	2100      	movs	r1, #0
 800d596:	4618      	mov	r0, r3
 800d598:	f003 faae 	bl	8010af8 <SDMMC_CmdAppCommand>
 800d59c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d001      	beq.n	800d5a8 <SD_PowerON+0x98>
    {
      return errorstate;
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	e03b      	b.n	800d620 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	491e      	ldr	r1, [pc, #120]	@ (800d628 <SD_PowerON+0x118>)
 800d5ae:	4618      	mov	r0, r3
 800d5b0:	f003 fac4 	bl	8010b3c <SDMMC_CmdAppOperCommand>
 800d5b4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d002      	beq.n	800d5c2 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d5bc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d5c0:	e02e      	b.n	800d620 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	2100      	movs	r1, #0
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	f003 f92a 	bl	8010822 <SDMMC_GetResponse>
 800d5ce:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800d5d0:	697b      	ldr	r3, [r7, #20]
 800d5d2:	0fdb      	lsrs	r3, r3, #31
 800d5d4:	2b01      	cmp	r3, #1
 800d5d6:	d101      	bne.n	800d5dc <SD_PowerON+0xcc>
 800d5d8:	2301      	movs	r3, #1
 800d5da:	e000      	b.n	800d5de <SD_PowerON+0xce>
 800d5dc:	2300      	movs	r3, #0
 800d5de:	613b      	str	r3, [r7, #16]

    count++;
 800d5e0:	68bb      	ldr	r3, [r7, #8]
 800d5e2:	3301      	adds	r3, #1
 800d5e4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800d5e6:	68bb      	ldr	r3, [r7, #8]
 800d5e8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800d5ec:	4293      	cmp	r3, r2
 800d5ee:	d802      	bhi.n	800d5f6 <SD_PowerON+0xe6>
 800d5f0:	693b      	ldr	r3, [r7, #16]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d0cc      	beq.n	800d590 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800d5f6:	68bb      	ldr	r3, [r7, #8]
 800d5f8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800d5fc:	4293      	cmp	r3, r2
 800d5fe:	d902      	bls.n	800d606 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800d600:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d604:	e00c      	b.n	800d620 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800d606:	697b      	ldr	r3, [r7, #20]
 800d608:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d003      	beq.n	800d618 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	2201      	movs	r2, #1
 800d614:	645a      	str	r2, [r3, #68]	@ 0x44
 800d616:	e002      	b.n	800d61e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2200      	movs	r2, #0
 800d61c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800d61e:	2300      	movs	r3, #0
}
 800d620:	4618      	mov	r0, r3
 800d622:	3718      	adds	r7, #24
 800d624:	46bd      	mov	sp, r7
 800d626:	bd80      	pop	{r7, pc}
 800d628:	c1100000 	.word	0xc1100000

0800d62c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b084      	sub	sp, #16
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
 800d634:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800d636:	683b      	ldr	r3, [r7, #0]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d102      	bne.n	800d642 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800d63c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d640:	e018      	b.n	800d674 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	681a      	ldr	r2, [r3, #0]
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d64a:	041b      	lsls	r3, r3, #16
 800d64c:	4619      	mov	r1, r3
 800d64e:	4610      	mov	r0, r2
 800d650:	f003 fb39 	bl	8010cc6 <SDMMC_CmdSendStatus>
 800d654:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d001      	beq.n	800d660 <SD_SendStatus+0x34>
  {
    return errorstate;
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	e009      	b.n	800d674 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	2100      	movs	r1, #0
 800d666:	4618      	mov	r0, r3
 800d668:	f003 f8db 	bl	8010822 <SDMMC_GetResponse>
 800d66c:	4602      	mov	r2, r0
 800d66e:	683b      	ldr	r3, [r7, #0]
 800d670:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800d672:	2300      	movs	r3, #0
}
 800d674:	4618      	mov	r0, r3
 800d676:	3710      	adds	r7, #16
 800d678:	46bd      	mov	sp, r7
 800d67a:	bd80      	pop	{r7, pc}

0800d67c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800d67c:	b580      	push	{r7, lr}
 800d67e:	b086      	sub	sp, #24
 800d680:	af00      	add	r7, sp, #0
 800d682:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800d684:	2300      	movs	r3, #0
 800d686:	60fb      	str	r3, [r7, #12]
 800d688:	2300      	movs	r3, #0
 800d68a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	2100      	movs	r1, #0
 800d692:	4618      	mov	r0, r3
 800d694:	f003 f8c5 	bl	8010822 <SDMMC_GetResponse>
 800d698:	4603      	mov	r3, r0
 800d69a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d69e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d6a2:	d102      	bne.n	800d6aa <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d6a4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d6a8:	e02f      	b.n	800d70a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800d6aa:	f107 030c 	add.w	r3, r7, #12
 800d6ae:	4619      	mov	r1, r3
 800d6b0:	6878      	ldr	r0, [r7, #4]
 800d6b2:	f000 f879 	bl	800d7a8 <SD_FindSCR>
 800d6b6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d6b8:	697b      	ldr	r3, [r7, #20]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d001      	beq.n	800d6c2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800d6be:	697b      	ldr	r3, [r7, #20]
 800d6c0:	e023      	b.n	800d70a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800d6c2:	693b      	ldr	r3, [r7, #16]
 800d6c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d01c      	beq.n	800d706 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	681a      	ldr	r2, [r3, #0]
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d6d4:	041b      	lsls	r3, r3, #16
 800d6d6:	4619      	mov	r1, r3
 800d6d8:	4610      	mov	r0, r2
 800d6da:	f003 fa0d 	bl	8010af8 <SDMMC_CmdAppCommand>
 800d6de:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d6e0:	697b      	ldr	r3, [r7, #20]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d001      	beq.n	800d6ea <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800d6e6:	697b      	ldr	r3, [r7, #20]
 800d6e8:	e00f      	b.n	800d70a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	2102      	movs	r1, #2
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	f003 fa47 	bl	8010b84 <SDMMC_CmdBusWidth>
 800d6f6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d6f8:	697b      	ldr	r3, [r7, #20]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d001      	beq.n	800d702 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800d6fe:	697b      	ldr	r3, [r7, #20]
 800d700:	e003      	b.n	800d70a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800d702:	2300      	movs	r3, #0
 800d704:	e001      	b.n	800d70a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d706:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800d70a:	4618      	mov	r0, r3
 800d70c:	3718      	adds	r7, #24
 800d70e:	46bd      	mov	sp, r7
 800d710:	bd80      	pop	{r7, pc}

0800d712 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800d712:	b580      	push	{r7, lr}
 800d714:	b086      	sub	sp, #24
 800d716:	af00      	add	r7, sp, #0
 800d718:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800d71a:	2300      	movs	r3, #0
 800d71c:	60fb      	str	r3, [r7, #12]
 800d71e:	2300      	movs	r3, #0
 800d720:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	2100      	movs	r1, #0
 800d728:	4618      	mov	r0, r3
 800d72a:	f003 f87a 	bl	8010822 <SDMMC_GetResponse>
 800d72e:	4603      	mov	r3, r0
 800d730:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d734:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d738:	d102      	bne.n	800d740 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d73a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d73e:	e02f      	b.n	800d7a0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800d740:	f107 030c 	add.w	r3, r7, #12
 800d744:	4619      	mov	r1, r3
 800d746:	6878      	ldr	r0, [r7, #4]
 800d748:	f000 f82e 	bl	800d7a8 <SD_FindSCR>
 800d74c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d74e:	697b      	ldr	r3, [r7, #20]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d001      	beq.n	800d758 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800d754:	697b      	ldr	r3, [r7, #20]
 800d756:	e023      	b.n	800d7a0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800d758:	693b      	ldr	r3, [r7, #16]
 800d75a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d01c      	beq.n	800d79c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	681a      	ldr	r2, [r3, #0]
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d76a:	041b      	lsls	r3, r3, #16
 800d76c:	4619      	mov	r1, r3
 800d76e:	4610      	mov	r0, r2
 800d770:	f003 f9c2 	bl	8010af8 <SDMMC_CmdAppCommand>
 800d774:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d776:	697b      	ldr	r3, [r7, #20]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d001      	beq.n	800d780 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800d77c:	697b      	ldr	r3, [r7, #20]
 800d77e:	e00f      	b.n	800d7a0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	2100      	movs	r1, #0
 800d786:	4618      	mov	r0, r3
 800d788:	f003 f9fc 	bl	8010b84 <SDMMC_CmdBusWidth>
 800d78c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d78e:	697b      	ldr	r3, [r7, #20]
 800d790:	2b00      	cmp	r3, #0
 800d792:	d001      	beq.n	800d798 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	e003      	b.n	800d7a0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800d798:	2300      	movs	r3, #0
 800d79a:	e001      	b.n	800d7a0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d79c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	3718      	adds	r7, #24
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	bd80      	pop	{r7, pc}

0800d7a8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800d7a8:	b590      	push	{r4, r7, lr}
 800d7aa:	b08f      	sub	sp, #60	@ 0x3c
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	6078      	str	r0, [r7, #4]
 800d7b0:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800d7b2:	f7f8 fc1d 	bl	8005ff0 <HAL_GetTick>
 800d7b6:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800d7b8:	2300      	movs	r3, #0
 800d7ba:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800d7bc:	2300      	movs	r3, #0
 800d7be:	60bb      	str	r3, [r7, #8]
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800d7c4:	683b      	ldr	r3, [r7, #0]
 800d7c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	2108      	movs	r1, #8
 800d7ce:	4618      	mov	r0, r3
 800d7d0:	f003 f866 	bl	80108a0 <SDMMC_CmdBlockLength>
 800d7d4:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800d7d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d001      	beq.n	800d7e0 <SD_FindSCR+0x38>
  {
    return errorstate;
 800d7dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7de:	e0b2      	b.n	800d946 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681a      	ldr	r2, [r3, #0]
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d7e8:	041b      	lsls	r3, r3, #16
 800d7ea:	4619      	mov	r1, r3
 800d7ec:	4610      	mov	r0, r2
 800d7ee:	f003 f983 	bl	8010af8 <SDMMC_CmdAppCommand>
 800d7f2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800d7f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d001      	beq.n	800d7fe <SD_FindSCR+0x56>
  {
    return errorstate;
 800d7fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7fc:	e0a3      	b.n	800d946 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d7fe:	f04f 33ff 	mov.w	r3, #4294967295
 800d802:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800d804:	2308      	movs	r3, #8
 800d806:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800d808:	2330      	movs	r3, #48	@ 0x30
 800d80a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d80c:	2302      	movs	r3, #2
 800d80e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d810:	2300      	movs	r3, #0
 800d812:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800d814:	2301      	movs	r3, #1
 800d816:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	f107 0210 	add.w	r2, r7, #16
 800d820:	4611      	mov	r1, r2
 800d822:	4618      	mov	r0, r3
 800d824:	f003 f810 	bl	8010848 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	4618      	mov	r0, r3
 800d82e:	f003 f9cb 	bl	8010bc8 <SDMMC_CmdSendSCR>
 800d832:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800d834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d836:	2b00      	cmp	r3, #0
 800d838:	d02a      	beq.n	800d890 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800d83a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d83c:	e083      	b.n	800d946 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d844:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d00f      	beq.n	800d86c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	6819      	ldr	r1, [r3, #0]
 800d850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d852:	009b      	lsls	r3, r3, #2
 800d854:	f107 0208 	add.w	r2, r7, #8
 800d858:	18d4      	adds	r4, r2, r3
 800d85a:	4608      	mov	r0, r1
 800d85c:	f002 ff70 	bl	8010740 <SDMMC_ReadFIFO>
 800d860:	4603      	mov	r3, r0
 800d862:	6023      	str	r3, [r4, #0]
      index++;
 800d864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d866:	3301      	adds	r3, #1
 800d868:	637b      	str	r3, [r7, #52]	@ 0x34
 800d86a:	e006      	b.n	800d87a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d872:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d876:	2b00      	cmp	r3, #0
 800d878:	d012      	beq.n	800d8a0 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800d87a:	f7f8 fbb9 	bl	8005ff0 <HAL_GetTick>
 800d87e:	4602      	mov	r2, r0
 800d880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d882:	1ad3      	subs	r3, r2, r3
 800d884:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d888:	d102      	bne.n	800d890 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d88a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d88e:	e05a      	b.n	800d946 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d896:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d0cf      	beq.n	800d83e <SD_FindSCR+0x96>
 800d89e:	e000      	b.n	800d8a2 <SD_FindSCR+0xfa>
      break;
 800d8a0:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8a8:	f003 0308 	and.w	r3, r3, #8
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d005      	beq.n	800d8bc <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	2208      	movs	r2, #8
 800d8b6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800d8b8:	2308      	movs	r3, #8
 800d8ba:	e044      	b.n	800d946 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8c2:	f003 0302 	and.w	r3, r3, #2
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d005      	beq.n	800d8d6 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	2202      	movs	r2, #2
 800d8d0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800d8d2:	2302      	movs	r3, #2
 800d8d4:	e037      	b.n	800d946 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8dc:	f003 0320 	and.w	r3, r3, #32
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d005      	beq.n	800d8f0 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	2220      	movs	r2, #32
 800d8ea:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800d8ec:	2320      	movs	r3, #32
 800d8ee:	e02a      	b.n	800d946 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	f240 523a 	movw	r2, #1338	@ 0x53a
 800d8f8:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	061a      	lsls	r2, r3, #24
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	021b      	lsls	r3, r3, #8
 800d902:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800d906:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	0a1b      	lsrs	r3, r3, #8
 800d90c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800d910:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	0e1b      	lsrs	r3, r3, #24
 800d916:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800d918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d91a:	601a      	str	r2, [r3, #0]
    scr++;
 800d91c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d91e:	3304      	adds	r3, #4
 800d920:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800d922:	68bb      	ldr	r3, [r7, #8]
 800d924:	061a      	lsls	r2, r3, #24
 800d926:	68bb      	ldr	r3, [r7, #8]
 800d928:	021b      	lsls	r3, r3, #8
 800d92a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800d92e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800d930:	68bb      	ldr	r3, [r7, #8]
 800d932:	0a1b      	lsrs	r3, r3, #8
 800d934:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800d938:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800d93a:	68bb      	ldr	r3, [r7, #8]
 800d93c:	0e1b      	lsrs	r3, r3, #24
 800d93e:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800d940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d942:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800d944:	2300      	movs	r3, #0
}
 800d946:	4618      	mov	r0, r3
 800d948:	373c      	adds	r7, #60	@ 0x3c
 800d94a:	46bd      	mov	sp, r7
 800d94c:	bd90      	pop	{r4, r7, pc}

0800d94e <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800d94e:	b580      	push	{r7, lr}
 800d950:	b082      	sub	sp, #8
 800d952:	af00      	add	r7, sp, #0
 800d954:	6078      	str	r0, [r7, #4]
 800d956:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d101      	bne.n	800d962 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800d95e:	2301      	movs	r3, #1
 800d960:	e025      	b.n	800d9ae <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800d968:	b2db      	uxtb	r3, r3
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d106      	bne.n	800d97c <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2200      	movs	r2, #0
 800d972:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800d976:	6878      	ldr	r0, [r7, #4]
 800d978:	f7f7 faac 	bl	8004ed4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	2202      	movs	r2, #2
 800d980:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681a      	ldr	r2, [r3, #0]
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	3304      	adds	r3, #4
 800d98c:	4619      	mov	r1, r3
 800d98e:	4610      	mov	r0, r2
 800d990:	f002 fde4 	bl	801055c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	6818      	ldr	r0, [r3, #0]
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	685b      	ldr	r3, [r3, #4]
 800d99c:	461a      	mov	r2, r3
 800d99e:	6839      	ldr	r1, [r7, #0]
 800d9a0:	f002 fe38 	bl	8010614 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	2201      	movs	r2, #1
 800d9a8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800d9ac:	2300      	movs	r3, #0
}
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	3708      	adds	r7, #8
 800d9b2:	46bd      	mov	sp, r7
 800d9b4:	bd80      	pop	{r7, pc}
	...

0800d9b8 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	b084      	sub	sp, #16
 800d9bc:	af00      	add	r7, sp, #0
 800d9be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d101      	bne.n	800d9ca <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800d9c6:	2301      	movs	r3, #1
 800d9c8:	e04c      	b.n	800da64 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d9d0:	b2db      	uxtb	r3, r3
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d106      	bne.n	800d9e4 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2200      	movs	r2, #0
 800d9da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800d9de:	6878      	ldr	r0, [r7, #4]
 800d9e0:	f7f6 fefe 	bl	80047e0 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	2202      	movs	r2, #2
 800d9e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	681a      	ldr	r2, [r3, #0]
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	f022 0203 	bic.w	r2, r2, #3
 800d9fa:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800da04:	68fa      	ldr	r2, [r7, #12]
 800da06:	4b19      	ldr	r3, [pc, #100]	@ (800da6c <HAL_SPDIFRX_Init+0xb4>)
 800da08:	4013      	ands	r3, r2
 800da0a:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800da14:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800da1a:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800da20:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800da26:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800da2c:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800da32:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800da38:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800da3e:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800da44:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800da46:	68fa      	ldr	r2, [r7, #12]
 800da48:	4313      	orrs	r3, r2
 800da4a:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	68fa      	ldr	r2, [r7, #12]
 800da52:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	2200      	movs	r2, #0
 800da58:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	2201      	movs	r2, #1
 800da5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800da62:	2300      	movs	r3, #0
}
 800da64:	4618      	mov	r0, r3
 800da66:	3710      	adds	r7, #16
 800da68:	46bd      	mov	sp, r7
 800da6a:	bd80      	pop	{r7, pc}
 800da6c:	fff88407 	.word	0xfff88407

0800da70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b084      	sub	sp, #16
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d101      	bne.n	800da82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800da7e:	2301      	movs	r3, #1
 800da80:	e09d      	b.n	800dbbe <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da86:	2b00      	cmp	r3, #0
 800da88:	d108      	bne.n	800da9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	685b      	ldr	r3, [r3, #4]
 800da8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800da92:	d009      	beq.n	800daa8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	2200      	movs	r2, #0
 800da98:	61da      	str	r2, [r3, #28]
 800da9a:	e005      	b.n	800daa8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	2200      	movs	r2, #0
 800daa0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	2200      	movs	r2, #0
 800daa6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	2200      	movs	r2, #0
 800daac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800dab4:	b2db      	uxtb	r3, r3
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d106      	bne.n	800dac8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	2200      	movs	r2, #0
 800dabe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	f7f6 fef0 	bl	80048a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	2202      	movs	r2, #2
 800dacc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	681a      	ldr	r2, [r3, #0]
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dade:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	68db      	ldr	r3, [r3, #12]
 800dae4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800dae8:	d902      	bls.n	800daf0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800daea:	2300      	movs	r3, #0
 800daec:	60fb      	str	r3, [r7, #12]
 800daee:	e002      	b.n	800daf6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800daf0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800daf4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	68db      	ldr	r3, [r3, #12]
 800dafa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800dafe:	d007      	beq.n	800db10 <HAL_SPI_Init+0xa0>
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	68db      	ldr	r3, [r3, #12]
 800db04:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800db08:	d002      	beq.n	800db10 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	2200      	movs	r2, #0
 800db0e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	685b      	ldr	r3, [r3, #4]
 800db14:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	689b      	ldr	r3, [r3, #8]
 800db1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800db20:	431a      	orrs	r2, r3
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	691b      	ldr	r3, [r3, #16]
 800db26:	f003 0302 	and.w	r3, r3, #2
 800db2a:	431a      	orrs	r2, r3
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	695b      	ldr	r3, [r3, #20]
 800db30:	f003 0301 	and.w	r3, r3, #1
 800db34:	431a      	orrs	r2, r3
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	699b      	ldr	r3, [r3, #24]
 800db3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800db3e:	431a      	orrs	r2, r3
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	69db      	ldr	r3, [r3, #28]
 800db44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800db48:	431a      	orrs	r2, r3
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	6a1b      	ldr	r3, [r3, #32]
 800db4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800db52:	ea42 0103 	orr.w	r1, r2, r3
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db5a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	430a      	orrs	r2, r1
 800db64:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	699b      	ldr	r3, [r3, #24]
 800db6a:	0c1b      	lsrs	r3, r3, #16
 800db6c:	f003 0204 	and.w	r2, r3, #4
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db74:	f003 0310 	and.w	r3, r3, #16
 800db78:	431a      	orrs	r2, r3
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db7e:	f003 0308 	and.w	r3, r3, #8
 800db82:	431a      	orrs	r2, r3
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	68db      	ldr	r3, [r3, #12]
 800db88:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800db8c:	ea42 0103 	orr.w	r1, r2, r3
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	430a      	orrs	r2, r1
 800db9c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	69da      	ldr	r2, [r3, #28]
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800dbac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	2201      	movs	r2, #1
 800dbb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800dbbc:	2300      	movs	r3, #0
}
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	3710      	adds	r7, #16
 800dbc2:	46bd      	mov	sp, r7
 800dbc4:	bd80      	pop	{r7, pc}

0800dbc6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800dbc6:	b580      	push	{r7, lr}
 800dbc8:	b082      	sub	sp, #8
 800dbca:	af00      	add	r7, sp, #0
 800dbcc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d101      	bne.n	800dbd8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800dbd4:	2301      	movs	r3, #1
 800dbd6:	e049      	b.n	800dc6c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dbde:	b2db      	uxtb	r3, r3
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d106      	bne.n	800dbf2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800dbec:	6878      	ldr	r0, [r7, #4]
 800dbee:	f7f6 febd 	bl	800496c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	2202      	movs	r2, #2
 800dbf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	681a      	ldr	r2, [r3, #0]
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	3304      	adds	r3, #4
 800dc02:	4619      	mov	r1, r3
 800dc04:	4610      	mov	r0, r2
 800dc06:	f000 fc11 	bl	800e42c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	2201      	movs	r2, #1
 800dc0e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	2201      	movs	r2, #1
 800dc16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	2201      	movs	r2, #1
 800dc1e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	2201      	movs	r2, #1
 800dc26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	2201      	movs	r2, #1
 800dc2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	2201      	movs	r2, #1
 800dc36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	2201      	movs	r2, #1
 800dc3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	2201      	movs	r2, #1
 800dc46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	2201      	movs	r2, #1
 800dc4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	2201      	movs	r2, #1
 800dc56:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	2201      	movs	r2, #1
 800dc5e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	2201      	movs	r2, #1
 800dc66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800dc6a:	2300      	movs	r3, #0
}
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	3708      	adds	r7, #8
 800dc70:	46bd      	mov	sp, r7
 800dc72:	bd80      	pop	{r7, pc}

0800dc74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800dc74:	b480      	push	{r7}
 800dc76:	b085      	sub	sp, #20
 800dc78:	af00      	add	r7, sp, #0
 800dc7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dc82:	b2db      	uxtb	r3, r3
 800dc84:	2b01      	cmp	r3, #1
 800dc86:	d001      	beq.n	800dc8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800dc88:	2301      	movs	r3, #1
 800dc8a:	e054      	b.n	800dd36 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	2202      	movs	r2, #2
 800dc90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	68da      	ldr	r2, [r3, #12]
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	f042 0201 	orr.w	r2, r2, #1
 800dca2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	4a26      	ldr	r2, [pc, #152]	@ (800dd44 <HAL_TIM_Base_Start_IT+0xd0>)
 800dcaa:	4293      	cmp	r3, r2
 800dcac:	d022      	beq.n	800dcf4 <HAL_TIM_Base_Start_IT+0x80>
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dcb6:	d01d      	beq.n	800dcf4 <HAL_TIM_Base_Start_IT+0x80>
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	4a22      	ldr	r2, [pc, #136]	@ (800dd48 <HAL_TIM_Base_Start_IT+0xd4>)
 800dcbe:	4293      	cmp	r3, r2
 800dcc0:	d018      	beq.n	800dcf4 <HAL_TIM_Base_Start_IT+0x80>
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	4a21      	ldr	r2, [pc, #132]	@ (800dd4c <HAL_TIM_Base_Start_IT+0xd8>)
 800dcc8:	4293      	cmp	r3, r2
 800dcca:	d013      	beq.n	800dcf4 <HAL_TIM_Base_Start_IT+0x80>
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	4a1f      	ldr	r2, [pc, #124]	@ (800dd50 <HAL_TIM_Base_Start_IT+0xdc>)
 800dcd2:	4293      	cmp	r3, r2
 800dcd4:	d00e      	beq.n	800dcf4 <HAL_TIM_Base_Start_IT+0x80>
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	4a1e      	ldr	r2, [pc, #120]	@ (800dd54 <HAL_TIM_Base_Start_IT+0xe0>)
 800dcdc:	4293      	cmp	r3, r2
 800dcde:	d009      	beq.n	800dcf4 <HAL_TIM_Base_Start_IT+0x80>
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	4a1c      	ldr	r2, [pc, #112]	@ (800dd58 <HAL_TIM_Base_Start_IT+0xe4>)
 800dce6:	4293      	cmp	r3, r2
 800dce8:	d004      	beq.n	800dcf4 <HAL_TIM_Base_Start_IT+0x80>
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	4a1b      	ldr	r2, [pc, #108]	@ (800dd5c <HAL_TIM_Base_Start_IT+0xe8>)
 800dcf0:	4293      	cmp	r3, r2
 800dcf2:	d115      	bne.n	800dd20 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	689a      	ldr	r2, [r3, #8]
 800dcfa:	4b19      	ldr	r3, [pc, #100]	@ (800dd60 <HAL_TIM_Base_Start_IT+0xec>)
 800dcfc:	4013      	ands	r3, r2
 800dcfe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	2b06      	cmp	r3, #6
 800dd04:	d015      	beq.n	800dd32 <HAL_TIM_Base_Start_IT+0xbe>
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dd0c:	d011      	beq.n	800dd32 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	681a      	ldr	r2, [r3, #0]
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	f042 0201 	orr.w	r2, r2, #1
 800dd1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd1e:	e008      	b.n	800dd32 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	681a      	ldr	r2, [r3, #0]
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	f042 0201 	orr.w	r2, r2, #1
 800dd2e:	601a      	str	r2, [r3, #0]
 800dd30:	e000      	b.n	800dd34 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd32:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800dd34:	2300      	movs	r3, #0
}
 800dd36:	4618      	mov	r0, r3
 800dd38:	3714      	adds	r7, #20
 800dd3a:	46bd      	mov	sp, r7
 800dd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd40:	4770      	bx	lr
 800dd42:	bf00      	nop
 800dd44:	40010000 	.word	0x40010000
 800dd48:	40000400 	.word	0x40000400
 800dd4c:	40000800 	.word	0x40000800
 800dd50:	40000c00 	.word	0x40000c00
 800dd54:	40010400 	.word	0x40010400
 800dd58:	40014000 	.word	0x40014000
 800dd5c:	40001800 	.word	0x40001800
 800dd60:	00010007 	.word	0x00010007

0800dd64 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b082      	sub	sp, #8
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d101      	bne.n	800dd76 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800dd72:	2301      	movs	r3, #1
 800dd74:	e049      	b.n	800de0a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dd7c:	b2db      	uxtb	r3, r3
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d106      	bne.n	800dd90 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	2200      	movs	r2, #0
 800dd86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800dd8a:	6878      	ldr	r0, [r7, #4]
 800dd8c:	f7f6 fe5c 	bl	8004a48 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	2202      	movs	r2, #2
 800dd94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	681a      	ldr	r2, [r3, #0]
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	3304      	adds	r3, #4
 800dda0:	4619      	mov	r1, r3
 800dda2:	4610      	mov	r0, r2
 800dda4:	f000 fb42 	bl	800e42c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	2201      	movs	r2, #1
 800ddac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	2201      	movs	r2, #1
 800ddb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	2201      	movs	r2, #1
 800ddbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	2201      	movs	r2, #1
 800ddc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	2201      	movs	r2, #1
 800ddcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	2201      	movs	r2, #1
 800ddd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	2201      	movs	r2, #1
 800dddc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	2201      	movs	r2, #1
 800dde4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	2201      	movs	r2, #1
 800ddec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	2201      	movs	r2, #1
 800ddf4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	2201      	movs	r2, #1
 800ddfc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	2201      	movs	r2, #1
 800de04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800de08:	2300      	movs	r3, #0
}
 800de0a:	4618      	mov	r0, r3
 800de0c:	3708      	adds	r7, #8
 800de0e:	46bd      	mov	sp, r7
 800de10:	bd80      	pop	{r7, pc}

0800de12 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800de12:	b580      	push	{r7, lr}
 800de14:	b084      	sub	sp, #16
 800de16:	af00      	add	r7, sp, #0
 800de18:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	68db      	ldr	r3, [r3, #12]
 800de20:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	691b      	ldr	r3, [r3, #16]
 800de28:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800de2a:	68bb      	ldr	r3, [r7, #8]
 800de2c:	f003 0302 	and.w	r3, r3, #2
 800de30:	2b00      	cmp	r3, #0
 800de32:	d020      	beq.n	800de76 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	f003 0302 	and.w	r3, r3, #2
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d01b      	beq.n	800de76 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	f06f 0202 	mvn.w	r2, #2
 800de46:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	2201      	movs	r2, #1
 800de4c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	699b      	ldr	r3, [r3, #24]
 800de54:	f003 0303 	and.w	r3, r3, #3
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d003      	beq.n	800de64 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800de5c:	6878      	ldr	r0, [r7, #4]
 800de5e:	f000 fac7 	bl	800e3f0 <HAL_TIM_IC_CaptureCallback>
 800de62:	e005      	b.n	800de70 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800de64:	6878      	ldr	r0, [r7, #4]
 800de66:	f000 fab9 	bl	800e3dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800de6a:	6878      	ldr	r0, [r7, #4]
 800de6c:	f000 faca 	bl	800e404 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	2200      	movs	r2, #0
 800de74:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800de76:	68bb      	ldr	r3, [r7, #8]
 800de78:	f003 0304 	and.w	r3, r3, #4
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d020      	beq.n	800dec2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	f003 0304 	and.w	r3, r3, #4
 800de86:	2b00      	cmp	r3, #0
 800de88:	d01b      	beq.n	800dec2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	f06f 0204 	mvn.w	r2, #4
 800de92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	2202      	movs	r2, #2
 800de98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	699b      	ldr	r3, [r3, #24]
 800dea0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d003      	beq.n	800deb0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dea8:	6878      	ldr	r0, [r7, #4]
 800deaa:	f000 faa1 	bl	800e3f0 <HAL_TIM_IC_CaptureCallback>
 800deae:	e005      	b.n	800debc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800deb0:	6878      	ldr	r0, [r7, #4]
 800deb2:	f000 fa93 	bl	800e3dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800deb6:	6878      	ldr	r0, [r7, #4]
 800deb8:	f000 faa4 	bl	800e404 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	2200      	movs	r2, #0
 800dec0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800dec2:	68bb      	ldr	r3, [r7, #8]
 800dec4:	f003 0308 	and.w	r3, r3, #8
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d020      	beq.n	800df0e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	f003 0308 	and.w	r3, r3, #8
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d01b      	beq.n	800df0e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	f06f 0208 	mvn.w	r2, #8
 800dede:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	2204      	movs	r2, #4
 800dee4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	69db      	ldr	r3, [r3, #28]
 800deec:	f003 0303 	and.w	r3, r3, #3
 800def0:	2b00      	cmp	r3, #0
 800def2:	d003      	beq.n	800defc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800def4:	6878      	ldr	r0, [r7, #4]
 800def6:	f000 fa7b 	bl	800e3f0 <HAL_TIM_IC_CaptureCallback>
 800defa:	e005      	b.n	800df08 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800defc:	6878      	ldr	r0, [r7, #4]
 800defe:	f000 fa6d 	bl	800e3dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800df02:	6878      	ldr	r0, [r7, #4]
 800df04:	f000 fa7e 	bl	800e404 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	2200      	movs	r2, #0
 800df0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800df0e:	68bb      	ldr	r3, [r7, #8]
 800df10:	f003 0310 	and.w	r3, r3, #16
 800df14:	2b00      	cmp	r3, #0
 800df16:	d020      	beq.n	800df5a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	f003 0310 	and.w	r3, r3, #16
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d01b      	beq.n	800df5a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	f06f 0210 	mvn.w	r2, #16
 800df2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	2208      	movs	r2, #8
 800df30:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	69db      	ldr	r3, [r3, #28]
 800df38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d003      	beq.n	800df48 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800df40:	6878      	ldr	r0, [r7, #4]
 800df42:	f000 fa55 	bl	800e3f0 <HAL_TIM_IC_CaptureCallback>
 800df46:	e005      	b.n	800df54 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800df48:	6878      	ldr	r0, [r7, #4]
 800df4a:	f000 fa47 	bl	800e3dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800df4e:	6878      	ldr	r0, [r7, #4]
 800df50:	f000 fa58 	bl	800e404 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	2200      	movs	r2, #0
 800df58:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800df5a:	68bb      	ldr	r3, [r7, #8]
 800df5c:	f003 0301 	and.w	r3, r3, #1
 800df60:	2b00      	cmp	r3, #0
 800df62:	d00c      	beq.n	800df7e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	f003 0301 	and.w	r3, r3, #1
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d007      	beq.n	800df7e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	f06f 0201 	mvn.w	r2, #1
 800df76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800df78:	6878      	ldr	r0, [r7, #4]
 800df7a:	f7f5 feff 	bl	8003d7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800df7e:	68bb      	ldr	r3, [r7, #8]
 800df80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800df84:	2b00      	cmp	r3, #0
 800df86:	d104      	bne.n	800df92 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800df88:	68bb      	ldr	r3, [r7, #8]
 800df8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d00c      	beq.n	800dfac <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d007      	beq.n	800dfac <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800dfa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dfa6:	6878      	ldr	r0, [r7, #4]
 800dfa8:	f000 fef4 	bl	800ed94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800dfac:	68bb      	ldr	r3, [r7, #8]
 800dfae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d00c      	beq.n	800dfd0 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d007      	beq.n	800dfd0 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800dfc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800dfca:	6878      	ldr	r0, [r7, #4]
 800dfcc:	f000 feec 	bl	800eda8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800dfd0:	68bb      	ldr	r3, [r7, #8]
 800dfd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d00c      	beq.n	800dff4 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d007      	beq.n	800dff4 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800dfec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dfee:	6878      	ldr	r0, [r7, #4]
 800dff0:	f000 fa12 	bl	800e418 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800dff4:	68bb      	ldr	r3, [r7, #8]
 800dff6:	f003 0320 	and.w	r3, r3, #32
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d00c      	beq.n	800e018 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	f003 0320 	and.w	r3, r3, #32
 800e004:	2b00      	cmp	r3, #0
 800e006:	d007      	beq.n	800e018 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	f06f 0220 	mvn.w	r2, #32
 800e010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e012:	6878      	ldr	r0, [r7, #4]
 800e014:	f000 feb4 	bl	800ed80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e018:	bf00      	nop
 800e01a:	3710      	adds	r7, #16
 800e01c:	46bd      	mov	sp, r7
 800e01e:	bd80      	pop	{r7, pc}

0800e020 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b086      	sub	sp, #24
 800e024:	af00      	add	r7, sp, #0
 800e026:	60f8      	str	r0, [r7, #12]
 800e028:	60b9      	str	r1, [r7, #8]
 800e02a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e02c:	2300      	movs	r3, #0
 800e02e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e036:	2b01      	cmp	r3, #1
 800e038:	d101      	bne.n	800e03e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e03a:	2302      	movs	r3, #2
 800e03c:	e0ff      	b.n	800e23e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	2201      	movs	r2, #1
 800e042:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	2b14      	cmp	r3, #20
 800e04a:	f200 80f0 	bhi.w	800e22e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800e04e:	a201      	add	r2, pc, #4	@ (adr r2, 800e054 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e054:	0800e0a9 	.word	0x0800e0a9
 800e058:	0800e22f 	.word	0x0800e22f
 800e05c:	0800e22f 	.word	0x0800e22f
 800e060:	0800e22f 	.word	0x0800e22f
 800e064:	0800e0e9 	.word	0x0800e0e9
 800e068:	0800e22f 	.word	0x0800e22f
 800e06c:	0800e22f 	.word	0x0800e22f
 800e070:	0800e22f 	.word	0x0800e22f
 800e074:	0800e12b 	.word	0x0800e12b
 800e078:	0800e22f 	.word	0x0800e22f
 800e07c:	0800e22f 	.word	0x0800e22f
 800e080:	0800e22f 	.word	0x0800e22f
 800e084:	0800e16b 	.word	0x0800e16b
 800e088:	0800e22f 	.word	0x0800e22f
 800e08c:	0800e22f 	.word	0x0800e22f
 800e090:	0800e22f 	.word	0x0800e22f
 800e094:	0800e1ad 	.word	0x0800e1ad
 800e098:	0800e22f 	.word	0x0800e22f
 800e09c:	0800e22f 	.word	0x0800e22f
 800e0a0:	0800e22f 	.word	0x0800e22f
 800e0a4:	0800e1ed 	.word	0x0800e1ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	68b9      	ldr	r1, [r7, #8]
 800e0ae:	4618      	mov	r0, r3
 800e0b0:	f000 fa62 	bl	800e578 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	699a      	ldr	r2, [r3, #24]
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	f042 0208 	orr.w	r2, r2, #8
 800e0c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	699a      	ldr	r2, [r3, #24]
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	f022 0204 	bic.w	r2, r2, #4
 800e0d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	6999      	ldr	r1, [r3, #24]
 800e0da:	68bb      	ldr	r3, [r7, #8]
 800e0dc:	691a      	ldr	r2, [r3, #16]
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	430a      	orrs	r2, r1
 800e0e4:	619a      	str	r2, [r3, #24]
      break;
 800e0e6:	e0a5      	b.n	800e234 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	68b9      	ldr	r1, [r7, #8]
 800e0ee:	4618      	mov	r0, r3
 800e0f0:	f000 fab4 	bl	800e65c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	699a      	ldr	r2, [r3, #24]
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e102:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	699a      	ldr	r2, [r3, #24]
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e112:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	6999      	ldr	r1, [r3, #24]
 800e11a:	68bb      	ldr	r3, [r7, #8]
 800e11c:	691b      	ldr	r3, [r3, #16]
 800e11e:	021a      	lsls	r2, r3, #8
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	430a      	orrs	r2, r1
 800e126:	619a      	str	r2, [r3, #24]
      break;
 800e128:	e084      	b.n	800e234 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	68b9      	ldr	r1, [r7, #8]
 800e130:	4618      	mov	r0, r3
 800e132:	f000 fb0b 	bl	800e74c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	69da      	ldr	r2, [r3, #28]
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	f042 0208 	orr.w	r2, r2, #8
 800e144:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	69da      	ldr	r2, [r3, #28]
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	f022 0204 	bic.w	r2, r2, #4
 800e154:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	69d9      	ldr	r1, [r3, #28]
 800e15c:	68bb      	ldr	r3, [r7, #8]
 800e15e:	691a      	ldr	r2, [r3, #16]
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	430a      	orrs	r2, r1
 800e166:	61da      	str	r2, [r3, #28]
      break;
 800e168:	e064      	b.n	800e234 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	68b9      	ldr	r1, [r7, #8]
 800e170:	4618      	mov	r0, r3
 800e172:	f000 fb61 	bl	800e838 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	69da      	ldr	r2, [r3, #28]
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e184:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	69da      	ldr	r2, [r3, #28]
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e194:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	69d9      	ldr	r1, [r3, #28]
 800e19c:	68bb      	ldr	r3, [r7, #8]
 800e19e:	691b      	ldr	r3, [r3, #16]
 800e1a0:	021a      	lsls	r2, r3, #8
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	430a      	orrs	r2, r1
 800e1a8:	61da      	str	r2, [r3, #28]
      break;
 800e1aa:	e043      	b.n	800e234 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	68b9      	ldr	r1, [r7, #8]
 800e1b2:	4618      	mov	r0, r3
 800e1b4:	f000 fb98 	bl	800e8e8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	f042 0208 	orr.w	r2, r2, #8
 800e1c6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	f022 0204 	bic.w	r2, r2, #4
 800e1d6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e1de:	68bb      	ldr	r3, [r7, #8]
 800e1e0:	691a      	ldr	r2, [r3, #16]
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	430a      	orrs	r2, r1
 800e1e8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e1ea:	e023      	b.n	800e234 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	68b9      	ldr	r1, [r7, #8]
 800e1f2:	4618      	mov	r0, r3
 800e1f4:	f000 fbca 	bl	800e98c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e206:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e216:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e21e:	68bb      	ldr	r3, [r7, #8]
 800e220:	691b      	ldr	r3, [r3, #16]
 800e222:	021a      	lsls	r2, r3, #8
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	430a      	orrs	r2, r1
 800e22a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e22c:	e002      	b.n	800e234 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800e22e:	2301      	movs	r3, #1
 800e230:	75fb      	strb	r3, [r7, #23]
      break;
 800e232:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	2200      	movs	r2, #0
 800e238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e23c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e23e:	4618      	mov	r0, r3
 800e240:	3718      	adds	r7, #24
 800e242:	46bd      	mov	sp, r7
 800e244:	bd80      	pop	{r7, pc}
 800e246:	bf00      	nop

0800e248 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e248:	b580      	push	{r7, lr}
 800e24a:	b084      	sub	sp, #16
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	6078      	str	r0, [r7, #4]
 800e250:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e252:	2300      	movs	r3, #0
 800e254:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e25c:	2b01      	cmp	r3, #1
 800e25e:	d101      	bne.n	800e264 <HAL_TIM_ConfigClockSource+0x1c>
 800e260:	2302      	movs	r3, #2
 800e262:	e0b4      	b.n	800e3ce <HAL_TIM_ConfigClockSource+0x186>
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	2201      	movs	r2, #1
 800e268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	2202      	movs	r2, #2
 800e270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	689b      	ldr	r3, [r3, #8]
 800e27a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e27c:	68ba      	ldr	r2, [r7, #8]
 800e27e:	4b56      	ldr	r3, [pc, #344]	@ (800e3d8 <HAL_TIM_ConfigClockSource+0x190>)
 800e280:	4013      	ands	r3, r2
 800e282:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e284:	68bb      	ldr	r3, [r7, #8]
 800e286:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e28a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	68ba      	ldr	r2, [r7, #8]
 800e292:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e294:	683b      	ldr	r3, [r7, #0]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e29c:	d03e      	beq.n	800e31c <HAL_TIM_ConfigClockSource+0xd4>
 800e29e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e2a2:	f200 8087 	bhi.w	800e3b4 <HAL_TIM_ConfigClockSource+0x16c>
 800e2a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e2aa:	f000 8086 	beq.w	800e3ba <HAL_TIM_ConfigClockSource+0x172>
 800e2ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e2b2:	d87f      	bhi.n	800e3b4 <HAL_TIM_ConfigClockSource+0x16c>
 800e2b4:	2b70      	cmp	r3, #112	@ 0x70
 800e2b6:	d01a      	beq.n	800e2ee <HAL_TIM_ConfigClockSource+0xa6>
 800e2b8:	2b70      	cmp	r3, #112	@ 0x70
 800e2ba:	d87b      	bhi.n	800e3b4 <HAL_TIM_ConfigClockSource+0x16c>
 800e2bc:	2b60      	cmp	r3, #96	@ 0x60
 800e2be:	d050      	beq.n	800e362 <HAL_TIM_ConfigClockSource+0x11a>
 800e2c0:	2b60      	cmp	r3, #96	@ 0x60
 800e2c2:	d877      	bhi.n	800e3b4 <HAL_TIM_ConfigClockSource+0x16c>
 800e2c4:	2b50      	cmp	r3, #80	@ 0x50
 800e2c6:	d03c      	beq.n	800e342 <HAL_TIM_ConfigClockSource+0xfa>
 800e2c8:	2b50      	cmp	r3, #80	@ 0x50
 800e2ca:	d873      	bhi.n	800e3b4 <HAL_TIM_ConfigClockSource+0x16c>
 800e2cc:	2b40      	cmp	r3, #64	@ 0x40
 800e2ce:	d058      	beq.n	800e382 <HAL_TIM_ConfigClockSource+0x13a>
 800e2d0:	2b40      	cmp	r3, #64	@ 0x40
 800e2d2:	d86f      	bhi.n	800e3b4 <HAL_TIM_ConfigClockSource+0x16c>
 800e2d4:	2b30      	cmp	r3, #48	@ 0x30
 800e2d6:	d064      	beq.n	800e3a2 <HAL_TIM_ConfigClockSource+0x15a>
 800e2d8:	2b30      	cmp	r3, #48	@ 0x30
 800e2da:	d86b      	bhi.n	800e3b4 <HAL_TIM_ConfigClockSource+0x16c>
 800e2dc:	2b20      	cmp	r3, #32
 800e2de:	d060      	beq.n	800e3a2 <HAL_TIM_ConfigClockSource+0x15a>
 800e2e0:	2b20      	cmp	r3, #32
 800e2e2:	d867      	bhi.n	800e3b4 <HAL_TIM_ConfigClockSource+0x16c>
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d05c      	beq.n	800e3a2 <HAL_TIM_ConfigClockSource+0x15a>
 800e2e8:	2b10      	cmp	r3, #16
 800e2ea:	d05a      	beq.n	800e3a2 <HAL_TIM_ConfigClockSource+0x15a>
 800e2ec:	e062      	b.n	800e3b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e2f2:	683b      	ldr	r3, [r7, #0]
 800e2f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e2f6:	683b      	ldr	r3, [r7, #0]
 800e2f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e2fa:	683b      	ldr	r3, [r7, #0]
 800e2fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e2fe:	f000 fc13 	bl	800eb28 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	689b      	ldr	r3, [r3, #8]
 800e308:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e30a:	68bb      	ldr	r3, [r7, #8]
 800e30c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e310:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	68ba      	ldr	r2, [r7, #8]
 800e318:	609a      	str	r2, [r3, #8]
      break;
 800e31a:	e04f      	b.n	800e3bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e320:	683b      	ldr	r3, [r7, #0]
 800e322:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e324:	683b      	ldr	r3, [r7, #0]
 800e326:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e328:	683b      	ldr	r3, [r7, #0]
 800e32a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e32c:	f000 fbfc 	bl	800eb28 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	689a      	ldr	r2, [r3, #8]
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e33e:	609a      	str	r2, [r3, #8]
      break;
 800e340:	e03c      	b.n	800e3bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e346:	683b      	ldr	r3, [r7, #0]
 800e348:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e34a:	683b      	ldr	r3, [r7, #0]
 800e34c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e34e:	461a      	mov	r2, r3
 800e350:	f000 fb70 	bl	800ea34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	2150      	movs	r1, #80	@ 0x50
 800e35a:	4618      	mov	r0, r3
 800e35c:	f000 fbc9 	bl	800eaf2 <TIM_ITRx_SetConfig>
      break;
 800e360:	e02c      	b.n	800e3bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e366:	683b      	ldr	r3, [r7, #0]
 800e368:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e36a:	683b      	ldr	r3, [r7, #0]
 800e36c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e36e:	461a      	mov	r2, r3
 800e370:	f000 fb8f 	bl	800ea92 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	2160      	movs	r1, #96	@ 0x60
 800e37a:	4618      	mov	r0, r3
 800e37c:	f000 fbb9 	bl	800eaf2 <TIM_ITRx_SetConfig>
      break;
 800e380:	e01c      	b.n	800e3bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e386:	683b      	ldr	r3, [r7, #0]
 800e388:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e38a:	683b      	ldr	r3, [r7, #0]
 800e38c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e38e:	461a      	mov	r2, r3
 800e390:	f000 fb50 	bl	800ea34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	2140      	movs	r1, #64	@ 0x40
 800e39a:	4618      	mov	r0, r3
 800e39c:	f000 fba9 	bl	800eaf2 <TIM_ITRx_SetConfig>
      break;
 800e3a0:	e00c      	b.n	800e3bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	681a      	ldr	r2, [r3, #0]
 800e3a6:	683b      	ldr	r3, [r7, #0]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	4619      	mov	r1, r3
 800e3ac:	4610      	mov	r0, r2
 800e3ae:	f000 fba0 	bl	800eaf2 <TIM_ITRx_SetConfig>
      break;
 800e3b2:	e003      	b.n	800e3bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800e3b4:	2301      	movs	r3, #1
 800e3b6:	73fb      	strb	r3, [r7, #15]
      break;
 800e3b8:	e000      	b.n	800e3bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 800e3ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	2201      	movs	r2, #1
 800e3c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	2200      	movs	r2, #0
 800e3c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e3cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3ce:	4618      	mov	r0, r3
 800e3d0:	3710      	adds	r7, #16
 800e3d2:	46bd      	mov	sp, r7
 800e3d4:	bd80      	pop	{r7, pc}
 800e3d6:	bf00      	nop
 800e3d8:	fffeff88 	.word	0xfffeff88

0800e3dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e3dc:	b480      	push	{r7}
 800e3de:	b083      	sub	sp, #12
 800e3e0:	af00      	add	r7, sp, #0
 800e3e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e3e4:	bf00      	nop
 800e3e6:	370c      	adds	r7, #12
 800e3e8:	46bd      	mov	sp, r7
 800e3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ee:	4770      	bx	lr

0800e3f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e3f0:	b480      	push	{r7}
 800e3f2:	b083      	sub	sp, #12
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e3f8:	bf00      	nop
 800e3fa:	370c      	adds	r7, #12
 800e3fc:	46bd      	mov	sp, r7
 800e3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e402:	4770      	bx	lr

0800e404 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e404:	b480      	push	{r7}
 800e406:	b083      	sub	sp, #12
 800e408:	af00      	add	r7, sp, #0
 800e40a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e40c:	bf00      	nop
 800e40e:	370c      	adds	r7, #12
 800e410:	46bd      	mov	sp, r7
 800e412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e416:	4770      	bx	lr

0800e418 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e418:	b480      	push	{r7}
 800e41a:	b083      	sub	sp, #12
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e420:	bf00      	nop
 800e422:	370c      	adds	r7, #12
 800e424:	46bd      	mov	sp, r7
 800e426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e42a:	4770      	bx	lr

0800e42c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e42c:	b480      	push	{r7}
 800e42e:	b085      	sub	sp, #20
 800e430:	af00      	add	r7, sp, #0
 800e432:	6078      	str	r0, [r7, #4]
 800e434:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	4a43      	ldr	r2, [pc, #268]	@ (800e54c <TIM_Base_SetConfig+0x120>)
 800e440:	4293      	cmp	r3, r2
 800e442:	d013      	beq.n	800e46c <TIM_Base_SetConfig+0x40>
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e44a:	d00f      	beq.n	800e46c <TIM_Base_SetConfig+0x40>
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	4a40      	ldr	r2, [pc, #256]	@ (800e550 <TIM_Base_SetConfig+0x124>)
 800e450:	4293      	cmp	r3, r2
 800e452:	d00b      	beq.n	800e46c <TIM_Base_SetConfig+0x40>
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	4a3f      	ldr	r2, [pc, #252]	@ (800e554 <TIM_Base_SetConfig+0x128>)
 800e458:	4293      	cmp	r3, r2
 800e45a:	d007      	beq.n	800e46c <TIM_Base_SetConfig+0x40>
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	4a3e      	ldr	r2, [pc, #248]	@ (800e558 <TIM_Base_SetConfig+0x12c>)
 800e460:	4293      	cmp	r3, r2
 800e462:	d003      	beq.n	800e46c <TIM_Base_SetConfig+0x40>
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	4a3d      	ldr	r2, [pc, #244]	@ (800e55c <TIM_Base_SetConfig+0x130>)
 800e468:	4293      	cmp	r3, r2
 800e46a:	d108      	bne.n	800e47e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e472:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e474:	683b      	ldr	r3, [r7, #0]
 800e476:	685b      	ldr	r3, [r3, #4]
 800e478:	68fa      	ldr	r2, [r7, #12]
 800e47a:	4313      	orrs	r3, r2
 800e47c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	4a32      	ldr	r2, [pc, #200]	@ (800e54c <TIM_Base_SetConfig+0x120>)
 800e482:	4293      	cmp	r3, r2
 800e484:	d02b      	beq.n	800e4de <TIM_Base_SetConfig+0xb2>
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e48c:	d027      	beq.n	800e4de <TIM_Base_SetConfig+0xb2>
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	4a2f      	ldr	r2, [pc, #188]	@ (800e550 <TIM_Base_SetConfig+0x124>)
 800e492:	4293      	cmp	r3, r2
 800e494:	d023      	beq.n	800e4de <TIM_Base_SetConfig+0xb2>
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	4a2e      	ldr	r2, [pc, #184]	@ (800e554 <TIM_Base_SetConfig+0x128>)
 800e49a:	4293      	cmp	r3, r2
 800e49c:	d01f      	beq.n	800e4de <TIM_Base_SetConfig+0xb2>
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	4a2d      	ldr	r2, [pc, #180]	@ (800e558 <TIM_Base_SetConfig+0x12c>)
 800e4a2:	4293      	cmp	r3, r2
 800e4a4:	d01b      	beq.n	800e4de <TIM_Base_SetConfig+0xb2>
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	4a2c      	ldr	r2, [pc, #176]	@ (800e55c <TIM_Base_SetConfig+0x130>)
 800e4aa:	4293      	cmp	r3, r2
 800e4ac:	d017      	beq.n	800e4de <TIM_Base_SetConfig+0xb2>
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	4a2b      	ldr	r2, [pc, #172]	@ (800e560 <TIM_Base_SetConfig+0x134>)
 800e4b2:	4293      	cmp	r3, r2
 800e4b4:	d013      	beq.n	800e4de <TIM_Base_SetConfig+0xb2>
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	4a2a      	ldr	r2, [pc, #168]	@ (800e564 <TIM_Base_SetConfig+0x138>)
 800e4ba:	4293      	cmp	r3, r2
 800e4bc:	d00f      	beq.n	800e4de <TIM_Base_SetConfig+0xb2>
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	4a29      	ldr	r2, [pc, #164]	@ (800e568 <TIM_Base_SetConfig+0x13c>)
 800e4c2:	4293      	cmp	r3, r2
 800e4c4:	d00b      	beq.n	800e4de <TIM_Base_SetConfig+0xb2>
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	4a28      	ldr	r2, [pc, #160]	@ (800e56c <TIM_Base_SetConfig+0x140>)
 800e4ca:	4293      	cmp	r3, r2
 800e4cc:	d007      	beq.n	800e4de <TIM_Base_SetConfig+0xb2>
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	4a27      	ldr	r2, [pc, #156]	@ (800e570 <TIM_Base_SetConfig+0x144>)
 800e4d2:	4293      	cmp	r3, r2
 800e4d4:	d003      	beq.n	800e4de <TIM_Base_SetConfig+0xb2>
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	4a26      	ldr	r2, [pc, #152]	@ (800e574 <TIM_Base_SetConfig+0x148>)
 800e4da:	4293      	cmp	r3, r2
 800e4dc:	d108      	bne.n	800e4f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e4e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e4e6:	683b      	ldr	r3, [r7, #0]
 800e4e8:	68db      	ldr	r3, [r3, #12]
 800e4ea:	68fa      	ldr	r2, [r7, #12]
 800e4ec:	4313      	orrs	r3, r2
 800e4ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e4f6:	683b      	ldr	r3, [r7, #0]
 800e4f8:	695b      	ldr	r3, [r3, #20]
 800e4fa:	4313      	orrs	r3, r2
 800e4fc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e4fe:	683b      	ldr	r3, [r7, #0]
 800e500:	689a      	ldr	r2, [r3, #8]
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e506:	683b      	ldr	r3, [r7, #0]
 800e508:	681a      	ldr	r2, [r3, #0]
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	4a0e      	ldr	r2, [pc, #56]	@ (800e54c <TIM_Base_SetConfig+0x120>)
 800e512:	4293      	cmp	r3, r2
 800e514:	d003      	beq.n	800e51e <TIM_Base_SetConfig+0xf2>
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	4a10      	ldr	r2, [pc, #64]	@ (800e55c <TIM_Base_SetConfig+0x130>)
 800e51a:	4293      	cmp	r3, r2
 800e51c:	d103      	bne.n	800e526 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e51e:	683b      	ldr	r3, [r7, #0]
 800e520:	691a      	ldr	r2, [r3, #16]
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	f043 0204 	orr.w	r2, r3, #4
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	2201      	movs	r2, #1
 800e536:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	68fa      	ldr	r2, [r7, #12]
 800e53c:	601a      	str	r2, [r3, #0]
}
 800e53e:	bf00      	nop
 800e540:	3714      	adds	r7, #20
 800e542:	46bd      	mov	sp, r7
 800e544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e548:	4770      	bx	lr
 800e54a:	bf00      	nop
 800e54c:	40010000 	.word	0x40010000
 800e550:	40000400 	.word	0x40000400
 800e554:	40000800 	.word	0x40000800
 800e558:	40000c00 	.word	0x40000c00
 800e55c:	40010400 	.word	0x40010400
 800e560:	40014000 	.word	0x40014000
 800e564:	40014400 	.word	0x40014400
 800e568:	40014800 	.word	0x40014800
 800e56c:	40001800 	.word	0x40001800
 800e570:	40001c00 	.word	0x40001c00
 800e574:	40002000 	.word	0x40002000

0800e578 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e578:	b480      	push	{r7}
 800e57a:	b087      	sub	sp, #28
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	6078      	str	r0, [r7, #4]
 800e580:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	6a1b      	ldr	r3, [r3, #32]
 800e586:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	6a1b      	ldr	r3, [r3, #32]
 800e58c:	f023 0201 	bic.w	r2, r3, #1
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	685b      	ldr	r3, [r3, #4]
 800e598:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	699b      	ldr	r3, [r3, #24]
 800e59e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e5a0:	68fa      	ldr	r2, [r7, #12]
 800e5a2:	4b2b      	ldr	r3, [pc, #172]	@ (800e650 <TIM_OC1_SetConfig+0xd8>)
 800e5a4:	4013      	ands	r3, r2
 800e5a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	f023 0303 	bic.w	r3, r3, #3
 800e5ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e5b0:	683b      	ldr	r3, [r7, #0]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	68fa      	ldr	r2, [r7, #12]
 800e5b6:	4313      	orrs	r3, r2
 800e5b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e5ba:	697b      	ldr	r3, [r7, #20]
 800e5bc:	f023 0302 	bic.w	r3, r3, #2
 800e5c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e5c2:	683b      	ldr	r3, [r7, #0]
 800e5c4:	689b      	ldr	r3, [r3, #8]
 800e5c6:	697a      	ldr	r2, [r7, #20]
 800e5c8:	4313      	orrs	r3, r2
 800e5ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	4a21      	ldr	r2, [pc, #132]	@ (800e654 <TIM_OC1_SetConfig+0xdc>)
 800e5d0:	4293      	cmp	r3, r2
 800e5d2:	d003      	beq.n	800e5dc <TIM_OC1_SetConfig+0x64>
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	4a20      	ldr	r2, [pc, #128]	@ (800e658 <TIM_OC1_SetConfig+0xe0>)
 800e5d8:	4293      	cmp	r3, r2
 800e5da:	d10c      	bne.n	800e5f6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e5dc:	697b      	ldr	r3, [r7, #20]
 800e5de:	f023 0308 	bic.w	r3, r3, #8
 800e5e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e5e4:	683b      	ldr	r3, [r7, #0]
 800e5e6:	68db      	ldr	r3, [r3, #12]
 800e5e8:	697a      	ldr	r2, [r7, #20]
 800e5ea:	4313      	orrs	r3, r2
 800e5ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e5ee:	697b      	ldr	r3, [r7, #20]
 800e5f0:	f023 0304 	bic.w	r3, r3, #4
 800e5f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	4a16      	ldr	r2, [pc, #88]	@ (800e654 <TIM_OC1_SetConfig+0xdc>)
 800e5fa:	4293      	cmp	r3, r2
 800e5fc:	d003      	beq.n	800e606 <TIM_OC1_SetConfig+0x8e>
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	4a15      	ldr	r2, [pc, #84]	@ (800e658 <TIM_OC1_SetConfig+0xe0>)
 800e602:	4293      	cmp	r3, r2
 800e604:	d111      	bne.n	800e62a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e606:	693b      	ldr	r3, [r7, #16]
 800e608:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e60c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e60e:	693b      	ldr	r3, [r7, #16]
 800e610:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e614:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e616:	683b      	ldr	r3, [r7, #0]
 800e618:	695b      	ldr	r3, [r3, #20]
 800e61a:	693a      	ldr	r2, [r7, #16]
 800e61c:	4313      	orrs	r3, r2
 800e61e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e620:	683b      	ldr	r3, [r7, #0]
 800e622:	699b      	ldr	r3, [r3, #24]
 800e624:	693a      	ldr	r2, [r7, #16]
 800e626:	4313      	orrs	r3, r2
 800e628:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	693a      	ldr	r2, [r7, #16]
 800e62e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	68fa      	ldr	r2, [r7, #12]
 800e634:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e636:	683b      	ldr	r3, [r7, #0]
 800e638:	685a      	ldr	r2, [r3, #4]
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	697a      	ldr	r2, [r7, #20]
 800e642:	621a      	str	r2, [r3, #32]
}
 800e644:	bf00      	nop
 800e646:	371c      	adds	r7, #28
 800e648:	46bd      	mov	sp, r7
 800e64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e64e:	4770      	bx	lr
 800e650:	fffeff8f 	.word	0xfffeff8f
 800e654:	40010000 	.word	0x40010000
 800e658:	40010400 	.word	0x40010400

0800e65c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e65c:	b480      	push	{r7}
 800e65e:	b087      	sub	sp, #28
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
 800e664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	6a1b      	ldr	r3, [r3, #32]
 800e66a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	6a1b      	ldr	r3, [r3, #32]
 800e670:	f023 0210 	bic.w	r2, r3, #16
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	685b      	ldr	r3, [r3, #4]
 800e67c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	699b      	ldr	r3, [r3, #24]
 800e682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e684:	68fa      	ldr	r2, [r7, #12]
 800e686:	4b2e      	ldr	r3, [pc, #184]	@ (800e740 <TIM_OC2_SetConfig+0xe4>)
 800e688:	4013      	ands	r3, r2
 800e68a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e692:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e694:	683b      	ldr	r3, [r7, #0]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	021b      	lsls	r3, r3, #8
 800e69a:	68fa      	ldr	r2, [r7, #12]
 800e69c:	4313      	orrs	r3, r2
 800e69e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e6a0:	697b      	ldr	r3, [r7, #20]
 800e6a2:	f023 0320 	bic.w	r3, r3, #32
 800e6a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e6a8:	683b      	ldr	r3, [r7, #0]
 800e6aa:	689b      	ldr	r3, [r3, #8]
 800e6ac:	011b      	lsls	r3, r3, #4
 800e6ae:	697a      	ldr	r2, [r7, #20]
 800e6b0:	4313      	orrs	r3, r2
 800e6b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	4a23      	ldr	r2, [pc, #140]	@ (800e744 <TIM_OC2_SetConfig+0xe8>)
 800e6b8:	4293      	cmp	r3, r2
 800e6ba:	d003      	beq.n	800e6c4 <TIM_OC2_SetConfig+0x68>
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	4a22      	ldr	r2, [pc, #136]	@ (800e748 <TIM_OC2_SetConfig+0xec>)
 800e6c0:	4293      	cmp	r3, r2
 800e6c2:	d10d      	bne.n	800e6e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e6c4:	697b      	ldr	r3, [r7, #20]
 800e6c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e6ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e6cc:	683b      	ldr	r3, [r7, #0]
 800e6ce:	68db      	ldr	r3, [r3, #12]
 800e6d0:	011b      	lsls	r3, r3, #4
 800e6d2:	697a      	ldr	r2, [r7, #20]
 800e6d4:	4313      	orrs	r3, r2
 800e6d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e6d8:	697b      	ldr	r3, [r7, #20]
 800e6da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e6de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	4a18      	ldr	r2, [pc, #96]	@ (800e744 <TIM_OC2_SetConfig+0xe8>)
 800e6e4:	4293      	cmp	r3, r2
 800e6e6:	d003      	beq.n	800e6f0 <TIM_OC2_SetConfig+0x94>
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	4a17      	ldr	r2, [pc, #92]	@ (800e748 <TIM_OC2_SetConfig+0xec>)
 800e6ec:	4293      	cmp	r3, r2
 800e6ee:	d113      	bne.n	800e718 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e6f0:	693b      	ldr	r3, [r7, #16]
 800e6f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e6f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e6f8:	693b      	ldr	r3, [r7, #16]
 800e6fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e6fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e700:	683b      	ldr	r3, [r7, #0]
 800e702:	695b      	ldr	r3, [r3, #20]
 800e704:	009b      	lsls	r3, r3, #2
 800e706:	693a      	ldr	r2, [r7, #16]
 800e708:	4313      	orrs	r3, r2
 800e70a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e70c:	683b      	ldr	r3, [r7, #0]
 800e70e:	699b      	ldr	r3, [r3, #24]
 800e710:	009b      	lsls	r3, r3, #2
 800e712:	693a      	ldr	r2, [r7, #16]
 800e714:	4313      	orrs	r3, r2
 800e716:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	693a      	ldr	r2, [r7, #16]
 800e71c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	68fa      	ldr	r2, [r7, #12]
 800e722:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e724:	683b      	ldr	r3, [r7, #0]
 800e726:	685a      	ldr	r2, [r3, #4]
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	697a      	ldr	r2, [r7, #20]
 800e730:	621a      	str	r2, [r3, #32]
}
 800e732:	bf00      	nop
 800e734:	371c      	adds	r7, #28
 800e736:	46bd      	mov	sp, r7
 800e738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e73c:	4770      	bx	lr
 800e73e:	bf00      	nop
 800e740:	feff8fff 	.word	0xfeff8fff
 800e744:	40010000 	.word	0x40010000
 800e748:	40010400 	.word	0x40010400

0800e74c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e74c:	b480      	push	{r7}
 800e74e:	b087      	sub	sp, #28
 800e750:	af00      	add	r7, sp, #0
 800e752:	6078      	str	r0, [r7, #4]
 800e754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	6a1b      	ldr	r3, [r3, #32]
 800e75a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	6a1b      	ldr	r3, [r3, #32]
 800e760:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	685b      	ldr	r3, [r3, #4]
 800e76c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	69db      	ldr	r3, [r3, #28]
 800e772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e774:	68fa      	ldr	r2, [r7, #12]
 800e776:	4b2d      	ldr	r3, [pc, #180]	@ (800e82c <TIM_OC3_SetConfig+0xe0>)
 800e778:	4013      	ands	r3, r2
 800e77a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	f023 0303 	bic.w	r3, r3, #3
 800e782:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e784:	683b      	ldr	r3, [r7, #0]
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	68fa      	ldr	r2, [r7, #12]
 800e78a:	4313      	orrs	r3, r2
 800e78c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e78e:	697b      	ldr	r3, [r7, #20]
 800e790:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e794:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	689b      	ldr	r3, [r3, #8]
 800e79a:	021b      	lsls	r3, r3, #8
 800e79c:	697a      	ldr	r2, [r7, #20]
 800e79e:	4313      	orrs	r3, r2
 800e7a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	4a22      	ldr	r2, [pc, #136]	@ (800e830 <TIM_OC3_SetConfig+0xe4>)
 800e7a6:	4293      	cmp	r3, r2
 800e7a8:	d003      	beq.n	800e7b2 <TIM_OC3_SetConfig+0x66>
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	4a21      	ldr	r2, [pc, #132]	@ (800e834 <TIM_OC3_SetConfig+0xe8>)
 800e7ae:	4293      	cmp	r3, r2
 800e7b0:	d10d      	bne.n	800e7ce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e7b2:	697b      	ldr	r3, [r7, #20]
 800e7b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e7b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e7ba:	683b      	ldr	r3, [r7, #0]
 800e7bc:	68db      	ldr	r3, [r3, #12]
 800e7be:	021b      	lsls	r3, r3, #8
 800e7c0:	697a      	ldr	r2, [r7, #20]
 800e7c2:	4313      	orrs	r3, r2
 800e7c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e7c6:	697b      	ldr	r3, [r7, #20]
 800e7c8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e7cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	4a17      	ldr	r2, [pc, #92]	@ (800e830 <TIM_OC3_SetConfig+0xe4>)
 800e7d2:	4293      	cmp	r3, r2
 800e7d4:	d003      	beq.n	800e7de <TIM_OC3_SetConfig+0x92>
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	4a16      	ldr	r2, [pc, #88]	@ (800e834 <TIM_OC3_SetConfig+0xe8>)
 800e7da:	4293      	cmp	r3, r2
 800e7dc:	d113      	bne.n	800e806 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e7de:	693b      	ldr	r3, [r7, #16]
 800e7e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e7e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e7e6:	693b      	ldr	r3, [r7, #16]
 800e7e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e7ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e7ee:	683b      	ldr	r3, [r7, #0]
 800e7f0:	695b      	ldr	r3, [r3, #20]
 800e7f2:	011b      	lsls	r3, r3, #4
 800e7f4:	693a      	ldr	r2, [r7, #16]
 800e7f6:	4313      	orrs	r3, r2
 800e7f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e7fa:	683b      	ldr	r3, [r7, #0]
 800e7fc:	699b      	ldr	r3, [r3, #24]
 800e7fe:	011b      	lsls	r3, r3, #4
 800e800:	693a      	ldr	r2, [r7, #16]
 800e802:	4313      	orrs	r3, r2
 800e804:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	693a      	ldr	r2, [r7, #16]
 800e80a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	68fa      	ldr	r2, [r7, #12]
 800e810:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e812:	683b      	ldr	r3, [r7, #0]
 800e814:	685a      	ldr	r2, [r3, #4]
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	697a      	ldr	r2, [r7, #20]
 800e81e:	621a      	str	r2, [r3, #32]
}
 800e820:	bf00      	nop
 800e822:	371c      	adds	r7, #28
 800e824:	46bd      	mov	sp, r7
 800e826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e82a:	4770      	bx	lr
 800e82c:	fffeff8f 	.word	0xfffeff8f
 800e830:	40010000 	.word	0x40010000
 800e834:	40010400 	.word	0x40010400

0800e838 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e838:	b480      	push	{r7}
 800e83a:	b087      	sub	sp, #28
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	6078      	str	r0, [r7, #4]
 800e840:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	6a1b      	ldr	r3, [r3, #32]
 800e846:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	6a1b      	ldr	r3, [r3, #32]
 800e84c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	685b      	ldr	r3, [r3, #4]
 800e858:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	69db      	ldr	r3, [r3, #28]
 800e85e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e860:	68fa      	ldr	r2, [r7, #12]
 800e862:	4b1e      	ldr	r3, [pc, #120]	@ (800e8dc <TIM_OC4_SetConfig+0xa4>)
 800e864:	4013      	ands	r3, r2
 800e866:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e86e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e870:	683b      	ldr	r3, [r7, #0]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	021b      	lsls	r3, r3, #8
 800e876:	68fa      	ldr	r2, [r7, #12]
 800e878:	4313      	orrs	r3, r2
 800e87a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e87c:	693b      	ldr	r3, [r7, #16]
 800e87e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e882:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e884:	683b      	ldr	r3, [r7, #0]
 800e886:	689b      	ldr	r3, [r3, #8]
 800e888:	031b      	lsls	r3, r3, #12
 800e88a:	693a      	ldr	r2, [r7, #16]
 800e88c:	4313      	orrs	r3, r2
 800e88e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	4a13      	ldr	r2, [pc, #76]	@ (800e8e0 <TIM_OC4_SetConfig+0xa8>)
 800e894:	4293      	cmp	r3, r2
 800e896:	d003      	beq.n	800e8a0 <TIM_OC4_SetConfig+0x68>
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	4a12      	ldr	r2, [pc, #72]	@ (800e8e4 <TIM_OC4_SetConfig+0xac>)
 800e89c:	4293      	cmp	r3, r2
 800e89e:	d109      	bne.n	800e8b4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e8a0:	697b      	ldr	r3, [r7, #20]
 800e8a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e8a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e8a8:	683b      	ldr	r3, [r7, #0]
 800e8aa:	695b      	ldr	r3, [r3, #20]
 800e8ac:	019b      	lsls	r3, r3, #6
 800e8ae:	697a      	ldr	r2, [r7, #20]
 800e8b0:	4313      	orrs	r3, r2
 800e8b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	697a      	ldr	r2, [r7, #20]
 800e8b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	68fa      	ldr	r2, [r7, #12]
 800e8be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e8c0:	683b      	ldr	r3, [r7, #0]
 800e8c2:	685a      	ldr	r2, [r3, #4]
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	693a      	ldr	r2, [r7, #16]
 800e8cc:	621a      	str	r2, [r3, #32]
}
 800e8ce:	bf00      	nop
 800e8d0:	371c      	adds	r7, #28
 800e8d2:	46bd      	mov	sp, r7
 800e8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d8:	4770      	bx	lr
 800e8da:	bf00      	nop
 800e8dc:	feff8fff 	.word	0xfeff8fff
 800e8e0:	40010000 	.word	0x40010000
 800e8e4:	40010400 	.word	0x40010400

0800e8e8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e8e8:	b480      	push	{r7}
 800e8ea:	b087      	sub	sp, #28
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	6078      	str	r0, [r7, #4]
 800e8f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	6a1b      	ldr	r3, [r3, #32]
 800e8f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	6a1b      	ldr	r3, [r3, #32]
 800e8fc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	685b      	ldr	r3, [r3, #4]
 800e908:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e90e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e910:	68fa      	ldr	r2, [r7, #12]
 800e912:	4b1b      	ldr	r3, [pc, #108]	@ (800e980 <TIM_OC5_SetConfig+0x98>)
 800e914:	4013      	ands	r3, r2
 800e916:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e918:	683b      	ldr	r3, [r7, #0]
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	68fa      	ldr	r2, [r7, #12]
 800e91e:	4313      	orrs	r3, r2
 800e920:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e922:	693b      	ldr	r3, [r7, #16]
 800e924:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e928:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e92a:	683b      	ldr	r3, [r7, #0]
 800e92c:	689b      	ldr	r3, [r3, #8]
 800e92e:	041b      	lsls	r3, r3, #16
 800e930:	693a      	ldr	r2, [r7, #16]
 800e932:	4313      	orrs	r3, r2
 800e934:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	4a12      	ldr	r2, [pc, #72]	@ (800e984 <TIM_OC5_SetConfig+0x9c>)
 800e93a:	4293      	cmp	r3, r2
 800e93c:	d003      	beq.n	800e946 <TIM_OC5_SetConfig+0x5e>
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	4a11      	ldr	r2, [pc, #68]	@ (800e988 <TIM_OC5_SetConfig+0xa0>)
 800e942:	4293      	cmp	r3, r2
 800e944:	d109      	bne.n	800e95a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e946:	697b      	ldr	r3, [r7, #20]
 800e948:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e94c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e94e:	683b      	ldr	r3, [r7, #0]
 800e950:	695b      	ldr	r3, [r3, #20]
 800e952:	021b      	lsls	r3, r3, #8
 800e954:	697a      	ldr	r2, [r7, #20]
 800e956:	4313      	orrs	r3, r2
 800e958:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	697a      	ldr	r2, [r7, #20]
 800e95e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	68fa      	ldr	r2, [r7, #12]
 800e964:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e966:	683b      	ldr	r3, [r7, #0]
 800e968:	685a      	ldr	r2, [r3, #4]
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	693a      	ldr	r2, [r7, #16]
 800e972:	621a      	str	r2, [r3, #32]
}
 800e974:	bf00      	nop
 800e976:	371c      	adds	r7, #28
 800e978:	46bd      	mov	sp, r7
 800e97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97e:	4770      	bx	lr
 800e980:	fffeff8f 	.word	0xfffeff8f
 800e984:	40010000 	.word	0x40010000
 800e988:	40010400 	.word	0x40010400

0800e98c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e98c:	b480      	push	{r7}
 800e98e:	b087      	sub	sp, #28
 800e990:	af00      	add	r7, sp, #0
 800e992:	6078      	str	r0, [r7, #4]
 800e994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	6a1b      	ldr	r3, [r3, #32]
 800e99a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	6a1b      	ldr	r3, [r3, #32]
 800e9a0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	685b      	ldr	r3, [r3, #4]
 800e9ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e9b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e9b4:	68fa      	ldr	r2, [r7, #12]
 800e9b6:	4b1c      	ldr	r3, [pc, #112]	@ (800ea28 <TIM_OC6_SetConfig+0x9c>)
 800e9b8:	4013      	ands	r3, r2
 800e9ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e9bc:	683b      	ldr	r3, [r7, #0]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	021b      	lsls	r3, r3, #8
 800e9c2:	68fa      	ldr	r2, [r7, #12]
 800e9c4:	4313      	orrs	r3, r2
 800e9c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e9c8:	693b      	ldr	r3, [r7, #16]
 800e9ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e9ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e9d0:	683b      	ldr	r3, [r7, #0]
 800e9d2:	689b      	ldr	r3, [r3, #8]
 800e9d4:	051b      	lsls	r3, r3, #20
 800e9d6:	693a      	ldr	r2, [r7, #16]
 800e9d8:	4313      	orrs	r3, r2
 800e9da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	4a13      	ldr	r2, [pc, #76]	@ (800ea2c <TIM_OC6_SetConfig+0xa0>)
 800e9e0:	4293      	cmp	r3, r2
 800e9e2:	d003      	beq.n	800e9ec <TIM_OC6_SetConfig+0x60>
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	4a12      	ldr	r2, [pc, #72]	@ (800ea30 <TIM_OC6_SetConfig+0xa4>)
 800e9e8:	4293      	cmp	r3, r2
 800e9ea:	d109      	bne.n	800ea00 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e9ec:	697b      	ldr	r3, [r7, #20]
 800e9ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e9f2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e9f4:	683b      	ldr	r3, [r7, #0]
 800e9f6:	695b      	ldr	r3, [r3, #20]
 800e9f8:	029b      	lsls	r3, r3, #10
 800e9fa:	697a      	ldr	r2, [r7, #20]
 800e9fc:	4313      	orrs	r3, r2
 800e9fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	697a      	ldr	r2, [r7, #20]
 800ea04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	68fa      	ldr	r2, [r7, #12]
 800ea0a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ea0c:	683b      	ldr	r3, [r7, #0]
 800ea0e:	685a      	ldr	r2, [r3, #4]
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	693a      	ldr	r2, [r7, #16]
 800ea18:	621a      	str	r2, [r3, #32]
}
 800ea1a:	bf00      	nop
 800ea1c:	371c      	adds	r7, #28
 800ea1e:	46bd      	mov	sp, r7
 800ea20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea24:	4770      	bx	lr
 800ea26:	bf00      	nop
 800ea28:	feff8fff 	.word	0xfeff8fff
 800ea2c:	40010000 	.word	0x40010000
 800ea30:	40010400 	.word	0x40010400

0800ea34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ea34:	b480      	push	{r7}
 800ea36:	b087      	sub	sp, #28
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	60f8      	str	r0, [r7, #12]
 800ea3c:	60b9      	str	r1, [r7, #8]
 800ea3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	6a1b      	ldr	r3, [r3, #32]
 800ea44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	6a1b      	ldr	r3, [r3, #32]
 800ea4a:	f023 0201 	bic.w	r2, r3, #1
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	699b      	ldr	r3, [r3, #24]
 800ea56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ea58:	693b      	ldr	r3, [r7, #16]
 800ea5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ea5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	011b      	lsls	r3, r3, #4
 800ea64:	693a      	ldr	r2, [r7, #16]
 800ea66:	4313      	orrs	r3, r2
 800ea68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ea6a:	697b      	ldr	r3, [r7, #20]
 800ea6c:	f023 030a 	bic.w	r3, r3, #10
 800ea70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ea72:	697a      	ldr	r2, [r7, #20]
 800ea74:	68bb      	ldr	r3, [r7, #8]
 800ea76:	4313      	orrs	r3, r2
 800ea78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	693a      	ldr	r2, [r7, #16]
 800ea7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	697a      	ldr	r2, [r7, #20]
 800ea84:	621a      	str	r2, [r3, #32]
}
 800ea86:	bf00      	nop
 800ea88:	371c      	adds	r7, #28
 800ea8a:	46bd      	mov	sp, r7
 800ea8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea90:	4770      	bx	lr

0800ea92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ea92:	b480      	push	{r7}
 800ea94:	b087      	sub	sp, #28
 800ea96:	af00      	add	r7, sp, #0
 800ea98:	60f8      	str	r0, [r7, #12]
 800ea9a:	60b9      	str	r1, [r7, #8]
 800ea9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	6a1b      	ldr	r3, [r3, #32]
 800eaa2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	6a1b      	ldr	r3, [r3, #32]
 800eaa8:	f023 0210 	bic.w	r2, r3, #16
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	699b      	ldr	r3, [r3, #24]
 800eab4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800eab6:	693b      	ldr	r3, [r7, #16]
 800eab8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800eabc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	031b      	lsls	r3, r3, #12
 800eac2:	693a      	ldr	r2, [r7, #16]
 800eac4:	4313      	orrs	r3, r2
 800eac6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800eac8:	697b      	ldr	r3, [r7, #20]
 800eaca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800eace:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ead0:	68bb      	ldr	r3, [r7, #8]
 800ead2:	011b      	lsls	r3, r3, #4
 800ead4:	697a      	ldr	r2, [r7, #20]
 800ead6:	4313      	orrs	r3, r2
 800ead8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	693a      	ldr	r2, [r7, #16]
 800eade:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	697a      	ldr	r2, [r7, #20]
 800eae4:	621a      	str	r2, [r3, #32]
}
 800eae6:	bf00      	nop
 800eae8:	371c      	adds	r7, #28
 800eaea:	46bd      	mov	sp, r7
 800eaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf0:	4770      	bx	lr

0800eaf2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800eaf2:	b480      	push	{r7}
 800eaf4:	b085      	sub	sp, #20
 800eaf6:	af00      	add	r7, sp, #0
 800eaf8:	6078      	str	r0, [r7, #4]
 800eafa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	689b      	ldr	r3, [r3, #8]
 800eb00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800eb0a:	683a      	ldr	r2, [r7, #0]
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	4313      	orrs	r3, r2
 800eb10:	f043 0307 	orr.w	r3, r3, #7
 800eb14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	68fa      	ldr	r2, [r7, #12]
 800eb1a:	609a      	str	r2, [r3, #8]
}
 800eb1c:	bf00      	nop
 800eb1e:	3714      	adds	r7, #20
 800eb20:	46bd      	mov	sp, r7
 800eb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb26:	4770      	bx	lr

0800eb28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800eb28:	b480      	push	{r7}
 800eb2a:	b087      	sub	sp, #28
 800eb2c:	af00      	add	r7, sp, #0
 800eb2e:	60f8      	str	r0, [r7, #12]
 800eb30:	60b9      	str	r1, [r7, #8]
 800eb32:	607a      	str	r2, [r7, #4]
 800eb34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	689b      	ldr	r3, [r3, #8]
 800eb3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800eb3c:	697b      	ldr	r3, [r7, #20]
 800eb3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800eb42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800eb44:	683b      	ldr	r3, [r7, #0]
 800eb46:	021a      	lsls	r2, r3, #8
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	431a      	orrs	r2, r3
 800eb4c:	68bb      	ldr	r3, [r7, #8]
 800eb4e:	4313      	orrs	r3, r2
 800eb50:	697a      	ldr	r2, [r7, #20]
 800eb52:	4313      	orrs	r3, r2
 800eb54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	697a      	ldr	r2, [r7, #20]
 800eb5a:	609a      	str	r2, [r3, #8]
}
 800eb5c:	bf00      	nop
 800eb5e:	371c      	adds	r7, #28
 800eb60:	46bd      	mov	sp, r7
 800eb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb66:	4770      	bx	lr

0800eb68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800eb68:	b480      	push	{r7}
 800eb6a:	b085      	sub	sp, #20
 800eb6c:	af00      	add	r7, sp, #0
 800eb6e:	6078      	str	r0, [r7, #4]
 800eb70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eb78:	2b01      	cmp	r3, #1
 800eb7a:	d101      	bne.n	800eb80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800eb7c:	2302      	movs	r3, #2
 800eb7e:	e06d      	b.n	800ec5c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	2201      	movs	r2, #1
 800eb84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	2202      	movs	r2, #2
 800eb8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	685b      	ldr	r3, [r3, #4]
 800eb96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	689b      	ldr	r3, [r3, #8]
 800eb9e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	4a30      	ldr	r2, [pc, #192]	@ (800ec68 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800eba6:	4293      	cmp	r3, r2
 800eba8:	d004      	beq.n	800ebb4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	4a2f      	ldr	r2, [pc, #188]	@ (800ec6c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ebb0:	4293      	cmp	r3, r2
 800ebb2:	d108      	bne.n	800ebc6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ebba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ebbc:	683b      	ldr	r3, [r7, #0]
 800ebbe:	685b      	ldr	r3, [r3, #4]
 800ebc0:	68fa      	ldr	r2, [r7, #12]
 800ebc2:	4313      	orrs	r3, r2
 800ebc4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ebcc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ebce:	683b      	ldr	r3, [r7, #0]
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	68fa      	ldr	r2, [r7, #12]
 800ebd4:	4313      	orrs	r3, r2
 800ebd6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	68fa      	ldr	r2, [r7, #12]
 800ebde:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	681b      	ldr	r3, [r3, #0]
 800ebe4:	4a20      	ldr	r2, [pc, #128]	@ (800ec68 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ebe6:	4293      	cmp	r3, r2
 800ebe8:	d022      	beq.n	800ec30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ebf2:	d01d      	beq.n	800ec30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	4a1d      	ldr	r2, [pc, #116]	@ (800ec70 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ebfa:	4293      	cmp	r3, r2
 800ebfc:	d018      	beq.n	800ec30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	4a1c      	ldr	r2, [pc, #112]	@ (800ec74 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800ec04:	4293      	cmp	r3, r2
 800ec06:	d013      	beq.n	800ec30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	4a1a      	ldr	r2, [pc, #104]	@ (800ec78 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ec0e:	4293      	cmp	r3, r2
 800ec10:	d00e      	beq.n	800ec30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	4a15      	ldr	r2, [pc, #84]	@ (800ec6c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ec18:	4293      	cmp	r3, r2
 800ec1a:	d009      	beq.n	800ec30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	4a16      	ldr	r2, [pc, #88]	@ (800ec7c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ec22:	4293      	cmp	r3, r2
 800ec24:	d004      	beq.n	800ec30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	4a15      	ldr	r2, [pc, #84]	@ (800ec80 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ec2c:	4293      	cmp	r3, r2
 800ec2e:	d10c      	bne.n	800ec4a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ec30:	68bb      	ldr	r3, [r7, #8]
 800ec32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ec36:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ec38:	683b      	ldr	r3, [r7, #0]
 800ec3a:	689b      	ldr	r3, [r3, #8]
 800ec3c:	68ba      	ldr	r2, [r7, #8]
 800ec3e:	4313      	orrs	r3, r2
 800ec40:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	68ba      	ldr	r2, [r7, #8]
 800ec48:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	2201      	movs	r2, #1
 800ec4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	2200      	movs	r2, #0
 800ec56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ec5a:	2300      	movs	r3, #0
}
 800ec5c:	4618      	mov	r0, r3
 800ec5e:	3714      	adds	r7, #20
 800ec60:	46bd      	mov	sp, r7
 800ec62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec66:	4770      	bx	lr
 800ec68:	40010000 	.word	0x40010000
 800ec6c:	40010400 	.word	0x40010400
 800ec70:	40000400 	.word	0x40000400
 800ec74:	40000800 	.word	0x40000800
 800ec78:	40000c00 	.word	0x40000c00
 800ec7c:	40014000 	.word	0x40014000
 800ec80:	40001800 	.word	0x40001800

0800ec84 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ec84:	b480      	push	{r7}
 800ec86:	b085      	sub	sp, #20
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	6078      	str	r0, [r7, #4]
 800ec8c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ec8e:	2300      	movs	r3, #0
 800ec90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ec98:	2b01      	cmp	r3, #1
 800ec9a:	d101      	bne.n	800eca0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ec9c:	2302      	movs	r3, #2
 800ec9e:	e065      	b.n	800ed6c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	2201      	movs	r2, #1
 800eca4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800ecae:	683b      	ldr	r3, [r7, #0]
 800ecb0:	68db      	ldr	r3, [r3, #12]
 800ecb2:	4313      	orrs	r3, r2
 800ecb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ecbc:	683b      	ldr	r3, [r7, #0]
 800ecbe:	689b      	ldr	r3, [r3, #8]
 800ecc0:	4313      	orrs	r3, r2
 800ecc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800ecca:	683b      	ldr	r3, [r7, #0]
 800eccc:	685b      	ldr	r3, [r3, #4]
 800ecce:	4313      	orrs	r3, r2
 800ecd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800ecd8:	683b      	ldr	r3, [r7, #0]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	4313      	orrs	r3, r2
 800ecde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ece6:	683b      	ldr	r3, [r7, #0]
 800ece8:	691b      	ldr	r3, [r3, #16]
 800ecea:	4313      	orrs	r3, r2
 800ecec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ecee:	68fb      	ldr	r3, [r7, #12]
 800ecf0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800ecf4:	683b      	ldr	r3, [r7, #0]
 800ecf6:	695b      	ldr	r3, [r3, #20]
 800ecf8:	4313      	orrs	r3, r2
 800ecfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ed02:	683b      	ldr	r3, [r7, #0]
 800ed04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed06:	4313      	orrs	r3, r2
 800ed08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800ed10:	683b      	ldr	r3, [r7, #0]
 800ed12:	699b      	ldr	r3, [r3, #24]
 800ed14:	041b      	lsls	r3, r3, #16
 800ed16:	4313      	orrs	r3, r2
 800ed18:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	4a16      	ldr	r2, [pc, #88]	@ (800ed78 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800ed20:	4293      	cmp	r3, r2
 800ed22:	d004      	beq.n	800ed2e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	4a14      	ldr	r2, [pc, #80]	@ (800ed7c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800ed2a:	4293      	cmp	r3, r2
 800ed2c:	d115      	bne.n	800ed5a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800ed34:	683b      	ldr	r3, [r7, #0]
 800ed36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed38:	051b      	lsls	r3, r3, #20
 800ed3a:	4313      	orrs	r3, r2
 800ed3c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ed44:	683b      	ldr	r3, [r7, #0]
 800ed46:	69db      	ldr	r3, [r3, #28]
 800ed48:	4313      	orrs	r3, r2
 800ed4a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ed52:	683b      	ldr	r3, [r7, #0]
 800ed54:	6a1b      	ldr	r3, [r3, #32]
 800ed56:	4313      	orrs	r3, r2
 800ed58:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	68fa      	ldr	r2, [r7, #12]
 800ed60:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	2200      	movs	r2, #0
 800ed66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ed6a:	2300      	movs	r3, #0
}
 800ed6c:	4618      	mov	r0, r3
 800ed6e:	3714      	adds	r7, #20
 800ed70:	46bd      	mov	sp, r7
 800ed72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed76:	4770      	bx	lr
 800ed78:	40010000 	.word	0x40010000
 800ed7c:	40010400 	.word	0x40010400

0800ed80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ed80:	b480      	push	{r7}
 800ed82:	b083      	sub	sp, #12
 800ed84:	af00      	add	r7, sp, #0
 800ed86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ed88:	bf00      	nop
 800ed8a:	370c      	adds	r7, #12
 800ed8c:	46bd      	mov	sp, r7
 800ed8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed92:	4770      	bx	lr

0800ed94 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ed94:	b480      	push	{r7}
 800ed96:	b083      	sub	sp, #12
 800ed98:	af00      	add	r7, sp, #0
 800ed9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ed9c:	bf00      	nop
 800ed9e:	370c      	adds	r7, #12
 800eda0:	46bd      	mov	sp, r7
 800eda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eda6:	4770      	bx	lr

0800eda8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800eda8:	b480      	push	{r7}
 800edaa:	b083      	sub	sp, #12
 800edac:	af00      	add	r7, sp, #0
 800edae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800edb0:	bf00      	nop
 800edb2:	370c      	adds	r7, #12
 800edb4:	46bd      	mov	sp, r7
 800edb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edba:	4770      	bx	lr

0800edbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800edbc:	b580      	push	{r7, lr}
 800edbe:	b082      	sub	sp, #8
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d101      	bne.n	800edce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800edca:	2301      	movs	r3, #1
 800edcc:	e040      	b.n	800ee50 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d106      	bne.n	800ede4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	2200      	movs	r2, #0
 800edda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800edde:	6878      	ldr	r0, [r7, #4]
 800ede0:	f7f5 ff20 	bl	8004c24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	2224      	movs	r2, #36	@ 0x24
 800ede8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	681a      	ldr	r2, [r3, #0]
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	f022 0201 	bic.w	r2, r2, #1
 800edf8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d002      	beq.n	800ee08 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800ee02:	6878      	ldr	r0, [r7, #4]
 800ee04:	f000 ffb6 	bl	800fd74 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ee08:	6878      	ldr	r0, [r7, #4]
 800ee0a:	f000 fd4f 	bl	800f8ac <UART_SetConfig>
 800ee0e:	4603      	mov	r3, r0
 800ee10:	2b01      	cmp	r3, #1
 800ee12:	d101      	bne.n	800ee18 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800ee14:	2301      	movs	r3, #1
 800ee16:	e01b      	b.n	800ee50 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	685a      	ldr	r2, [r3, #4]
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ee26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	689a      	ldr	r2, [r3, #8]
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ee36:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	681a      	ldr	r2, [r3, #0]
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	f042 0201 	orr.w	r2, r2, #1
 800ee46:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ee48:	6878      	ldr	r0, [r7, #4]
 800ee4a:	f001 f835 	bl	800feb8 <UART_CheckIdleState>
 800ee4e:	4603      	mov	r3, r0
}
 800ee50:	4618      	mov	r0, r3
 800ee52:	3708      	adds	r7, #8
 800ee54:	46bd      	mov	sp, r7
 800ee56:	bd80      	pop	{r7, pc}

0800ee58 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ee58:	b580      	push	{r7, lr}
 800ee5a:	b08a      	sub	sp, #40	@ 0x28
 800ee5c:	af02      	add	r7, sp, #8
 800ee5e:	60f8      	str	r0, [r7, #12]
 800ee60:	60b9      	str	r1, [r7, #8]
 800ee62:	603b      	str	r3, [r7, #0]
 800ee64:	4613      	mov	r3, r2
 800ee66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ee6c:	2b20      	cmp	r3, #32
 800ee6e:	d177      	bne.n	800ef60 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800ee70:	68bb      	ldr	r3, [r7, #8]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d002      	beq.n	800ee7c <HAL_UART_Transmit+0x24>
 800ee76:	88fb      	ldrh	r3, [r7, #6]
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d101      	bne.n	800ee80 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800ee7c:	2301      	movs	r3, #1
 800ee7e:	e070      	b.n	800ef62 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	2200      	movs	r2, #0
 800ee84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	2221      	movs	r2, #33	@ 0x21
 800ee8c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ee8e:	f7f7 f8af 	bl	8005ff0 <HAL_GetTick>
 800ee92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	88fa      	ldrh	r2, [r7, #6]
 800ee98:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	88fa      	ldrh	r2, [r7, #6]
 800eea0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	689b      	ldr	r3, [r3, #8]
 800eea8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eeac:	d108      	bne.n	800eec0 <HAL_UART_Transmit+0x68>
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	691b      	ldr	r3, [r3, #16]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d104      	bne.n	800eec0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800eeba:	68bb      	ldr	r3, [r7, #8]
 800eebc:	61bb      	str	r3, [r7, #24]
 800eebe:	e003      	b.n	800eec8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800eec0:	68bb      	ldr	r3, [r7, #8]
 800eec2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800eec4:	2300      	movs	r3, #0
 800eec6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800eec8:	e02f      	b.n	800ef2a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800eeca:	683b      	ldr	r3, [r7, #0]
 800eecc:	9300      	str	r3, [sp, #0]
 800eece:	697b      	ldr	r3, [r7, #20]
 800eed0:	2200      	movs	r2, #0
 800eed2:	2180      	movs	r1, #128	@ 0x80
 800eed4:	68f8      	ldr	r0, [r7, #12]
 800eed6:	f001 f846 	bl	800ff66 <UART_WaitOnFlagUntilTimeout>
 800eeda:	4603      	mov	r3, r0
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d004      	beq.n	800eeea <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	2220      	movs	r2, #32
 800eee4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800eee6:	2303      	movs	r3, #3
 800eee8:	e03b      	b.n	800ef62 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800eeea:	69fb      	ldr	r3, [r7, #28]
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d10b      	bne.n	800ef08 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800eef0:	69bb      	ldr	r3, [r7, #24]
 800eef2:	881b      	ldrh	r3, [r3, #0]
 800eef4:	461a      	mov	r2, r3
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800eefe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ef00:	69bb      	ldr	r3, [r7, #24]
 800ef02:	3302      	adds	r3, #2
 800ef04:	61bb      	str	r3, [r7, #24]
 800ef06:	e007      	b.n	800ef18 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ef08:	69fb      	ldr	r3, [r7, #28]
 800ef0a:	781a      	ldrb	r2, [r3, #0]
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ef12:	69fb      	ldr	r3, [r7, #28]
 800ef14:	3301      	adds	r3, #1
 800ef16:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ef1e:	b29b      	uxth	r3, r3
 800ef20:	3b01      	subs	r3, #1
 800ef22:	b29a      	uxth	r2, r3
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ef30:	b29b      	uxth	r3, r3
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d1c9      	bne.n	800eeca <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ef36:	683b      	ldr	r3, [r7, #0]
 800ef38:	9300      	str	r3, [sp, #0]
 800ef3a:	697b      	ldr	r3, [r7, #20]
 800ef3c:	2200      	movs	r2, #0
 800ef3e:	2140      	movs	r1, #64	@ 0x40
 800ef40:	68f8      	ldr	r0, [r7, #12]
 800ef42:	f001 f810 	bl	800ff66 <UART_WaitOnFlagUntilTimeout>
 800ef46:	4603      	mov	r3, r0
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d004      	beq.n	800ef56 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	2220      	movs	r2, #32
 800ef50:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800ef52:	2303      	movs	r3, #3
 800ef54:	e005      	b.n	800ef62 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	2220      	movs	r2, #32
 800ef5a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800ef5c:	2300      	movs	r3, #0
 800ef5e:	e000      	b.n	800ef62 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800ef60:	2302      	movs	r3, #2
  }
}
 800ef62:	4618      	mov	r0, r3
 800ef64:	3720      	adds	r7, #32
 800ef66:	46bd      	mov	sp, r7
 800ef68:	bd80      	pop	{r7, pc}

0800ef6a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ef6a:	b580      	push	{r7, lr}
 800ef6c:	b08a      	sub	sp, #40	@ 0x28
 800ef6e:	af02      	add	r7, sp, #8
 800ef70:	60f8      	str	r0, [r7, #12]
 800ef72:	60b9      	str	r1, [r7, #8]
 800ef74:	603b      	str	r3, [r7, #0]
 800ef76:	4613      	mov	r3, r2
 800ef78:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef80:	2b20      	cmp	r3, #32
 800ef82:	f040 80b5 	bne.w	800f0f0 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800ef86:	68bb      	ldr	r3, [r7, #8]
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d002      	beq.n	800ef92 <HAL_UART_Receive+0x28>
 800ef8c:	88fb      	ldrh	r3, [r7, #6]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d101      	bne.n	800ef96 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800ef92:	2301      	movs	r3, #1
 800ef94:	e0ad      	b.n	800f0f2 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	2200      	movs	r2, #0
 800ef9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ef9e:	68fb      	ldr	r3, [r7, #12]
 800efa0:	2222      	movs	r2, #34	@ 0x22
 800efa2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	2200      	movs	r2, #0
 800efaa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800efac:	f7f7 f820 	bl	8005ff0 <HAL_GetTick>
 800efb0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	88fa      	ldrh	r2, [r7, #6]
 800efb6:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	88fa      	ldrh	r2, [r7, #6]
 800efbe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	689b      	ldr	r3, [r3, #8]
 800efc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800efca:	d10e      	bne.n	800efea <HAL_UART_Receive+0x80>
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	691b      	ldr	r3, [r3, #16]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d105      	bne.n	800efe0 <HAL_UART_Receive+0x76>
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800efda:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800efde:	e02d      	b.n	800f03c <HAL_UART_Receive+0xd2>
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	22ff      	movs	r2, #255	@ 0xff
 800efe4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800efe8:	e028      	b.n	800f03c <HAL_UART_Receive+0xd2>
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	689b      	ldr	r3, [r3, #8]
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d10d      	bne.n	800f00e <HAL_UART_Receive+0xa4>
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	691b      	ldr	r3, [r3, #16]
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d104      	bne.n	800f004 <HAL_UART_Receive+0x9a>
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	22ff      	movs	r2, #255	@ 0xff
 800effe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f002:	e01b      	b.n	800f03c <HAL_UART_Receive+0xd2>
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	227f      	movs	r2, #127	@ 0x7f
 800f008:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f00c:	e016      	b.n	800f03c <HAL_UART_Receive+0xd2>
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	689b      	ldr	r3, [r3, #8]
 800f012:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f016:	d10d      	bne.n	800f034 <HAL_UART_Receive+0xca>
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	691b      	ldr	r3, [r3, #16]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d104      	bne.n	800f02a <HAL_UART_Receive+0xc0>
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	227f      	movs	r2, #127	@ 0x7f
 800f024:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f028:	e008      	b.n	800f03c <HAL_UART_Receive+0xd2>
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	223f      	movs	r2, #63	@ 0x3f
 800f02e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800f032:	e003      	b.n	800f03c <HAL_UART_Receive+0xd2>
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	2200      	movs	r2, #0
 800f038:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f042:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	689b      	ldr	r3, [r3, #8]
 800f048:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f04c:	d108      	bne.n	800f060 <HAL_UART_Receive+0xf6>
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	691b      	ldr	r3, [r3, #16]
 800f052:	2b00      	cmp	r3, #0
 800f054:	d104      	bne.n	800f060 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800f056:	2300      	movs	r3, #0
 800f058:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800f05a:	68bb      	ldr	r3, [r7, #8]
 800f05c:	61bb      	str	r3, [r7, #24]
 800f05e:	e003      	b.n	800f068 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800f060:	68bb      	ldr	r3, [r7, #8]
 800f062:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f064:	2300      	movs	r3, #0
 800f066:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800f068:	e036      	b.n	800f0d8 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800f06a:	683b      	ldr	r3, [r7, #0]
 800f06c:	9300      	str	r3, [sp, #0]
 800f06e:	697b      	ldr	r3, [r7, #20]
 800f070:	2200      	movs	r2, #0
 800f072:	2120      	movs	r1, #32
 800f074:	68f8      	ldr	r0, [r7, #12]
 800f076:	f000 ff76 	bl	800ff66 <UART_WaitOnFlagUntilTimeout>
 800f07a:	4603      	mov	r3, r0
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d005      	beq.n	800f08c <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	2220      	movs	r2, #32
 800f084:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800f088:	2303      	movs	r3, #3
 800f08a:	e032      	b.n	800f0f2 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800f08c:	69fb      	ldr	r3, [r7, #28]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d10c      	bne.n	800f0ac <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f098:	b29a      	uxth	r2, r3
 800f09a:	8a7b      	ldrh	r3, [r7, #18]
 800f09c:	4013      	ands	r3, r2
 800f09e:	b29a      	uxth	r2, r3
 800f0a0:	69bb      	ldr	r3, [r7, #24]
 800f0a2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800f0a4:	69bb      	ldr	r3, [r7, #24]
 800f0a6:	3302      	adds	r3, #2
 800f0a8:	61bb      	str	r3, [r7, #24]
 800f0aa:	e00c      	b.n	800f0c6 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0b2:	b2da      	uxtb	r2, r3
 800f0b4:	8a7b      	ldrh	r3, [r7, #18]
 800f0b6:	b2db      	uxtb	r3, r3
 800f0b8:	4013      	ands	r3, r2
 800f0ba:	b2da      	uxtb	r2, r3
 800f0bc:	69fb      	ldr	r3, [r7, #28]
 800f0be:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800f0c0:	69fb      	ldr	r3, [r7, #28]
 800f0c2:	3301      	adds	r3, #1
 800f0c4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800f0cc:	b29b      	uxth	r3, r3
 800f0ce:	3b01      	subs	r3, #1
 800f0d0:	b29a      	uxth	r2, r3
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800f0de:	b29b      	uxth	r3, r3
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d1c2      	bne.n	800f06a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	2220      	movs	r2, #32
 800f0e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	e000      	b.n	800f0f2 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800f0f0:	2302      	movs	r3, #2
  }
}
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	3720      	adds	r7, #32
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	bd80      	pop	{r7, pc}

0800f0fa <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f0fa:	b580      	push	{r7, lr}
 800f0fc:	b08a      	sub	sp, #40	@ 0x28
 800f0fe:	af00      	add	r7, sp, #0
 800f100:	60f8      	str	r0, [r7, #12]
 800f102:	60b9      	str	r1, [r7, #8]
 800f104:	4613      	mov	r3, r2
 800f106:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f10e:	2b20      	cmp	r3, #32
 800f110:	d132      	bne.n	800f178 <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800f112:	68bb      	ldr	r3, [r7, #8]
 800f114:	2b00      	cmp	r3, #0
 800f116:	d002      	beq.n	800f11e <HAL_UART_Receive_DMA+0x24>
 800f118:	88fb      	ldrh	r3, [r7, #6]
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d101      	bne.n	800f122 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800f11e:	2301      	movs	r3, #1
 800f120:	e02b      	b.n	800f17a <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	2200      	movs	r2, #0
 800f126:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	685b      	ldr	r3, [r3, #4]
 800f12e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f132:	2b00      	cmp	r3, #0
 800f134:	d018      	beq.n	800f168 <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f13c:	697b      	ldr	r3, [r7, #20]
 800f13e:	e853 3f00 	ldrex	r3, [r3]
 800f142:	613b      	str	r3, [r7, #16]
   return(result);
 800f144:	693b      	ldr	r3, [r7, #16]
 800f146:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f14a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	461a      	mov	r2, r3
 800f152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f154:	623b      	str	r3, [r7, #32]
 800f156:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f158:	69f9      	ldr	r1, [r7, #28]
 800f15a:	6a3a      	ldr	r2, [r7, #32]
 800f15c:	e841 2300 	strex	r3, r2, [r1]
 800f160:	61bb      	str	r3, [r7, #24]
   return(result);
 800f162:	69bb      	ldr	r3, [r7, #24]
 800f164:	2b00      	cmp	r3, #0
 800f166:	d1e6      	bne.n	800f136 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800f168:	88fb      	ldrh	r3, [r7, #6]
 800f16a:	461a      	mov	r2, r3
 800f16c:	68b9      	ldr	r1, [r7, #8]
 800f16e:	68f8      	ldr	r0, [r7, #12]
 800f170:	f000 ff66 	bl	8010040 <UART_Start_Receive_DMA>
 800f174:	4603      	mov	r3, r0
 800f176:	e000      	b.n	800f17a <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800f178:	2302      	movs	r3, #2
  }
}
 800f17a:	4618      	mov	r0, r3
 800f17c:	3728      	adds	r7, #40	@ 0x28
 800f17e:	46bd      	mov	sp, r7
 800f180:	bd80      	pop	{r7, pc}

0800f182 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800f182:	b580      	push	{r7, lr}
 800f184:	b090      	sub	sp, #64	@ 0x40
 800f186:	af00      	add	r7, sp, #0
 800f188:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f18e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f196:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	689b      	ldr	r3, [r3, #8]
 800f19e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f1a2:	2b80      	cmp	r3, #128	@ 0x80
 800f1a4:	d139      	bne.n	800f21a <HAL_UART_DMAStop+0x98>
 800f1a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f1a8:	2b21      	cmp	r3, #33	@ 0x21
 800f1aa:	d136      	bne.n	800f21a <HAL_UART_DMAStop+0x98>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	3308      	adds	r3, #8
 800f1b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1b4:	6a3b      	ldr	r3, [r7, #32]
 800f1b6:	e853 3f00 	ldrex	r3, [r3]
 800f1ba:	61fb      	str	r3, [r7, #28]
   return(result);
 800f1bc:	69fb      	ldr	r3, [r7, #28]
 800f1be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f1c2:	637b      	str	r3, [r7, #52]	@ 0x34
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	3308      	adds	r3, #8
 800f1ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f1cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f1ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f1d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f1d4:	e841 2300 	strex	r3, r2, [r1]
 800f1d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d1e5      	bne.n	800f1ac <HAL_UART_DMAStop+0x2a>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d015      	beq.n	800f214 <HAL_UART_DMAStop+0x92>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	f7f7 fd81 	bl	8006cf4 <HAL_DMA_Abort>
 800f1f2:	4603      	mov	r3, r0
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d00d      	beq.n	800f214 <HAL_UART_DMAStop+0x92>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f1fc:	4618      	mov	r0, r3
 800f1fe:	f7f7 ff95 	bl	800712c <HAL_DMA_GetError>
 800f202:	4603      	mov	r3, r0
 800f204:	2b20      	cmp	r3, #32
 800f206:	d105      	bne.n	800f214 <HAL_UART_DMAStop+0x92>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	2210      	movs	r2, #16
 800f20c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f210:	2303      	movs	r3, #3
 800f212:	e044      	b.n	800f29e <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800f214:	6878      	ldr	r0, [r7, #4]
 800f216:	f000 ffb3 	bl	8010180 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	689b      	ldr	r3, [r3, #8]
 800f220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f224:	2b40      	cmp	r3, #64	@ 0x40
 800f226:	d139      	bne.n	800f29c <HAL_UART_DMAStop+0x11a>
 800f228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f22a:	2b22      	cmp	r3, #34	@ 0x22
 800f22c:	d136      	bne.n	800f29c <HAL_UART_DMAStop+0x11a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	3308      	adds	r3, #8
 800f234:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	e853 3f00 	ldrex	r3, [r3]
 800f23c:	60bb      	str	r3, [r7, #8]
   return(result);
 800f23e:	68bb      	ldr	r3, [r7, #8]
 800f240:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f244:	633b      	str	r3, [r7, #48]	@ 0x30
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	3308      	adds	r3, #8
 800f24c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f24e:	61ba      	str	r2, [r7, #24]
 800f250:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f252:	6979      	ldr	r1, [r7, #20]
 800f254:	69ba      	ldr	r2, [r7, #24]
 800f256:	e841 2300 	strex	r3, r2, [r1]
 800f25a:	613b      	str	r3, [r7, #16]
   return(result);
 800f25c:	693b      	ldr	r3, [r7, #16]
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d1e5      	bne.n	800f22e <HAL_UART_DMAStop+0xac>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f266:	2b00      	cmp	r3, #0
 800f268:	d015      	beq.n	800f296 <HAL_UART_DMAStop+0x114>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f26e:	4618      	mov	r0, r3
 800f270:	f7f7 fd40 	bl	8006cf4 <HAL_DMA_Abort>
 800f274:	4603      	mov	r3, r0
 800f276:	2b00      	cmp	r3, #0
 800f278:	d00d      	beq.n	800f296 <HAL_UART_DMAStop+0x114>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f27e:	4618      	mov	r0, r3
 800f280:	f7f7 ff54 	bl	800712c <HAL_DMA_GetError>
 800f284:	4603      	mov	r3, r0
 800f286:	2b20      	cmp	r3, #32
 800f288:	d105      	bne.n	800f296 <HAL_UART_DMAStop+0x114>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	2210      	movs	r2, #16
 800f28e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f292:	2303      	movs	r3, #3
 800f294:	e003      	b.n	800f29e <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800f296:	6878      	ldr	r0, [r7, #4]
 800f298:	f000 ff98 	bl	80101cc <UART_EndRxTransfer>
  }

  return HAL_OK;
 800f29c:	2300      	movs	r3, #0
}
 800f29e:	4618      	mov	r0, r3
 800f2a0:	3740      	adds	r7, #64	@ 0x40
 800f2a2:	46bd      	mov	sp, r7
 800f2a4:	bd80      	pop	{r7, pc}
	...

0800f2a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	b0ba      	sub	sp, #232	@ 0xe8
 800f2ac:	af00      	add	r7, sp, #0
 800f2ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	69db      	ldr	r3, [r3, #28]
 800f2b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	689b      	ldr	r3, [r3, #8]
 800f2ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f2ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f2d2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f2d6:	4013      	ands	r3, r2
 800f2d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f2dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d115      	bne.n	800f310 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800f2e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f2e8:	f003 0320 	and.w	r3, r3, #32
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d00f      	beq.n	800f310 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800f2f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f2f4:	f003 0320 	and.w	r3, r3, #32
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d009      	beq.n	800f310 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f300:	2b00      	cmp	r3, #0
 800f302:	f000 82b1 	beq.w	800f868 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f30a:	6878      	ldr	r0, [r7, #4]
 800f30c:	4798      	blx	r3
      }
      return;
 800f30e:	e2ab      	b.n	800f868 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f310:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f314:	2b00      	cmp	r3, #0
 800f316:	f000 8117 	beq.w	800f548 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800f31a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f31e:	f003 0301 	and.w	r3, r3, #1
 800f322:	2b00      	cmp	r3, #0
 800f324:	d106      	bne.n	800f334 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800f326:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f32a:	4b85      	ldr	r3, [pc, #532]	@ (800f540 <HAL_UART_IRQHandler+0x298>)
 800f32c:	4013      	ands	r3, r2
 800f32e:	2b00      	cmp	r3, #0
 800f330:	f000 810a 	beq.w	800f548 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f338:	f003 0301 	and.w	r3, r3, #1
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d011      	beq.n	800f364 <HAL_UART_IRQHandler+0xbc>
 800f340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d00b      	beq.n	800f364 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	2201      	movs	r2, #1
 800f352:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f35a:	f043 0201 	orr.w	r2, r3, #1
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f364:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f368:	f003 0302 	and.w	r3, r3, #2
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d011      	beq.n	800f394 <HAL_UART_IRQHandler+0xec>
 800f370:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f374:	f003 0301 	and.w	r3, r3, #1
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d00b      	beq.n	800f394 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	2202      	movs	r2, #2
 800f382:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f38a:	f043 0204 	orr.w	r2, r3, #4
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f394:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f398:	f003 0304 	and.w	r3, r3, #4
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d011      	beq.n	800f3c4 <HAL_UART_IRQHandler+0x11c>
 800f3a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f3a4:	f003 0301 	and.w	r3, r3, #1
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d00b      	beq.n	800f3c4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	2204      	movs	r2, #4
 800f3b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f3ba:	f043 0202 	orr.w	r2, r3, #2
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f3c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3c8:	f003 0308 	and.w	r3, r3, #8
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d017      	beq.n	800f400 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800f3d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3d4:	f003 0320 	and.w	r3, r3, #32
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d105      	bne.n	800f3e8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800f3dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f3e0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d00b      	beq.n	800f400 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	2208      	movs	r2, #8
 800f3ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f3f6:	f043 0208 	orr.w	r2, r3, #8
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f400:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f404:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d012      	beq.n	800f432 <HAL_UART_IRQHandler+0x18a>
 800f40c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f410:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f414:	2b00      	cmp	r3, #0
 800f416:	d00c      	beq.n	800f432 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f420:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f428:	f043 0220 	orr.w	r2, r3, #32
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f438:	2b00      	cmp	r3, #0
 800f43a:	f000 8217 	beq.w	800f86c <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800f43e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f442:	f003 0320 	and.w	r3, r3, #32
 800f446:	2b00      	cmp	r3, #0
 800f448:	d00d      	beq.n	800f466 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800f44a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f44e:	f003 0320 	and.w	r3, r3, #32
 800f452:	2b00      	cmp	r3, #0
 800f454:	d007      	beq.n	800f466 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d003      	beq.n	800f466 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f462:	6878      	ldr	r0, [r7, #4]
 800f464:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f46c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	689b      	ldr	r3, [r3, #8]
 800f476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f47a:	2b40      	cmp	r3, #64	@ 0x40
 800f47c:	d005      	beq.n	800f48a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f47e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f482:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f486:	2b00      	cmp	r3, #0
 800f488:	d04f      	beq.n	800f52a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f48a:	6878      	ldr	r0, [r7, #4]
 800f48c:	f000 fe9e 	bl	80101cc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	689b      	ldr	r3, [r3, #8]
 800f496:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f49a:	2b40      	cmp	r3, #64	@ 0x40
 800f49c:	d141      	bne.n	800f522 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	3308      	adds	r3, #8
 800f4a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f4ac:	e853 3f00 	ldrex	r3, [r3]
 800f4b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f4b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f4b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f4bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	3308      	adds	r3, #8
 800f4c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f4ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f4ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f4d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f4da:	e841 2300 	strex	r3, r2, [r1]
 800f4de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f4e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d1d9      	bne.n	800f49e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d013      	beq.n	800f51a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f4f6:	4a13      	ldr	r2, [pc, #76]	@ (800f544 <HAL_UART_IRQHandler+0x29c>)
 800f4f8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f4fe:	4618      	mov	r0, r3
 800f500:	f7f7 fc68 	bl	8006dd4 <HAL_DMA_Abort_IT>
 800f504:	4603      	mov	r3, r0
 800f506:	2b00      	cmp	r3, #0
 800f508:	d017      	beq.n	800f53a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f50e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f510:	687a      	ldr	r2, [r7, #4]
 800f512:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800f514:	4610      	mov	r0, r2
 800f516:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f518:	e00f      	b.n	800f53a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f51a:	6878      	ldr	r0, [r7, #4]
 800f51c:	f7f6 fbf6 	bl	8005d0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f520:	e00b      	b.n	800f53a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f522:	6878      	ldr	r0, [r7, #4]
 800f524:	f7f6 fbf2 	bl	8005d0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f528:	e007      	b.n	800f53a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f52a:	6878      	ldr	r0, [r7, #4]
 800f52c:	f7f6 fbee 	bl	8005d0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	2200      	movs	r2, #0
 800f534:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800f538:	e198      	b.n	800f86c <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f53a:	bf00      	nop
    return;
 800f53c:	e196      	b.n	800f86c <HAL_UART_IRQHandler+0x5c4>
 800f53e:	bf00      	nop
 800f540:	04000120 	.word	0x04000120
 800f544:	080104e3 	.word	0x080104e3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f54c:	2b01      	cmp	r3, #1
 800f54e:	f040 8166 	bne.w	800f81e <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f552:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f556:	f003 0310 	and.w	r3, r3, #16
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	f000 815f 	beq.w	800f81e <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f564:	f003 0310 	and.w	r3, r3, #16
 800f568:	2b00      	cmp	r3, #0
 800f56a:	f000 8158 	beq.w	800f81e <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	2210      	movs	r2, #16
 800f574:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	689b      	ldr	r3, [r3, #8]
 800f57c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f580:	2b40      	cmp	r3, #64	@ 0x40
 800f582:	f040 80d0 	bne.w	800f726 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	685b      	ldr	r3, [r3, #4]
 800f58e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f592:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f596:	2b00      	cmp	r3, #0
 800f598:	f000 80ab 	beq.w	800f6f2 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800f5a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f5a6:	429a      	cmp	r2, r3
 800f5a8:	f080 80a3 	bcs.w	800f6f2 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f5b2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f5ba:	69db      	ldr	r3, [r3, #28]
 800f5bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f5c0:	f000 8086 	beq.w	800f6d0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f5d0:	e853 3f00 	ldrex	r3, [r3]
 800f5d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f5d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f5dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f5e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	461a      	mov	r2, r3
 800f5ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f5ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f5f2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f5fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f5fe:	e841 2300 	strex	r3, r2, [r1]
 800f602:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f606:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d1da      	bne.n	800f5c4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	3308      	adds	r3, #8
 800f614:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f616:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f618:	e853 3f00 	ldrex	r3, [r3]
 800f61c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f61e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f620:	f023 0301 	bic.w	r3, r3, #1
 800f624:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	3308      	adds	r3, #8
 800f62e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f632:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f636:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f638:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f63a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f63e:	e841 2300 	strex	r3, r2, [r1]
 800f642:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f644:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f646:	2b00      	cmp	r3, #0
 800f648:	d1e1      	bne.n	800f60e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	3308      	adds	r3, #8
 800f650:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f652:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f654:	e853 3f00 	ldrex	r3, [r3]
 800f658:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f65a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f65c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f660:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	3308      	adds	r3, #8
 800f66a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f66e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f670:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f672:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f674:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f676:	e841 2300 	strex	r3, r2, [r1]
 800f67a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f67c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d1e3      	bne.n	800f64a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	2220      	movs	r2, #32
 800f686:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	2200      	movs	r2, #0
 800f68e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f696:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f698:	e853 3f00 	ldrex	r3, [r3]
 800f69c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f69e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f6a0:	f023 0310 	bic.w	r3, r3, #16
 800f6a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	461a      	mov	r2, r3
 800f6ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f6b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f6b4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f6b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f6ba:	e841 2300 	strex	r3, r2, [r1]
 800f6be:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f6c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d1e4      	bne.n	800f690 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f6ca:	4618      	mov	r0, r3
 800f6cc:	f7f7 fb12 	bl	8006cf4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	2202      	movs	r2, #2
 800f6d4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800f6e2:	b29b      	uxth	r3, r3
 800f6e4:	1ad3      	subs	r3, r2, r3
 800f6e6:	b29b      	uxth	r3, r3
 800f6e8:	4619      	mov	r1, r3
 800f6ea:	6878      	ldr	r0, [r7, #4]
 800f6ec:	f000 f8d2 	bl	800f894 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f6f0:	e0be      	b.n	800f870 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800f6f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f6fc:	429a      	cmp	r2, r3
 800f6fe:	f040 80b7 	bne.w	800f870 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f706:	69db      	ldr	r3, [r3, #28]
 800f708:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f70c:	f040 80b0 	bne.w	800f870 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	2202      	movs	r2, #2
 800f714:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800f71c:	4619      	mov	r1, r3
 800f71e:	6878      	ldr	r0, [r7, #4]
 800f720:	f000 f8b8 	bl	800f894 <HAL_UARTEx_RxEventCallback>
      return;
 800f724:	e0a4      	b.n	800f870 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800f732:	b29b      	uxth	r3, r3
 800f734:	1ad3      	subs	r3, r2, r3
 800f736:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800f740:	b29b      	uxth	r3, r3
 800f742:	2b00      	cmp	r3, #0
 800f744:	f000 8096 	beq.w	800f874 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 800f748:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	f000 8091 	beq.w	800f874 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f75a:	e853 3f00 	ldrex	r3, [r3]
 800f75e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f762:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f766:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	461a      	mov	r2, r3
 800f770:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f774:	647b      	str	r3, [r7, #68]	@ 0x44
 800f776:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f778:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f77a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f77c:	e841 2300 	strex	r3, r2, [r1]
 800f780:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f784:	2b00      	cmp	r3, #0
 800f786:	d1e4      	bne.n	800f752 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	3308      	adds	r3, #8
 800f78e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f792:	e853 3f00 	ldrex	r3, [r3]
 800f796:	623b      	str	r3, [r7, #32]
   return(result);
 800f798:	6a3b      	ldr	r3, [r7, #32]
 800f79a:	f023 0301 	bic.w	r3, r3, #1
 800f79e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	3308      	adds	r3, #8
 800f7a8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f7ac:	633a      	str	r2, [r7, #48]	@ 0x30
 800f7ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f7b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f7b4:	e841 2300 	strex	r3, r2, [r1]
 800f7b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f7ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d1e3      	bne.n	800f788 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	2220      	movs	r2, #32
 800f7c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	2200      	movs	r2, #0
 800f7cc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	2200      	movs	r2, #0
 800f7d2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7da:	693b      	ldr	r3, [r7, #16]
 800f7dc:	e853 3f00 	ldrex	r3, [r3]
 800f7e0:	60fb      	str	r3, [r7, #12]
   return(result);
 800f7e2:	68fb      	ldr	r3, [r7, #12]
 800f7e4:	f023 0310 	bic.w	r3, r3, #16
 800f7e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	681b      	ldr	r3, [r3, #0]
 800f7f0:	461a      	mov	r2, r3
 800f7f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f7f6:	61fb      	str	r3, [r7, #28]
 800f7f8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7fa:	69b9      	ldr	r1, [r7, #24]
 800f7fc:	69fa      	ldr	r2, [r7, #28]
 800f7fe:	e841 2300 	strex	r3, r2, [r1]
 800f802:	617b      	str	r3, [r7, #20]
   return(result);
 800f804:	697b      	ldr	r3, [r7, #20]
 800f806:	2b00      	cmp	r3, #0
 800f808:	d1e4      	bne.n	800f7d4 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	2202      	movs	r2, #2
 800f80e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f810:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f814:	4619      	mov	r1, r3
 800f816:	6878      	ldr	r0, [r7, #4]
 800f818:	f000 f83c 	bl	800f894 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f81c:	e02a      	b.n	800f874 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800f81e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f826:	2b00      	cmp	r3, #0
 800f828:	d00e      	beq.n	800f848 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800f82a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f82e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f832:	2b00      	cmp	r3, #0
 800f834:	d008      	beq.n	800f848 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d01c      	beq.n	800f878 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f842:	6878      	ldr	r0, [r7, #4]
 800f844:	4798      	blx	r3
    }
    return;
 800f846:	e017      	b.n	800f878 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f848:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f84c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f850:	2b00      	cmp	r3, #0
 800f852:	d012      	beq.n	800f87a <HAL_UART_IRQHandler+0x5d2>
 800f854:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d00c      	beq.n	800f87a <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 800f860:	6878      	ldr	r0, [r7, #4]
 800f862:	f000 fe50 	bl	8010506 <UART_EndTransmit_IT>
    return;
 800f866:	e008      	b.n	800f87a <HAL_UART_IRQHandler+0x5d2>
      return;
 800f868:	bf00      	nop
 800f86a:	e006      	b.n	800f87a <HAL_UART_IRQHandler+0x5d2>
    return;
 800f86c:	bf00      	nop
 800f86e:	e004      	b.n	800f87a <HAL_UART_IRQHandler+0x5d2>
      return;
 800f870:	bf00      	nop
 800f872:	e002      	b.n	800f87a <HAL_UART_IRQHandler+0x5d2>
      return;
 800f874:	bf00      	nop
 800f876:	e000      	b.n	800f87a <HAL_UART_IRQHandler+0x5d2>
    return;
 800f878:	bf00      	nop
  }

}
 800f87a:	37e8      	adds	r7, #232	@ 0xe8
 800f87c:	46bd      	mov	sp, r7
 800f87e:	bd80      	pop	{r7, pc}

0800f880 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f880:	b480      	push	{r7}
 800f882:	b083      	sub	sp, #12
 800f884:	af00      	add	r7, sp, #0
 800f886:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800f888:	bf00      	nop
 800f88a:	370c      	adds	r7, #12
 800f88c:	46bd      	mov	sp, r7
 800f88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f892:	4770      	bx	lr

0800f894 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f894:	b480      	push	{r7}
 800f896:	b083      	sub	sp, #12
 800f898:	af00      	add	r7, sp, #0
 800f89a:	6078      	str	r0, [r7, #4]
 800f89c:	460b      	mov	r3, r1
 800f89e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f8a0:	bf00      	nop
 800f8a2:	370c      	adds	r7, #12
 800f8a4:	46bd      	mov	sp, r7
 800f8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8aa:	4770      	bx	lr

0800f8ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f8ac:	b580      	push	{r7, lr}
 800f8ae:	b088      	sub	sp, #32
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	689a      	ldr	r2, [r3, #8]
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	691b      	ldr	r3, [r3, #16]
 800f8c0:	431a      	orrs	r2, r3
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	695b      	ldr	r3, [r3, #20]
 800f8c6:	431a      	orrs	r2, r3
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	69db      	ldr	r3, [r3, #28]
 800f8cc:	4313      	orrs	r3, r2
 800f8ce:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	681a      	ldr	r2, [r3, #0]
 800f8d6:	4ba6      	ldr	r3, [pc, #664]	@ (800fb70 <UART_SetConfig+0x2c4>)
 800f8d8:	4013      	ands	r3, r2
 800f8da:	687a      	ldr	r2, [r7, #4]
 800f8dc:	6812      	ldr	r2, [r2, #0]
 800f8de:	6979      	ldr	r1, [r7, #20]
 800f8e0:	430b      	orrs	r3, r1
 800f8e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	685b      	ldr	r3, [r3, #4]
 800f8ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	68da      	ldr	r2, [r3, #12]
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	430a      	orrs	r2, r1
 800f8f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	699b      	ldr	r3, [r3, #24]
 800f8fe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	6a1b      	ldr	r3, [r3, #32]
 800f904:	697a      	ldr	r2, [r7, #20]
 800f906:	4313      	orrs	r3, r2
 800f908:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	689b      	ldr	r3, [r3, #8]
 800f910:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	697a      	ldr	r2, [r7, #20]
 800f91a:	430a      	orrs	r2, r1
 800f91c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	4a94      	ldr	r2, [pc, #592]	@ (800fb74 <UART_SetConfig+0x2c8>)
 800f924:	4293      	cmp	r3, r2
 800f926:	d120      	bne.n	800f96a <UART_SetConfig+0xbe>
 800f928:	4b93      	ldr	r3, [pc, #588]	@ (800fb78 <UART_SetConfig+0x2cc>)
 800f92a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f92e:	f003 0303 	and.w	r3, r3, #3
 800f932:	2b03      	cmp	r3, #3
 800f934:	d816      	bhi.n	800f964 <UART_SetConfig+0xb8>
 800f936:	a201      	add	r2, pc, #4	@ (adr r2, 800f93c <UART_SetConfig+0x90>)
 800f938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f93c:	0800f94d 	.word	0x0800f94d
 800f940:	0800f959 	.word	0x0800f959
 800f944:	0800f953 	.word	0x0800f953
 800f948:	0800f95f 	.word	0x0800f95f
 800f94c:	2301      	movs	r3, #1
 800f94e:	77fb      	strb	r3, [r7, #31]
 800f950:	e150      	b.n	800fbf4 <UART_SetConfig+0x348>
 800f952:	2302      	movs	r3, #2
 800f954:	77fb      	strb	r3, [r7, #31]
 800f956:	e14d      	b.n	800fbf4 <UART_SetConfig+0x348>
 800f958:	2304      	movs	r3, #4
 800f95a:	77fb      	strb	r3, [r7, #31]
 800f95c:	e14a      	b.n	800fbf4 <UART_SetConfig+0x348>
 800f95e:	2308      	movs	r3, #8
 800f960:	77fb      	strb	r3, [r7, #31]
 800f962:	e147      	b.n	800fbf4 <UART_SetConfig+0x348>
 800f964:	2310      	movs	r3, #16
 800f966:	77fb      	strb	r3, [r7, #31]
 800f968:	e144      	b.n	800fbf4 <UART_SetConfig+0x348>
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	4a83      	ldr	r2, [pc, #524]	@ (800fb7c <UART_SetConfig+0x2d0>)
 800f970:	4293      	cmp	r3, r2
 800f972:	d132      	bne.n	800f9da <UART_SetConfig+0x12e>
 800f974:	4b80      	ldr	r3, [pc, #512]	@ (800fb78 <UART_SetConfig+0x2cc>)
 800f976:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f97a:	f003 030c 	and.w	r3, r3, #12
 800f97e:	2b0c      	cmp	r3, #12
 800f980:	d828      	bhi.n	800f9d4 <UART_SetConfig+0x128>
 800f982:	a201      	add	r2, pc, #4	@ (adr r2, 800f988 <UART_SetConfig+0xdc>)
 800f984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f988:	0800f9bd 	.word	0x0800f9bd
 800f98c:	0800f9d5 	.word	0x0800f9d5
 800f990:	0800f9d5 	.word	0x0800f9d5
 800f994:	0800f9d5 	.word	0x0800f9d5
 800f998:	0800f9c9 	.word	0x0800f9c9
 800f99c:	0800f9d5 	.word	0x0800f9d5
 800f9a0:	0800f9d5 	.word	0x0800f9d5
 800f9a4:	0800f9d5 	.word	0x0800f9d5
 800f9a8:	0800f9c3 	.word	0x0800f9c3
 800f9ac:	0800f9d5 	.word	0x0800f9d5
 800f9b0:	0800f9d5 	.word	0x0800f9d5
 800f9b4:	0800f9d5 	.word	0x0800f9d5
 800f9b8:	0800f9cf 	.word	0x0800f9cf
 800f9bc:	2300      	movs	r3, #0
 800f9be:	77fb      	strb	r3, [r7, #31]
 800f9c0:	e118      	b.n	800fbf4 <UART_SetConfig+0x348>
 800f9c2:	2302      	movs	r3, #2
 800f9c4:	77fb      	strb	r3, [r7, #31]
 800f9c6:	e115      	b.n	800fbf4 <UART_SetConfig+0x348>
 800f9c8:	2304      	movs	r3, #4
 800f9ca:	77fb      	strb	r3, [r7, #31]
 800f9cc:	e112      	b.n	800fbf4 <UART_SetConfig+0x348>
 800f9ce:	2308      	movs	r3, #8
 800f9d0:	77fb      	strb	r3, [r7, #31]
 800f9d2:	e10f      	b.n	800fbf4 <UART_SetConfig+0x348>
 800f9d4:	2310      	movs	r3, #16
 800f9d6:	77fb      	strb	r3, [r7, #31]
 800f9d8:	e10c      	b.n	800fbf4 <UART_SetConfig+0x348>
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	4a68      	ldr	r2, [pc, #416]	@ (800fb80 <UART_SetConfig+0x2d4>)
 800f9e0:	4293      	cmp	r3, r2
 800f9e2:	d120      	bne.n	800fa26 <UART_SetConfig+0x17a>
 800f9e4:	4b64      	ldr	r3, [pc, #400]	@ (800fb78 <UART_SetConfig+0x2cc>)
 800f9e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f9ea:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f9ee:	2b30      	cmp	r3, #48	@ 0x30
 800f9f0:	d013      	beq.n	800fa1a <UART_SetConfig+0x16e>
 800f9f2:	2b30      	cmp	r3, #48	@ 0x30
 800f9f4:	d814      	bhi.n	800fa20 <UART_SetConfig+0x174>
 800f9f6:	2b20      	cmp	r3, #32
 800f9f8:	d009      	beq.n	800fa0e <UART_SetConfig+0x162>
 800f9fa:	2b20      	cmp	r3, #32
 800f9fc:	d810      	bhi.n	800fa20 <UART_SetConfig+0x174>
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d002      	beq.n	800fa08 <UART_SetConfig+0x15c>
 800fa02:	2b10      	cmp	r3, #16
 800fa04:	d006      	beq.n	800fa14 <UART_SetConfig+0x168>
 800fa06:	e00b      	b.n	800fa20 <UART_SetConfig+0x174>
 800fa08:	2300      	movs	r3, #0
 800fa0a:	77fb      	strb	r3, [r7, #31]
 800fa0c:	e0f2      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fa0e:	2302      	movs	r3, #2
 800fa10:	77fb      	strb	r3, [r7, #31]
 800fa12:	e0ef      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fa14:	2304      	movs	r3, #4
 800fa16:	77fb      	strb	r3, [r7, #31]
 800fa18:	e0ec      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fa1a:	2308      	movs	r3, #8
 800fa1c:	77fb      	strb	r3, [r7, #31]
 800fa1e:	e0e9      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fa20:	2310      	movs	r3, #16
 800fa22:	77fb      	strb	r3, [r7, #31]
 800fa24:	e0e6      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	4a56      	ldr	r2, [pc, #344]	@ (800fb84 <UART_SetConfig+0x2d8>)
 800fa2c:	4293      	cmp	r3, r2
 800fa2e:	d120      	bne.n	800fa72 <UART_SetConfig+0x1c6>
 800fa30:	4b51      	ldr	r3, [pc, #324]	@ (800fb78 <UART_SetConfig+0x2cc>)
 800fa32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa36:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800fa3a:	2bc0      	cmp	r3, #192	@ 0xc0
 800fa3c:	d013      	beq.n	800fa66 <UART_SetConfig+0x1ba>
 800fa3e:	2bc0      	cmp	r3, #192	@ 0xc0
 800fa40:	d814      	bhi.n	800fa6c <UART_SetConfig+0x1c0>
 800fa42:	2b80      	cmp	r3, #128	@ 0x80
 800fa44:	d009      	beq.n	800fa5a <UART_SetConfig+0x1ae>
 800fa46:	2b80      	cmp	r3, #128	@ 0x80
 800fa48:	d810      	bhi.n	800fa6c <UART_SetConfig+0x1c0>
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d002      	beq.n	800fa54 <UART_SetConfig+0x1a8>
 800fa4e:	2b40      	cmp	r3, #64	@ 0x40
 800fa50:	d006      	beq.n	800fa60 <UART_SetConfig+0x1b4>
 800fa52:	e00b      	b.n	800fa6c <UART_SetConfig+0x1c0>
 800fa54:	2300      	movs	r3, #0
 800fa56:	77fb      	strb	r3, [r7, #31]
 800fa58:	e0cc      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fa5a:	2302      	movs	r3, #2
 800fa5c:	77fb      	strb	r3, [r7, #31]
 800fa5e:	e0c9      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fa60:	2304      	movs	r3, #4
 800fa62:	77fb      	strb	r3, [r7, #31]
 800fa64:	e0c6      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fa66:	2308      	movs	r3, #8
 800fa68:	77fb      	strb	r3, [r7, #31]
 800fa6a:	e0c3      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fa6c:	2310      	movs	r3, #16
 800fa6e:	77fb      	strb	r3, [r7, #31]
 800fa70:	e0c0      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	4a44      	ldr	r2, [pc, #272]	@ (800fb88 <UART_SetConfig+0x2dc>)
 800fa78:	4293      	cmp	r3, r2
 800fa7a:	d125      	bne.n	800fac8 <UART_SetConfig+0x21c>
 800fa7c:	4b3e      	ldr	r3, [pc, #248]	@ (800fb78 <UART_SetConfig+0x2cc>)
 800fa7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fa86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fa8a:	d017      	beq.n	800fabc <UART_SetConfig+0x210>
 800fa8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fa90:	d817      	bhi.n	800fac2 <UART_SetConfig+0x216>
 800fa92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fa96:	d00b      	beq.n	800fab0 <UART_SetConfig+0x204>
 800fa98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fa9c:	d811      	bhi.n	800fac2 <UART_SetConfig+0x216>
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d003      	beq.n	800faaa <UART_SetConfig+0x1fe>
 800faa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800faa6:	d006      	beq.n	800fab6 <UART_SetConfig+0x20a>
 800faa8:	e00b      	b.n	800fac2 <UART_SetConfig+0x216>
 800faaa:	2300      	movs	r3, #0
 800faac:	77fb      	strb	r3, [r7, #31]
 800faae:	e0a1      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fab0:	2302      	movs	r3, #2
 800fab2:	77fb      	strb	r3, [r7, #31]
 800fab4:	e09e      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fab6:	2304      	movs	r3, #4
 800fab8:	77fb      	strb	r3, [r7, #31]
 800faba:	e09b      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fabc:	2308      	movs	r3, #8
 800fabe:	77fb      	strb	r3, [r7, #31]
 800fac0:	e098      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fac2:	2310      	movs	r3, #16
 800fac4:	77fb      	strb	r3, [r7, #31]
 800fac6:	e095      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	4a2f      	ldr	r2, [pc, #188]	@ (800fb8c <UART_SetConfig+0x2e0>)
 800face:	4293      	cmp	r3, r2
 800fad0:	d125      	bne.n	800fb1e <UART_SetConfig+0x272>
 800fad2:	4b29      	ldr	r3, [pc, #164]	@ (800fb78 <UART_SetConfig+0x2cc>)
 800fad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fad8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800fadc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fae0:	d017      	beq.n	800fb12 <UART_SetConfig+0x266>
 800fae2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fae6:	d817      	bhi.n	800fb18 <UART_SetConfig+0x26c>
 800fae8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800faec:	d00b      	beq.n	800fb06 <UART_SetConfig+0x25a>
 800faee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800faf2:	d811      	bhi.n	800fb18 <UART_SetConfig+0x26c>
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d003      	beq.n	800fb00 <UART_SetConfig+0x254>
 800faf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fafc:	d006      	beq.n	800fb0c <UART_SetConfig+0x260>
 800fafe:	e00b      	b.n	800fb18 <UART_SetConfig+0x26c>
 800fb00:	2301      	movs	r3, #1
 800fb02:	77fb      	strb	r3, [r7, #31]
 800fb04:	e076      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fb06:	2302      	movs	r3, #2
 800fb08:	77fb      	strb	r3, [r7, #31]
 800fb0a:	e073      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fb0c:	2304      	movs	r3, #4
 800fb0e:	77fb      	strb	r3, [r7, #31]
 800fb10:	e070      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fb12:	2308      	movs	r3, #8
 800fb14:	77fb      	strb	r3, [r7, #31]
 800fb16:	e06d      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fb18:	2310      	movs	r3, #16
 800fb1a:	77fb      	strb	r3, [r7, #31]
 800fb1c:	e06a      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	4a1b      	ldr	r2, [pc, #108]	@ (800fb90 <UART_SetConfig+0x2e4>)
 800fb24:	4293      	cmp	r3, r2
 800fb26:	d138      	bne.n	800fb9a <UART_SetConfig+0x2ee>
 800fb28:	4b13      	ldr	r3, [pc, #76]	@ (800fb78 <UART_SetConfig+0x2cc>)
 800fb2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fb2e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800fb32:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fb36:	d017      	beq.n	800fb68 <UART_SetConfig+0x2bc>
 800fb38:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fb3c:	d82a      	bhi.n	800fb94 <UART_SetConfig+0x2e8>
 800fb3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fb42:	d00b      	beq.n	800fb5c <UART_SetConfig+0x2b0>
 800fb44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fb48:	d824      	bhi.n	800fb94 <UART_SetConfig+0x2e8>
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d003      	beq.n	800fb56 <UART_SetConfig+0x2aa>
 800fb4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fb52:	d006      	beq.n	800fb62 <UART_SetConfig+0x2b6>
 800fb54:	e01e      	b.n	800fb94 <UART_SetConfig+0x2e8>
 800fb56:	2300      	movs	r3, #0
 800fb58:	77fb      	strb	r3, [r7, #31]
 800fb5a:	e04b      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fb5c:	2302      	movs	r3, #2
 800fb5e:	77fb      	strb	r3, [r7, #31]
 800fb60:	e048      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fb62:	2304      	movs	r3, #4
 800fb64:	77fb      	strb	r3, [r7, #31]
 800fb66:	e045      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fb68:	2308      	movs	r3, #8
 800fb6a:	77fb      	strb	r3, [r7, #31]
 800fb6c:	e042      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fb6e:	bf00      	nop
 800fb70:	efff69f3 	.word	0xefff69f3
 800fb74:	40011000 	.word	0x40011000
 800fb78:	40023800 	.word	0x40023800
 800fb7c:	40004400 	.word	0x40004400
 800fb80:	40004800 	.word	0x40004800
 800fb84:	40004c00 	.word	0x40004c00
 800fb88:	40005000 	.word	0x40005000
 800fb8c:	40011400 	.word	0x40011400
 800fb90:	40007800 	.word	0x40007800
 800fb94:	2310      	movs	r3, #16
 800fb96:	77fb      	strb	r3, [r7, #31]
 800fb98:	e02c      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	4a72      	ldr	r2, [pc, #456]	@ (800fd68 <UART_SetConfig+0x4bc>)
 800fba0:	4293      	cmp	r3, r2
 800fba2:	d125      	bne.n	800fbf0 <UART_SetConfig+0x344>
 800fba4:	4b71      	ldr	r3, [pc, #452]	@ (800fd6c <UART_SetConfig+0x4c0>)
 800fba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fbaa:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800fbae:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800fbb2:	d017      	beq.n	800fbe4 <UART_SetConfig+0x338>
 800fbb4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800fbb8:	d817      	bhi.n	800fbea <UART_SetConfig+0x33e>
 800fbba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fbbe:	d00b      	beq.n	800fbd8 <UART_SetConfig+0x32c>
 800fbc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fbc4:	d811      	bhi.n	800fbea <UART_SetConfig+0x33e>
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d003      	beq.n	800fbd2 <UART_SetConfig+0x326>
 800fbca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fbce:	d006      	beq.n	800fbde <UART_SetConfig+0x332>
 800fbd0:	e00b      	b.n	800fbea <UART_SetConfig+0x33e>
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	77fb      	strb	r3, [r7, #31]
 800fbd6:	e00d      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fbd8:	2302      	movs	r3, #2
 800fbda:	77fb      	strb	r3, [r7, #31]
 800fbdc:	e00a      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fbde:	2304      	movs	r3, #4
 800fbe0:	77fb      	strb	r3, [r7, #31]
 800fbe2:	e007      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fbe4:	2308      	movs	r3, #8
 800fbe6:	77fb      	strb	r3, [r7, #31]
 800fbe8:	e004      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fbea:	2310      	movs	r3, #16
 800fbec:	77fb      	strb	r3, [r7, #31]
 800fbee:	e001      	b.n	800fbf4 <UART_SetConfig+0x348>
 800fbf0:	2310      	movs	r3, #16
 800fbf2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	69db      	ldr	r3, [r3, #28]
 800fbf8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fbfc:	d15b      	bne.n	800fcb6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800fbfe:	7ffb      	ldrb	r3, [r7, #31]
 800fc00:	2b08      	cmp	r3, #8
 800fc02:	d828      	bhi.n	800fc56 <UART_SetConfig+0x3aa>
 800fc04:	a201      	add	r2, pc, #4	@ (adr r2, 800fc0c <UART_SetConfig+0x360>)
 800fc06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc0a:	bf00      	nop
 800fc0c:	0800fc31 	.word	0x0800fc31
 800fc10:	0800fc39 	.word	0x0800fc39
 800fc14:	0800fc41 	.word	0x0800fc41
 800fc18:	0800fc57 	.word	0x0800fc57
 800fc1c:	0800fc47 	.word	0x0800fc47
 800fc20:	0800fc57 	.word	0x0800fc57
 800fc24:	0800fc57 	.word	0x0800fc57
 800fc28:	0800fc57 	.word	0x0800fc57
 800fc2c:	0800fc4f 	.word	0x0800fc4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fc30:	f7fb f9f0 	bl	800b014 <HAL_RCC_GetPCLK1Freq>
 800fc34:	61b8      	str	r0, [r7, #24]
        break;
 800fc36:	e013      	b.n	800fc60 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fc38:	f7fb fa00 	bl	800b03c <HAL_RCC_GetPCLK2Freq>
 800fc3c:	61b8      	str	r0, [r7, #24]
        break;
 800fc3e:	e00f      	b.n	800fc60 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fc40:	4b4b      	ldr	r3, [pc, #300]	@ (800fd70 <UART_SetConfig+0x4c4>)
 800fc42:	61bb      	str	r3, [r7, #24]
        break;
 800fc44:	e00c      	b.n	800fc60 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fc46:	f7fb f913 	bl	800ae70 <HAL_RCC_GetSysClockFreq>
 800fc4a:	61b8      	str	r0, [r7, #24]
        break;
 800fc4c:	e008      	b.n	800fc60 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fc4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fc52:	61bb      	str	r3, [r7, #24]
        break;
 800fc54:	e004      	b.n	800fc60 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800fc56:	2300      	movs	r3, #0
 800fc58:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800fc5a:	2301      	movs	r3, #1
 800fc5c:	77bb      	strb	r3, [r7, #30]
        break;
 800fc5e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fc60:	69bb      	ldr	r3, [r7, #24]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d074      	beq.n	800fd50 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800fc66:	69bb      	ldr	r3, [r7, #24]
 800fc68:	005a      	lsls	r2, r3, #1
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	685b      	ldr	r3, [r3, #4]
 800fc6e:	085b      	lsrs	r3, r3, #1
 800fc70:	441a      	add	r2, r3
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	685b      	ldr	r3, [r3, #4]
 800fc76:	fbb2 f3f3 	udiv	r3, r2, r3
 800fc7a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fc7c:	693b      	ldr	r3, [r7, #16]
 800fc7e:	2b0f      	cmp	r3, #15
 800fc80:	d916      	bls.n	800fcb0 <UART_SetConfig+0x404>
 800fc82:	693b      	ldr	r3, [r7, #16]
 800fc84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fc88:	d212      	bcs.n	800fcb0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fc8a:	693b      	ldr	r3, [r7, #16]
 800fc8c:	b29b      	uxth	r3, r3
 800fc8e:	f023 030f 	bic.w	r3, r3, #15
 800fc92:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fc94:	693b      	ldr	r3, [r7, #16]
 800fc96:	085b      	lsrs	r3, r3, #1
 800fc98:	b29b      	uxth	r3, r3
 800fc9a:	f003 0307 	and.w	r3, r3, #7
 800fc9e:	b29a      	uxth	r2, r3
 800fca0:	89fb      	ldrh	r3, [r7, #14]
 800fca2:	4313      	orrs	r3, r2
 800fca4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	89fa      	ldrh	r2, [r7, #14]
 800fcac:	60da      	str	r2, [r3, #12]
 800fcae:	e04f      	b.n	800fd50 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800fcb0:	2301      	movs	r3, #1
 800fcb2:	77bb      	strb	r3, [r7, #30]
 800fcb4:	e04c      	b.n	800fd50 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fcb6:	7ffb      	ldrb	r3, [r7, #31]
 800fcb8:	2b08      	cmp	r3, #8
 800fcba:	d828      	bhi.n	800fd0e <UART_SetConfig+0x462>
 800fcbc:	a201      	add	r2, pc, #4	@ (adr r2, 800fcc4 <UART_SetConfig+0x418>)
 800fcbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcc2:	bf00      	nop
 800fcc4:	0800fce9 	.word	0x0800fce9
 800fcc8:	0800fcf1 	.word	0x0800fcf1
 800fccc:	0800fcf9 	.word	0x0800fcf9
 800fcd0:	0800fd0f 	.word	0x0800fd0f
 800fcd4:	0800fcff 	.word	0x0800fcff
 800fcd8:	0800fd0f 	.word	0x0800fd0f
 800fcdc:	0800fd0f 	.word	0x0800fd0f
 800fce0:	0800fd0f 	.word	0x0800fd0f
 800fce4:	0800fd07 	.word	0x0800fd07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fce8:	f7fb f994 	bl	800b014 <HAL_RCC_GetPCLK1Freq>
 800fcec:	61b8      	str	r0, [r7, #24]
        break;
 800fcee:	e013      	b.n	800fd18 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fcf0:	f7fb f9a4 	bl	800b03c <HAL_RCC_GetPCLK2Freq>
 800fcf4:	61b8      	str	r0, [r7, #24]
        break;
 800fcf6:	e00f      	b.n	800fd18 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fcf8:	4b1d      	ldr	r3, [pc, #116]	@ (800fd70 <UART_SetConfig+0x4c4>)
 800fcfa:	61bb      	str	r3, [r7, #24]
        break;
 800fcfc:	e00c      	b.n	800fd18 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fcfe:	f7fb f8b7 	bl	800ae70 <HAL_RCC_GetSysClockFreq>
 800fd02:	61b8      	str	r0, [r7, #24]
        break;
 800fd04:	e008      	b.n	800fd18 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fd06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fd0a:	61bb      	str	r3, [r7, #24]
        break;
 800fd0c:	e004      	b.n	800fd18 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800fd0e:	2300      	movs	r3, #0
 800fd10:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800fd12:	2301      	movs	r3, #1
 800fd14:	77bb      	strb	r3, [r7, #30]
        break;
 800fd16:	bf00      	nop
    }

    if (pclk != 0U)
 800fd18:	69bb      	ldr	r3, [r7, #24]
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d018      	beq.n	800fd50 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	685b      	ldr	r3, [r3, #4]
 800fd22:	085a      	lsrs	r2, r3, #1
 800fd24:	69bb      	ldr	r3, [r7, #24]
 800fd26:	441a      	add	r2, r3
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	685b      	ldr	r3, [r3, #4]
 800fd2c:	fbb2 f3f3 	udiv	r3, r2, r3
 800fd30:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fd32:	693b      	ldr	r3, [r7, #16]
 800fd34:	2b0f      	cmp	r3, #15
 800fd36:	d909      	bls.n	800fd4c <UART_SetConfig+0x4a0>
 800fd38:	693b      	ldr	r3, [r7, #16]
 800fd3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fd3e:	d205      	bcs.n	800fd4c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fd40:	693b      	ldr	r3, [r7, #16]
 800fd42:	b29a      	uxth	r2, r3
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	60da      	str	r2, [r3, #12]
 800fd4a:	e001      	b.n	800fd50 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800fd4c:	2301      	movs	r3, #1
 800fd4e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	2200      	movs	r2, #0
 800fd54:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	2200      	movs	r2, #0
 800fd5a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800fd5c:	7fbb      	ldrb	r3, [r7, #30]
}
 800fd5e:	4618      	mov	r0, r3
 800fd60:	3720      	adds	r7, #32
 800fd62:	46bd      	mov	sp, r7
 800fd64:	bd80      	pop	{r7, pc}
 800fd66:	bf00      	nop
 800fd68:	40007c00 	.word	0x40007c00
 800fd6c:	40023800 	.word	0x40023800
 800fd70:	00f42400 	.word	0x00f42400

0800fd74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800fd74:	b480      	push	{r7}
 800fd76:	b083      	sub	sp, #12
 800fd78:	af00      	add	r7, sp, #0
 800fd7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd80:	f003 0308 	and.w	r3, r3, #8
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d00a      	beq.n	800fd9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	681b      	ldr	r3, [r3, #0]
 800fd8c:	685b      	ldr	r3, [r3, #4]
 800fd8e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	430a      	orrs	r2, r1
 800fd9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fda2:	f003 0301 	and.w	r3, r3, #1
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d00a      	beq.n	800fdc0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	681b      	ldr	r3, [r3, #0]
 800fdae:	685b      	ldr	r3, [r3, #4]
 800fdb0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	430a      	orrs	r2, r1
 800fdbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fdc4:	f003 0302 	and.w	r3, r3, #2
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d00a      	beq.n	800fde2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	685b      	ldr	r3, [r3, #4]
 800fdd2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	430a      	orrs	r2, r1
 800fde0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fde6:	f003 0304 	and.w	r3, r3, #4
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d00a      	beq.n	800fe04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	685b      	ldr	r3, [r3, #4]
 800fdf4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	430a      	orrs	r2, r1
 800fe02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe08:	f003 0310 	and.w	r3, r3, #16
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d00a      	beq.n	800fe26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	689b      	ldr	r3, [r3, #8]
 800fe16:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	430a      	orrs	r2, r1
 800fe24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe2a:	f003 0320 	and.w	r3, r3, #32
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d00a      	beq.n	800fe48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	689b      	ldr	r3, [r3, #8]
 800fe38:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	430a      	orrs	r2, r1
 800fe46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d01a      	beq.n	800fe8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	685b      	ldr	r3, [r3, #4]
 800fe5a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	430a      	orrs	r2, r1
 800fe68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fe72:	d10a      	bne.n	800fe8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	685b      	ldr	r3, [r3, #4]
 800fe7a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	681b      	ldr	r3, [r3, #0]
 800fe86:	430a      	orrs	r2, r1
 800fe88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d00a      	beq.n	800feac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	685b      	ldr	r3, [r3, #4]
 800fe9c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	430a      	orrs	r2, r1
 800feaa:	605a      	str	r2, [r3, #4]
  }
}
 800feac:	bf00      	nop
 800feae:	370c      	adds	r7, #12
 800feb0:	46bd      	mov	sp, r7
 800feb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feb6:	4770      	bx	lr

0800feb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800feb8:	b580      	push	{r7, lr}
 800feba:	b08c      	sub	sp, #48	@ 0x30
 800febc:	af02      	add	r7, sp, #8
 800febe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	2200      	movs	r2, #0
 800fec4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800fec8:	f7f6 f892 	bl	8005ff0 <HAL_GetTick>
 800fecc:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	681b      	ldr	r3, [r3, #0]
 800fed4:	f003 0308 	and.w	r3, r3, #8
 800fed8:	2b08      	cmp	r3, #8
 800feda:	d12e      	bne.n	800ff3a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fedc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fee0:	9300      	str	r3, [sp, #0]
 800fee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fee4:	2200      	movs	r2, #0
 800fee6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800feea:	6878      	ldr	r0, [r7, #4]
 800feec:	f000 f83b 	bl	800ff66 <UART_WaitOnFlagUntilTimeout>
 800fef0:	4603      	mov	r3, r0
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d021      	beq.n	800ff3a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fefc:	693b      	ldr	r3, [r7, #16]
 800fefe:	e853 3f00 	ldrex	r3, [r3]
 800ff02:	60fb      	str	r3, [r7, #12]
   return(result);
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ff0a:	623b      	str	r3, [r7, #32]
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	461a      	mov	r2, r3
 800ff12:	6a3b      	ldr	r3, [r7, #32]
 800ff14:	61fb      	str	r3, [r7, #28]
 800ff16:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff18:	69b9      	ldr	r1, [r7, #24]
 800ff1a:	69fa      	ldr	r2, [r7, #28]
 800ff1c:	e841 2300 	strex	r3, r2, [r1]
 800ff20:	617b      	str	r3, [r7, #20]
   return(result);
 800ff22:	697b      	ldr	r3, [r7, #20]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d1e6      	bne.n	800fef6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	2220      	movs	r2, #32
 800ff2c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	2200      	movs	r2, #0
 800ff32:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ff36:	2303      	movs	r3, #3
 800ff38:	e011      	b.n	800ff5e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	2220      	movs	r2, #32
 800ff3e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	2220      	movs	r2, #32
 800ff44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	2200      	movs	r2, #0
 800ff4c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	2200      	movs	r2, #0
 800ff52:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	2200      	movs	r2, #0
 800ff58:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800ff5c:	2300      	movs	r3, #0
}
 800ff5e:	4618      	mov	r0, r3
 800ff60:	3728      	adds	r7, #40	@ 0x28
 800ff62:	46bd      	mov	sp, r7
 800ff64:	bd80      	pop	{r7, pc}

0800ff66 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ff66:	b580      	push	{r7, lr}
 800ff68:	b084      	sub	sp, #16
 800ff6a:	af00      	add	r7, sp, #0
 800ff6c:	60f8      	str	r0, [r7, #12]
 800ff6e:	60b9      	str	r1, [r7, #8]
 800ff70:	603b      	str	r3, [r7, #0]
 800ff72:	4613      	mov	r3, r2
 800ff74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ff76:	e04f      	b.n	8010018 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ff78:	69bb      	ldr	r3, [r7, #24]
 800ff7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff7e:	d04b      	beq.n	8010018 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ff80:	f7f6 f836 	bl	8005ff0 <HAL_GetTick>
 800ff84:	4602      	mov	r2, r0
 800ff86:	683b      	ldr	r3, [r7, #0]
 800ff88:	1ad3      	subs	r3, r2, r3
 800ff8a:	69ba      	ldr	r2, [r7, #24]
 800ff8c:	429a      	cmp	r2, r3
 800ff8e:	d302      	bcc.n	800ff96 <UART_WaitOnFlagUntilTimeout+0x30>
 800ff90:	69bb      	ldr	r3, [r7, #24]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d101      	bne.n	800ff9a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ff96:	2303      	movs	r3, #3
 800ff98:	e04e      	b.n	8010038 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	f003 0304 	and.w	r3, r3, #4
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d037      	beq.n	8010018 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ffa8:	68bb      	ldr	r3, [r7, #8]
 800ffaa:	2b80      	cmp	r3, #128	@ 0x80
 800ffac:	d034      	beq.n	8010018 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ffae:	68bb      	ldr	r3, [r7, #8]
 800ffb0:	2b40      	cmp	r3, #64	@ 0x40
 800ffb2:	d031      	beq.n	8010018 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	69db      	ldr	r3, [r3, #28]
 800ffba:	f003 0308 	and.w	r3, r3, #8
 800ffbe:	2b08      	cmp	r3, #8
 800ffc0:	d110      	bne.n	800ffe4 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ffc2:	68fb      	ldr	r3, [r7, #12]
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	2208      	movs	r2, #8
 800ffc8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ffca:	68f8      	ldr	r0, [r7, #12]
 800ffcc:	f000 f8fe 	bl	80101cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	2208      	movs	r2, #8
 800ffd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	2200      	movs	r2, #0
 800ffdc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800ffe0:	2301      	movs	r3, #1
 800ffe2:	e029      	b.n	8010038 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	69db      	ldr	r3, [r3, #28]
 800ffea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ffee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fff2:	d111      	bne.n	8010018 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fffc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fffe:	68f8      	ldr	r0, [r7, #12]
 8010000:	f000 f8e4 	bl	80101cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	2220      	movs	r2, #32
 8010008:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801000c:	68fb      	ldr	r3, [r7, #12]
 801000e:	2200      	movs	r2, #0
 8010010:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010014:	2303      	movs	r3, #3
 8010016:	e00f      	b.n	8010038 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	69da      	ldr	r2, [r3, #28]
 801001e:	68bb      	ldr	r3, [r7, #8]
 8010020:	4013      	ands	r3, r2
 8010022:	68ba      	ldr	r2, [r7, #8]
 8010024:	429a      	cmp	r2, r3
 8010026:	bf0c      	ite	eq
 8010028:	2301      	moveq	r3, #1
 801002a:	2300      	movne	r3, #0
 801002c:	b2db      	uxtb	r3, r3
 801002e:	461a      	mov	r2, r3
 8010030:	79fb      	ldrb	r3, [r7, #7]
 8010032:	429a      	cmp	r2, r3
 8010034:	d0a0      	beq.n	800ff78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010036:	2300      	movs	r3, #0
}
 8010038:	4618      	mov	r0, r3
 801003a:	3710      	adds	r7, #16
 801003c:	46bd      	mov	sp, r7
 801003e:	bd80      	pop	{r7, pc}

08010040 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010040:	b580      	push	{r7, lr}
 8010042:	b096      	sub	sp, #88	@ 0x58
 8010044:	af00      	add	r7, sp, #0
 8010046:	60f8      	str	r0, [r7, #12]
 8010048:	60b9      	str	r1, [r7, #8]
 801004a:	4613      	mov	r3, r2
 801004c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	68ba      	ldr	r2, [r7, #8]
 8010052:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	88fa      	ldrh	r2, [r7, #6]
 8010058:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	2200      	movs	r2, #0
 8010060:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	2222      	movs	r2, #34	@ 0x22
 8010068:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010070:	2b00      	cmp	r3, #0
 8010072:	d028      	beq.n	80100c6 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010078:	4a3e      	ldr	r2, [pc, #248]	@ (8010174 <UART_Start_Receive_DMA+0x134>)
 801007a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010080:	4a3d      	ldr	r2, [pc, #244]	@ (8010178 <UART_Start_Receive_DMA+0x138>)
 8010082:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010088:	4a3c      	ldr	r2, [pc, #240]	@ (801017c <UART_Start_Receive_DMA+0x13c>)
 801008a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010090:	2200      	movs	r2, #0
 8010092:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	3324      	adds	r3, #36	@ 0x24
 801009e:	4619      	mov	r1, r3
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80100a4:	461a      	mov	r2, r3
 80100a6:	88fb      	ldrh	r3, [r7, #6]
 80100a8:	f7f6 fdc4 	bl	8006c34 <HAL_DMA_Start_IT>
 80100ac:	4603      	mov	r3, r0
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d009      	beq.n	80100c6 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	2210      	movs	r2, #16
 80100b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80100ba:	68fb      	ldr	r3, [r7, #12]
 80100bc:	2220      	movs	r2, #32
 80100be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 80100c2:	2301      	movs	r3, #1
 80100c4:	e051      	b.n	801016a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	691b      	ldr	r3, [r3, #16]
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d018      	beq.n	8010100 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80100d6:	e853 3f00 	ldrex	r3, [r3]
 80100da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80100dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80100e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	681b      	ldr	r3, [r3, #0]
 80100e8:	461a      	mov	r2, r3
 80100ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80100ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80100ee:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100f0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80100f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80100f4:	e841 2300 	strex	r3, r2, [r1]
 80100f8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80100fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d1e6      	bne.n	80100ce <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010100:	68fb      	ldr	r3, [r7, #12]
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	3308      	adds	r3, #8
 8010106:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801010a:	e853 3f00 	ldrex	r3, [r3]
 801010e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010112:	f043 0301 	orr.w	r3, r3, #1
 8010116:	653b      	str	r3, [r7, #80]	@ 0x50
 8010118:	68fb      	ldr	r3, [r7, #12]
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	3308      	adds	r3, #8
 801011e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010120:	637a      	str	r2, [r7, #52]	@ 0x34
 8010122:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010124:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010126:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010128:	e841 2300 	strex	r3, r2, [r1]
 801012c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801012e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010130:	2b00      	cmp	r3, #0
 8010132:	d1e5      	bne.n	8010100 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	3308      	adds	r3, #8
 801013a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801013c:	697b      	ldr	r3, [r7, #20]
 801013e:	e853 3f00 	ldrex	r3, [r3]
 8010142:	613b      	str	r3, [r7, #16]
   return(result);
 8010144:	693b      	ldr	r3, [r7, #16]
 8010146:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801014a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	681b      	ldr	r3, [r3, #0]
 8010150:	3308      	adds	r3, #8
 8010152:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010154:	623a      	str	r2, [r7, #32]
 8010156:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010158:	69f9      	ldr	r1, [r7, #28]
 801015a:	6a3a      	ldr	r2, [r7, #32]
 801015c:	e841 2300 	strex	r3, r2, [r1]
 8010160:	61bb      	str	r3, [r7, #24]
   return(result);
 8010162:	69bb      	ldr	r3, [r7, #24]
 8010164:	2b00      	cmp	r3, #0
 8010166:	d1e5      	bne.n	8010134 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8010168:	2300      	movs	r3, #0
}
 801016a:	4618      	mov	r0, r3
 801016c:	3758      	adds	r7, #88	@ 0x58
 801016e:	46bd      	mov	sp, r7
 8010170:	bd80      	pop	{r7, pc}
 8010172:	bf00      	nop
 8010174:	08010295 	.word	0x08010295
 8010178:	080103f3 	.word	0x080103f3
 801017c:	08010465 	.word	0x08010465

08010180 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010180:	b480      	push	{r7}
 8010182:	b089      	sub	sp, #36	@ 0x24
 8010184:	af00      	add	r7, sp, #0
 8010186:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	e853 3f00 	ldrex	r3, [r3]
 8010194:	60bb      	str	r3, [r7, #8]
   return(result);
 8010196:	68bb      	ldr	r3, [r7, #8]
 8010198:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 801019c:	61fb      	str	r3, [r7, #28]
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	681b      	ldr	r3, [r3, #0]
 80101a2:	461a      	mov	r2, r3
 80101a4:	69fb      	ldr	r3, [r7, #28]
 80101a6:	61bb      	str	r3, [r7, #24]
 80101a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101aa:	6979      	ldr	r1, [r7, #20]
 80101ac:	69ba      	ldr	r2, [r7, #24]
 80101ae:	e841 2300 	strex	r3, r2, [r1]
 80101b2:	613b      	str	r3, [r7, #16]
   return(result);
 80101b4:	693b      	ldr	r3, [r7, #16]
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d1e6      	bne.n	8010188 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	2220      	movs	r2, #32
 80101be:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80101c0:	bf00      	nop
 80101c2:	3724      	adds	r7, #36	@ 0x24
 80101c4:	46bd      	mov	sp, r7
 80101c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ca:	4770      	bx	lr

080101cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80101cc:	b480      	push	{r7}
 80101ce:	b095      	sub	sp, #84	@ 0x54
 80101d0:	af00      	add	r7, sp, #0
 80101d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80101dc:	e853 3f00 	ldrex	r3, [r3]
 80101e0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80101e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80101e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	681b      	ldr	r3, [r3, #0]
 80101ee:	461a      	mov	r2, r3
 80101f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80101f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80101f4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101f6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80101f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80101fa:	e841 2300 	strex	r3, r2, [r1]
 80101fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010202:	2b00      	cmp	r3, #0
 8010204:	d1e6      	bne.n	80101d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	3308      	adds	r3, #8
 801020c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801020e:	6a3b      	ldr	r3, [r7, #32]
 8010210:	e853 3f00 	ldrex	r3, [r3]
 8010214:	61fb      	str	r3, [r7, #28]
   return(result);
 8010216:	69fb      	ldr	r3, [r7, #28]
 8010218:	f023 0301 	bic.w	r3, r3, #1
 801021c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	681b      	ldr	r3, [r3, #0]
 8010222:	3308      	adds	r3, #8
 8010224:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010226:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010228:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801022a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801022c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801022e:	e841 2300 	strex	r3, r2, [r1]
 8010232:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010236:	2b00      	cmp	r3, #0
 8010238:	d1e5      	bne.n	8010206 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801023e:	2b01      	cmp	r3, #1
 8010240:	d118      	bne.n	8010274 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	e853 3f00 	ldrex	r3, [r3]
 801024e:	60bb      	str	r3, [r7, #8]
   return(result);
 8010250:	68bb      	ldr	r3, [r7, #8]
 8010252:	f023 0310 	bic.w	r3, r3, #16
 8010256:	647b      	str	r3, [r7, #68]	@ 0x44
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	461a      	mov	r2, r3
 801025e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010260:	61bb      	str	r3, [r7, #24]
 8010262:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010264:	6979      	ldr	r1, [r7, #20]
 8010266:	69ba      	ldr	r2, [r7, #24]
 8010268:	e841 2300 	strex	r3, r2, [r1]
 801026c:	613b      	str	r3, [r7, #16]
   return(result);
 801026e:	693b      	ldr	r3, [r7, #16]
 8010270:	2b00      	cmp	r3, #0
 8010272:	d1e6      	bne.n	8010242 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	2220      	movs	r2, #32
 8010278:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	2200      	movs	r2, #0
 8010280:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	2200      	movs	r2, #0
 8010286:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8010288:	bf00      	nop
 801028a:	3754      	adds	r7, #84	@ 0x54
 801028c:	46bd      	mov	sp, r7
 801028e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010292:	4770      	bx	lr

08010294 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010294:	b580      	push	{r7, lr}
 8010296:	b09c      	sub	sp, #112	@ 0x70
 8010298:	af00      	add	r7, sp, #0
 801029a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80102a0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	69db      	ldr	r3, [r3, #28]
 80102a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80102aa:	d071      	beq.n	8010390 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 80102ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80102ae:	2200      	movs	r2, #0
 80102b0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80102b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80102b6:	681b      	ldr	r3, [r3, #0]
 80102b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80102bc:	e853 3f00 	ldrex	r3, [r3]
 80102c0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80102c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80102c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80102c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80102ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	461a      	mov	r2, r3
 80102d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80102d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80102d4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80102d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80102da:	e841 2300 	strex	r3, r2, [r1]
 80102de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80102e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d1e6      	bne.n	80102b4 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80102e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	3308      	adds	r3, #8
 80102ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80102f0:	e853 3f00 	ldrex	r3, [r3]
 80102f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80102f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102f8:	f023 0301 	bic.w	r3, r3, #1
 80102fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80102fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	3308      	adds	r3, #8
 8010304:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010306:	643a      	str	r2, [r7, #64]	@ 0x40
 8010308:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801030a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801030c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801030e:	e841 2300 	strex	r3, r2, [r1]
 8010312:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010316:	2b00      	cmp	r3, #0
 8010318:	d1e5      	bne.n	80102e6 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801031a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	3308      	adds	r3, #8
 8010320:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010322:	6a3b      	ldr	r3, [r7, #32]
 8010324:	e853 3f00 	ldrex	r3, [r3]
 8010328:	61fb      	str	r3, [r7, #28]
   return(result);
 801032a:	69fb      	ldr	r3, [r7, #28]
 801032c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010330:	663b      	str	r3, [r7, #96]	@ 0x60
 8010332:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	3308      	adds	r3, #8
 8010338:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801033a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801033c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801033e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010340:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010342:	e841 2300 	strex	r3, r2, [r1]
 8010346:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801034a:	2b00      	cmp	r3, #0
 801034c:	d1e5      	bne.n	801031a <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801034e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010350:	2220      	movs	r2, #32
 8010352:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010356:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801035a:	2b01      	cmp	r3, #1
 801035c:	d118      	bne.n	8010390 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801035e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010360:	681b      	ldr	r3, [r3, #0]
 8010362:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	e853 3f00 	ldrex	r3, [r3]
 801036a:	60bb      	str	r3, [r7, #8]
   return(result);
 801036c:	68bb      	ldr	r3, [r7, #8]
 801036e:	f023 0310 	bic.w	r3, r3, #16
 8010372:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010374:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	461a      	mov	r2, r3
 801037a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801037c:	61bb      	str	r3, [r7, #24]
 801037e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010380:	6979      	ldr	r1, [r7, #20]
 8010382:	69ba      	ldr	r2, [r7, #24]
 8010384:	e841 2300 	strex	r3, r2, [r1]
 8010388:	613b      	str	r3, [r7, #16]
   return(result);
 801038a:	693b      	ldr	r3, [r7, #16]
 801038c:	2b00      	cmp	r3, #0
 801038e:	d1e6      	bne.n	801035e <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010390:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010392:	2200      	movs	r2, #0
 8010394:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010396:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010398:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801039a:	2b01      	cmp	r3, #1
 801039c:	d122      	bne.n	80103e4 <UART_DMAReceiveCplt+0x150>
  {
    huart->RxXferCount = 0;
 801039e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80103a0:	2200      	movs	r2, #0
 80103a2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	681b      	ldr	r3, [r3, #0]
 80103aa:	685b      	ldr	r3, [r3, #4]
 80103ac:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 80103b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80103b2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80103b6:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 80103ba:	429a      	cmp	r2, r3
 80103bc:	d204      	bcs.n	80103c8 <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 80103be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80103c0:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 80103c4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80103c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80103ca:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80103ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80103d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80103d4:	b29b      	uxth	r3, r3
 80103d6:	1ad3      	subs	r3, r2, r3
 80103d8:	b29b      	uxth	r3, r3
 80103da:	4619      	mov	r1, r3
 80103dc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80103de:	f7ff fa59 	bl	800f894 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80103e2:	e002      	b.n	80103ea <UART_DMAReceiveCplt+0x156>
    HAL_UART_RxCpltCallback(huart);
 80103e4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80103e6:	f7f5 fc57 	bl	8005c98 <HAL_UART_RxCpltCallback>
}
 80103ea:	bf00      	nop
 80103ec:	3770      	adds	r7, #112	@ 0x70
 80103ee:	46bd      	mov	sp, r7
 80103f0:	bd80      	pop	{r7, pc}

080103f2 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80103f2:	b580      	push	{r7, lr}
 80103f4:	b084      	sub	sp, #16
 80103f6:	af00      	add	r7, sp, #0
 80103f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80103fe:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8010400:	68fb      	ldr	r3, [r7, #12]
 8010402:	2201      	movs	r2, #1
 8010404:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801040a:	2b01      	cmp	r3, #1
 801040c:	d123      	bne.n	8010456 <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8010414:	085b      	lsrs	r3, r3, #1
 8010416:	b29a      	uxth	r2, r3
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	685b      	ldr	r3, [r3, #4]
 8010424:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 8010426:	68fb      	ldr	r3, [r7, #12]
 8010428:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 801042c:	897a      	ldrh	r2, [r7, #10]
 801042e:	429a      	cmp	r2, r3
 8010430:	d803      	bhi.n	801043a <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8010432:	68fb      	ldr	r3, [r7, #12]
 8010434:	897a      	ldrh	r2, [r7, #10]
 8010436:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801043a:	68fb      	ldr	r3, [r7, #12]
 801043c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8010446:	b29b      	uxth	r3, r3
 8010448:	1ad3      	subs	r3, r2, r3
 801044a:	b29b      	uxth	r3, r3
 801044c:	4619      	mov	r1, r3
 801044e:	68f8      	ldr	r0, [r7, #12]
 8010450:	f7ff fa20 	bl	800f894 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010454:	e002      	b.n	801045c <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 8010456:	68f8      	ldr	r0, [r7, #12]
 8010458:	f7f5 fc42 	bl	8005ce0 <HAL_UART_RxHalfCpltCallback>
}
 801045c:	bf00      	nop
 801045e:	3710      	adds	r7, #16
 8010460:	46bd      	mov	sp, r7
 8010462:	bd80      	pop	{r7, pc}

08010464 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010464:	b580      	push	{r7, lr}
 8010466:	b086      	sub	sp, #24
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010470:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010472:	697b      	ldr	r3, [r7, #20]
 8010474:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010476:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010478:	697b      	ldr	r3, [r7, #20]
 801047a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801047e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010480:	697b      	ldr	r3, [r7, #20]
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	689b      	ldr	r3, [r3, #8]
 8010486:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801048a:	2b80      	cmp	r3, #128	@ 0x80
 801048c:	d109      	bne.n	80104a2 <UART_DMAError+0x3e>
 801048e:	693b      	ldr	r3, [r7, #16]
 8010490:	2b21      	cmp	r3, #33	@ 0x21
 8010492:	d106      	bne.n	80104a2 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010494:	697b      	ldr	r3, [r7, #20]
 8010496:	2200      	movs	r2, #0
 8010498:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 801049c:	6978      	ldr	r0, [r7, #20]
 801049e:	f7ff fe6f 	bl	8010180 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80104a2:	697b      	ldr	r3, [r7, #20]
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	689b      	ldr	r3, [r3, #8]
 80104a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80104ac:	2b40      	cmp	r3, #64	@ 0x40
 80104ae:	d109      	bne.n	80104c4 <UART_DMAError+0x60>
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	2b22      	cmp	r3, #34	@ 0x22
 80104b4:	d106      	bne.n	80104c4 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80104b6:	697b      	ldr	r3, [r7, #20]
 80104b8:	2200      	movs	r2, #0
 80104ba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 80104be:	6978      	ldr	r0, [r7, #20]
 80104c0:	f7ff fe84 	bl	80101cc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80104c4:	697b      	ldr	r3, [r7, #20]
 80104c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80104ca:	f043 0210 	orr.w	r2, r3, #16
 80104ce:	697b      	ldr	r3, [r7, #20]
 80104d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80104d4:	6978      	ldr	r0, [r7, #20]
 80104d6:	f7f5 fc19 	bl	8005d0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80104da:	bf00      	nop
 80104dc:	3718      	adds	r7, #24
 80104de:	46bd      	mov	sp, r7
 80104e0:	bd80      	pop	{r7, pc}

080104e2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80104e2:	b580      	push	{r7, lr}
 80104e4:	b084      	sub	sp, #16
 80104e6:	af00      	add	r7, sp, #0
 80104e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	2200      	movs	r2, #0
 80104f4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80104f8:	68f8      	ldr	r0, [r7, #12]
 80104fa:	f7f5 fc07 	bl	8005d0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80104fe:	bf00      	nop
 8010500:	3710      	adds	r7, #16
 8010502:	46bd      	mov	sp, r7
 8010504:	bd80      	pop	{r7, pc}

08010506 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010506:	b580      	push	{r7, lr}
 8010508:	b088      	sub	sp, #32
 801050a:	af00      	add	r7, sp, #0
 801050c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	e853 3f00 	ldrex	r3, [r3]
 801051a:	60bb      	str	r3, [r7, #8]
   return(result);
 801051c:	68bb      	ldr	r3, [r7, #8]
 801051e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010522:	61fb      	str	r3, [r7, #28]
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	461a      	mov	r2, r3
 801052a:	69fb      	ldr	r3, [r7, #28]
 801052c:	61bb      	str	r3, [r7, #24]
 801052e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010530:	6979      	ldr	r1, [r7, #20]
 8010532:	69ba      	ldr	r2, [r7, #24]
 8010534:	e841 2300 	strex	r3, r2, [r1]
 8010538:	613b      	str	r3, [r7, #16]
   return(result);
 801053a:	693b      	ldr	r3, [r7, #16]
 801053c:	2b00      	cmp	r3, #0
 801053e:	d1e6      	bne.n	801050e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	2220      	movs	r2, #32
 8010544:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	2200      	movs	r2, #0
 801054a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801054c:	6878      	ldr	r0, [r7, #4]
 801054e:	f7ff f997 	bl	800f880 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010552:	bf00      	nop
 8010554:	3720      	adds	r7, #32
 8010556:	46bd      	mov	sp, r7
 8010558:	bd80      	pop	{r7, pc}
	...

0801055c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 801055c:	b480      	push	{r7}
 801055e:	b083      	sub	sp, #12
 8010560:	af00      	add	r7, sp, #0
 8010562:	6078      	str	r0, [r7, #4]
 8010564:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8010566:	683b      	ldr	r3, [r7, #0]
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d121      	bne.n	80105b2 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	681a      	ldr	r2, [r3, #0]
 8010572:	4b27      	ldr	r3, [pc, #156]	@ (8010610 <FMC_SDRAM_Init+0xb4>)
 8010574:	4013      	ands	r3, r2
 8010576:	683a      	ldr	r2, [r7, #0]
 8010578:	6851      	ldr	r1, [r2, #4]
 801057a:	683a      	ldr	r2, [r7, #0]
 801057c:	6892      	ldr	r2, [r2, #8]
 801057e:	4311      	orrs	r1, r2
 8010580:	683a      	ldr	r2, [r7, #0]
 8010582:	68d2      	ldr	r2, [r2, #12]
 8010584:	4311      	orrs	r1, r2
 8010586:	683a      	ldr	r2, [r7, #0]
 8010588:	6912      	ldr	r2, [r2, #16]
 801058a:	4311      	orrs	r1, r2
 801058c:	683a      	ldr	r2, [r7, #0]
 801058e:	6952      	ldr	r2, [r2, #20]
 8010590:	4311      	orrs	r1, r2
 8010592:	683a      	ldr	r2, [r7, #0]
 8010594:	6992      	ldr	r2, [r2, #24]
 8010596:	4311      	orrs	r1, r2
 8010598:	683a      	ldr	r2, [r7, #0]
 801059a:	69d2      	ldr	r2, [r2, #28]
 801059c:	4311      	orrs	r1, r2
 801059e:	683a      	ldr	r2, [r7, #0]
 80105a0:	6a12      	ldr	r2, [r2, #32]
 80105a2:	4311      	orrs	r1, r2
 80105a4:	683a      	ldr	r2, [r7, #0]
 80105a6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80105a8:	430a      	orrs	r2, r1
 80105aa:	431a      	orrs	r2, r3
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	601a      	str	r2, [r3, #0]
 80105b0:	e026      	b.n	8010600 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80105ba:	683b      	ldr	r3, [r7, #0]
 80105bc:	69d9      	ldr	r1, [r3, #28]
 80105be:	683b      	ldr	r3, [r7, #0]
 80105c0:	6a1b      	ldr	r3, [r3, #32]
 80105c2:	4319      	orrs	r1, r3
 80105c4:	683b      	ldr	r3, [r7, #0]
 80105c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105c8:	430b      	orrs	r3, r1
 80105ca:	431a      	orrs	r2, r3
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	685a      	ldr	r2, [r3, #4]
 80105d4:	4b0e      	ldr	r3, [pc, #56]	@ (8010610 <FMC_SDRAM_Init+0xb4>)
 80105d6:	4013      	ands	r3, r2
 80105d8:	683a      	ldr	r2, [r7, #0]
 80105da:	6851      	ldr	r1, [r2, #4]
 80105dc:	683a      	ldr	r2, [r7, #0]
 80105de:	6892      	ldr	r2, [r2, #8]
 80105e0:	4311      	orrs	r1, r2
 80105e2:	683a      	ldr	r2, [r7, #0]
 80105e4:	68d2      	ldr	r2, [r2, #12]
 80105e6:	4311      	orrs	r1, r2
 80105e8:	683a      	ldr	r2, [r7, #0]
 80105ea:	6912      	ldr	r2, [r2, #16]
 80105ec:	4311      	orrs	r1, r2
 80105ee:	683a      	ldr	r2, [r7, #0]
 80105f0:	6952      	ldr	r2, [r2, #20]
 80105f2:	4311      	orrs	r1, r2
 80105f4:	683a      	ldr	r2, [r7, #0]
 80105f6:	6992      	ldr	r2, [r2, #24]
 80105f8:	430a      	orrs	r2, r1
 80105fa:	431a      	orrs	r2, r3
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8010600:	2300      	movs	r3, #0
}
 8010602:	4618      	mov	r0, r3
 8010604:	370c      	adds	r7, #12
 8010606:	46bd      	mov	sp, r7
 8010608:	f85d 7b04 	ldr.w	r7, [sp], #4
 801060c:	4770      	bx	lr
 801060e:	bf00      	nop
 8010610:	ffff8000 	.word	0xffff8000

08010614 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8010614:	b480      	push	{r7}
 8010616:	b085      	sub	sp, #20
 8010618:	af00      	add	r7, sp, #0
 801061a:	60f8      	str	r0, [r7, #12]
 801061c:	60b9      	str	r1, [r7, #8]
 801061e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	2b00      	cmp	r3, #0
 8010624:	d128      	bne.n	8010678 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	689b      	ldr	r3, [r3, #8]
 801062a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 801062e:	68bb      	ldr	r3, [r7, #8]
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	1e59      	subs	r1, r3, #1
 8010634:	68bb      	ldr	r3, [r7, #8]
 8010636:	685b      	ldr	r3, [r3, #4]
 8010638:	3b01      	subs	r3, #1
 801063a:	011b      	lsls	r3, r3, #4
 801063c:	4319      	orrs	r1, r3
 801063e:	68bb      	ldr	r3, [r7, #8]
 8010640:	689b      	ldr	r3, [r3, #8]
 8010642:	3b01      	subs	r3, #1
 8010644:	021b      	lsls	r3, r3, #8
 8010646:	4319      	orrs	r1, r3
 8010648:	68bb      	ldr	r3, [r7, #8]
 801064a:	68db      	ldr	r3, [r3, #12]
 801064c:	3b01      	subs	r3, #1
 801064e:	031b      	lsls	r3, r3, #12
 8010650:	4319      	orrs	r1, r3
 8010652:	68bb      	ldr	r3, [r7, #8]
 8010654:	691b      	ldr	r3, [r3, #16]
 8010656:	3b01      	subs	r3, #1
 8010658:	041b      	lsls	r3, r3, #16
 801065a:	4319      	orrs	r1, r3
 801065c:	68bb      	ldr	r3, [r7, #8]
 801065e:	695b      	ldr	r3, [r3, #20]
 8010660:	3b01      	subs	r3, #1
 8010662:	051b      	lsls	r3, r3, #20
 8010664:	4319      	orrs	r1, r3
 8010666:	68bb      	ldr	r3, [r7, #8]
 8010668:	699b      	ldr	r3, [r3, #24]
 801066a:	3b01      	subs	r3, #1
 801066c:	061b      	lsls	r3, r3, #24
 801066e:	430b      	orrs	r3, r1
 8010670:	431a      	orrs	r2, r3
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	609a      	str	r2, [r3, #8]
 8010676:	e02d      	b.n	80106d4 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	689a      	ldr	r2, [r3, #8]
 801067c:	4b19      	ldr	r3, [pc, #100]	@ (80106e4 <FMC_SDRAM_Timing_Init+0xd0>)
 801067e:	4013      	ands	r3, r2
 8010680:	68ba      	ldr	r2, [r7, #8]
 8010682:	68d2      	ldr	r2, [r2, #12]
 8010684:	3a01      	subs	r2, #1
 8010686:	0311      	lsls	r1, r2, #12
 8010688:	68ba      	ldr	r2, [r7, #8]
 801068a:	6952      	ldr	r2, [r2, #20]
 801068c:	3a01      	subs	r2, #1
 801068e:	0512      	lsls	r2, r2, #20
 8010690:	430a      	orrs	r2, r1
 8010692:	431a      	orrs	r2, r3
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	68db      	ldr	r3, [r3, #12]
 801069c:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80106a0:	68bb      	ldr	r3, [r7, #8]
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	1e59      	subs	r1, r3, #1
 80106a6:	68bb      	ldr	r3, [r7, #8]
 80106a8:	685b      	ldr	r3, [r3, #4]
 80106aa:	3b01      	subs	r3, #1
 80106ac:	011b      	lsls	r3, r3, #4
 80106ae:	4319      	orrs	r1, r3
 80106b0:	68bb      	ldr	r3, [r7, #8]
 80106b2:	689b      	ldr	r3, [r3, #8]
 80106b4:	3b01      	subs	r3, #1
 80106b6:	021b      	lsls	r3, r3, #8
 80106b8:	4319      	orrs	r1, r3
 80106ba:	68bb      	ldr	r3, [r7, #8]
 80106bc:	691b      	ldr	r3, [r3, #16]
 80106be:	3b01      	subs	r3, #1
 80106c0:	041b      	lsls	r3, r3, #16
 80106c2:	4319      	orrs	r1, r3
 80106c4:	68bb      	ldr	r3, [r7, #8]
 80106c6:	699b      	ldr	r3, [r3, #24]
 80106c8:	3b01      	subs	r3, #1
 80106ca:	061b      	lsls	r3, r3, #24
 80106cc:	430b      	orrs	r3, r1
 80106ce:	431a      	orrs	r2, r3
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80106d4:	2300      	movs	r3, #0
}
 80106d6:	4618      	mov	r0, r3
 80106d8:	3714      	adds	r7, #20
 80106da:	46bd      	mov	sp, r7
 80106dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106e0:	4770      	bx	lr
 80106e2:	bf00      	nop
 80106e4:	ff0f0fff 	.word	0xff0f0fff

080106e8 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80106e8:	b084      	sub	sp, #16
 80106ea:	b480      	push	{r7}
 80106ec:	b085      	sub	sp, #20
 80106ee:	af00      	add	r7, sp, #0
 80106f0:	6078      	str	r0, [r7, #4]
 80106f2:	f107 001c 	add.w	r0, r7, #28
 80106f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80106fa:	2300      	movs	r3, #0
 80106fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80106fe:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8010700:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8010702:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8010704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8010706:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8010708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 801070a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 801070c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 801070e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8010712:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8010714:	68fa      	ldr	r2, [r7, #12]
 8010716:	4313      	orrs	r3, r2
 8010718:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	685a      	ldr	r2, [r3, #4]
 801071e:	4b07      	ldr	r3, [pc, #28]	@ (801073c <SDMMC_Init+0x54>)
 8010720:	4013      	ands	r3, r2
 8010722:	68fa      	ldr	r2, [r7, #12]
 8010724:	431a      	orrs	r2, r3
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 801072a:	2300      	movs	r3, #0
}
 801072c:	4618      	mov	r0, r3
 801072e:	3714      	adds	r7, #20
 8010730:	46bd      	mov	sp, r7
 8010732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010736:	b004      	add	sp, #16
 8010738:	4770      	bx	lr
 801073a:	bf00      	nop
 801073c:	ffff8100 	.word	0xffff8100

08010740 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8010740:	b480      	push	{r7}
 8010742:	b083      	sub	sp, #12
 8010744:	af00      	add	r7, sp, #0
 8010746:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 801074e:	4618      	mov	r0, r3
 8010750:	370c      	adds	r7, #12
 8010752:	46bd      	mov	sp, r7
 8010754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010758:	4770      	bx	lr

0801075a <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 801075a:	b480      	push	{r7}
 801075c:	b083      	sub	sp, #12
 801075e:	af00      	add	r7, sp, #0
 8010760:	6078      	str	r0, [r7, #4]
 8010762:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 8010764:	683b      	ldr	r3, [r7, #0]
 8010766:	681a      	ldr	r2, [r3, #0]
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 801076e:	2300      	movs	r3, #0
}
 8010770:	4618      	mov	r0, r3
 8010772:	370c      	adds	r7, #12
 8010774:	46bd      	mov	sp, r7
 8010776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801077a:	4770      	bx	lr

0801077c <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 801077c:	b480      	push	{r7}
 801077e:	b083      	sub	sp, #12
 8010780:	af00      	add	r7, sp, #0
 8010782:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	2203      	movs	r2, #3
 8010788:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 801078a:	2300      	movs	r3, #0
}
 801078c:	4618      	mov	r0, r3
 801078e:	370c      	adds	r7, #12
 8010790:	46bd      	mov	sp, r7
 8010792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010796:	4770      	bx	lr

08010798 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8010798:	b480      	push	{r7}
 801079a:	b083      	sub	sp, #12
 801079c:	af00      	add	r7, sp, #0
 801079e:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	681b      	ldr	r3, [r3, #0]
 80107a4:	f003 0303 	and.w	r3, r3, #3
}
 80107a8:	4618      	mov	r0, r3
 80107aa:	370c      	adds	r7, #12
 80107ac:	46bd      	mov	sp, r7
 80107ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107b2:	4770      	bx	lr

080107b4 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80107b4:	b480      	push	{r7}
 80107b6:	b085      	sub	sp, #20
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	6078      	str	r0, [r7, #4]
 80107bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80107be:	2300      	movs	r3, #0
 80107c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80107c2:	683b      	ldr	r3, [r7, #0]
 80107c4:	681a      	ldr	r2, [r3, #0]
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80107ca:	683b      	ldr	r3, [r7, #0]
 80107cc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80107ce:	683b      	ldr	r3, [r7, #0]
 80107d0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80107d2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80107d4:	683b      	ldr	r3, [r7, #0]
 80107d6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80107d8:	431a      	orrs	r2, r3
                       Command->CPSM);
 80107da:	683b      	ldr	r3, [r7, #0]
 80107dc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80107de:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80107e0:	68fa      	ldr	r2, [r7, #12]
 80107e2:	4313      	orrs	r3, r2
 80107e4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	68da      	ldr	r2, [r3, #12]
 80107ea:	4b06      	ldr	r3, [pc, #24]	@ (8010804 <SDMMC_SendCommand+0x50>)
 80107ec:	4013      	ands	r3, r2
 80107ee:	68fa      	ldr	r2, [r7, #12]
 80107f0:	431a      	orrs	r2, r3
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80107f6:	2300      	movs	r3, #0
}
 80107f8:	4618      	mov	r0, r3
 80107fa:	3714      	adds	r7, #20
 80107fc:	46bd      	mov	sp, r7
 80107fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010802:	4770      	bx	lr
 8010804:	fffff000 	.word	0xfffff000

08010808 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8010808:	b480      	push	{r7}
 801080a:	b083      	sub	sp, #12
 801080c:	af00      	add	r7, sp, #0
 801080e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	691b      	ldr	r3, [r3, #16]
 8010814:	b2db      	uxtb	r3, r3
}
 8010816:	4618      	mov	r0, r3
 8010818:	370c      	adds	r7, #12
 801081a:	46bd      	mov	sp, r7
 801081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010820:	4770      	bx	lr

08010822 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8010822:	b480      	push	{r7}
 8010824:	b085      	sub	sp, #20
 8010826:	af00      	add	r7, sp, #0
 8010828:	6078      	str	r0, [r7, #4]
 801082a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	3314      	adds	r3, #20
 8010830:	461a      	mov	r2, r3
 8010832:	683b      	ldr	r3, [r7, #0]
 8010834:	4413      	add	r3, r2
 8010836:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8010838:	68fb      	ldr	r3, [r7, #12]
 801083a:	681b      	ldr	r3, [r3, #0]
}  
 801083c:	4618      	mov	r0, r3
 801083e:	3714      	adds	r7, #20
 8010840:	46bd      	mov	sp, r7
 8010842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010846:	4770      	bx	lr

08010848 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8010848:	b480      	push	{r7}
 801084a:	b085      	sub	sp, #20
 801084c:	af00      	add	r7, sp, #0
 801084e:	6078      	str	r0, [r7, #4]
 8010850:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010852:	2300      	movs	r3, #0
 8010854:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8010856:	683b      	ldr	r3, [r7, #0]
 8010858:	681a      	ldr	r2, [r3, #0]
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 801085e:	683b      	ldr	r3, [r7, #0]
 8010860:	685a      	ldr	r2, [r3, #4]
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010866:	683b      	ldr	r3, [r7, #0]
 8010868:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 801086a:	683b      	ldr	r3, [r7, #0]
 801086c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801086e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8010870:	683b      	ldr	r3, [r7, #0]
 8010872:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8010874:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010876:	683b      	ldr	r3, [r7, #0]
 8010878:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 801087a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801087c:	68fa      	ldr	r2, [r7, #12]
 801087e:	4313      	orrs	r3, r2
 8010880:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010886:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 801088a:	68fb      	ldr	r3, [r7, #12]
 801088c:	431a      	orrs	r2, r3
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8010892:	2300      	movs	r3, #0

}
 8010894:	4618      	mov	r0, r3
 8010896:	3714      	adds	r7, #20
 8010898:	46bd      	mov	sp, r7
 801089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801089e:	4770      	bx	lr

080108a0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80108a0:	b580      	push	{r7, lr}
 80108a2:	b088      	sub	sp, #32
 80108a4:	af00      	add	r7, sp, #0
 80108a6:	6078      	str	r0, [r7, #4]
 80108a8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80108aa:	683b      	ldr	r3, [r7, #0]
 80108ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80108ae:	2310      	movs	r3, #16
 80108b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80108b2:	2340      	movs	r3, #64	@ 0x40
 80108b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80108b6:	2300      	movs	r3, #0
 80108b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80108ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80108be:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80108c0:	f107 0308 	add.w	r3, r7, #8
 80108c4:	4619      	mov	r1, r3
 80108c6:	6878      	ldr	r0, [r7, #4]
 80108c8:	f7ff ff74 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80108cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80108d0:	2110      	movs	r1, #16
 80108d2:	6878      	ldr	r0, [r7, #4]
 80108d4:	f000 fa1a 	bl	8010d0c <SDMMC_GetCmdResp1>
 80108d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80108da:	69fb      	ldr	r3, [r7, #28]
}
 80108dc:	4618      	mov	r0, r3
 80108de:	3720      	adds	r7, #32
 80108e0:	46bd      	mov	sp, r7
 80108e2:	bd80      	pop	{r7, pc}

080108e4 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80108e4:	b580      	push	{r7, lr}
 80108e6:	b088      	sub	sp, #32
 80108e8:	af00      	add	r7, sp, #0
 80108ea:	6078      	str	r0, [r7, #4]
 80108ec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80108ee:	683b      	ldr	r3, [r7, #0]
 80108f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80108f2:	2311      	movs	r3, #17
 80108f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80108f6:	2340      	movs	r3, #64	@ 0x40
 80108f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80108fa:	2300      	movs	r3, #0
 80108fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80108fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010902:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010904:	f107 0308 	add.w	r3, r7, #8
 8010908:	4619      	mov	r1, r3
 801090a:	6878      	ldr	r0, [r7, #4]
 801090c:	f7ff ff52 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010910:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010914:	2111      	movs	r1, #17
 8010916:	6878      	ldr	r0, [r7, #4]
 8010918:	f000 f9f8 	bl	8010d0c <SDMMC_GetCmdResp1>
 801091c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801091e:	69fb      	ldr	r3, [r7, #28]
}
 8010920:	4618      	mov	r0, r3
 8010922:	3720      	adds	r7, #32
 8010924:	46bd      	mov	sp, r7
 8010926:	bd80      	pop	{r7, pc}

08010928 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010928:	b580      	push	{r7, lr}
 801092a:	b088      	sub	sp, #32
 801092c:	af00      	add	r7, sp, #0
 801092e:	6078      	str	r0, [r7, #4]
 8010930:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010932:	683b      	ldr	r3, [r7, #0]
 8010934:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8010936:	2312      	movs	r3, #18
 8010938:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801093a:	2340      	movs	r3, #64	@ 0x40
 801093c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801093e:	2300      	movs	r3, #0
 8010940:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010942:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010946:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010948:	f107 0308 	add.w	r3, r7, #8
 801094c:	4619      	mov	r1, r3
 801094e:	6878      	ldr	r0, [r7, #4]
 8010950:	f7ff ff30 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010954:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010958:	2112      	movs	r1, #18
 801095a:	6878      	ldr	r0, [r7, #4]
 801095c:	f000 f9d6 	bl	8010d0c <SDMMC_GetCmdResp1>
 8010960:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010962:	69fb      	ldr	r3, [r7, #28]
}
 8010964:	4618      	mov	r0, r3
 8010966:	3720      	adds	r7, #32
 8010968:	46bd      	mov	sp, r7
 801096a:	bd80      	pop	{r7, pc}

0801096c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 801096c:	b580      	push	{r7, lr}
 801096e:	b088      	sub	sp, #32
 8010970:	af00      	add	r7, sp, #0
 8010972:	6078      	str	r0, [r7, #4]
 8010974:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010976:	683b      	ldr	r3, [r7, #0]
 8010978:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 801097a:	2318      	movs	r3, #24
 801097c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801097e:	2340      	movs	r3, #64	@ 0x40
 8010980:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010982:	2300      	movs	r3, #0
 8010984:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010986:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801098a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801098c:	f107 0308 	add.w	r3, r7, #8
 8010990:	4619      	mov	r1, r3
 8010992:	6878      	ldr	r0, [r7, #4]
 8010994:	f7ff ff0e 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010998:	f241 3288 	movw	r2, #5000	@ 0x1388
 801099c:	2118      	movs	r1, #24
 801099e:	6878      	ldr	r0, [r7, #4]
 80109a0:	f000 f9b4 	bl	8010d0c <SDMMC_GetCmdResp1>
 80109a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80109a6:	69fb      	ldr	r3, [r7, #28]
}
 80109a8:	4618      	mov	r0, r3
 80109aa:	3720      	adds	r7, #32
 80109ac:	46bd      	mov	sp, r7
 80109ae:	bd80      	pop	{r7, pc}

080109b0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80109b0:	b580      	push	{r7, lr}
 80109b2:	b088      	sub	sp, #32
 80109b4:	af00      	add	r7, sp, #0
 80109b6:	6078      	str	r0, [r7, #4]
 80109b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80109ba:	683b      	ldr	r3, [r7, #0]
 80109bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80109be:	2319      	movs	r3, #25
 80109c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80109c2:	2340      	movs	r3, #64	@ 0x40
 80109c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80109c6:	2300      	movs	r3, #0
 80109c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80109ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80109ce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80109d0:	f107 0308 	add.w	r3, r7, #8
 80109d4:	4619      	mov	r1, r3
 80109d6:	6878      	ldr	r0, [r7, #4]
 80109d8:	f7ff feec 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80109dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80109e0:	2119      	movs	r1, #25
 80109e2:	6878      	ldr	r0, [r7, #4]
 80109e4:	f000 f992 	bl	8010d0c <SDMMC_GetCmdResp1>
 80109e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80109ea:	69fb      	ldr	r3, [r7, #28]
}
 80109ec:	4618      	mov	r0, r3
 80109ee:	3720      	adds	r7, #32
 80109f0:	46bd      	mov	sp, r7
 80109f2:	bd80      	pop	{r7, pc}

080109f4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 80109f4:	b580      	push	{r7, lr}
 80109f6:	b088      	sub	sp, #32
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80109fc:	2300      	movs	r3, #0
 80109fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8010a00:	230c      	movs	r3, #12
 8010a02:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010a04:	2340      	movs	r3, #64	@ 0x40
 8010a06:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010a08:	2300      	movs	r3, #0
 8010a0a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010a0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010a10:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010a12:	f107 0308 	add.w	r3, r7, #8
 8010a16:	4619      	mov	r1, r3
 8010a18:	6878      	ldr	r0, [r7, #4]
 8010a1a:	f7ff fecb 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8010a1e:	4a05      	ldr	r2, [pc, #20]	@ (8010a34 <SDMMC_CmdStopTransfer+0x40>)
 8010a20:	210c      	movs	r1, #12
 8010a22:	6878      	ldr	r0, [r7, #4]
 8010a24:	f000 f972 	bl	8010d0c <SDMMC_GetCmdResp1>
 8010a28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010a2a:	69fb      	ldr	r3, [r7, #28]
}
 8010a2c:	4618      	mov	r0, r3
 8010a2e:	3720      	adds	r7, #32
 8010a30:	46bd      	mov	sp, r7
 8010a32:	bd80      	pop	{r7, pc}
 8010a34:	05f5e100 	.word	0x05f5e100

08010a38 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8010a38:	b580      	push	{r7, lr}
 8010a3a:	b08a      	sub	sp, #40	@ 0x28
 8010a3c:	af00      	add	r7, sp, #0
 8010a3e:	60f8      	str	r0, [r7, #12]
 8010a40:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8010a44:	683b      	ldr	r3, [r7, #0]
 8010a46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8010a48:	2307      	movs	r3, #7
 8010a4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010a4c:	2340      	movs	r3, #64	@ 0x40
 8010a4e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010a50:	2300      	movs	r3, #0
 8010a52:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010a54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010a58:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010a5a:	f107 0310 	add.w	r3, r7, #16
 8010a5e:	4619      	mov	r1, r3
 8010a60:	68f8      	ldr	r0, [r7, #12]
 8010a62:	f7ff fea7 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8010a66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010a6a:	2107      	movs	r1, #7
 8010a6c:	68f8      	ldr	r0, [r7, #12]
 8010a6e:	f000 f94d 	bl	8010d0c <SDMMC_GetCmdResp1>
 8010a72:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8010a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010a76:	4618      	mov	r0, r3
 8010a78:	3728      	adds	r7, #40	@ 0x28
 8010a7a:	46bd      	mov	sp, r7
 8010a7c:	bd80      	pop	{r7, pc}

08010a7e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8010a7e:	b580      	push	{r7, lr}
 8010a80:	b088      	sub	sp, #32
 8010a82:	af00      	add	r7, sp, #0
 8010a84:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8010a86:	2300      	movs	r3, #0
 8010a88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8010a8a:	2300      	movs	r3, #0
 8010a8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8010a8e:	2300      	movs	r3, #0
 8010a90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010a92:	2300      	movs	r3, #0
 8010a94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010a96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010a9a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010a9c:	f107 0308 	add.w	r3, r7, #8
 8010aa0:	4619      	mov	r1, r3
 8010aa2:	6878      	ldr	r0, [r7, #4]
 8010aa4:	f7ff fe86 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8010aa8:	6878      	ldr	r0, [r7, #4]
 8010aaa:	f000 fb67 	bl	801117c <SDMMC_GetCmdError>
 8010aae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ab0:	69fb      	ldr	r3, [r7, #28]
}
 8010ab2:	4618      	mov	r0, r3
 8010ab4:	3720      	adds	r7, #32
 8010ab6:	46bd      	mov	sp, r7
 8010ab8:	bd80      	pop	{r7, pc}

08010aba <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8010aba:	b580      	push	{r7, lr}
 8010abc:	b088      	sub	sp, #32
 8010abe:	af00      	add	r7, sp, #0
 8010ac0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010ac2:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8010ac6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010ac8:	2308      	movs	r3, #8
 8010aca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010acc:	2340      	movs	r3, #64	@ 0x40
 8010ace:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010ad0:	2300      	movs	r3, #0
 8010ad2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ad4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ad8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ada:	f107 0308 	add.w	r3, r7, #8
 8010ade:	4619      	mov	r1, r3
 8010ae0:	6878      	ldr	r0, [r7, #4]
 8010ae2:	f7ff fe67 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8010ae6:	6878      	ldr	r0, [r7, #4]
 8010ae8:	f000 fafa 	bl	80110e0 <SDMMC_GetCmdResp7>
 8010aec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010aee:	69fb      	ldr	r3, [r7, #28]
}
 8010af0:	4618      	mov	r0, r3
 8010af2:	3720      	adds	r7, #32
 8010af4:	46bd      	mov	sp, r7
 8010af6:	bd80      	pop	{r7, pc}

08010af8 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010af8:	b580      	push	{r7, lr}
 8010afa:	b088      	sub	sp, #32
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	6078      	str	r0, [r7, #4]
 8010b00:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8010b02:	683b      	ldr	r3, [r7, #0]
 8010b04:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8010b06:	2337      	movs	r3, #55	@ 0x37
 8010b08:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010b0a:	2340      	movs	r3, #64	@ 0x40
 8010b0c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b0e:	2300      	movs	r3, #0
 8010b10:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b16:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b18:	f107 0308 	add.w	r3, r7, #8
 8010b1c:	4619      	mov	r1, r3
 8010b1e:	6878      	ldr	r0, [r7, #4]
 8010b20:	f7ff fe48 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8010b24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010b28:	2137      	movs	r1, #55	@ 0x37
 8010b2a:	6878      	ldr	r0, [r7, #4]
 8010b2c:	f000 f8ee 	bl	8010d0c <SDMMC_GetCmdResp1>
 8010b30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b32:	69fb      	ldr	r3, [r7, #28]
}
 8010b34:	4618      	mov	r0, r3
 8010b36:	3720      	adds	r7, #32
 8010b38:	46bd      	mov	sp, r7
 8010b3a:	bd80      	pop	{r7, pc}

08010b3c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010b3c:	b580      	push	{r7, lr}
 8010b3e:	b088      	sub	sp, #32
 8010b40:	af00      	add	r7, sp, #0
 8010b42:	6078      	str	r0, [r7, #4]
 8010b44:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8010b46:	683a      	ldr	r2, [r7, #0]
 8010b48:	4b0d      	ldr	r3, [pc, #52]	@ (8010b80 <SDMMC_CmdAppOperCommand+0x44>)
 8010b4a:	4313      	orrs	r3, r2
 8010b4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010b4e:	2329      	movs	r3, #41	@ 0x29
 8010b50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010b52:	2340      	movs	r3, #64	@ 0x40
 8010b54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b56:	2300      	movs	r3, #0
 8010b58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b5e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b60:	f107 0308 	add.w	r3, r7, #8
 8010b64:	4619      	mov	r1, r3
 8010b66:	6878      	ldr	r0, [r7, #4]
 8010b68:	f7ff fe24 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8010b6c:	6878      	ldr	r0, [r7, #4]
 8010b6e:	f000 fa03 	bl	8010f78 <SDMMC_GetCmdResp3>
 8010b72:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b74:	69fb      	ldr	r3, [r7, #28]
}
 8010b76:	4618      	mov	r0, r3
 8010b78:	3720      	adds	r7, #32
 8010b7a:	46bd      	mov	sp, r7
 8010b7c:	bd80      	pop	{r7, pc}
 8010b7e:	bf00      	nop
 8010b80:	80100000 	.word	0x80100000

08010b84 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8010b84:	b580      	push	{r7, lr}
 8010b86:	b088      	sub	sp, #32
 8010b88:	af00      	add	r7, sp, #0
 8010b8a:	6078      	str	r0, [r7, #4]
 8010b8c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8010b8e:	683b      	ldr	r3, [r7, #0]
 8010b90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010b92:	2306      	movs	r3, #6
 8010b94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010b96:	2340      	movs	r3, #64	@ 0x40
 8010b98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b9a:	2300      	movs	r3, #0
 8010b9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ba2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ba4:	f107 0308 	add.w	r3, r7, #8
 8010ba8:	4619      	mov	r1, r3
 8010baa:	6878      	ldr	r0, [r7, #4]
 8010bac:	f7ff fe02 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8010bb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010bb4:	2106      	movs	r1, #6
 8010bb6:	6878      	ldr	r0, [r7, #4]
 8010bb8:	f000 f8a8 	bl	8010d0c <SDMMC_GetCmdResp1>
 8010bbc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010bbe:	69fb      	ldr	r3, [r7, #28]
}
 8010bc0:	4618      	mov	r0, r3
 8010bc2:	3720      	adds	r7, #32
 8010bc4:	46bd      	mov	sp, r7
 8010bc6:	bd80      	pop	{r7, pc}

08010bc8 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8010bc8:	b580      	push	{r7, lr}
 8010bca:	b088      	sub	sp, #32
 8010bcc:	af00      	add	r7, sp, #0
 8010bce:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8010bd0:	2300      	movs	r3, #0
 8010bd2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010bd4:	2333      	movs	r3, #51	@ 0x33
 8010bd6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010bd8:	2340      	movs	r3, #64	@ 0x40
 8010bda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010bdc:	2300      	movs	r3, #0
 8010bde:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010be0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010be4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010be6:	f107 0308 	add.w	r3, r7, #8
 8010bea:	4619      	mov	r1, r3
 8010bec:	6878      	ldr	r0, [r7, #4]
 8010bee:	f7ff fde1 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8010bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010bf6:	2133      	movs	r1, #51	@ 0x33
 8010bf8:	6878      	ldr	r0, [r7, #4]
 8010bfa:	f000 f887 	bl	8010d0c <SDMMC_GetCmdResp1>
 8010bfe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c00:	69fb      	ldr	r3, [r7, #28]
}
 8010c02:	4618      	mov	r0, r3
 8010c04:	3720      	adds	r7, #32
 8010c06:	46bd      	mov	sp, r7
 8010c08:	bd80      	pop	{r7, pc}

08010c0a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8010c0a:	b580      	push	{r7, lr}
 8010c0c:	b088      	sub	sp, #32
 8010c0e:	af00      	add	r7, sp, #0
 8010c10:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010c12:	2300      	movs	r3, #0
 8010c14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8010c16:	2302      	movs	r3, #2
 8010c18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010c1a:	23c0      	movs	r3, #192	@ 0xc0
 8010c1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c1e:	2300      	movs	r3, #0
 8010c20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c26:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c28:	f107 0308 	add.w	r3, r7, #8
 8010c2c:	4619      	mov	r1, r3
 8010c2e:	6878      	ldr	r0, [r7, #4]
 8010c30:	f7ff fdc0 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010c34:	6878      	ldr	r0, [r7, #4]
 8010c36:	f000 f957 	bl	8010ee8 <SDMMC_GetCmdResp2>
 8010c3a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c3c:	69fb      	ldr	r3, [r7, #28]
}
 8010c3e:	4618      	mov	r0, r3
 8010c40:	3720      	adds	r7, #32
 8010c42:	46bd      	mov	sp, r7
 8010c44:	bd80      	pop	{r7, pc}

08010c46 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010c46:	b580      	push	{r7, lr}
 8010c48:	b088      	sub	sp, #32
 8010c4a:	af00      	add	r7, sp, #0
 8010c4c:	6078      	str	r0, [r7, #4]
 8010c4e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8010c50:	683b      	ldr	r3, [r7, #0]
 8010c52:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010c54:	2309      	movs	r3, #9
 8010c56:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010c58:	23c0      	movs	r3, #192	@ 0xc0
 8010c5a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c5c:	2300      	movs	r3, #0
 8010c5e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c64:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c66:	f107 0308 	add.w	r3, r7, #8
 8010c6a:	4619      	mov	r1, r3
 8010c6c:	6878      	ldr	r0, [r7, #4]
 8010c6e:	f7ff fda1 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010c72:	6878      	ldr	r0, [r7, #4]
 8010c74:	f000 f938 	bl	8010ee8 <SDMMC_GetCmdResp2>
 8010c78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c7a:	69fb      	ldr	r3, [r7, #28]
}
 8010c7c:	4618      	mov	r0, r3
 8010c7e:	3720      	adds	r7, #32
 8010c80:	46bd      	mov	sp, r7
 8010c82:	bd80      	pop	{r7, pc}

08010c84 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8010c84:	b580      	push	{r7, lr}
 8010c86:	b088      	sub	sp, #32
 8010c88:	af00      	add	r7, sp, #0
 8010c8a:	6078      	str	r0, [r7, #4]
 8010c8c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8010c8e:	2300      	movs	r3, #0
 8010c90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010c92:	2303      	movs	r3, #3
 8010c94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010c96:	2340      	movs	r3, #64	@ 0x40
 8010c98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c9a:	2300      	movs	r3, #0
 8010c9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ca2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ca4:	f107 0308 	add.w	r3, r7, #8
 8010ca8:	4619      	mov	r1, r3
 8010caa:	6878      	ldr	r0, [r7, #4]
 8010cac:	f7ff fd82 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8010cb0:	683a      	ldr	r2, [r7, #0]
 8010cb2:	2103      	movs	r1, #3
 8010cb4:	6878      	ldr	r0, [r7, #4]
 8010cb6:	f000 f99d 	bl	8010ff4 <SDMMC_GetCmdResp6>
 8010cba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010cbc:	69fb      	ldr	r3, [r7, #28]
}
 8010cbe:	4618      	mov	r0, r3
 8010cc0:	3720      	adds	r7, #32
 8010cc2:	46bd      	mov	sp, r7
 8010cc4:	bd80      	pop	{r7, pc}

08010cc6 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010cc6:	b580      	push	{r7, lr}
 8010cc8:	b088      	sub	sp, #32
 8010cca:	af00      	add	r7, sp, #0
 8010ccc:	6078      	str	r0, [r7, #4]
 8010cce:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8010cd0:	683b      	ldr	r3, [r7, #0]
 8010cd2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8010cd4:	230d      	movs	r3, #13
 8010cd6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010cd8:	2340      	movs	r3, #64	@ 0x40
 8010cda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010cdc:	2300      	movs	r3, #0
 8010cde:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ce0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ce4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ce6:	f107 0308 	add.w	r3, r7, #8
 8010cea:	4619      	mov	r1, r3
 8010cec:	6878      	ldr	r0, [r7, #4]
 8010cee:	f7ff fd61 	bl	80107b4 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8010cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010cf6:	210d      	movs	r1, #13
 8010cf8:	6878      	ldr	r0, [r7, #4]
 8010cfa:	f000 f807 	bl	8010d0c <SDMMC_GetCmdResp1>
 8010cfe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010d00:	69fb      	ldr	r3, [r7, #28]
}
 8010d02:	4618      	mov	r0, r3
 8010d04:	3720      	adds	r7, #32
 8010d06:	46bd      	mov	sp, r7
 8010d08:	bd80      	pop	{r7, pc}
	...

08010d0c <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8010d0c:	b580      	push	{r7, lr}
 8010d0e:	b088      	sub	sp, #32
 8010d10:	af00      	add	r7, sp, #0
 8010d12:	60f8      	str	r0, [r7, #12]
 8010d14:	460b      	mov	r3, r1
 8010d16:	607a      	str	r2, [r7, #4]
 8010d18:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8010d1a:	4b70      	ldr	r3, [pc, #448]	@ (8010edc <SDMMC_GetCmdResp1+0x1d0>)
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	4a70      	ldr	r2, [pc, #448]	@ (8010ee0 <SDMMC_GetCmdResp1+0x1d4>)
 8010d20:	fba2 2303 	umull	r2, r3, r2, r3
 8010d24:	0a5a      	lsrs	r2, r3, #9
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	fb02 f303 	mul.w	r3, r2, r3
 8010d2c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8010d2e:	69fb      	ldr	r3, [r7, #28]
 8010d30:	1e5a      	subs	r2, r3, #1
 8010d32:	61fa      	str	r2, [r7, #28]
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d102      	bne.n	8010d3e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010d38:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010d3c:	e0c9      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8010d3e:	68fb      	ldr	r3, [r7, #12]
 8010d40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d42:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010d44:	69bb      	ldr	r3, [r7, #24]
 8010d46:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d0ef      	beq.n	8010d2e <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8010d4e:	69bb      	ldr	r3, [r7, #24]
 8010d50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d1ea      	bne.n	8010d2e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d5c:	f003 0304 	and.w	r3, r3, #4
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d004      	beq.n	8010d6e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010d64:	68fb      	ldr	r3, [r7, #12]
 8010d66:	2204      	movs	r2, #4
 8010d68:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010d6a:	2304      	movs	r3, #4
 8010d6c:	e0b1      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d72:	f003 0301 	and.w	r3, r3, #1
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d004      	beq.n	8010d84 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	2201      	movs	r2, #1
 8010d7e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010d80:	2301      	movs	r3, #1
 8010d82:	e0a6      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	22c5      	movs	r2, #197	@ 0xc5
 8010d88:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010d8a:	68f8      	ldr	r0, [r7, #12]
 8010d8c:	f7ff fd3c 	bl	8010808 <SDMMC_GetCommandResponse>
 8010d90:	4603      	mov	r3, r0
 8010d92:	461a      	mov	r2, r3
 8010d94:	7afb      	ldrb	r3, [r7, #11]
 8010d96:	4293      	cmp	r3, r2
 8010d98:	d001      	beq.n	8010d9e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010d9a:	2301      	movs	r3, #1
 8010d9c:	e099      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8010d9e:	2100      	movs	r1, #0
 8010da0:	68f8      	ldr	r0, [r7, #12]
 8010da2:	f7ff fd3e 	bl	8010822 <SDMMC_GetResponse>
 8010da6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010da8:	697a      	ldr	r2, [r7, #20]
 8010daa:	4b4e      	ldr	r3, [pc, #312]	@ (8010ee4 <SDMMC_GetCmdResp1+0x1d8>)
 8010dac:	4013      	ands	r3, r2
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d101      	bne.n	8010db6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8010db2:	2300      	movs	r3, #0
 8010db4:	e08d      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8010db6:	697b      	ldr	r3, [r7, #20]
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	da02      	bge.n	8010dc2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010dbc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8010dc0:	e087      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8010dc2:	697b      	ldr	r3, [r7, #20]
 8010dc4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d001      	beq.n	8010dd0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010dcc:	2340      	movs	r3, #64	@ 0x40
 8010dce:	e080      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010dd0:	697b      	ldr	r3, [r7, #20]
 8010dd2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d001      	beq.n	8010dde <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010dda:	2380      	movs	r3, #128	@ 0x80
 8010ddc:	e079      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010dde:	697b      	ldr	r3, [r7, #20]
 8010de0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	d002      	beq.n	8010dee <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010de8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010dec:	e071      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010dee:	697b      	ldr	r3, [r7, #20]
 8010df0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d002      	beq.n	8010dfe <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010df8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010dfc:	e069      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8010dfe:	697b      	ldr	r3, [r7, #20]
 8010e00:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	d002      	beq.n	8010e0e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8010e08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e0c:	e061      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8010e0e:	697b      	ldr	r3, [r7, #20]
 8010e10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	d002      	beq.n	8010e1e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8010e18:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8010e1c:	e059      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8010e1e:	697b      	ldr	r3, [r7, #20]
 8010e20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d002      	beq.n	8010e2e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010e28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010e2c:	e051      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8010e2e:	697b      	ldr	r3, [r7, #20]
 8010e30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d002      	beq.n	8010e3e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010e38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010e3c:	e049      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8010e3e:	697b      	ldr	r3, [r7, #20]
 8010e40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d002      	beq.n	8010e4e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8010e48:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8010e4c:	e041      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8010e4e:	697b      	ldr	r3, [r7, #20]
 8010e50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d002      	beq.n	8010e5e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8010e58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010e5c:	e039      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8010e5e:	697b      	ldr	r3, [r7, #20]
 8010e60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d002      	beq.n	8010e6e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010e68:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8010e6c:	e031      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8010e6e:	697b      	ldr	r3, [r7, #20]
 8010e70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d002      	beq.n	8010e7e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010e78:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8010e7c:	e029      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8010e7e:	697b      	ldr	r3, [r7, #20]
 8010e80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d002      	beq.n	8010e8e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8010e88:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010e8c:	e021      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8010e8e:	697b      	ldr	r3, [r7, #20]
 8010e90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d002      	beq.n	8010e9e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8010e98:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8010e9c:	e019      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8010e9e:	697b      	ldr	r3, [r7, #20]
 8010ea0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d002      	beq.n	8010eae <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8010ea8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8010eac:	e011      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8010eae:	697b      	ldr	r3, [r7, #20]
 8010eb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d002      	beq.n	8010ebe <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8010eb8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8010ebc:	e009      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8010ebe:	697b      	ldr	r3, [r7, #20]
 8010ec0:	f003 0308 	and.w	r3, r3, #8
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d002      	beq.n	8010ece <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010ec8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8010ecc:	e001      	b.n	8010ed2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010ece:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8010ed2:	4618      	mov	r0, r3
 8010ed4:	3720      	adds	r7, #32
 8010ed6:	46bd      	mov	sp, r7
 8010ed8:	bd80      	pop	{r7, pc}
 8010eda:	bf00      	nop
 8010edc:	2000001c 	.word	0x2000001c
 8010ee0:	10624dd3 	.word	0x10624dd3
 8010ee4:	fdffe008 	.word	0xfdffe008

08010ee8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8010ee8:	b480      	push	{r7}
 8010eea:	b085      	sub	sp, #20
 8010eec:	af00      	add	r7, sp, #0
 8010eee:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8010f70 <SDMMC_GetCmdResp2+0x88>)
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	4a1f      	ldr	r2, [pc, #124]	@ (8010f74 <SDMMC_GetCmdResp2+0x8c>)
 8010ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8010efa:	0a5b      	lsrs	r3, r3, #9
 8010efc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010f00:	fb02 f303 	mul.w	r3, r2, r3
 8010f04:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8010f06:	68fb      	ldr	r3, [r7, #12]
 8010f08:	1e5a      	subs	r2, r3, #1
 8010f0a:	60fa      	str	r2, [r7, #12]
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d102      	bne.n	8010f16 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010f10:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010f14:	e026      	b.n	8010f64 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f1a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010f1c:	68bb      	ldr	r3, [r7, #8]
 8010f1e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	d0ef      	beq.n	8010f06 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8010f26:	68bb      	ldr	r3, [r7, #8]
 8010f28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d1ea      	bne.n	8010f06 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f34:	f003 0304 	and.w	r3, r3, #4
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d004      	beq.n	8010f46 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	2204      	movs	r2, #4
 8010f40:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010f42:	2304      	movs	r3, #4
 8010f44:	e00e      	b.n	8010f64 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f4a:	f003 0301 	and.w	r3, r3, #1
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d004      	beq.n	8010f5c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	2201      	movs	r2, #1
 8010f56:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010f58:	2301      	movs	r3, #1
 8010f5a:	e003      	b.n	8010f64 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	22c5      	movs	r2, #197	@ 0xc5
 8010f60:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010f62:	2300      	movs	r3, #0
}
 8010f64:	4618      	mov	r0, r3
 8010f66:	3714      	adds	r7, #20
 8010f68:	46bd      	mov	sp, r7
 8010f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f6e:	4770      	bx	lr
 8010f70:	2000001c 	.word	0x2000001c
 8010f74:	10624dd3 	.word	0x10624dd3

08010f78 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8010f78:	b480      	push	{r7}
 8010f7a:	b085      	sub	sp, #20
 8010f7c:	af00      	add	r7, sp, #0
 8010f7e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010f80:	4b1a      	ldr	r3, [pc, #104]	@ (8010fec <SDMMC_GetCmdResp3+0x74>)
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	4a1a      	ldr	r2, [pc, #104]	@ (8010ff0 <SDMMC_GetCmdResp3+0x78>)
 8010f86:	fba2 2303 	umull	r2, r3, r2, r3
 8010f8a:	0a5b      	lsrs	r3, r3, #9
 8010f8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010f90:	fb02 f303 	mul.w	r3, r2, r3
 8010f94:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	1e5a      	subs	r2, r3, #1
 8010f9a:	60fa      	str	r2, [r7, #12]
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d102      	bne.n	8010fa6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010fa0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010fa4:	e01b      	b.n	8010fde <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010faa:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010fac:	68bb      	ldr	r3, [r7, #8]
 8010fae:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d0ef      	beq.n	8010f96 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8010fb6:	68bb      	ldr	r3, [r7, #8]
 8010fb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d1ea      	bne.n	8010f96 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010fc4:	f003 0304 	and.w	r3, r3, #4
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d004      	beq.n	8010fd6 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	2204      	movs	r2, #4
 8010fd0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010fd2:	2304      	movs	r3, #4
 8010fd4:	e003      	b.n	8010fde <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	22c5      	movs	r2, #197	@ 0xc5
 8010fda:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8010fdc:	2300      	movs	r3, #0
}
 8010fde:	4618      	mov	r0, r3
 8010fe0:	3714      	adds	r7, #20
 8010fe2:	46bd      	mov	sp, r7
 8010fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fe8:	4770      	bx	lr
 8010fea:	bf00      	nop
 8010fec:	2000001c 	.word	0x2000001c
 8010ff0:	10624dd3 	.word	0x10624dd3

08010ff4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8010ff4:	b580      	push	{r7, lr}
 8010ff6:	b088      	sub	sp, #32
 8010ff8:	af00      	add	r7, sp, #0
 8010ffa:	60f8      	str	r0, [r7, #12]
 8010ffc:	460b      	mov	r3, r1
 8010ffe:	607a      	str	r2, [r7, #4]
 8011000:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011002:	4b35      	ldr	r3, [pc, #212]	@ (80110d8 <SDMMC_GetCmdResp6+0xe4>)
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	4a35      	ldr	r2, [pc, #212]	@ (80110dc <SDMMC_GetCmdResp6+0xe8>)
 8011008:	fba2 2303 	umull	r2, r3, r2, r3
 801100c:	0a5b      	lsrs	r3, r3, #9
 801100e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011012:	fb02 f303 	mul.w	r3, r2, r3
 8011016:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8011018:	69fb      	ldr	r3, [r7, #28]
 801101a:	1e5a      	subs	r2, r3, #1
 801101c:	61fa      	str	r2, [r7, #28]
 801101e:	2b00      	cmp	r3, #0
 8011020:	d102      	bne.n	8011028 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011022:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011026:	e052      	b.n	80110ce <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801102c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801102e:	69bb      	ldr	r3, [r7, #24]
 8011030:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8011034:	2b00      	cmp	r3, #0
 8011036:	d0ef      	beq.n	8011018 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011038:	69bb      	ldr	r3, [r7, #24]
 801103a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801103e:	2b00      	cmp	r3, #0
 8011040:	d1ea      	bne.n	8011018 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011046:	f003 0304 	and.w	r3, r3, #4
 801104a:	2b00      	cmp	r3, #0
 801104c:	d004      	beq.n	8011058 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801104e:	68fb      	ldr	r3, [r7, #12]
 8011050:	2204      	movs	r2, #4
 8011052:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011054:	2304      	movs	r3, #4
 8011056:	e03a      	b.n	80110ce <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011058:	68fb      	ldr	r3, [r7, #12]
 801105a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801105c:	f003 0301 	and.w	r3, r3, #1
 8011060:	2b00      	cmp	r3, #0
 8011062:	d004      	beq.n	801106e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	2201      	movs	r2, #1
 8011068:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801106a:	2301      	movs	r3, #1
 801106c:	e02f      	b.n	80110ce <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801106e:	68f8      	ldr	r0, [r7, #12]
 8011070:	f7ff fbca 	bl	8010808 <SDMMC_GetCommandResponse>
 8011074:	4603      	mov	r3, r0
 8011076:	461a      	mov	r2, r3
 8011078:	7afb      	ldrb	r3, [r7, #11]
 801107a:	4293      	cmp	r3, r2
 801107c:	d001      	beq.n	8011082 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801107e:	2301      	movs	r3, #1
 8011080:	e025      	b.n	80110ce <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011082:	68fb      	ldr	r3, [r7, #12]
 8011084:	22c5      	movs	r2, #197	@ 0xc5
 8011086:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8011088:	2100      	movs	r1, #0
 801108a:	68f8      	ldr	r0, [r7, #12]
 801108c:	f7ff fbc9 	bl	8010822 <SDMMC_GetResponse>
 8011090:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8011092:	697b      	ldr	r3, [r7, #20]
 8011094:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8011098:	2b00      	cmp	r3, #0
 801109a:	d106      	bne.n	80110aa <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 801109c:	697b      	ldr	r3, [r7, #20]
 801109e:	0c1b      	lsrs	r3, r3, #16
 80110a0:	b29a      	uxth	r2, r3
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80110a6:	2300      	movs	r3, #0
 80110a8:	e011      	b.n	80110ce <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80110aa:	697b      	ldr	r3, [r7, #20]
 80110ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d002      	beq.n	80110ba <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80110b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80110b8:	e009      	b.n	80110ce <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80110ba:	697b      	ldr	r3, [r7, #20]
 80110bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d002      	beq.n	80110ca <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80110c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80110c8:	e001      	b.n	80110ce <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80110ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80110ce:	4618      	mov	r0, r3
 80110d0:	3720      	adds	r7, #32
 80110d2:	46bd      	mov	sp, r7
 80110d4:	bd80      	pop	{r7, pc}
 80110d6:	bf00      	nop
 80110d8:	2000001c 	.word	0x2000001c
 80110dc:	10624dd3 	.word	0x10624dd3

080110e0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80110e0:	b480      	push	{r7}
 80110e2:	b085      	sub	sp, #20
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80110e8:	4b22      	ldr	r3, [pc, #136]	@ (8011174 <SDMMC_GetCmdResp7+0x94>)
 80110ea:	681b      	ldr	r3, [r3, #0]
 80110ec:	4a22      	ldr	r2, [pc, #136]	@ (8011178 <SDMMC_GetCmdResp7+0x98>)
 80110ee:	fba2 2303 	umull	r2, r3, r2, r3
 80110f2:	0a5b      	lsrs	r3, r3, #9
 80110f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80110f8:	fb02 f303 	mul.w	r3, r2, r3
 80110fc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80110fe:	68fb      	ldr	r3, [r7, #12]
 8011100:	1e5a      	subs	r2, r3, #1
 8011102:	60fa      	str	r2, [r7, #12]
 8011104:	2b00      	cmp	r3, #0
 8011106:	d102      	bne.n	801110e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011108:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801110c:	e02c      	b.n	8011168 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011112:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011114:	68bb      	ldr	r3, [r7, #8]
 8011116:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801111a:	2b00      	cmp	r3, #0
 801111c:	d0ef      	beq.n	80110fe <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801111e:	68bb      	ldr	r3, [r7, #8]
 8011120:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011124:	2b00      	cmp	r3, #0
 8011126:	d1ea      	bne.n	80110fe <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801112c:	f003 0304 	and.w	r3, r3, #4
 8011130:	2b00      	cmp	r3, #0
 8011132:	d004      	beq.n	801113e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	2204      	movs	r2, #4
 8011138:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801113a:	2304      	movs	r3, #4
 801113c:	e014      	b.n	8011168 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011142:	f003 0301 	and.w	r3, r3, #1
 8011146:	2b00      	cmp	r3, #0
 8011148:	d004      	beq.n	8011154 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	2201      	movs	r2, #1
 801114e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011150:	2301      	movs	r3, #1
 8011152:	e009      	b.n	8011168 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801115c:	2b00      	cmp	r3, #0
 801115e:	d002      	beq.n	8011166 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	2240      	movs	r2, #64	@ 0x40
 8011164:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8011166:	2300      	movs	r3, #0
  
}
 8011168:	4618      	mov	r0, r3
 801116a:	3714      	adds	r7, #20
 801116c:	46bd      	mov	sp, r7
 801116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011172:	4770      	bx	lr
 8011174:	2000001c 	.word	0x2000001c
 8011178:	10624dd3 	.word	0x10624dd3

0801117c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 801117c:	b480      	push	{r7}
 801117e:	b085      	sub	sp, #20
 8011180:	af00      	add	r7, sp, #0
 8011182:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011184:	4b11      	ldr	r3, [pc, #68]	@ (80111cc <SDMMC_GetCmdError+0x50>)
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	4a11      	ldr	r2, [pc, #68]	@ (80111d0 <SDMMC_GetCmdError+0x54>)
 801118a:	fba2 2303 	umull	r2, r3, r2, r3
 801118e:	0a5b      	lsrs	r3, r3, #9
 8011190:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011194:	fb02 f303 	mul.w	r3, r2, r3
 8011198:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 801119a:	68fb      	ldr	r3, [r7, #12]
 801119c:	1e5a      	subs	r2, r3, #1
 801119e:	60fa      	str	r2, [r7, #12]
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	d102      	bne.n	80111aa <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80111a4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80111a8:	e009      	b.n	80111be <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d0f1      	beq.n	801119a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	22c5      	movs	r2, #197	@ 0xc5
 80111ba:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 80111bc:	2300      	movs	r3, #0
}
 80111be:	4618      	mov	r0, r3
 80111c0:	3714      	adds	r7, #20
 80111c2:	46bd      	mov	sp, r7
 80111c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111c8:	4770      	bx	lr
 80111ca:	bf00      	nop
 80111cc:	2000001c 	.word	0x2000001c
 80111d0:	10624dd3 	.word	0x10624dd3

080111d4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80111d4:	b480      	push	{r7}
 80111d6:	b083      	sub	sp, #12
 80111d8:	af00      	add	r7, sp, #0
 80111da:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	689b      	ldr	r3, [r3, #8]
 80111e0:	f043 0201 	orr.w	r2, r3, #1
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80111e8:	2300      	movs	r3, #0
}
 80111ea:	4618      	mov	r0, r3
 80111ec:	370c      	adds	r7, #12
 80111ee:	46bd      	mov	sp, r7
 80111f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111f4:	4770      	bx	lr

080111f6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80111f6:	b480      	push	{r7}
 80111f8:	b083      	sub	sp, #12
 80111fa:	af00      	add	r7, sp, #0
 80111fc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	689b      	ldr	r3, [r3, #8]
 8011202:	f023 0201 	bic.w	r2, r3, #1
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801120a:	2300      	movs	r3, #0
}
 801120c:	4618      	mov	r0, r3
 801120e:	370c      	adds	r7, #12
 8011210:	46bd      	mov	sp, r7
 8011212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011216:	4770      	bx	lr

08011218 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8011218:	b480      	push	{r7}
 801121a:	b085      	sub	sp, #20
 801121c:	af00      	add	r7, sp, #0
 801121e:	6078      	str	r0, [r7, #4]
 8011220:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8011222:	2300      	movs	r3, #0
 8011224:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011226:	68fb      	ldr	r3, [r7, #12]
 8011228:	3301      	adds	r3, #1
 801122a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801122c:	68fb      	ldr	r3, [r7, #12]
 801122e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011232:	d901      	bls.n	8011238 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8011234:	2303      	movs	r3, #3
 8011236:	e01b      	b.n	8011270 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	691b      	ldr	r3, [r3, #16]
 801123c:	2b00      	cmp	r3, #0
 801123e:	daf2      	bge.n	8011226 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8011240:	2300      	movs	r3, #0
 8011242:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8011244:	683b      	ldr	r3, [r7, #0]
 8011246:	019b      	lsls	r3, r3, #6
 8011248:	f043 0220 	orr.w	r2, r3, #32
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011250:	68fb      	ldr	r3, [r7, #12]
 8011252:	3301      	adds	r3, #1
 8011254:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011256:	68fb      	ldr	r3, [r7, #12]
 8011258:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801125c:	d901      	bls.n	8011262 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801125e:	2303      	movs	r3, #3
 8011260:	e006      	b.n	8011270 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	691b      	ldr	r3, [r3, #16]
 8011266:	f003 0320 	and.w	r3, r3, #32
 801126a:	2b20      	cmp	r3, #32
 801126c:	d0f0      	beq.n	8011250 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801126e:	2300      	movs	r3, #0
}
 8011270:	4618      	mov	r0, r3
 8011272:	3714      	adds	r7, #20
 8011274:	46bd      	mov	sp, r7
 8011276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801127a:	4770      	bx	lr

0801127c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801127c:	b480      	push	{r7}
 801127e:	b085      	sub	sp, #20
 8011280:	af00      	add	r7, sp, #0
 8011282:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011284:	2300      	movs	r3, #0
 8011286:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	3301      	adds	r3, #1
 801128c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801128e:	68fb      	ldr	r3, [r7, #12]
 8011290:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011294:	d901      	bls.n	801129a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8011296:	2303      	movs	r3, #3
 8011298:	e018      	b.n	80112cc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	691b      	ldr	r3, [r3, #16]
 801129e:	2b00      	cmp	r3, #0
 80112a0:	daf2      	bge.n	8011288 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80112a2:	2300      	movs	r3, #0
 80112a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	2210      	movs	r2, #16
 80112aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80112ac:	68fb      	ldr	r3, [r7, #12]
 80112ae:	3301      	adds	r3, #1
 80112b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80112b2:	68fb      	ldr	r3, [r7, #12]
 80112b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80112b8:	d901      	bls.n	80112be <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80112ba:	2303      	movs	r3, #3
 80112bc:	e006      	b.n	80112cc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	691b      	ldr	r3, [r3, #16]
 80112c2:	f003 0310 	and.w	r3, r3, #16
 80112c6:	2b10      	cmp	r3, #16
 80112c8:	d0f0      	beq.n	80112ac <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80112ca:	2300      	movs	r3, #0
}
 80112cc:	4618      	mov	r0, r3
 80112ce:	3714      	adds	r7, #20
 80112d0:	46bd      	mov	sp, r7
 80112d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112d6:	4770      	bx	lr

080112d8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80112d8:	b480      	push	{r7}
 80112da:	b08b      	sub	sp, #44	@ 0x2c
 80112dc:	af00      	add	r7, sp, #0
 80112de:	60f8      	str	r0, [r7, #12]
 80112e0:	60b9      	str	r1, [r7, #8]
 80112e2:	4613      	mov	r3, r2
 80112e4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80112e6:	68fb      	ldr	r3, [r7, #12]
 80112e8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80112ea:	68bb      	ldr	r3, [r7, #8]
 80112ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80112ee:	88fb      	ldrh	r3, [r7, #6]
 80112f0:	089b      	lsrs	r3, r3, #2
 80112f2:	b29b      	uxth	r3, r3
 80112f4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80112f6:	88fb      	ldrh	r3, [r7, #6]
 80112f8:	f003 0303 	and.w	r3, r3, #3
 80112fc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80112fe:	2300      	movs	r3, #0
 8011300:	623b      	str	r3, [r7, #32]
 8011302:	e014      	b.n	801132e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8011304:	69bb      	ldr	r3, [r7, #24]
 8011306:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801130a:	681a      	ldr	r2, [r3, #0]
 801130c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801130e:	601a      	str	r2, [r3, #0]
    pDest++;
 8011310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011312:	3301      	adds	r3, #1
 8011314:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011318:	3301      	adds	r3, #1
 801131a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801131c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801131e:	3301      	adds	r3, #1
 8011320:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011324:	3301      	adds	r3, #1
 8011326:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8011328:	6a3b      	ldr	r3, [r7, #32]
 801132a:	3301      	adds	r3, #1
 801132c:	623b      	str	r3, [r7, #32]
 801132e:	6a3a      	ldr	r2, [r7, #32]
 8011330:	697b      	ldr	r3, [r7, #20]
 8011332:	429a      	cmp	r2, r3
 8011334:	d3e6      	bcc.n	8011304 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8011336:	8bfb      	ldrh	r3, [r7, #30]
 8011338:	2b00      	cmp	r3, #0
 801133a:	d01e      	beq.n	801137a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801133c:	2300      	movs	r3, #0
 801133e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011340:	69bb      	ldr	r3, [r7, #24]
 8011342:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011346:	461a      	mov	r2, r3
 8011348:	f107 0310 	add.w	r3, r7, #16
 801134c:	6812      	ldr	r2, [r2, #0]
 801134e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8011350:	693a      	ldr	r2, [r7, #16]
 8011352:	6a3b      	ldr	r3, [r7, #32]
 8011354:	b2db      	uxtb	r3, r3
 8011356:	00db      	lsls	r3, r3, #3
 8011358:	fa22 f303 	lsr.w	r3, r2, r3
 801135c:	b2da      	uxtb	r2, r3
 801135e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011360:	701a      	strb	r2, [r3, #0]
      i++;
 8011362:	6a3b      	ldr	r3, [r7, #32]
 8011364:	3301      	adds	r3, #1
 8011366:	623b      	str	r3, [r7, #32]
      pDest++;
 8011368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801136a:	3301      	adds	r3, #1
 801136c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801136e:	8bfb      	ldrh	r3, [r7, #30]
 8011370:	3b01      	subs	r3, #1
 8011372:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8011374:	8bfb      	ldrh	r3, [r7, #30]
 8011376:	2b00      	cmp	r3, #0
 8011378:	d1ea      	bne.n	8011350 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801137a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801137c:	4618      	mov	r0, r3
 801137e:	372c      	adds	r7, #44	@ 0x2c
 8011380:	46bd      	mov	sp, r7
 8011382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011386:	4770      	bx	lr

08011388 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8011388:	b480      	push	{r7}
 801138a:	b085      	sub	sp, #20
 801138c:	af00      	add	r7, sp, #0
 801138e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	695b      	ldr	r3, [r3, #20]
 8011394:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	699b      	ldr	r3, [r3, #24]
 801139a:	68fa      	ldr	r2, [r7, #12]
 801139c:	4013      	ands	r3, r2
 801139e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80113a0:	68fb      	ldr	r3, [r7, #12]
}
 80113a2:	4618      	mov	r0, r3
 80113a4:	3714      	adds	r7, #20
 80113a6:	46bd      	mov	sp, r7
 80113a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ac:	4770      	bx	lr

080113ae <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80113ae:	b480      	push	{r7}
 80113b0:	b085      	sub	sp, #20
 80113b2:	af00      	add	r7, sp, #0
 80113b4:	6078      	str	r0, [r7, #4]
 80113b6:	460b      	mov	r3, r1
 80113b8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80113be:	78fb      	ldrb	r3, [r7, #3]
 80113c0:	015a      	lsls	r2, r3, #5
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	4413      	add	r3, r2
 80113c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80113ca:	689b      	ldr	r3, [r3, #8]
 80113cc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80113ce:	78fb      	ldrb	r3, [r7, #3]
 80113d0:	015a      	lsls	r2, r3, #5
 80113d2:	68fb      	ldr	r3, [r7, #12]
 80113d4:	4413      	add	r3, r2
 80113d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80113da:	68db      	ldr	r3, [r3, #12]
 80113dc:	68ba      	ldr	r2, [r7, #8]
 80113de:	4013      	ands	r3, r2
 80113e0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80113e2:	68bb      	ldr	r3, [r7, #8]
}
 80113e4:	4618      	mov	r0, r3
 80113e6:	3714      	adds	r7, #20
 80113e8:	46bd      	mov	sp, r7
 80113ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ee:	4770      	bx	lr

080113f0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80113f0:	b480      	push	{r7}
 80113f2:	b083      	sub	sp, #12
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	695b      	ldr	r3, [r3, #20]
 80113fc:	f003 0301 	and.w	r3, r3, #1
}
 8011400:	4618      	mov	r0, r3
 8011402:	370c      	adds	r7, #12
 8011404:	46bd      	mov	sp, r7
 8011406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801140a:	4770      	bx	lr

0801140c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 801140c:	b480      	push	{r7}
 801140e:	b085      	sub	sp, #20
 8011410:	af00      	add	r7, sp, #0
 8011412:	6078      	str	r0, [r7, #4]
 8011414:	460b      	mov	r3, r1
 8011416:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 801141c:	68fb      	ldr	r3, [r7, #12]
 801141e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	68fa      	ldr	r2, [r7, #12]
 8011426:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801142a:	f023 0303 	bic.w	r3, r3, #3
 801142e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8011430:	68fb      	ldr	r3, [r7, #12]
 8011432:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011436:	681a      	ldr	r2, [r3, #0]
 8011438:	78fb      	ldrb	r3, [r7, #3]
 801143a:	f003 0303 	and.w	r3, r3, #3
 801143e:	68f9      	ldr	r1, [r7, #12]
 8011440:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8011444:	4313      	orrs	r3, r2
 8011446:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8011448:	78fb      	ldrb	r3, [r7, #3]
 801144a:	2b01      	cmp	r3, #1
 801144c:	d107      	bne.n	801145e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 801144e:	68fb      	ldr	r3, [r7, #12]
 8011450:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011454:	461a      	mov	r2, r3
 8011456:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 801145a:	6053      	str	r3, [r2, #4]
 801145c:	e00c      	b.n	8011478 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 801145e:	78fb      	ldrb	r3, [r7, #3]
 8011460:	2b02      	cmp	r3, #2
 8011462:	d107      	bne.n	8011474 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801146a:	461a      	mov	r2, r3
 801146c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8011470:	6053      	str	r3, [r2, #4]
 8011472:	e001      	b.n	8011478 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8011474:	2301      	movs	r3, #1
 8011476:	e000      	b.n	801147a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8011478:	2300      	movs	r3, #0
}
 801147a:	4618      	mov	r0, r3
 801147c:	3714      	adds	r7, #20
 801147e:	46bd      	mov	sp, r7
 8011480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011484:	4770      	bx	lr

08011486 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8011486:	b480      	push	{r7}
 8011488:	b085      	sub	sp, #20
 801148a:	af00      	add	r7, sp, #0
 801148c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011498:	695b      	ldr	r3, [r3, #20]
 801149a:	b29b      	uxth	r3, r3
}
 801149c:	4618      	mov	r0, r3
 801149e:	3714      	adds	r7, #20
 80114a0:	46bd      	mov	sp, r7
 80114a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114a6:	4770      	bx	lr

080114a8 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80114a8:	b480      	push	{r7}
 80114aa:	b089      	sub	sp, #36	@ 0x24
 80114ac:	af00      	add	r7, sp, #0
 80114ae:	6078      	str	r0, [r7, #4]
 80114b0:	460b      	mov	r3, r1
 80114b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80114b8:	78fb      	ldrb	r3, [r7, #3]
 80114ba:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80114bc:	2300      	movs	r3, #0
 80114be:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80114c0:	69bb      	ldr	r3, [r7, #24]
 80114c2:	015a      	lsls	r2, r3, #5
 80114c4:	69fb      	ldr	r3, [r7, #28]
 80114c6:	4413      	add	r3, r2
 80114c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	0c9b      	lsrs	r3, r3, #18
 80114d0:	f003 0303 	and.w	r3, r3, #3
 80114d4:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80114d6:	69bb      	ldr	r3, [r7, #24]
 80114d8:	015a      	lsls	r2, r3, #5
 80114da:	69fb      	ldr	r3, [r7, #28]
 80114dc:	4413      	add	r3, r2
 80114de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	0fdb      	lsrs	r3, r3, #31
 80114e6:	f003 0301 	and.w	r3, r3, #1
 80114ea:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80114ec:	69bb      	ldr	r3, [r7, #24]
 80114ee:	015a      	lsls	r2, r3, #5
 80114f0:	69fb      	ldr	r3, [r7, #28]
 80114f2:	4413      	add	r3, r2
 80114f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80114f8:	685b      	ldr	r3, [r3, #4]
 80114fa:	0fdb      	lsrs	r3, r3, #31
 80114fc:	f003 0301 	and.w	r3, r3, #1
 8011500:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	689b      	ldr	r3, [r3, #8]
 8011506:	f003 0320 	and.w	r3, r3, #32
 801150a:	2b20      	cmp	r3, #32
 801150c:	d10d      	bne.n	801152a <USB_HC_Halt+0x82>
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	2b00      	cmp	r3, #0
 8011512:	d10a      	bne.n	801152a <USB_HC_Halt+0x82>
 8011514:	693b      	ldr	r3, [r7, #16]
 8011516:	2b00      	cmp	r3, #0
 8011518:	d005      	beq.n	8011526 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 801151a:	697b      	ldr	r3, [r7, #20]
 801151c:	2b01      	cmp	r3, #1
 801151e:	d002      	beq.n	8011526 <USB_HC_Halt+0x7e>
 8011520:	697b      	ldr	r3, [r7, #20]
 8011522:	2b03      	cmp	r3, #3
 8011524:	d101      	bne.n	801152a <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8011526:	2300      	movs	r3, #0
 8011528:	e0d8      	b.n	80116dc <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 801152a:	697b      	ldr	r3, [r7, #20]
 801152c:	2b00      	cmp	r3, #0
 801152e:	d002      	beq.n	8011536 <USB_HC_Halt+0x8e>
 8011530:	697b      	ldr	r3, [r7, #20]
 8011532:	2b02      	cmp	r3, #2
 8011534:	d173      	bne.n	801161e <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8011536:	69bb      	ldr	r3, [r7, #24]
 8011538:	015a      	lsls	r2, r3, #5
 801153a:	69fb      	ldr	r3, [r7, #28]
 801153c:	4413      	add	r3, r2
 801153e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011542:	681b      	ldr	r3, [r3, #0]
 8011544:	69ba      	ldr	r2, [r7, #24]
 8011546:	0151      	lsls	r1, r2, #5
 8011548:	69fa      	ldr	r2, [r7, #28]
 801154a:	440a      	add	r2, r1
 801154c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011550:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011554:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	689b      	ldr	r3, [r3, #8]
 801155a:	f003 0320 	and.w	r3, r3, #32
 801155e:	2b00      	cmp	r3, #0
 8011560:	d14a      	bne.n	80115f8 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011566:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801156a:	2b00      	cmp	r3, #0
 801156c:	d133      	bne.n	80115d6 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 801156e:	69bb      	ldr	r3, [r7, #24]
 8011570:	015a      	lsls	r2, r3, #5
 8011572:	69fb      	ldr	r3, [r7, #28]
 8011574:	4413      	add	r3, r2
 8011576:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801157a:	681b      	ldr	r3, [r3, #0]
 801157c:	69ba      	ldr	r2, [r7, #24]
 801157e:	0151      	lsls	r1, r2, #5
 8011580:	69fa      	ldr	r2, [r7, #28]
 8011582:	440a      	add	r2, r1
 8011584:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011588:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801158c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801158e:	69bb      	ldr	r3, [r7, #24]
 8011590:	015a      	lsls	r2, r3, #5
 8011592:	69fb      	ldr	r3, [r7, #28]
 8011594:	4413      	add	r3, r2
 8011596:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	69ba      	ldr	r2, [r7, #24]
 801159e:	0151      	lsls	r1, r2, #5
 80115a0:	69fa      	ldr	r2, [r7, #28]
 80115a2:	440a      	add	r2, r1
 80115a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80115a8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80115ac:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80115ae:	68bb      	ldr	r3, [r7, #8]
 80115b0:	3301      	adds	r3, #1
 80115b2:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80115b4:	68bb      	ldr	r3, [r7, #8]
 80115b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80115ba:	d82e      	bhi.n	801161a <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80115bc:	69bb      	ldr	r3, [r7, #24]
 80115be:	015a      	lsls	r2, r3, #5
 80115c0:	69fb      	ldr	r3, [r7, #28]
 80115c2:	4413      	add	r3, r2
 80115c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80115c8:	681b      	ldr	r3, [r3, #0]
 80115ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80115ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80115d2:	d0ec      	beq.n	80115ae <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80115d4:	e081      	b.n	80116da <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80115d6:	69bb      	ldr	r3, [r7, #24]
 80115d8:	015a      	lsls	r2, r3, #5
 80115da:	69fb      	ldr	r3, [r7, #28]
 80115dc:	4413      	add	r3, r2
 80115de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80115e2:	681b      	ldr	r3, [r3, #0]
 80115e4:	69ba      	ldr	r2, [r7, #24]
 80115e6:	0151      	lsls	r1, r2, #5
 80115e8:	69fa      	ldr	r2, [r7, #28]
 80115ea:	440a      	add	r2, r1
 80115ec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80115f0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80115f4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80115f6:	e070      	b.n	80116da <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80115f8:	69bb      	ldr	r3, [r7, #24]
 80115fa:	015a      	lsls	r2, r3, #5
 80115fc:	69fb      	ldr	r3, [r7, #28]
 80115fe:	4413      	add	r3, r2
 8011600:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	69ba      	ldr	r2, [r7, #24]
 8011608:	0151      	lsls	r1, r2, #5
 801160a:	69fa      	ldr	r2, [r7, #28]
 801160c:	440a      	add	r2, r1
 801160e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011612:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011616:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011618:	e05f      	b.n	80116da <USB_HC_Halt+0x232>
            break;
 801161a:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801161c:	e05d      	b.n	80116da <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 801161e:	69bb      	ldr	r3, [r7, #24]
 8011620:	015a      	lsls	r2, r3, #5
 8011622:	69fb      	ldr	r3, [r7, #28]
 8011624:	4413      	add	r3, r2
 8011626:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801162a:	681b      	ldr	r3, [r3, #0]
 801162c:	69ba      	ldr	r2, [r7, #24]
 801162e:	0151      	lsls	r1, r2, #5
 8011630:	69fa      	ldr	r2, [r7, #28]
 8011632:	440a      	add	r2, r1
 8011634:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011638:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801163c:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 801163e:	69fb      	ldr	r3, [r7, #28]
 8011640:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011644:	691b      	ldr	r3, [r3, #16]
 8011646:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801164a:	2b00      	cmp	r3, #0
 801164c:	d133      	bne.n	80116b6 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 801164e:	69bb      	ldr	r3, [r7, #24]
 8011650:	015a      	lsls	r2, r3, #5
 8011652:	69fb      	ldr	r3, [r7, #28]
 8011654:	4413      	add	r3, r2
 8011656:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801165a:	681b      	ldr	r3, [r3, #0]
 801165c:	69ba      	ldr	r2, [r7, #24]
 801165e:	0151      	lsls	r1, r2, #5
 8011660:	69fa      	ldr	r2, [r7, #28]
 8011662:	440a      	add	r2, r1
 8011664:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011668:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801166c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801166e:	69bb      	ldr	r3, [r7, #24]
 8011670:	015a      	lsls	r2, r3, #5
 8011672:	69fb      	ldr	r3, [r7, #28]
 8011674:	4413      	add	r3, r2
 8011676:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801167a:	681b      	ldr	r3, [r3, #0]
 801167c:	69ba      	ldr	r2, [r7, #24]
 801167e:	0151      	lsls	r1, r2, #5
 8011680:	69fa      	ldr	r2, [r7, #28]
 8011682:	440a      	add	r2, r1
 8011684:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011688:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801168c:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 801168e:	68bb      	ldr	r3, [r7, #8]
 8011690:	3301      	adds	r3, #1
 8011692:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8011694:	68bb      	ldr	r3, [r7, #8]
 8011696:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801169a:	d81d      	bhi.n	80116d8 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 801169c:	69bb      	ldr	r3, [r7, #24]
 801169e:	015a      	lsls	r2, r3, #5
 80116a0:	69fb      	ldr	r3, [r7, #28]
 80116a2:	4413      	add	r3, r2
 80116a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80116a8:	681b      	ldr	r3, [r3, #0]
 80116aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80116ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80116b2:	d0ec      	beq.n	801168e <USB_HC_Halt+0x1e6>
 80116b4:	e011      	b.n	80116da <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80116b6:	69bb      	ldr	r3, [r7, #24]
 80116b8:	015a      	lsls	r2, r3, #5
 80116ba:	69fb      	ldr	r3, [r7, #28]
 80116bc:	4413      	add	r3, r2
 80116be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	69ba      	ldr	r2, [r7, #24]
 80116c6:	0151      	lsls	r1, r2, #5
 80116c8:	69fa      	ldr	r2, [r7, #28]
 80116ca:	440a      	add	r2, r1
 80116cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80116d0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80116d4:	6013      	str	r3, [r2, #0]
 80116d6:	e000      	b.n	80116da <USB_HC_Halt+0x232>
          break;
 80116d8:	bf00      	nop
    }
  }

  return HAL_OK;
 80116da:	2300      	movs	r3, #0
}
 80116dc:	4618      	mov	r0, r3
 80116de:	3724      	adds	r7, #36	@ 0x24
 80116e0:	46bd      	mov	sp, r7
 80116e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116e6:	4770      	bx	lr

080116e8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80116e8:	b580      	push	{r7, lr}
 80116ea:	b088      	sub	sp, #32
 80116ec:	af00      	add	r7, sp, #0
 80116ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80116f0:	2300      	movs	r3, #0
 80116f2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80116f8:	2300      	movs	r3, #0
 80116fa:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80116fc:	6878      	ldr	r0, [r7, #4]
 80116fe:	f7ff fd7a 	bl	80111f6 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8011702:	2110      	movs	r1, #16
 8011704:	6878      	ldr	r0, [r7, #4]
 8011706:	f7ff fd87 	bl	8011218 <USB_FlushTxFifo>
 801170a:	4603      	mov	r3, r0
 801170c:	2b00      	cmp	r3, #0
 801170e:	d001      	beq.n	8011714 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8011710:	2301      	movs	r3, #1
 8011712:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8011714:	6878      	ldr	r0, [r7, #4]
 8011716:	f7ff fdb1 	bl	801127c <USB_FlushRxFifo>
 801171a:	4603      	mov	r3, r0
 801171c:	2b00      	cmp	r3, #0
 801171e:	d001      	beq.n	8011724 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8011720:	2301      	movs	r3, #1
 8011722:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8011724:	2300      	movs	r3, #0
 8011726:	61bb      	str	r3, [r7, #24]
 8011728:	e01f      	b.n	801176a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 801172a:	69bb      	ldr	r3, [r7, #24]
 801172c:	015a      	lsls	r2, r3, #5
 801172e:	697b      	ldr	r3, [r7, #20]
 8011730:	4413      	add	r3, r2
 8011732:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 801173a:	693b      	ldr	r3, [r7, #16]
 801173c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011740:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8011742:	693b      	ldr	r3, [r7, #16]
 8011744:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011748:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 801174a:	693b      	ldr	r3, [r7, #16]
 801174c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8011750:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8011752:	69bb      	ldr	r3, [r7, #24]
 8011754:	015a      	lsls	r2, r3, #5
 8011756:	697b      	ldr	r3, [r7, #20]
 8011758:	4413      	add	r3, r2
 801175a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801175e:	461a      	mov	r2, r3
 8011760:	693b      	ldr	r3, [r7, #16]
 8011762:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8011764:	69bb      	ldr	r3, [r7, #24]
 8011766:	3301      	adds	r3, #1
 8011768:	61bb      	str	r3, [r7, #24]
 801176a:	69bb      	ldr	r3, [r7, #24]
 801176c:	2b0f      	cmp	r3, #15
 801176e:	d9dc      	bls.n	801172a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8011770:	2300      	movs	r3, #0
 8011772:	61bb      	str	r3, [r7, #24]
 8011774:	e034      	b.n	80117e0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8011776:	69bb      	ldr	r3, [r7, #24]
 8011778:	015a      	lsls	r2, r3, #5
 801177a:	697b      	ldr	r3, [r7, #20]
 801177c:	4413      	add	r3, r2
 801177e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011782:	681b      	ldr	r3, [r3, #0]
 8011784:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8011786:	693b      	ldr	r3, [r7, #16]
 8011788:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801178c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 801178e:	693b      	ldr	r3, [r7, #16]
 8011790:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011794:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8011796:	693b      	ldr	r3, [r7, #16]
 8011798:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801179c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 801179e:	69bb      	ldr	r3, [r7, #24]
 80117a0:	015a      	lsls	r2, r3, #5
 80117a2:	697b      	ldr	r3, [r7, #20]
 80117a4:	4413      	add	r3, r2
 80117a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80117aa:	461a      	mov	r2, r3
 80117ac:	693b      	ldr	r3, [r7, #16]
 80117ae:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80117b0:	68fb      	ldr	r3, [r7, #12]
 80117b2:	3301      	adds	r3, #1
 80117b4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80117b6:	68fb      	ldr	r3, [r7, #12]
 80117b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80117bc:	d80c      	bhi.n	80117d8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80117be:	69bb      	ldr	r3, [r7, #24]
 80117c0:	015a      	lsls	r2, r3, #5
 80117c2:	697b      	ldr	r3, [r7, #20]
 80117c4:	4413      	add	r3, r2
 80117c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80117d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80117d4:	d0ec      	beq.n	80117b0 <USB_StopHost+0xc8>
 80117d6:	e000      	b.n	80117da <USB_StopHost+0xf2>
        break;
 80117d8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80117da:	69bb      	ldr	r3, [r7, #24]
 80117dc:	3301      	adds	r3, #1
 80117de:	61bb      	str	r3, [r7, #24]
 80117e0:	69bb      	ldr	r3, [r7, #24]
 80117e2:	2b0f      	cmp	r3, #15
 80117e4:	d9c7      	bls.n	8011776 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80117e6:	697b      	ldr	r3, [r7, #20]
 80117e8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80117ec:	461a      	mov	r2, r3
 80117ee:	f04f 33ff 	mov.w	r3, #4294967295
 80117f2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	f04f 32ff 	mov.w	r2, #4294967295
 80117fa:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80117fc:	6878      	ldr	r0, [r7, #4]
 80117fe:	f7ff fce9 	bl	80111d4 <USB_EnableGlobalInt>

  return ret;
 8011802:	7ffb      	ldrb	r3, [r7, #31]
}
 8011804:	4618      	mov	r0, r3
 8011806:	3720      	adds	r7, #32
 8011808:	46bd      	mov	sp, r7
 801180a:	bd80      	pop	{r7, pc}

0801180c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 801180c:	b580      	push	{r7, lr}
 801180e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8011810:	4904      	ldr	r1, [pc, #16]	@ (8011824 <MX_FATFS_Init+0x18>)
 8011812:	4805      	ldr	r0, [pc, #20]	@ (8011828 <MX_FATFS_Init+0x1c>)
 8011814:	f003 f91e 	bl	8014a54 <FATFS_LinkDriver>
 8011818:	4603      	mov	r3, r0
 801181a:	461a      	mov	r2, r3
 801181c:	4b03      	ldr	r3, [pc, #12]	@ (801182c <MX_FATFS_Init+0x20>)
 801181e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8011820:	bf00      	nop
 8011822:	bd80      	pop	{r7, pc}
 8011824:	20002690 	.word	0x20002690
 8011828:	0801bb2c 	.word	0x0801bb2c
 801182c:	2000268c 	.word	0x2000268c

08011830 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8011830:	b480      	push	{r7}
 8011832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8011834:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8011836:	4618      	mov	r0, r3
 8011838:	46bd      	mov	sp, r7
 801183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801183e:	4770      	bx	lr

08011840 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8011840:	b580      	push	{r7, lr}
 8011842:	b082      	sub	sp, #8
 8011844:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8011846:	2300      	movs	r3, #0
 8011848:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 801184a:	f000 f879 	bl	8011940 <BSP_SD_IsDetected>
 801184e:	4603      	mov	r3, r0
 8011850:	2b01      	cmp	r3, #1
 8011852:	d001      	beq.n	8011858 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8011854:	2302      	movs	r3, #2
 8011856:	e012      	b.n	801187e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8011858:	480b      	ldr	r0, [pc, #44]	@ (8011888 <BSP_SD_Init+0x48>)
 801185a:	f7fa feed 	bl	800c638 <HAL_SD_Init>
 801185e:	4603      	mov	r3, r0
 8011860:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8011862:	79fb      	ldrb	r3, [r7, #7]
 8011864:	2b00      	cmp	r3, #0
 8011866:	d109      	bne.n	801187c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8011868:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801186c:	4806      	ldr	r0, [pc, #24]	@ (8011888 <BSP_SD_Init+0x48>)
 801186e:	f7fb fcc7 	bl	800d200 <HAL_SD_ConfigWideBusOperation>
 8011872:	4603      	mov	r3, r0
 8011874:	2b00      	cmp	r3, #0
 8011876:	d001      	beq.n	801187c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8011878:	2301      	movs	r3, #1
 801187a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 801187c:	79fb      	ldrb	r3, [r7, #7]
}
 801187e:	4618      	mov	r0, r3
 8011880:	3708      	adds	r7, #8
 8011882:	46bd      	mov	sp, r7
 8011884:	bd80      	pop	{r7, pc}
 8011886:	bf00      	nop
 8011888:	20001d50 	.word	0x20001d50

0801188c <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 801188c:	b580      	push	{r7, lr}
 801188e:	b088      	sub	sp, #32
 8011890:	af02      	add	r7, sp, #8
 8011892:	60f8      	str	r0, [r7, #12]
 8011894:	60b9      	str	r1, [r7, #8]
 8011896:	607a      	str	r2, [r7, #4]
 8011898:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 801189a:	2300      	movs	r3, #0
 801189c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 801189e:	683b      	ldr	r3, [r7, #0]
 80118a0:	9300      	str	r3, [sp, #0]
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	68ba      	ldr	r2, [r7, #8]
 80118a6:	68f9      	ldr	r1, [r7, #12]
 80118a8:	4806      	ldr	r0, [pc, #24]	@ (80118c4 <BSP_SD_ReadBlocks+0x38>)
 80118aa:	f7fa ff75 	bl	800c798 <HAL_SD_ReadBlocks>
 80118ae:	4603      	mov	r3, r0
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d001      	beq.n	80118b8 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80118b4:	2301      	movs	r3, #1
 80118b6:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80118b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80118ba:	4618      	mov	r0, r3
 80118bc:	3718      	adds	r7, #24
 80118be:	46bd      	mov	sp, r7
 80118c0:	bd80      	pop	{r7, pc}
 80118c2:	bf00      	nop
 80118c4:	20001d50 	.word	0x20001d50

080118c8 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80118c8:	b580      	push	{r7, lr}
 80118ca:	b088      	sub	sp, #32
 80118cc:	af02      	add	r7, sp, #8
 80118ce:	60f8      	str	r0, [r7, #12]
 80118d0:	60b9      	str	r1, [r7, #8]
 80118d2:	607a      	str	r2, [r7, #4]
 80118d4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80118d6:	2300      	movs	r3, #0
 80118d8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 80118da:	683b      	ldr	r3, [r7, #0]
 80118dc:	9300      	str	r3, [sp, #0]
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	68ba      	ldr	r2, [r7, #8]
 80118e2:	68f9      	ldr	r1, [r7, #12]
 80118e4:	4806      	ldr	r0, [pc, #24]	@ (8011900 <BSP_SD_WriteBlocks+0x38>)
 80118e6:	f7fb f935 	bl	800cb54 <HAL_SD_WriteBlocks>
 80118ea:	4603      	mov	r3, r0
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d001      	beq.n	80118f4 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80118f0:	2301      	movs	r3, #1
 80118f2:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80118f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80118f6:	4618      	mov	r0, r3
 80118f8:	3718      	adds	r7, #24
 80118fa:	46bd      	mov	sp, r7
 80118fc:	bd80      	pop	{r7, pc}
 80118fe:	bf00      	nop
 8011900:	20001d50 	.word	0x20001d50

08011904 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8011904:	b580      	push	{r7, lr}
 8011906:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8011908:	4805      	ldr	r0, [pc, #20]	@ (8011920 <BSP_SD_GetCardState+0x1c>)
 801190a:	f7fb fd13 	bl	800d334 <HAL_SD_GetCardState>
 801190e:	4603      	mov	r3, r0
 8011910:	2b04      	cmp	r3, #4
 8011912:	bf14      	ite	ne
 8011914:	2301      	movne	r3, #1
 8011916:	2300      	moveq	r3, #0
 8011918:	b2db      	uxtb	r3, r3
}
 801191a:	4618      	mov	r0, r3
 801191c:	bd80      	pop	{r7, pc}
 801191e:	bf00      	nop
 8011920:	20001d50 	.word	0x20001d50

08011924 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8011924:	b580      	push	{r7, lr}
 8011926:	b082      	sub	sp, #8
 8011928:	af00      	add	r7, sp, #0
 801192a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 801192c:	6879      	ldr	r1, [r7, #4]
 801192e:	4803      	ldr	r0, [pc, #12]	@ (801193c <BSP_SD_GetCardInfo+0x18>)
 8011930:	f7fb fc3a 	bl	800d1a8 <HAL_SD_GetCardInfo>
}
 8011934:	bf00      	nop
 8011936:	3708      	adds	r7, #8
 8011938:	46bd      	mov	sp, r7
 801193a:	bd80      	pop	{r7, pc}
 801193c:	20001d50 	.word	0x20001d50

08011940 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b082      	sub	sp, #8
 8011944:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8011946:	2301      	movs	r3, #1
 8011948:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 801194a:	f000 f80b 	bl	8011964 <BSP_PlatformIsDetected>
 801194e:	4603      	mov	r3, r0
 8011950:	2b00      	cmp	r3, #0
 8011952:	d101      	bne.n	8011958 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8011954:	2300      	movs	r3, #0
 8011956:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8011958:	79fb      	ldrb	r3, [r7, #7]
 801195a:	b2db      	uxtb	r3, r3
}
 801195c:	4618      	mov	r0, r3
 801195e:	3708      	adds	r7, #8
 8011960:	46bd      	mov	sp, r7
 8011962:	bd80      	pop	{r7, pc}

08011964 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8011964:	b580      	push	{r7, lr}
 8011966:	b082      	sub	sp, #8
 8011968:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 801196a:	2301      	movs	r3, #1
 801196c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 801196e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8011972:	4806      	ldr	r0, [pc, #24]	@ (801198c <BSP_PlatformIsDetected+0x28>)
 8011974:	f7f6 fbac 	bl	80080d0 <HAL_GPIO_ReadPin>
 8011978:	4603      	mov	r3, r0
 801197a:	2b00      	cmp	r3, #0
 801197c:	d001      	beq.n	8011982 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 801197e:	2300      	movs	r3, #0
 8011980:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8011982:	79fb      	ldrb	r3, [r7, #7]
}
 8011984:	4618      	mov	r0, r3
 8011986:	3708      	adds	r7, #8
 8011988:	46bd      	mov	sp, r7
 801198a:	bd80      	pop	{r7, pc}
 801198c:	40020800 	.word	0x40020800

08011990 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8011990:	b480      	push	{r7}
 8011992:	b087      	sub	sp, #28
 8011994:	af00      	add	r7, sp, #0
 8011996:	6078      	str	r0, [r7, #4]
 8011998:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 801199a:	683b      	ldr	r3, [r7, #0]
 801199c:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80119a2:	2320      	movs	r3, #32
 80119a4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80119a6:	f3bf 8f4f 	dsb	sy
}
 80119aa:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80119ac:	e00b      	b.n	80119c6 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 80119ae:	4a0d      	ldr	r2, [pc, #52]	@ (80119e4 <SCB_InvalidateDCache_by_Addr+0x54>)
 80119b0:	693b      	ldr	r3, [r7, #16]
 80119b2:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 80119b6:	68fb      	ldr	r3, [r7, #12]
 80119b8:	693a      	ldr	r2, [r7, #16]
 80119ba:	4413      	add	r3, r2
 80119bc:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 80119be:	697a      	ldr	r2, [r7, #20]
 80119c0:	68fb      	ldr	r3, [r7, #12]
 80119c2:	1ad3      	subs	r3, r2, r3
 80119c4:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 80119c6:	697b      	ldr	r3, [r7, #20]
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	dcf0      	bgt.n	80119ae <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 80119cc:	f3bf 8f4f 	dsb	sy
}
 80119d0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80119d2:	f3bf 8f6f 	isb	sy
}
 80119d6:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 80119d8:	bf00      	nop
 80119da:	371c      	adds	r7, #28
 80119dc:	46bd      	mov	sp, r7
 80119de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119e2:	4770      	bx	lr
 80119e4:	e000ed00 	.word	0xe000ed00

080119e8 <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 80119e8:	b480      	push	{r7}
 80119ea:	b087      	sub	sp, #28
 80119ec:	af00      	add	r7, sp, #0
 80119ee:	6078      	str	r0, [r7, #4]
 80119f0:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 80119f2:	683b      	ldr	r3, [r7, #0]
 80119f4:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80119fa:	2320      	movs	r3, #32
 80119fc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80119fe:	f3bf 8f4f 	dsb	sy
}
 8011a02:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8011a04:	e00b      	b.n	8011a1e <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 8011a06:	4a0d      	ldr	r2, [pc, #52]	@ (8011a3c <SCB_CleanDCache_by_Addr+0x54>)
 8011a08:	693b      	ldr	r3, [r7, #16]
 8011a0a:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 8011a0e:	68fb      	ldr	r3, [r7, #12]
 8011a10:	693a      	ldr	r2, [r7, #16]
 8011a12:	4413      	add	r3, r2
 8011a14:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8011a16:	697a      	ldr	r2, [r7, #20]
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	1ad3      	subs	r3, r2, r3
 8011a1c:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8011a1e:	697b      	ldr	r3, [r7, #20]
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	dcf0      	bgt.n	8011a06 <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8011a24:	f3bf 8f4f 	dsb	sy
}
 8011a28:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8011a2a:	f3bf 8f6f 	isb	sy
}
 8011a2e:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8011a30:	bf00      	nop
 8011a32:	371c      	adds	r7, #28
 8011a34:	46bd      	mov	sp, r7
 8011a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a3a:	4770      	bx	lr
 8011a3c:	e000ed00 	.word	0xe000ed00

08011a40 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8011a40:	b580      	push	{r7, lr}
 8011a42:	b084      	sub	sp, #16
 8011a44:	af00      	add	r7, sp, #0
 8011a46:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8011a48:	f003 f850 	bl	8014aec <osKernelSysTick>
 8011a4c:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 8011a4e:	e006      	b.n	8011a5e <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011a50:	f7ff ff58 	bl	8011904 <BSP_SD_GetCardState>
 8011a54:	4603      	mov	r3, r0
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d101      	bne.n	8011a5e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8011a5a:	2300      	movs	r3, #0
 8011a5c:	e009      	b.n	8011a72 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 8011a5e:	f003 f845 	bl	8014aec <osKernelSysTick>
 8011a62:	4602      	mov	r2, r0
 8011a64:	68fb      	ldr	r3, [r7, #12]
 8011a66:	1ad3      	subs	r3, r2, r3
 8011a68:	687a      	ldr	r2, [r7, #4]
 8011a6a:	429a      	cmp	r2, r3
 8011a6c:	d8f0      	bhi.n	8011a50 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8011a6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011a72:	4618      	mov	r0, r3
 8011a74:	3710      	adds	r7, #16
 8011a76:	46bd      	mov	sp, r7
 8011a78:	bd80      	pop	{r7, pc}
	...

08011a7c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8011a7c:	b580      	push	{r7, lr}
 8011a7e:	b082      	sub	sp, #8
 8011a80:	af00      	add	r7, sp, #0
 8011a82:	4603      	mov	r3, r0
 8011a84:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8011a86:	4b0b      	ldr	r3, [pc, #44]	@ (8011ab4 <SD_CheckStatus+0x38>)
 8011a88:	2201      	movs	r2, #1
 8011a8a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011a8c:	f7ff ff3a 	bl	8011904 <BSP_SD_GetCardState>
 8011a90:	4603      	mov	r3, r0
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d107      	bne.n	8011aa6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8011a96:	4b07      	ldr	r3, [pc, #28]	@ (8011ab4 <SD_CheckStatus+0x38>)
 8011a98:	781b      	ldrb	r3, [r3, #0]
 8011a9a:	b2db      	uxtb	r3, r3
 8011a9c:	f023 0301 	bic.w	r3, r3, #1
 8011aa0:	b2da      	uxtb	r2, r3
 8011aa2:	4b04      	ldr	r3, [pc, #16]	@ (8011ab4 <SD_CheckStatus+0x38>)
 8011aa4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8011aa6:	4b03      	ldr	r3, [pc, #12]	@ (8011ab4 <SD_CheckStatus+0x38>)
 8011aa8:	781b      	ldrb	r3, [r3, #0]
 8011aaa:	b2db      	uxtb	r3, r3
}
 8011aac:	4618      	mov	r0, r3
 8011aae:	3708      	adds	r7, #8
 8011ab0:	46bd      	mov	sp, r7
 8011ab2:	bd80      	pop	{r7, pc}
 8011ab4:	20000071 	.word	0x20000071

08011ab8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8011ab8:	b590      	push	{r4, r7, lr}
 8011aba:	b087      	sub	sp, #28
 8011abc:	af00      	add	r7, sp, #0
 8011abe:	4603      	mov	r3, r0
 8011ac0:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8011ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8011b38 <SD_initialize+0x80>)
 8011ac4:	2201      	movs	r2, #1
 8011ac6:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8011ac8:	f003 f804 	bl	8014ad4 <osKernelRunning>
 8011acc:	4603      	mov	r3, r0
 8011ace:	2b00      	cmp	r3, #0
 8011ad0:	d02b      	beq.n	8011b2a <SD_initialize+0x72>
    {
      Stat = SD_CheckStatus(lun);
    }

#else
    Stat = SD_CheckStatus(lun);
 8011ad2:	79fb      	ldrb	r3, [r7, #7]
 8011ad4:	4618      	mov	r0, r3
 8011ad6:	f7ff ffd1 	bl	8011a7c <SD_CheckStatus>
 8011ada:	4603      	mov	r3, r0
 8011adc:	461a      	mov	r2, r3
 8011ade:	4b16      	ldr	r3, [pc, #88]	@ (8011b38 <SD_initialize+0x80>)
 8011ae0:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8011ae2:	4b15      	ldr	r3, [pc, #84]	@ (8011b38 <SD_initialize+0x80>)
 8011ae4:	781b      	ldrb	r3, [r3, #0]
 8011ae6:	b2db      	uxtb	r3, r3
 8011ae8:	2b01      	cmp	r3, #1
 8011aea:	d01e      	beq.n	8011b2a <SD_initialize+0x72>
    {
      if (SDQueueID == NULL)
 8011aec:	4b13      	ldr	r3, [pc, #76]	@ (8011b3c <SD_initialize+0x84>)
 8011aee:	681b      	ldr	r3, [r3, #0]
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	d10e      	bne.n	8011b12 <SD_initialize+0x5a>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8011af4:	4b12      	ldr	r3, [pc, #72]	@ (8011b40 <SD_initialize+0x88>)
 8011af6:	f107 0408 	add.w	r4, r7, #8
 8011afa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011afc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 8011b00:	f107 0308 	add.w	r3, r7, #8
 8011b04:	2100      	movs	r1, #0
 8011b06:	4618      	mov	r0, r3
 8011b08:	f003 f860 	bl	8014bcc <osMessageCreate>
 8011b0c:	4603      	mov	r3, r0
 8011b0e:	4a0b      	ldr	r2, [pc, #44]	@ (8011b3c <SD_initialize+0x84>)
 8011b10:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 8011b12:	4b0a      	ldr	r3, [pc, #40]	@ (8011b3c <SD_initialize+0x84>)
 8011b14:	681b      	ldr	r3, [r3, #0]
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d107      	bne.n	8011b2a <SD_initialize+0x72>
      {
        Stat |= STA_NOINIT;
 8011b1a:	4b07      	ldr	r3, [pc, #28]	@ (8011b38 <SD_initialize+0x80>)
 8011b1c:	781b      	ldrb	r3, [r3, #0]
 8011b1e:	b2db      	uxtb	r3, r3
 8011b20:	f043 0301 	orr.w	r3, r3, #1
 8011b24:	b2da      	uxtb	r2, r3
 8011b26:	4b04      	ldr	r3, [pc, #16]	@ (8011b38 <SD_initialize+0x80>)
 8011b28:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8011b2a:	4b03      	ldr	r3, [pc, #12]	@ (8011b38 <SD_initialize+0x80>)
 8011b2c:	781b      	ldrb	r3, [r3, #0]
 8011b2e:	b2db      	uxtb	r3, r3
}
 8011b30:	4618      	mov	r0, r3
 8011b32:	371c      	adds	r7, #28
 8011b34:	46bd      	mov	sp, r7
 8011b36:	bd90      	pop	{r4, r7, pc}
 8011b38:	20000071 	.word	0x20000071
 8011b3c:	20002ae0 	.word	0x20002ae0
 8011b40:	0801bab0 	.word	0x0801bab0

08011b44 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8011b44:	b580      	push	{r7, lr}
 8011b46:	b082      	sub	sp, #8
 8011b48:	af00      	add	r7, sp, #0
 8011b4a:	4603      	mov	r3, r0
 8011b4c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8011b4e:	79fb      	ldrb	r3, [r7, #7]
 8011b50:	4618      	mov	r0, r3
 8011b52:	f7ff ff93 	bl	8011a7c <SD_CheckStatus>
 8011b56:	4603      	mov	r3, r0
}
 8011b58:	4618      	mov	r0, r3
 8011b5a:	3708      	adds	r7, #8
 8011b5c:	46bd      	mov	sp, r7
 8011b5e:	bd80      	pop	{r7, pc}

08011b60 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8011b60:	b580      	push	{r7, lr}
 8011b62:	b08a      	sub	sp, #40	@ 0x28
 8011b64:	af00      	add	r7, sp, #0
 8011b66:	60b9      	str	r1, [r7, #8]
 8011b68:	607a      	str	r2, [r7, #4]
 8011b6a:	603b      	str	r3, [r7, #0]
 8011b6c:	4603      	mov	r3, r0
 8011b6e:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8011b70:	2301      	movs	r3, #1
 8011b72:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8011b76:	f247 5030 	movw	r0, #30000	@ 0x7530
 8011b7a:	f7ff ff61 	bl	8011a40 <SD_CheckStatusWithTimeout>
 8011b7e:	4603      	mov	r3, r0
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	da02      	bge.n	8011b8a <SD_read+0x2a>
  {
    return res;
 8011b84:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011b88:	e051      	b.n	8011c2e <SD_read+0xce>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 8011b8a:	68bb      	ldr	r3, [r7, #8]
 8011b8c:	f003 0303 	and.w	r3, r3, #3
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d111      	bne.n	8011bb8 <SD_read+0x58>
  {
#endif
    /* Use polling mode instead of DMA to avoid callback issues */
    ret = BSP_SD_ReadBlocks((uint32_t*)buff, (uint32_t)(sector), count, SD_TIMEOUT);
 8011b94:	f247 5330 	movw	r3, #30000	@ 0x7530
 8011b98:	683a      	ldr	r2, [r7, #0]
 8011b9a:	6879      	ldr	r1, [r7, #4]
 8011b9c:	68b8      	ldr	r0, [r7, #8]
 8011b9e:	f7ff fe75 	bl	801188c <BSP_SD_ReadBlocks>
 8011ba2:	4603      	mov	r3, r0
 8011ba4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (ret == MSD_OK) {
 8011ba8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d13c      	bne.n	8011c2a <SD_read+0xca>
      /* Polling mode - no need for message queue */
      res = RES_OK;
 8011bb0:	2300      	movs	r3, #0
 8011bb2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8011bb6:	e038      	b.n	8011c2a <SD_read+0xca>
    else
    {
      /* Slow path, fetch each sector a part and memcpy to destination buffer */
      int i;

      for (i = 0; i < count; i++)
 8011bb8:	2300      	movs	r3, #0
 8011bba:	623b      	str	r3, [r7, #32]
 8011bbc:	e024      	b.n	8011c08 <SD_read+0xa8>
      {
        ret = BSP_SD_ReadBlocks((uint32_t*)scratch, (uint32_t)sector++, 1, SD_TIMEOUT);
 8011bbe:	6879      	ldr	r1, [r7, #4]
 8011bc0:	1c4b      	adds	r3, r1, #1
 8011bc2:	607b      	str	r3, [r7, #4]
 8011bc4:	f247 5330 	movw	r3, #30000	@ 0x7530
 8011bc8:	2201      	movs	r2, #1
 8011bca:	481b      	ldr	r0, [pc, #108]	@ (8011c38 <SD_read+0xd8>)
 8011bcc:	f7ff fe5e 	bl	801188c <BSP_SD_ReadBlocks>
 8011bd0:	4603      	mov	r3, r0
 8011bd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (ret == MSD_OK )
 8011bd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d119      	bne.n	8011c12 <SD_read+0xb2>
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
          /*
          *
          * invalidate the scratch buffer before the next read to get the actual data instead of the cached one
          */
          SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
 8011bde:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8011be2:	4815      	ldr	r0, [pc, #84]	@ (8011c38 <SD_read+0xd8>)
 8011be4:	f7ff fed4 	bl	8011990 <SCB_InvalidateDCache_by_Addr>
#endif
          memcpy(buff, scratch, BLOCKSIZE);
 8011be8:	68bb      	ldr	r3, [r7, #8]
 8011bea:	4a13      	ldr	r2, [pc, #76]	@ (8011c38 <SD_read+0xd8>)
 8011bec:	4618      	mov	r0, r3
 8011bee:	4611      	mov	r1, r2
 8011bf0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011bf4:	461a      	mov	r2, r3
 8011bf6:	f005 fe8c 	bl	8017912 <memcpy>
          buff += BLOCKSIZE;
 8011bfa:	68bb      	ldr	r3, [r7, #8]
 8011bfc:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8011c00:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++)
 8011c02:	6a3b      	ldr	r3, [r7, #32]
 8011c04:	3301      	adds	r3, #1
 8011c06:	623b      	str	r3, [r7, #32]
 8011c08:	6a3b      	ldr	r3, [r7, #32]
 8011c0a:	683a      	ldr	r2, [r7, #0]
 8011c0c:	429a      	cmp	r2, r3
 8011c0e:	d8d6      	bhi.n	8011bbe <SD_read+0x5e>
 8011c10:	e000      	b.n	8011c14 <SD_read+0xb4>
        }
        else
        {
          break;
 8011c12:	bf00      	nop
        }
      }

      if ((i == count) && (ret == MSD_OK ))
 8011c14:	6a3b      	ldr	r3, [r7, #32]
 8011c16:	683a      	ldr	r2, [r7, #0]
 8011c18:	429a      	cmp	r2, r3
 8011c1a:	d106      	bne.n	8011c2a <SD_read+0xca>
 8011c1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011c20:	2b00      	cmp	r3, #0
 8011c22:	d102      	bne.n	8011c2a <SD_read+0xca>
        res = RES_OK;
 8011c24:	2300      	movs	r3, #0
 8011c26:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    }
#endif
  return res;
 8011c2a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
}
 8011c2e:	4618      	mov	r0, r3
 8011c30:	3728      	adds	r7, #40	@ 0x28
 8011c32:	46bd      	mov	sp, r7
 8011c34:	bd80      	pop	{r7, pc}
 8011c36:	bf00      	nop
 8011c38:	200028e0 	.word	0x200028e0

08011c3c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8011c3c:	b580      	push	{r7, lr}
 8011c3e:	b08c      	sub	sp, #48	@ 0x30
 8011c40:	af00      	add	r7, sp, #0
 8011c42:	60b9      	str	r1, [r7, #8]
 8011c44:	607a      	str	r2, [r7, #4]
 8011c46:	603b      	str	r3, [r7, #0]
 8011c48:	4603      	mov	r3, r0
 8011c4a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8011c4c:	2301      	movs	r3, #1
 8011c4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8011c52:	f247 5030 	movw	r0, #30000	@ 0x7530
 8011c56:	f7ff fef3 	bl	8011a40 <SD_CheckStatusWithTimeout>
 8011c5a:	4603      	mov	r3, r0
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	da02      	bge.n	8011c66 <SD_write+0x2a>
  {
    return res;
 8011c60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011c64:	e082      	b.n	8011d6c <SD_write+0x130>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 8011c66:	68bb      	ldr	r3, [r7, #8]
 8011c68:	f003 0303 	and.w	r3, r3, #3
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d17b      	bne.n	8011d68 <SD_write+0x12c>
  uint32_t alignedAddr;
  /*
    the SCB_CleanDCache_by_Addr() requires a 32-Byte aligned address
    adjust the address and the D-Cache size to clean accordingly.
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
 8011c70:	68bb      	ldr	r3, [r7, #8]
 8011c72:	f023 031f 	bic.w	r3, r3, #31
 8011c76:	623b      	str	r3, [r7, #32]
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
 8011c78:	6a38      	ldr	r0, [r7, #32]
 8011c7a:	683b      	ldr	r3, [r7, #0]
 8011c7c:	025a      	lsls	r2, r3, #9
 8011c7e:	68b9      	ldr	r1, [r7, #8]
 8011c80:	6a3b      	ldr	r3, [r7, #32]
 8011c82:	1acb      	subs	r3, r1, r3
 8011c84:	4413      	add	r3, r2
 8011c86:	4619      	mov	r1, r3
 8011c88:	f7ff feae 	bl	80119e8 <SCB_CleanDCache_by_Addr>
#endif

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8011c8c:	f247 5330 	movw	r3, #30000	@ 0x7530
 8011c90:	683a      	ldr	r2, [r7, #0]
 8011c92:	6879      	ldr	r1, [r7, #4]
 8011c94:	68b8      	ldr	r0, [r7, #8]
 8011c96:	f7ff fe17 	bl	80118c8 <BSP_SD_WriteBlocks>
 8011c9a:	4603      	mov	r3, r0
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d103      	bne.n	8011ca8 <SD_write+0x6c>
                        (uint32_t) (sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
    /* Polling mode - no need for message queue */
    res = RES_OK;
 8011ca0:	2300      	movs	r3, #0
 8011ca2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8011ca6:	e05f      	b.n	8011d68 <SD_write+0x12c>

#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
    /*
     * invalidate the scratch buffer before the next write to get the actual data instead of the cached one
     */
     SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
 8011ca8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8011cac:	4831      	ldr	r0, [pc, #196]	@ (8011d74 <SD_write+0x138>)
 8011cae:	f7ff fe6f 	bl	8011990 <SCB_InvalidateDCache_by_Addr>
#endif
      for (i = 0; i < count; i++)
 8011cb2:	2300      	movs	r3, #0
 8011cb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8011cb6:	e045      	b.n	8011d44 <SD_write+0x108>
      {
        memcpy((void *)scratch, buff, BLOCKSIZE);
 8011cb8:	4a2e      	ldr	r2, [pc, #184]	@ (8011d74 <SD_write+0x138>)
 8011cba:	68bb      	ldr	r3, [r7, #8]
 8011cbc:	4610      	mov	r0, r2
 8011cbe:	4619      	mov	r1, r3
 8011cc0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011cc4:	461a      	mov	r2, r3
 8011cc6:	f005 fe24 	bl	8017912 <memcpy>
        buff += BLOCKSIZE;
 8011cca:	68bb      	ldr	r3, [r7, #8]
 8011ccc:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8011cd0:	60bb      	str	r3, [r7, #8]

        ret = BSP_SD_WriteBlocks((uint32_t*)scratch, (uint32_t)sector++, 1, SD_TIMEOUT);
 8011cd2:	6879      	ldr	r1, [r7, #4]
 8011cd4:	1c4b      	adds	r3, r1, #1
 8011cd6:	607b      	str	r3, [r7, #4]
 8011cd8:	f247 5330 	movw	r3, #30000	@ 0x7530
 8011cdc:	2201      	movs	r2, #1
 8011cde:	4825      	ldr	r0, [pc, #148]	@ (8011d74 <SD_write+0x138>)
 8011ce0:	f7ff fdf2 	bl	80118c8 <BSP_SD_WriteBlocks>
 8011ce4:	4603      	mov	r3, r0
 8011ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (ret == MSD_OK )
 8011ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d12f      	bne.n	8011d4e <SD_write+0x112>
        {
          /* Polling mode - operation already completed */
#if (osCMSIS < 0x20000U)
          /* wait for a message from the queue or a timeout */
          event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8011cee:	4b22      	ldr	r3, [pc, #136]	@ (8011d78 <SD_write+0x13c>)
 8011cf0:	6819      	ldr	r1, [r3, #0]
 8011cf2:	f107 0310 	add.w	r3, r7, #16
 8011cf6:	f247 5230 	movw	r2, #30000	@ 0x7530
 8011cfa:	4618      	mov	r0, r3
 8011cfc:	f002 ffce 	bl	8014c9c <osMessageGet>

          if (event.status == osEventMessage)
 8011d00:	693b      	ldr	r3, [r7, #16]
 8011d02:	2b10      	cmp	r3, #16
 8011d04:	d11b      	bne.n	8011d3e <SD_write+0x102>
          {
            if (event.value.v == READ_CPLT_MSG)
 8011d06:	697b      	ldr	r3, [r7, #20]
 8011d08:	2b01      	cmp	r3, #1
 8011d0a:	d118      	bne.n	8011d3e <SD_write+0x102>
            {
              timer = osKernelSysTick();
 8011d0c:	f002 feee 	bl	8014aec <osKernelSysTick>
 8011d10:	61f8      	str	r0, [r7, #28]
              /* block until SDIO IP is ready or a timeout occur */
              while(osKernelSysTick() - timer <SD_TIMEOUT)
 8011d12:	e006      	b.n	8011d22 <SD_write+0xe6>
                /* block until SDIO IP is ready or a timeout occur */
                ret = MSD_ERROR;
                while(osKernelGetTickCount() - timer < SD_TIMEOUT)
#endif
                {
                  ret = BSP_SD_GetCardState();
 8011d14:	f7ff fdf6 	bl	8011904 <BSP_SD_GetCardState>
 8011d18:	4603      	mov	r3, r0
 8011d1a:	62bb      	str	r3, [r7, #40]	@ 0x28

                  if (ret == MSD_OK)
 8011d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	d009      	beq.n	8011d36 <SD_write+0xfa>
              while(osKernelSysTick() - timer <SD_TIMEOUT)
 8011d22:	f002 fee3 	bl	8014aec <osKernelSysTick>
 8011d26:	4602      	mov	r2, r0
 8011d28:	69fb      	ldr	r3, [r7, #28]
 8011d2a:	1ad3      	subs	r3, r2, r3
 8011d2c:	f247 522f 	movw	r2, #29999	@ 0x752f
 8011d30:	4293      	cmp	r3, r2
 8011d32:	d9ef      	bls.n	8011d14 <SD_write+0xd8>
 8011d34:	e000      	b.n	8011d38 <SD_write+0xfc>
                  {
                    break;
 8011d36:	bf00      	nop
                  }
                }

                if (ret != MSD_OK)
 8011d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	d109      	bne.n	8011d52 <SD_write+0x116>
      for (i = 0; i < count; i++)
 8011d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d40:	3301      	adds	r3, #1
 8011d42:	627b      	str	r3, [r7, #36]	@ 0x24
 8011d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d46:	683a      	ldr	r2, [r7, #0]
 8011d48:	429a      	cmp	r2, r3
 8011d4a:	d8b5      	bhi.n	8011cb8 <SD_write+0x7c>
 8011d4c:	e002      	b.n	8011d54 <SD_write+0x118>
          }
#endif
        }
        else
        {
          break;
 8011d4e:	bf00      	nop
 8011d50:	e000      	b.n	8011d54 <SD_write+0x118>
                  break;
 8011d52:	bf00      	nop
        }
      }

      if ((i == count) && (ret == MSD_OK ))
 8011d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d56:	683a      	ldr	r2, [r7, #0]
 8011d58:	429a      	cmp	r2, r3
 8011d5a:	d105      	bne.n	8011d68 <SD_write+0x12c>
 8011d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	d102      	bne.n	8011d68 <SD_write+0x12c>
        res = RES_OK;
 8011d62:	2300      	movs	r3, #0
 8011d64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

  }
#endif

  return res;
 8011d68:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8011d6c:	4618      	mov	r0, r3
 8011d6e:	3730      	adds	r7, #48	@ 0x30
 8011d70:	46bd      	mov	sp, r7
 8011d72:	bd80      	pop	{r7, pc}
 8011d74:	200028e0 	.word	0x200028e0
 8011d78:	20002ae0 	.word	0x20002ae0

08011d7c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8011d7c:	b580      	push	{r7, lr}
 8011d7e:	b08c      	sub	sp, #48	@ 0x30
 8011d80:	af00      	add	r7, sp, #0
 8011d82:	4603      	mov	r3, r0
 8011d84:	603a      	str	r2, [r7, #0]
 8011d86:	71fb      	strb	r3, [r7, #7]
 8011d88:	460b      	mov	r3, r1
 8011d8a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8011d8c:	2301      	movs	r3, #1
 8011d8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8011d92:	4b25      	ldr	r3, [pc, #148]	@ (8011e28 <SD_ioctl+0xac>)
 8011d94:	781b      	ldrb	r3, [r3, #0]
 8011d96:	b2db      	uxtb	r3, r3
 8011d98:	f003 0301 	and.w	r3, r3, #1
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d001      	beq.n	8011da4 <SD_ioctl+0x28>
 8011da0:	2303      	movs	r3, #3
 8011da2:	e03c      	b.n	8011e1e <SD_ioctl+0xa2>

  switch (cmd)
 8011da4:	79bb      	ldrb	r3, [r7, #6]
 8011da6:	2b03      	cmp	r3, #3
 8011da8:	d834      	bhi.n	8011e14 <SD_ioctl+0x98>
 8011daa:	a201      	add	r2, pc, #4	@ (adr r2, 8011db0 <SD_ioctl+0x34>)
 8011dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011db0:	08011dc1 	.word	0x08011dc1
 8011db4:	08011dc9 	.word	0x08011dc9
 8011db8:	08011de1 	.word	0x08011de1
 8011dbc:	08011dfb 	.word	0x08011dfb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8011dc0:	2300      	movs	r3, #0
 8011dc2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8011dc6:	e028      	b.n	8011e1a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8011dc8:	f107 030c 	add.w	r3, r7, #12
 8011dcc:	4618      	mov	r0, r3
 8011dce:	f7ff fda9 	bl	8011924 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8011dd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011dd4:	683b      	ldr	r3, [r7, #0]
 8011dd6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8011dd8:	2300      	movs	r3, #0
 8011dda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8011dde:	e01c      	b.n	8011e1a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8011de0:	f107 030c 	add.w	r3, r7, #12
 8011de4:	4618      	mov	r0, r3
 8011de6:	f7ff fd9d 	bl	8011924 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8011dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dec:	b29a      	uxth	r2, r3
 8011dee:	683b      	ldr	r3, [r7, #0]
 8011df0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8011df2:	2300      	movs	r3, #0
 8011df4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8011df8:	e00f      	b.n	8011e1a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8011dfa:	f107 030c 	add.w	r3, r7, #12
 8011dfe:	4618      	mov	r0, r3
 8011e00:	f7ff fd90 	bl	8011924 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8011e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e06:	0a5a      	lsrs	r2, r3, #9
 8011e08:	683b      	ldr	r3, [r7, #0]
 8011e0a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8011e12:	e002      	b.n	8011e1a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8011e14:	2304      	movs	r3, #4
 8011e16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8011e1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8011e1e:	4618      	mov	r0, r3
 8011e20:	3730      	adds	r7, #48	@ 0x30
 8011e22:	46bd      	mov	sp, r7
 8011e24:	bd80      	pop	{r7, pc}
 8011e26:	bf00      	nop
 8011e28:	20000071 	.word	0x20000071

08011e2c <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8011e2c:	b580      	push	{r7, lr}
 8011e2e:	b082      	sub	sp, #8
 8011e30:	af00      	add	r7, sp, #0
 8011e32:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011e3a:	1c5a      	adds	r2, r3, #1
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8011e42:	6878      	ldr	r0, [r7, #4]
 8011e44:	f000 f804 	bl	8011e50 <USBH_HandleSof>
}
 8011e48:	bf00      	nop
 8011e4a:	3708      	adds	r7, #8
 8011e4c:	46bd      	mov	sp, r7
 8011e4e:	bd80      	pop	{r7, pc}

08011e50 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8011e50:	b580      	push	{r7, lr}
 8011e52:	b082      	sub	sp, #8
 8011e54:	af00      	add	r7, sp, #0
 8011e56:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	781b      	ldrb	r3, [r3, #0]
 8011e5c:	b2db      	uxtb	r3, r3
 8011e5e:	2b0b      	cmp	r3, #11
 8011e60:	d10a      	bne.n	8011e78 <USBH_HandleSof+0x28>
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	d005      	beq.n	8011e78 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8011e72:	699b      	ldr	r3, [r3, #24]
 8011e74:	6878      	ldr	r0, [r7, #4]
 8011e76:	4798      	blx	r3
  }
}
 8011e78:	bf00      	nop
 8011e7a:	3708      	adds	r7, #8
 8011e7c:	46bd      	mov	sp, r7
 8011e7e:	bd80      	pop	{r7, pc}

08011e80 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8011e80:	b580      	push	{r7, lr}
 8011e82:	b082      	sub	sp, #8
 8011e84:	af00      	add	r7, sp, #0
 8011e86:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	2201      	movs	r2, #1
 8011e8c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8011e90:	2300      	movs	r3, #0
 8011e92:	2200      	movs	r2, #0
 8011e94:	2101      	movs	r1, #1
 8011e96:	6878      	ldr	r0, [r7, #4]
 8011e98:	f000 f85b 	bl	8011f52 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8011e9c:	bf00      	nop
}
 8011e9e:	3708      	adds	r7, #8
 8011ea0:	46bd      	mov	sp, r7
 8011ea2:	bd80      	pop	{r7, pc}

08011ea4 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8011ea4:	b480      	push	{r7}
 8011ea6:	b083      	sub	sp, #12
 8011ea8:	af00      	add	r7, sp, #0
 8011eaa:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	2200      	movs	r2, #0
 8011eb0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	2201      	movs	r2, #1
 8011eb8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8011ebc:	bf00      	nop
}
 8011ebe:	370c      	adds	r7, #12
 8011ec0:	46bd      	mov	sp, r7
 8011ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ec6:	4770      	bx	lr

08011ec8 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8011ec8:	b580      	push	{r7, lr}
 8011eca:	b082      	sub	sp, #8
 8011ecc:	af00      	add	r7, sp, #0
 8011ece:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	2201      	movs	r2, #1
 8011ed4:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	2200      	movs	r2, #0
 8011edc:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	2200      	movs	r2, #0
 8011ee4:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8011ee8:	2300      	movs	r3, #0
 8011eea:	2200      	movs	r2, #0
 8011eec:	2101      	movs	r1, #1
 8011eee:	6878      	ldr	r0, [r7, #4]
 8011ef0:	f000 f82f 	bl	8011f52 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8011ef4:	2300      	movs	r3, #0
}
 8011ef6:	4618      	mov	r0, r3
 8011ef8:	3708      	adds	r7, #8
 8011efa:	46bd      	mov	sp, r7
 8011efc:	bd80      	pop	{r7, pc}

08011efe <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8011efe:	b580      	push	{r7, lr}
 8011f00:	b082      	sub	sp, #8
 8011f02:	af00      	add	r7, sp, #0
 8011f04:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	2201      	movs	r2, #1
 8011f0a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	2200      	movs	r2, #0
 8011f12:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	2200      	movs	r2, #0
 8011f1a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8011f1e:	6878      	ldr	r0, [r7, #4]
 8011f20:	f005 f9a0 	bl	8017264 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	791b      	ldrb	r3, [r3, #4]
 8011f28:	4619      	mov	r1, r3
 8011f2a:	6878      	ldr	r0, [r7, #4]
 8011f2c:	f000 f847 	bl	8011fbe <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	795b      	ldrb	r3, [r3, #5]
 8011f34:	4619      	mov	r1, r3
 8011f36:	6878      	ldr	r0, [r7, #4]
 8011f38:	f000 f841 	bl	8011fbe <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8011f3c:	2300      	movs	r3, #0
 8011f3e:	2200      	movs	r2, #0
 8011f40:	2101      	movs	r1, #1
 8011f42:	6878      	ldr	r0, [r7, #4]
 8011f44:	f000 f805 	bl	8011f52 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8011f48:	2300      	movs	r3, #0
}
 8011f4a:	4618      	mov	r0, r3
 8011f4c:	3708      	adds	r7, #8
 8011f4e:	46bd      	mov	sp, r7
 8011f50:	bd80      	pop	{r7, pc}

08011f52 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8011f52:	b580      	push	{r7, lr}
 8011f54:	b086      	sub	sp, #24
 8011f56:	af00      	add	r7, sp, #0
 8011f58:	60f8      	str	r0, [r7, #12]
 8011f5a:	607a      	str	r2, [r7, #4]
 8011f5c:	603b      	str	r3, [r7, #0]
 8011f5e:	460b      	mov	r3, r1
 8011f60:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8011f62:	7afa      	ldrb	r2, [r7, #11]
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8011f6a:	68fb      	ldr	r3, [r7, #12]
 8011f6c:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8011f70:	4618      	mov	r0, r3
 8011f72:	f002 ff07 	bl	8014d84 <osMessageWaiting>
 8011f76:	4603      	mov	r3, r0
 8011f78:	f1c3 0310 	rsb	r3, r3, #16
 8011f7c:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8011f7e:	697b      	ldr	r3, [r7, #20]
 8011f80:	2b00      	cmp	r3, #0
 8011f82:	d009      	beq.n	8011f98 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8011f84:	68fb      	ldr	r3, [r7, #12]
 8011f86:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8011f90:	687a      	ldr	r2, [r7, #4]
 8011f92:	4619      	mov	r1, r3
 8011f94:	f002 fe42 	bl	8014c1c <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8011f98:	bf00      	nop
 8011f9a:	3718      	adds	r7, #24
 8011f9c:	46bd      	mov	sp, r7
 8011f9e:	bd80      	pop	{r7, pc}

08011fa0 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8011fa0:	b580      	push	{r7, lr}
 8011fa2:	b082      	sub	sp, #8
 8011fa4:	af00      	add	r7, sp, #0
 8011fa6:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8011fa8:	2300      	movs	r3, #0
 8011faa:	2200      	movs	r2, #0
 8011fac:	2101      	movs	r1, #1
 8011fae:	6878      	ldr	r0, [r7, #4]
 8011fb0:	f7ff ffcf 	bl	8011f52 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8011fb4:	2300      	movs	r3, #0
}
 8011fb6:	4618      	mov	r0, r3
 8011fb8:	3708      	adds	r7, #8
 8011fba:	46bd      	mov	sp, r7
 8011fbc:	bd80      	pop	{r7, pc}

08011fbe <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8011fbe:	b480      	push	{r7}
 8011fc0:	b083      	sub	sp, #12
 8011fc2:	af00      	add	r7, sp, #0
 8011fc4:	6078      	str	r0, [r7, #4]
 8011fc6:	460b      	mov	r3, r1
 8011fc8:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8011fca:	78fb      	ldrb	r3, [r7, #3]
 8011fcc:	2b0f      	cmp	r3, #15
 8011fce:	d80d      	bhi.n	8011fec <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8011fd0:	78fb      	ldrb	r3, [r7, #3]
 8011fd2:	687a      	ldr	r2, [r7, #4]
 8011fd4:	33e0      	adds	r3, #224	@ 0xe0
 8011fd6:	009b      	lsls	r3, r3, #2
 8011fd8:	4413      	add	r3, r2
 8011fda:	685a      	ldr	r2, [r3, #4]
 8011fdc:	78fb      	ldrb	r3, [r7, #3]
 8011fde:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8011fe2:	6879      	ldr	r1, [r7, #4]
 8011fe4:	33e0      	adds	r3, #224	@ 0xe0
 8011fe6:	009b      	lsls	r3, r3, #2
 8011fe8:	440b      	add	r3, r1
 8011fea:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8011fec:	2300      	movs	r3, #0
}
 8011fee:	4618      	mov	r0, r3
 8011ff0:	370c      	adds	r7, #12
 8011ff2:	46bd      	mov	sp, r7
 8011ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ff8:	4770      	bx	lr
	...

08011ffc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8011ffc:	b580      	push	{r7, lr}
 8011ffe:	b084      	sub	sp, #16
 8012000:	af00      	add	r7, sp, #0
 8012002:	4603      	mov	r3, r0
 8012004:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8012006:	79fb      	ldrb	r3, [r7, #7]
 8012008:	4a08      	ldr	r2, [pc, #32]	@ (801202c <disk_status+0x30>)
 801200a:	009b      	lsls	r3, r3, #2
 801200c:	4413      	add	r3, r2
 801200e:	685b      	ldr	r3, [r3, #4]
 8012010:	685b      	ldr	r3, [r3, #4]
 8012012:	79fa      	ldrb	r2, [r7, #7]
 8012014:	4905      	ldr	r1, [pc, #20]	@ (801202c <disk_status+0x30>)
 8012016:	440a      	add	r2, r1
 8012018:	7a12      	ldrb	r2, [r2, #8]
 801201a:	4610      	mov	r0, r2
 801201c:	4798      	blx	r3
 801201e:	4603      	mov	r3, r0
 8012020:	73fb      	strb	r3, [r7, #15]
  return stat;
 8012022:	7bfb      	ldrb	r3, [r7, #15]
}
 8012024:	4618      	mov	r0, r3
 8012026:	3710      	adds	r7, #16
 8012028:	46bd      	mov	sp, r7
 801202a:	bd80      	pop	{r7, pc}
 801202c:	20002aec 	.word	0x20002aec

08012030 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8012030:	b580      	push	{r7, lr}
 8012032:	b084      	sub	sp, #16
 8012034:	af00      	add	r7, sp, #0
 8012036:	4603      	mov	r3, r0
 8012038:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801203a:	2300      	movs	r3, #0
 801203c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801203e:	79fb      	ldrb	r3, [r7, #7]
 8012040:	4a0d      	ldr	r2, [pc, #52]	@ (8012078 <disk_initialize+0x48>)
 8012042:	5cd3      	ldrb	r3, [r2, r3]
 8012044:	2b00      	cmp	r3, #0
 8012046:	d111      	bne.n	801206c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8012048:	79fb      	ldrb	r3, [r7, #7]
 801204a:	4a0b      	ldr	r2, [pc, #44]	@ (8012078 <disk_initialize+0x48>)
 801204c:	2101      	movs	r1, #1
 801204e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8012050:	79fb      	ldrb	r3, [r7, #7]
 8012052:	4a09      	ldr	r2, [pc, #36]	@ (8012078 <disk_initialize+0x48>)
 8012054:	009b      	lsls	r3, r3, #2
 8012056:	4413      	add	r3, r2
 8012058:	685b      	ldr	r3, [r3, #4]
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	79fa      	ldrb	r2, [r7, #7]
 801205e:	4906      	ldr	r1, [pc, #24]	@ (8012078 <disk_initialize+0x48>)
 8012060:	440a      	add	r2, r1
 8012062:	7a12      	ldrb	r2, [r2, #8]
 8012064:	4610      	mov	r0, r2
 8012066:	4798      	blx	r3
 8012068:	4603      	mov	r3, r0
 801206a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 801206c:	7bfb      	ldrb	r3, [r7, #15]
}
 801206e:	4618      	mov	r0, r3
 8012070:	3710      	adds	r7, #16
 8012072:	46bd      	mov	sp, r7
 8012074:	bd80      	pop	{r7, pc}
 8012076:	bf00      	nop
 8012078:	20002aec 	.word	0x20002aec

0801207c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 801207c:	b590      	push	{r4, r7, lr}
 801207e:	b087      	sub	sp, #28
 8012080:	af00      	add	r7, sp, #0
 8012082:	60b9      	str	r1, [r7, #8]
 8012084:	607a      	str	r2, [r7, #4]
 8012086:	603b      	str	r3, [r7, #0]
 8012088:	4603      	mov	r3, r0
 801208a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 801208c:	7bfb      	ldrb	r3, [r7, #15]
 801208e:	4a0a      	ldr	r2, [pc, #40]	@ (80120b8 <disk_read+0x3c>)
 8012090:	009b      	lsls	r3, r3, #2
 8012092:	4413      	add	r3, r2
 8012094:	685b      	ldr	r3, [r3, #4]
 8012096:	689c      	ldr	r4, [r3, #8]
 8012098:	7bfb      	ldrb	r3, [r7, #15]
 801209a:	4a07      	ldr	r2, [pc, #28]	@ (80120b8 <disk_read+0x3c>)
 801209c:	4413      	add	r3, r2
 801209e:	7a18      	ldrb	r0, [r3, #8]
 80120a0:	683b      	ldr	r3, [r7, #0]
 80120a2:	687a      	ldr	r2, [r7, #4]
 80120a4:	68b9      	ldr	r1, [r7, #8]
 80120a6:	47a0      	blx	r4
 80120a8:	4603      	mov	r3, r0
 80120aa:	75fb      	strb	r3, [r7, #23]
  return res;
 80120ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80120ae:	4618      	mov	r0, r3
 80120b0:	371c      	adds	r7, #28
 80120b2:	46bd      	mov	sp, r7
 80120b4:	bd90      	pop	{r4, r7, pc}
 80120b6:	bf00      	nop
 80120b8:	20002aec 	.word	0x20002aec

080120bc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80120bc:	b590      	push	{r4, r7, lr}
 80120be:	b087      	sub	sp, #28
 80120c0:	af00      	add	r7, sp, #0
 80120c2:	60b9      	str	r1, [r7, #8]
 80120c4:	607a      	str	r2, [r7, #4]
 80120c6:	603b      	str	r3, [r7, #0]
 80120c8:	4603      	mov	r3, r0
 80120ca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80120cc:	7bfb      	ldrb	r3, [r7, #15]
 80120ce:	4a0a      	ldr	r2, [pc, #40]	@ (80120f8 <disk_write+0x3c>)
 80120d0:	009b      	lsls	r3, r3, #2
 80120d2:	4413      	add	r3, r2
 80120d4:	685b      	ldr	r3, [r3, #4]
 80120d6:	68dc      	ldr	r4, [r3, #12]
 80120d8:	7bfb      	ldrb	r3, [r7, #15]
 80120da:	4a07      	ldr	r2, [pc, #28]	@ (80120f8 <disk_write+0x3c>)
 80120dc:	4413      	add	r3, r2
 80120de:	7a18      	ldrb	r0, [r3, #8]
 80120e0:	683b      	ldr	r3, [r7, #0]
 80120e2:	687a      	ldr	r2, [r7, #4]
 80120e4:	68b9      	ldr	r1, [r7, #8]
 80120e6:	47a0      	blx	r4
 80120e8:	4603      	mov	r3, r0
 80120ea:	75fb      	strb	r3, [r7, #23]
  return res;
 80120ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80120ee:	4618      	mov	r0, r3
 80120f0:	371c      	adds	r7, #28
 80120f2:	46bd      	mov	sp, r7
 80120f4:	bd90      	pop	{r4, r7, pc}
 80120f6:	bf00      	nop
 80120f8:	20002aec 	.word	0x20002aec

080120fc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80120fc:	b580      	push	{r7, lr}
 80120fe:	b084      	sub	sp, #16
 8012100:	af00      	add	r7, sp, #0
 8012102:	4603      	mov	r3, r0
 8012104:	603a      	str	r2, [r7, #0]
 8012106:	71fb      	strb	r3, [r7, #7]
 8012108:	460b      	mov	r3, r1
 801210a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 801210c:	79fb      	ldrb	r3, [r7, #7]
 801210e:	4a09      	ldr	r2, [pc, #36]	@ (8012134 <disk_ioctl+0x38>)
 8012110:	009b      	lsls	r3, r3, #2
 8012112:	4413      	add	r3, r2
 8012114:	685b      	ldr	r3, [r3, #4]
 8012116:	691b      	ldr	r3, [r3, #16]
 8012118:	79fa      	ldrb	r2, [r7, #7]
 801211a:	4906      	ldr	r1, [pc, #24]	@ (8012134 <disk_ioctl+0x38>)
 801211c:	440a      	add	r2, r1
 801211e:	7a10      	ldrb	r0, [r2, #8]
 8012120:	79b9      	ldrb	r1, [r7, #6]
 8012122:	683a      	ldr	r2, [r7, #0]
 8012124:	4798      	blx	r3
 8012126:	4603      	mov	r3, r0
 8012128:	73fb      	strb	r3, [r7, #15]
  return res;
 801212a:	7bfb      	ldrb	r3, [r7, #15]
}
 801212c:	4618      	mov	r0, r3
 801212e:	3710      	adds	r7, #16
 8012130:	46bd      	mov	sp, r7
 8012132:	bd80      	pop	{r7, pc}
 8012134:	20002aec 	.word	0x20002aec

08012138 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8012138:	b480      	push	{r7}
 801213a:	b085      	sub	sp, #20
 801213c:	af00      	add	r7, sp, #0
 801213e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	3301      	adds	r3, #1
 8012144:	781b      	ldrb	r3, [r3, #0]
 8012146:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8012148:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801214c:	021b      	lsls	r3, r3, #8
 801214e:	b21a      	sxth	r2, r3
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	781b      	ldrb	r3, [r3, #0]
 8012154:	b21b      	sxth	r3, r3
 8012156:	4313      	orrs	r3, r2
 8012158:	b21b      	sxth	r3, r3
 801215a:	81fb      	strh	r3, [r7, #14]
	return rv;
 801215c:	89fb      	ldrh	r3, [r7, #14]
}
 801215e:	4618      	mov	r0, r3
 8012160:	3714      	adds	r7, #20
 8012162:	46bd      	mov	sp, r7
 8012164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012168:	4770      	bx	lr

0801216a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 801216a:	b480      	push	{r7}
 801216c:	b085      	sub	sp, #20
 801216e:	af00      	add	r7, sp, #0
 8012170:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	3303      	adds	r3, #3
 8012176:	781b      	ldrb	r3, [r3, #0]
 8012178:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	021b      	lsls	r3, r3, #8
 801217e:	687a      	ldr	r2, [r7, #4]
 8012180:	3202      	adds	r2, #2
 8012182:	7812      	ldrb	r2, [r2, #0]
 8012184:	4313      	orrs	r3, r2
 8012186:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8012188:	68fb      	ldr	r3, [r7, #12]
 801218a:	021b      	lsls	r3, r3, #8
 801218c:	687a      	ldr	r2, [r7, #4]
 801218e:	3201      	adds	r2, #1
 8012190:	7812      	ldrb	r2, [r2, #0]
 8012192:	4313      	orrs	r3, r2
 8012194:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8012196:	68fb      	ldr	r3, [r7, #12]
 8012198:	021b      	lsls	r3, r3, #8
 801219a:	687a      	ldr	r2, [r7, #4]
 801219c:	7812      	ldrb	r2, [r2, #0]
 801219e:	4313      	orrs	r3, r2
 80121a0:	60fb      	str	r3, [r7, #12]
	return rv;
 80121a2:	68fb      	ldr	r3, [r7, #12]
}
 80121a4:	4618      	mov	r0, r3
 80121a6:	3714      	adds	r7, #20
 80121a8:	46bd      	mov	sp, r7
 80121aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ae:	4770      	bx	lr

080121b0 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80121b0:	b480      	push	{r7}
 80121b2:	b083      	sub	sp, #12
 80121b4:	af00      	add	r7, sp, #0
 80121b6:	6078      	str	r0, [r7, #4]
 80121b8:	460b      	mov	r3, r1
 80121ba:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	1c5a      	adds	r2, r3, #1
 80121c0:	607a      	str	r2, [r7, #4]
 80121c2:	887a      	ldrh	r2, [r7, #2]
 80121c4:	b2d2      	uxtb	r2, r2
 80121c6:	701a      	strb	r2, [r3, #0]
 80121c8:	887b      	ldrh	r3, [r7, #2]
 80121ca:	0a1b      	lsrs	r3, r3, #8
 80121cc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	1c5a      	adds	r2, r3, #1
 80121d2:	607a      	str	r2, [r7, #4]
 80121d4:	887a      	ldrh	r2, [r7, #2]
 80121d6:	b2d2      	uxtb	r2, r2
 80121d8:	701a      	strb	r2, [r3, #0]
}
 80121da:	bf00      	nop
 80121dc:	370c      	adds	r7, #12
 80121de:	46bd      	mov	sp, r7
 80121e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121e4:	4770      	bx	lr

080121e6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80121e6:	b480      	push	{r7}
 80121e8:	b083      	sub	sp, #12
 80121ea:	af00      	add	r7, sp, #0
 80121ec:	6078      	str	r0, [r7, #4]
 80121ee:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	1c5a      	adds	r2, r3, #1
 80121f4:	607a      	str	r2, [r7, #4]
 80121f6:	683a      	ldr	r2, [r7, #0]
 80121f8:	b2d2      	uxtb	r2, r2
 80121fa:	701a      	strb	r2, [r3, #0]
 80121fc:	683b      	ldr	r3, [r7, #0]
 80121fe:	0a1b      	lsrs	r3, r3, #8
 8012200:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	1c5a      	adds	r2, r3, #1
 8012206:	607a      	str	r2, [r7, #4]
 8012208:	683a      	ldr	r2, [r7, #0]
 801220a:	b2d2      	uxtb	r2, r2
 801220c:	701a      	strb	r2, [r3, #0]
 801220e:	683b      	ldr	r3, [r7, #0]
 8012210:	0a1b      	lsrs	r3, r3, #8
 8012212:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	1c5a      	adds	r2, r3, #1
 8012218:	607a      	str	r2, [r7, #4]
 801221a:	683a      	ldr	r2, [r7, #0]
 801221c:	b2d2      	uxtb	r2, r2
 801221e:	701a      	strb	r2, [r3, #0]
 8012220:	683b      	ldr	r3, [r7, #0]
 8012222:	0a1b      	lsrs	r3, r3, #8
 8012224:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	1c5a      	adds	r2, r3, #1
 801222a:	607a      	str	r2, [r7, #4]
 801222c:	683a      	ldr	r2, [r7, #0]
 801222e:	b2d2      	uxtb	r2, r2
 8012230:	701a      	strb	r2, [r3, #0]
}
 8012232:	bf00      	nop
 8012234:	370c      	adds	r7, #12
 8012236:	46bd      	mov	sp, r7
 8012238:	f85d 7b04 	ldr.w	r7, [sp], #4
 801223c:	4770      	bx	lr

0801223e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 801223e:	b480      	push	{r7}
 8012240:	b087      	sub	sp, #28
 8012242:	af00      	add	r7, sp, #0
 8012244:	60f8      	str	r0, [r7, #12]
 8012246:	60b9      	str	r1, [r7, #8]
 8012248:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 801224e:	68bb      	ldr	r3, [r7, #8]
 8012250:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	2b00      	cmp	r3, #0
 8012256:	d00d      	beq.n	8012274 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8012258:	693a      	ldr	r2, [r7, #16]
 801225a:	1c53      	adds	r3, r2, #1
 801225c:	613b      	str	r3, [r7, #16]
 801225e:	697b      	ldr	r3, [r7, #20]
 8012260:	1c59      	adds	r1, r3, #1
 8012262:	6179      	str	r1, [r7, #20]
 8012264:	7812      	ldrb	r2, [r2, #0]
 8012266:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	3b01      	subs	r3, #1
 801226c:	607b      	str	r3, [r7, #4]
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	2b00      	cmp	r3, #0
 8012272:	d1f1      	bne.n	8012258 <mem_cpy+0x1a>
	}
}
 8012274:	bf00      	nop
 8012276:	371c      	adds	r7, #28
 8012278:	46bd      	mov	sp, r7
 801227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801227e:	4770      	bx	lr

08012280 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8012280:	b480      	push	{r7}
 8012282:	b087      	sub	sp, #28
 8012284:	af00      	add	r7, sp, #0
 8012286:	60f8      	str	r0, [r7, #12]
 8012288:	60b9      	str	r1, [r7, #8]
 801228a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801228c:	68fb      	ldr	r3, [r7, #12]
 801228e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8012290:	697b      	ldr	r3, [r7, #20]
 8012292:	1c5a      	adds	r2, r3, #1
 8012294:	617a      	str	r2, [r7, #20]
 8012296:	68ba      	ldr	r2, [r7, #8]
 8012298:	b2d2      	uxtb	r2, r2
 801229a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	3b01      	subs	r3, #1
 80122a0:	607b      	str	r3, [r7, #4]
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d1f3      	bne.n	8012290 <mem_set+0x10>
}
 80122a8:	bf00      	nop
 80122aa:	bf00      	nop
 80122ac:	371c      	adds	r7, #28
 80122ae:	46bd      	mov	sp, r7
 80122b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122b4:	4770      	bx	lr

080122b6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80122b6:	b480      	push	{r7}
 80122b8:	b089      	sub	sp, #36	@ 0x24
 80122ba:	af00      	add	r7, sp, #0
 80122bc:	60f8      	str	r0, [r7, #12]
 80122be:	60b9      	str	r1, [r7, #8]
 80122c0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80122c2:	68fb      	ldr	r3, [r7, #12]
 80122c4:	61fb      	str	r3, [r7, #28]
 80122c6:	68bb      	ldr	r3, [r7, #8]
 80122c8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80122ca:	2300      	movs	r3, #0
 80122cc:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80122ce:	69fb      	ldr	r3, [r7, #28]
 80122d0:	1c5a      	adds	r2, r3, #1
 80122d2:	61fa      	str	r2, [r7, #28]
 80122d4:	781b      	ldrb	r3, [r3, #0]
 80122d6:	4619      	mov	r1, r3
 80122d8:	69bb      	ldr	r3, [r7, #24]
 80122da:	1c5a      	adds	r2, r3, #1
 80122dc:	61ba      	str	r2, [r7, #24]
 80122de:	781b      	ldrb	r3, [r3, #0]
 80122e0:	1acb      	subs	r3, r1, r3
 80122e2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	3b01      	subs	r3, #1
 80122e8:	607b      	str	r3, [r7, #4]
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	d002      	beq.n	80122f6 <mem_cmp+0x40>
 80122f0:	697b      	ldr	r3, [r7, #20]
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d0eb      	beq.n	80122ce <mem_cmp+0x18>

	return r;
 80122f6:	697b      	ldr	r3, [r7, #20]
}
 80122f8:	4618      	mov	r0, r3
 80122fa:	3724      	adds	r7, #36	@ 0x24
 80122fc:	46bd      	mov	sp, r7
 80122fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012302:	4770      	bx	lr

08012304 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8012304:	b480      	push	{r7}
 8012306:	b083      	sub	sp, #12
 8012308:	af00      	add	r7, sp, #0
 801230a:	6078      	str	r0, [r7, #4]
 801230c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 801230e:	e002      	b.n	8012316 <chk_chr+0x12>
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	3301      	adds	r3, #1
 8012314:	607b      	str	r3, [r7, #4]
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	781b      	ldrb	r3, [r3, #0]
 801231a:	2b00      	cmp	r3, #0
 801231c:	d005      	beq.n	801232a <chk_chr+0x26>
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	781b      	ldrb	r3, [r3, #0]
 8012322:	461a      	mov	r2, r3
 8012324:	683b      	ldr	r3, [r7, #0]
 8012326:	4293      	cmp	r3, r2
 8012328:	d1f2      	bne.n	8012310 <chk_chr+0xc>
	return *str;
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	781b      	ldrb	r3, [r3, #0]
}
 801232e:	4618      	mov	r0, r3
 8012330:	370c      	adds	r7, #12
 8012332:	46bd      	mov	sp, r7
 8012334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012338:	4770      	bx	lr

0801233a <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 801233a:	b580      	push	{r7, lr}
 801233c:	b086      	sub	sp, #24
 801233e:	af00      	add	r7, sp, #0
 8012340:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8012342:	2300      	movs	r3, #0
 8012344:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	78db      	ldrb	r3, [r3, #3]
 801234a:	2b00      	cmp	r3, #0
 801234c:	d034      	beq.n	80123b8 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012352:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	7858      	ldrb	r0, [r3, #1]
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801235e:	2301      	movs	r3, #1
 8012360:	697a      	ldr	r2, [r7, #20]
 8012362:	f7ff feab 	bl	80120bc <disk_write>
 8012366:	4603      	mov	r3, r0
 8012368:	2b00      	cmp	r3, #0
 801236a:	d002      	beq.n	8012372 <sync_window+0x38>
			res = FR_DISK_ERR;
 801236c:	2301      	movs	r3, #1
 801236e:	73fb      	strb	r3, [r7, #15]
 8012370:	e022      	b.n	80123b8 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	2200      	movs	r2, #0
 8012376:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	6a1b      	ldr	r3, [r3, #32]
 801237c:	697a      	ldr	r2, [r7, #20]
 801237e:	1ad2      	subs	r2, r2, r3
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	699b      	ldr	r3, [r3, #24]
 8012384:	429a      	cmp	r2, r3
 8012386:	d217      	bcs.n	80123b8 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	789b      	ldrb	r3, [r3, #2]
 801238c:	613b      	str	r3, [r7, #16]
 801238e:	e010      	b.n	80123b2 <sync_window+0x78>
					wsect += fs->fsize;
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	699b      	ldr	r3, [r3, #24]
 8012394:	697a      	ldr	r2, [r7, #20]
 8012396:	4413      	add	r3, r2
 8012398:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	7858      	ldrb	r0, [r3, #1]
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80123a4:	2301      	movs	r3, #1
 80123a6:	697a      	ldr	r2, [r7, #20]
 80123a8:	f7ff fe88 	bl	80120bc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80123ac:	693b      	ldr	r3, [r7, #16]
 80123ae:	3b01      	subs	r3, #1
 80123b0:	613b      	str	r3, [r7, #16]
 80123b2:	693b      	ldr	r3, [r7, #16]
 80123b4:	2b01      	cmp	r3, #1
 80123b6:	d8eb      	bhi.n	8012390 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80123b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80123ba:	4618      	mov	r0, r3
 80123bc:	3718      	adds	r7, #24
 80123be:	46bd      	mov	sp, r7
 80123c0:	bd80      	pop	{r7, pc}

080123c2 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80123c2:	b580      	push	{r7, lr}
 80123c4:	b084      	sub	sp, #16
 80123c6:	af00      	add	r7, sp, #0
 80123c8:	6078      	str	r0, [r7, #4]
 80123ca:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80123cc:	2300      	movs	r3, #0
 80123ce:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80123d4:	683a      	ldr	r2, [r7, #0]
 80123d6:	429a      	cmp	r2, r3
 80123d8:	d01b      	beq.n	8012412 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80123da:	6878      	ldr	r0, [r7, #4]
 80123dc:	f7ff ffad 	bl	801233a <sync_window>
 80123e0:	4603      	mov	r3, r0
 80123e2:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80123e4:	7bfb      	ldrb	r3, [r7, #15]
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d113      	bne.n	8012412 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	7858      	ldrb	r0, [r3, #1]
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80123f4:	2301      	movs	r3, #1
 80123f6:	683a      	ldr	r2, [r7, #0]
 80123f8:	f7ff fe40 	bl	801207c <disk_read>
 80123fc:	4603      	mov	r3, r0
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d004      	beq.n	801240c <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8012402:	f04f 33ff 	mov.w	r3, #4294967295
 8012406:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8012408:	2301      	movs	r3, #1
 801240a:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	683a      	ldr	r2, [r7, #0]
 8012410:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8012412:	7bfb      	ldrb	r3, [r7, #15]
}
 8012414:	4618      	mov	r0, r3
 8012416:	3710      	adds	r7, #16
 8012418:	46bd      	mov	sp, r7
 801241a:	bd80      	pop	{r7, pc}

0801241c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 801241c:	b580      	push	{r7, lr}
 801241e:	b084      	sub	sp, #16
 8012420:	af00      	add	r7, sp, #0
 8012422:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8012424:	6878      	ldr	r0, [r7, #4]
 8012426:	f7ff ff88 	bl	801233a <sync_window>
 801242a:	4603      	mov	r3, r0
 801242c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801242e:	7bfb      	ldrb	r3, [r7, #15]
 8012430:	2b00      	cmp	r3, #0
 8012432:	d158      	bne.n	80124e6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	781b      	ldrb	r3, [r3, #0]
 8012438:	2b03      	cmp	r3, #3
 801243a:	d148      	bne.n	80124ce <sync_fs+0xb2>
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	791b      	ldrb	r3, [r3, #4]
 8012440:	2b01      	cmp	r3, #1
 8012442:	d144      	bne.n	80124ce <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	3330      	adds	r3, #48	@ 0x30
 8012448:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801244c:	2100      	movs	r1, #0
 801244e:	4618      	mov	r0, r3
 8012450:	f7ff ff16 	bl	8012280 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	3330      	adds	r3, #48	@ 0x30
 8012458:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801245c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8012460:	4618      	mov	r0, r3
 8012462:	f7ff fea5 	bl	80121b0 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	3330      	adds	r3, #48	@ 0x30
 801246a:	4921      	ldr	r1, [pc, #132]	@ (80124f0 <sync_fs+0xd4>)
 801246c:	4618      	mov	r0, r3
 801246e:	f7ff feba 	bl	80121e6 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	3330      	adds	r3, #48	@ 0x30
 8012476:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801247a:	491e      	ldr	r1, [pc, #120]	@ (80124f4 <sync_fs+0xd8>)
 801247c:	4618      	mov	r0, r3
 801247e:	f7ff feb2 	bl	80121e6 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	3330      	adds	r3, #48	@ 0x30
 8012486:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	691b      	ldr	r3, [r3, #16]
 801248e:	4619      	mov	r1, r3
 8012490:	4610      	mov	r0, r2
 8012492:	f7ff fea8 	bl	80121e6 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	3330      	adds	r3, #48	@ 0x30
 801249a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 801249e:	687b      	ldr	r3, [r7, #4]
 80124a0:	68db      	ldr	r3, [r3, #12]
 80124a2:	4619      	mov	r1, r3
 80124a4:	4610      	mov	r0, r2
 80124a6:	f7ff fe9e 	bl	80121e6 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	69db      	ldr	r3, [r3, #28]
 80124ae:	1c5a      	adds	r2, r3, #1
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	7858      	ldrb	r0, [r3, #1]
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80124c2:	2301      	movs	r3, #1
 80124c4:	f7ff fdfa 	bl	80120bc <disk_write>
			fs->fsi_flag = 0;
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	2200      	movs	r2, #0
 80124cc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	785b      	ldrb	r3, [r3, #1]
 80124d2:	2200      	movs	r2, #0
 80124d4:	2100      	movs	r1, #0
 80124d6:	4618      	mov	r0, r3
 80124d8:	f7ff fe10 	bl	80120fc <disk_ioctl>
 80124dc:	4603      	mov	r3, r0
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d001      	beq.n	80124e6 <sync_fs+0xca>
 80124e2:	2301      	movs	r3, #1
 80124e4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80124e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80124e8:	4618      	mov	r0, r3
 80124ea:	3710      	adds	r7, #16
 80124ec:	46bd      	mov	sp, r7
 80124ee:	bd80      	pop	{r7, pc}
 80124f0:	41615252 	.word	0x41615252
 80124f4:	61417272 	.word	0x61417272

080124f8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80124f8:	b480      	push	{r7}
 80124fa:	b083      	sub	sp, #12
 80124fc:	af00      	add	r7, sp, #0
 80124fe:	6078      	str	r0, [r7, #4]
 8012500:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8012502:	683b      	ldr	r3, [r7, #0]
 8012504:	3b02      	subs	r3, #2
 8012506:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	695b      	ldr	r3, [r3, #20]
 801250c:	3b02      	subs	r3, #2
 801250e:	683a      	ldr	r2, [r7, #0]
 8012510:	429a      	cmp	r2, r3
 8012512:	d301      	bcc.n	8012518 <clust2sect+0x20>
 8012514:	2300      	movs	r3, #0
 8012516:	e008      	b.n	801252a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	895b      	ldrh	r3, [r3, #10]
 801251c:	461a      	mov	r2, r3
 801251e:	683b      	ldr	r3, [r7, #0]
 8012520:	fb03 f202 	mul.w	r2, r3, r2
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012528:	4413      	add	r3, r2
}
 801252a:	4618      	mov	r0, r3
 801252c:	370c      	adds	r7, #12
 801252e:	46bd      	mov	sp, r7
 8012530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012534:	4770      	bx	lr

08012536 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8012536:	b580      	push	{r7, lr}
 8012538:	b086      	sub	sp, #24
 801253a:	af00      	add	r7, sp, #0
 801253c:	6078      	str	r0, [r7, #4]
 801253e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	681b      	ldr	r3, [r3, #0]
 8012544:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8012546:	683b      	ldr	r3, [r7, #0]
 8012548:	2b01      	cmp	r3, #1
 801254a:	d904      	bls.n	8012556 <get_fat+0x20>
 801254c:	693b      	ldr	r3, [r7, #16]
 801254e:	695b      	ldr	r3, [r3, #20]
 8012550:	683a      	ldr	r2, [r7, #0]
 8012552:	429a      	cmp	r2, r3
 8012554:	d302      	bcc.n	801255c <get_fat+0x26>
		val = 1;	/* Internal error */
 8012556:	2301      	movs	r3, #1
 8012558:	617b      	str	r3, [r7, #20]
 801255a:	e08e      	b.n	801267a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 801255c:	f04f 33ff 	mov.w	r3, #4294967295
 8012560:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8012562:	693b      	ldr	r3, [r7, #16]
 8012564:	781b      	ldrb	r3, [r3, #0]
 8012566:	2b03      	cmp	r3, #3
 8012568:	d061      	beq.n	801262e <get_fat+0xf8>
 801256a:	2b03      	cmp	r3, #3
 801256c:	dc7b      	bgt.n	8012666 <get_fat+0x130>
 801256e:	2b01      	cmp	r3, #1
 8012570:	d002      	beq.n	8012578 <get_fat+0x42>
 8012572:	2b02      	cmp	r3, #2
 8012574:	d041      	beq.n	80125fa <get_fat+0xc4>
 8012576:	e076      	b.n	8012666 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8012578:	683b      	ldr	r3, [r7, #0]
 801257a:	60fb      	str	r3, [r7, #12]
 801257c:	68fb      	ldr	r3, [r7, #12]
 801257e:	085b      	lsrs	r3, r3, #1
 8012580:	68fa      	ldr	r2, [r7, #12]
 8012582:	4413      	add	r3, r2
 8012584:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012586:	693b      	ldr	r3, [r7, #16]
 8012588:	6a1a      	ldr	r2, [r3, #32]
 801258a:	68fb      	ldr	r3, [r7, #12]
 801258c:	0a5b      	lsrs	r3, r3, #9
 801258e:	4413      	add	r3, r2
 8012590:	4619      	mov	r1, r3
 8012592:	6938      	ldr	r0, [r7, #16]
 8012594:	f7ff ff15 	bl	80123c2 <move_window>
 8012598:	4603      	mov	r3, r0
 801259a:	2b00      	cmp	r3, #0
 801259c:	d166      	bne.n	801266c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	1c5a      	adds	r2, r3, #1
 80125a2:	60fa      	str	r2, [r7, #12]
 80125a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80125a8:	693a      	ldr	r2, [r7, #16]
 80125aa:	4413      	add	r3, r2
 80125ac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80125b0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80125b2:	693b      	ldr	r3, [r7, #16]
 80125b4:	6a1a      	ldr	r2, [r3, #32]
 80125b6:	68fb      	ldr	r3, [r7, #12]
 80125b8:	0a5b      	lsrs	r3, r3, #9
 80125ba:	4413      	add	r3, r2
 80125bc:	4619      	mov	r1, r3
 80125be:	6938      	ldr	r0, [r7, #16]
 80125c0:	f7ff feff 	bl	80123c2 <move_window>
 80125c4:	4603      	mov	r3, r0
 80125c6:	2b00      	cmp	r3, #0
 80125c8:	d152      	bne.n	8012670 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80125d0:	693a      	ldr	r2, [r7, #16]
 80125d2:	4413      	add	r3, r2
 80125d4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80125d8:	021b      	lsls	r3, r3, #8
 80125da:	68ba      	ldr	r2, [r7, #8]
 80125dc:	4313      	orrs	r3, r2
 80125de:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80125e0:	683b      	ldr	r3, [r7, #0]
 80125e2:	f003 0301 	and.w	r3, r3, #1
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d002      	beq.n	80125f0 <get_fat+0xba>
 80125ea:	68bb      	ldr	r3, [r7, #8]
 80125ec:	091b      	lsrs	r3, r3, #4
 80125ee:	e002      	b.n	80125f6 <get_fat+0xc0>
 80125f0:	68bb      	ldr	r3, [r7, #8]
 80125f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80125f6:	617b      	str	r3, [r7, #20]
			break;
 80125f8:	e03f      	b.n	801267a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80125fa:	693b      	ldr	r3, [r7, #16]
 80125fc:	6a1a      	ldr	r2, [r3, #32]
 80125fe:	683b      	ldr	r3, [r7, #0]
 8012600:	0a1b      	lsrs	r3, r3, #8
 8012602:	4413      	add	r3, r2
 8012604:	4619      	mov	r1, r3
 8012606:	6938      	ldr	r0, [r7, #16]
 8012608:	f7ff fedb 	bl	80123c2 <move_window>
 801260c:	4603      	mov	r3, r0
 801260e:	2b00      	cmp	r3, #0
 8012610:	d130      	bne.n	8012674 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8012612:	693b      	ldr	r3, [r7, #16]
 8012614:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012618:	683b      	ldr	r3, [r7, #0]
 801261a:	005b      	lsls	r3, r3, #1
 801261c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8012620:	4413      	add	r3, r2
 8012622:	4618      	mov	r0, r3
 8012624:	f7ff fd88 	bl	8012138 <ld_word>
 8012628:	4603      	mov	r3, r0
 801262a:	617b      	str	r3, [r7, #20]
			break;
 801262c:	e025      	b.n	801267a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801262e:	693b      	ldr	r3, [r7, #16]
 8012630:	6a1a      	ldr	r2, [r3, #32]
 8012632:	683b      	ldr	r3, [r7, #0]
 8012634:	09db      	lsrs	r3, r3, #7
 8012636:	4413      	add	r3, r2
 8012638:	4619      	mov	r1, r3
 801263a:	6938      	ldr	r0, [r7, #16]
 801263c:	f7ff fec1 	bl	80123c2 <move_window>
 8012640:	4603      	mov	r3, r0
 8012642:	2b00      	cmp	r3, #0
 8012644:	d118      	bne.n	8012678 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8012646:	693b      	ldr	r3, [r7, #16]
 8012648:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801264c:	683b      	ldr	r3, [r7, #0]
 801264e:	009b      	lsls	r3, r3, #2
 8012650:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8012654:	4413      	add	r3, r2
 8012656:	4618      	mov	r0, r3
 8012658:	f7ff fd87 	bl	801216a <ld_dword>
 801265c:	4603      	mov	r3, r0
 801265e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8012662:	617b      	str	r3, [r7, #20]
			break;
 8012664:	e009      	b.n	801267a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8012666:	2301      	movs	r3, #1
 8012668:	617b      	str	r3, [r7, #20]
 801266a:	e006      	b.n	801267a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801266c:	bf00      	nop
 801266e:	e004      	b.n	801267a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012670:	bf00      	nop
 8012672:	e002      	b.n	801267a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8012674:	bf00      	nop
 8012676:	e000      	b.n	801267a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8012678:	bf00      	nop
		}
	}

	return val;
 801267a:	697b      	ldr	r3, [r7, #20]
}
 801267c:	4618      	mov	r0, r3
 801267e:	3718      	adds	r7, #24
 8012680:	46bd      	mov	sp, r7
 8012682:	bd80      	pop	{r7, pc}

08012684 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8012684:	b590      	push	{r4, r7, lr}
 8012686:	b089      	sub	sp, #36	@ 0x24
 8012688:	af00      	add	r7, sp, #0
 801268a:	60f8      	str	r0, [r7, #12]
 801268c:	60b9      	str	r1, [r7, #8]
 801268e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8012690:	2302      	movs	r3, #2
 8012692:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8012694:	68bb      	ldr	r3, [r7, #8]
 8012696:	2b01      	cmp	r3, #1
 8012698:	f240 80d9 	bls.w	801284e <put_fat+0x1ca>
 801269c:	68fb      	ldr	r3, [r7, #12]
 801269e:	695b      	ldr	r3, [r3, #20]
 80126a0:	68ba      	ldr	r2, [r7, #8]
 80126a2:	429a      	cmp	r2, r3
 80126a4:	f080 80d3 	bcs.w	801284e <put_fat+0x1ca>
		switch (fs->fs_type) {
 80126a8:	68fb      	ldr	r3, [r7, #12]
 80126aa:	781b      	ldrb	r3, [r3, #0]
 80126ac:	2b03      	cmp	r3, #3
 80126ae:	f000 8096 	beq.w	80127de <put_fat+0x15a>
 80126b2:	2b03      	cmp	r3, #3
 80126b4:	f300 80cb 	bgt.w	801284e <put_fat+0x1ca>
 80126b8:	2b01      	cmp	r3, #1
 80126ba:	d002      	beq.n	80126c2 <put_fat+0x3e>
 80126bc:	2b02      	cmp	r3, #2
 80126be:	d06e      	beq.n	801279e <put_fat+0x11a>
 80126c0:	e0c5      	b.n	801284e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80126c2:	68bb      	ldr	r3, [r7, #8]
 80126c4:	61bb      	str	r3, [r7, #24]
 80126c6:	69bb      	ldr	r3, [r7, #24]
 80126c8:	085b      	lsrs	r3, r3, #1
 80126ca:	69ba      	ldr	r2, [r7, #24]
 80126cc:	4413      	add	r3, r2
 80126ce:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80126d0:	68fb      	ldr	r3, [r7, #12]
 80126d2:	6a1a      	ldr	r2, [r3, #32]
 80126d4:	69bb      	ldr	r3, [r7, #24]
 80126d6:	0a5b      	lsrs	r3, r3, #9
 80126d8:	4413      	add	r3, r2
 80126da:	4619      	mov	r1, r3
 80126dc:	68f8      	ldr	r0, [r7, #12]
 80126de:	f7ff fe70 	bl	80123c2 <move_window>
 80126e2:	4603      	mov	r3, r0
 80126e4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80126e6:	7ffb      	ldrb	r3, [r7, #31]
 80126e8:	2b00      	cmp	r3, #0
 80126ea:	f040 80a9 	bne.w	8012840 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80126ee:	68fb      	ldr	r3, [r7, #12]
 80126f0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80126f4:	69bb      	ldr	r3, [r7, #24]
 80126f6:	1c59      	adds	r1, r3, #1
 80126f8:	61b9      	str	r1, [r7, #24]
 80126fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80126fe:	4413      	add	r3, r2
 8012700:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8012702:	68bb      	ldr	r3, [r7, #8]
 8012704:	f003 0301 	and.w	r3, r3, #1
 8012708:	2b00      	cmp	r3, #0
 801270a:	d00d      	beq.n	8012728 <put_fat+0xa4>
 801270c:	697b      	ldr	r3, [r7, #20]
 801270e:	781b      	ldrb	r3, [r3, #0]
 8012710:	b25b      	sxtb	r3, r3
 8012712:	f003 030f 	and.w	r3, r3, #15
 8012716:	b25a      	sxtb	r2, r3
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	b25b      	sxtb	r3, r3
 801271c:	011b      	lsls	r3, r3, #4
 801271e:	b25b      	sxtb	r3, r3
 8012720:	4313      	orrs	r3, r2
 8012722:	b25b      	sxtb	r3, r3
 8012724:	b2db      	uxtb	r3, r3
 8012726:	e001      	b.n	801272c <put_fat+0xa8>
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	b2db      	uxtb	r3, r3
 801272c:	697a      	ldr	r2, [r7, #20]
 801272e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012730:	68fb      	ldr	r3, [r7, #12]
 8012732:	2201      	movs	r2, #1
 8012734:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8012736:	68fb      	ldr	r3, [r7, #12]
 8012738:	6a1a      	ldr	r2, [r3, #32]
 801273a:	69bb      	ldr	r3, [r7, #24]
 801273c:	0a5b      	lsrs	r3, r3, #9
 801273e:	4413      	add	r3, r2
 8012740:	4619      	mov	r1, r3
 8012742:	68f8      	ldr	r0, [r7, #12]
 8012744:	f7ff fe3d 	bl	80123c2 <move_window>
 8012748:	4603      	mov	r3, r0
 801274a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801274c:	7ffb      	ldrb	r3, [r7, #31]
 801274e:	2b00      	cmp	r3, #0
 8012750:	d178      	bne.n	8012844 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8012752:	68fb      	ldr	r3, [r7, #12]
 8012754:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012758:	69bb      	ldr	r3, [r7, #24]
 801275a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801275e:	4413      	add	r3, r2
 8012760:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8012762:	68bb      	ldr	r3, [r7, #8]
 8012764:	f003 0301 	and.w	r3, r3, #1
 8012768:	2b00      	cmp	r3, #0
 801276a:	d003      	beq.n	8012774 <put_fat+0xf0>
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	091b      	lsrs	r3, r3, #4
 8012770:	b2db      	uxtb	r3, r3
 8012772:	e00e      	b.n	8012792 <put_fat+0x10e>
 8012774:	697b      	ldr	r3, [r7, #20]
 8012776:	781b      	ldrb	r3, [r3, #0]
 8012778:	b25b      	sxtb	r3, r3
 801277a:	f023 030f 	bic.w	r3, r3, #15
 801277e:	b25a      	sxtb	r2, r3
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	0a1b      	lsrs	r3, r3, #8
 8012784:	b25b      	sxtb	r3, r3
 8012786:	f003 030f 	and.w	r3, r3, #15
 801278a:	b25b      	sxtb	r3, r3
 801278c:	4313      	orrs	r3, r2
 801278e:	b25b      	sxtb	r3, r3
 8012790:	b2db      	uxtb	r3, r3
 8012792:	697a      	ldr	r2, [r7, #20]
 8012794:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	2201      	movs	r2, #1
 801279a:	70da      	strb	r2, [r3, #3]
			break;
 801279c:	e057      	b.n	801284e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801279e:	68fb      	ldr	r3, [r7, #12]
 80127a0:	6a1a      	ldr	r2, [r3, #32]
 80127a2:	68bb      	ldr	r3, [r7, #8]
 80127a4:	0a1b      	lsrs	r3, r3, #8
 80127a6:	4413      	add	r3, r2
 80127a8:	4619      	mov	r1, r3
 80127aa:	68f8      	ldr	r0, [r7, #12]
 80127ac:	f7ff fe09 	bl	80123c2 <move_window>
 80127b0:	4603      	mov	r3, r0
 80127b2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80127b4:	7ffb      	ldrb	r3, [r7, #31]
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d146      	bne.n	8012848 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80127ba:	68fb      	ldr	r3, [r7, #12]
 80127bc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80127c0:	68bb      	ldr	r3, [r7, #8]
 80127c2:	005b      	lsls	r3, r3, #1
 80127c4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80127c8:	4413      	add	r3, r2
 80127ca:	687a      	ldr	r2, [r7, #4]
 80127cc:	b292      	uxth	r2, r2
 80127ce:	4611      	mov	r1, r2
 80127d0:	4618      	mov	r0, r3
 80127d2:	f7ff fced 	bl	80121b0 <st_word>
			fs->wflag = 1;
 80127d6:	68fb      	ldr	r3, [r7, #12]
 80127d8:	2201      	movs	r2, #1
 80127da:	70da      	strb	r2, [r3, #3]
			break;
 80127dc:	e037      	b.n	801284e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	6a1a      	ldr	r2, [r3, #32]
 80127e2:	68bb      	ldr	r3, [r7, #8]
 80127e4:	09db      	lsrs	r3, r3, #7
 80127e6:	4413      	add	r3, r2
 80127e8:	4619      	mov	r1, r3
 80127ea:	68f8      	ldr	r0, [r7, #12]
 80127ec:	f7ff fde9 	bl	80123c2 <move_window>
 80127f0:	4603      	mov	r3, r0
 80127f2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80127f4:	7ffb      	ldrb	r3, [r7, #31]
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d128      	bne.n	801284c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012806:	68bb      	ldr	r3, [r7, #8]
 8012808:	009b      	lsls	r3, r3, #2
 801280a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801280e:	4413      	add	r3, r2
 8012810:	4618      	mov	r0, r3
 8012812:	f7ff fcaa 	bl	801216a <ld_dword>
 8012816:	4603      	mov	r3, r0
 8012818:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801281c:	4323      	orrs	r3, r4
 801281e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012826:	68bb      	ldr	r3, [r7, #8]
 8012828:	009b      	lsls	r3, r3, #2
 801282a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801282e:	4413      	add	r3, r2
 8012830:	6879      	ldr	r1, [r7, #4]
 8012832:	4618      	mov	r0, r3
 8012834:	f7ff fcd7 	bl	80121e6 <st_dword>
			fs->wflag = 1;
 8012838:	68fb      	ldr	r3, [r7, #12]
 801283a:	2201      	movs	r2, #1
 801283c:	70da      	strb	r2, [r3, #3]
			break;
 801283e:	e006      	b.n	801284e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012840:	bf00      	nop
 8012842:	e004      	b.n	801284e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012844:	bf00      	nop
 8012846:	e002      	b.n	801284e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8012848:	bf00      	nop
 801284a:	e000      	b.n	801284e <put_fat+0x1ca>
			if (res != FR_OK) break;
 801284c:	bf00      	nop
		}
	}
	return res;
 801284e:	7ffb      	ldrb	r3, [r7, #31]
}
 8012850:	4618      	mov	r0, r3
 8012852:	3724      	adds	r7, #36	@ 0x24
 8012854:	46bd      	mov	sp, r7
 8012856:	bd90      	pop	{r4, r7, pc}

08012858 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8012858:	b580      	push	{r7, lr}
 801285a:	b088      	sub	sp, #32
 801285c:	af00      	add	r7, sp, #0
 801285e:	60f8      	str	r0, [r7, #12]
 8012860:	60b9      	str	r1, [r7, #8]
 8012862:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8012864:	2300      	movs	r3, #0
 8012866:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8012868:	68fb      	ldr	r3, [r7, #12]
 801286a:	681b      	ldr	r3, [r3, #0]
 801286c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801286e:	68bb      	ldr	r3, [r7, #8]
 8012870:	2b01      	cmp	r3, #1
 8012872:	d904      	bls.n	801287e <remove_chain+0x26>
 8012874:	69bb      	ldr	r3, [r7, #24]
 8012876:	695b      	ldr	r3, [r3, #20]
 8012878:	68ba      	ldr	r2, [r7, #8]
 801287a:	429a      	cmp	r2, r3
 801287c:	d301      	bcc.n	8012882 <remove_chain+0x2a>
 801287e:	2302      	movs	r3, #2
 8012880:	e04b      	b.n	801291a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	2b00      	cmp	r3, #0
 8012886:	d00c      	beq.n	80128a2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8012888:	f04f 32ff 	mov.w	r2, #4294967295
 801288c:	6879      	ldr	r1, [r7, #4]
 801288e:	69b8      	ldr	r0, [r7, #24]
 8012890:	f7ff fef8 	bl	8012684 <put_fat>
 8012894:	4603      	mov	r3, r0
 8012896:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8012898:	7ffb      	ldrb	r3, [r7, #31]
 801289a:	2b00      	cmp	r3, #0
 801289c:	d001      	beq.n	80128a2 <remove_chain+0x4a>
 801289e:	7ffb      	ldrb	r3, [r7, #31]
 80128a0:	e03b      	b.n	801291a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80128a2:	68b9      	ldr	r1, [r7, #8]
 80128a4:	68f8      	ldr	r0, [r7, #12]
 80128a6:	f7ff fe46 	bl	8012536 <get_fat>
 80128aa:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80128ac:	697b      	ldr	r3, [r7, #20]
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	d031      	beq.n	8012916 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80128b2:	697b      	ldr	r3, [r7, #20]
 80128b4:	2b01      	cmp	r3, #1
 80128b6:	d101      	bne.n	80128bc <remove_chain+0x64>
 80128b8:	2302      	movs	r3, #2
 80128ba:	e02e      	b.n	801291a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80128bc:	697b      	ldr	r3, [r7, #20]
 80128be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80128c2:	d101      	bne.n	80128c8 <remove_chain+0x70>
 80128c4:	2301      	movs	r3, #1
 80128c6:	e028      	b.n	801291a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80128c8:	2200      	movs	r2, #0
 80128ca:	68b9      	ldr	r1, [r7, #8]
 80128cc:	69b8      	ldr	r0, [r7, #24]
 80128ce:	f7ff fed9 	bl	8012684 <put_fat>
 80128d2:	4603      	mov	r3, r0
 80128d4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80128d6:	7ffb      	ldrb	r3, [r7, #31]
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d001      	beq.n	80128e0 <remove_chain+0x88>
 80128dc:	7ffb      	ldrb	r3, [r7, #31]
 80128de:	e01c      	b.n	801291a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80128e0:	69bb      	ldr	r3, [r7, #24]
 80128e2:	691a      	ldr	r2, [r3, #16]
 80128e4:	69bb      	ldr	r3, [r7, #24]
 80128e6:	695b      	ldr	r3, [r3, #20]
 80128e8:	3b02      	subs	r3, #2
 80128ea:	429a      	cmp	r2, r3
 80128ec:	d20b      	bcs.n	8012906 <remove_chain+0xae>
			fs->free_clst++;
 80128ee:	69bb      	ldr	r3, [r7, #24]
 80128f0:	691b      	ldr	r3, [r3, #16]
 80128f2:	1c5a      	adds	r2, r3, #1
 80128f4:	69bb      	ldr	r3, [r7, #24]
 80128f6:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 80128f8:	69bb      	ldr	r3, [r7, #24]
 80128fa:	791b      	ldrb	r3, [r3, #4]
 80128fc:	f043 0301 	orr.w	r3, r3, #1
 8012900:	b2da      	uxtb	r2, r3
 8012902:	69bb      	ldr	r3, [r7, #24]
 8012904:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8012906:	697b      	ldr	r3, [r7, #20]
 8012908:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801290a:	69bb      	ldr	r3, [r7, #24]
 801290c:	695b      	ldr	r3, [r3, #20]
 801290e:	68ba      	ldr	r2, [r7, #8]
 8012910:	429a      	cmp	r2, r3
 8012912:	d3c6      	bcc.n	80128a2 <remove_chain+0x4a>
 8012914:	e000      	b.n	8012918 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8012916:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8012918:	2300      	movs	r3, #0
}
 801291a:	4618      	mov	r0, r3
 801291c:	3720      	adds	r7, #32
 801291e:	46bd      	mov	sp, r7
 8012920:	bd80      	pop	{r7, pc}

08012922 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8012922:	b580      	push	{r7, lr}
 8012924:	b088      	sub	sp, #32
 8012926:	af00      	add	r7, sp, #0
 8012928:	6078      	str	r0, [r7, #4]
 801292a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	681b      	ldr	r3, [r3, #0]
 8012930:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8012932:	683b      	ldr	r3, [r7, #0]
 8012934:	2b00      	cmp	r3, #0
 8012936:	d10d      	bne.n	8012954 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8012938:	693b      	ldr	r3, [r7, #16]
 801293a:	68db      	ldr	r3, [r3, #12]
 801293c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801293e:	69bb      	ldr	r3, [r7, #24]
 8012940:	2b00      	cmp	r3, #0
 8012942:	d004      	beq.n	801294e <create_chain+0x2c>
 8012944:	693b      	ldr	r3, [r7, #16]
 8012946:	695b      	ldr	r3, [r3, #20]
 8012948:	69ba      	ldr	r2, [r7, #24]
 801294a:	429a      	cmp	r2, r3
 801294c:	d31b      	bcc.n	8012986 <create_chain+0x64>
 801294e:	2301      	movs	r3, #1
 8012950:	61bb      	str	r3, [r7, #24]
 8012952:	e018      	b.n	8012986 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8012954:	6839      	ldr	r1, [r7, #0]
 8012956:	6878      	ldr	r0, [r7, #4]
 8012958:	f7ff fded 	bl	8012536 <get_fat>
 801295c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 801295e:	68fb      	ldr	r3, [r7, #12]
 8012960:	2b01      	cmp	r3, #1
 8012962:	d801      	bhi.n	8012968 <create_chain+0x46>
 8012964:	2301      	movs	r3, #1
 8012966:	e070      	b.n	8012a4a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801296e:	d101      	bne.n	8012974 <create_chain+0x52>
 8012970:	68fb      	ldr	r3, [r7, #12]
 8012972:	e06a      	b.n	8012a4a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8012974:	693b      	ldr	r3, [r7, #16]
 8012976:	695b      	ldr	r3, [r3, #20]
 8012978:	68fa      	ldr	r2, [r7, #12]
 801297a:	429a      	cmp	r2, r3
 801297c:	d201      	bcs.n	8012982 <create_chain+0x60>
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	e063      	b.n	8012a4a <create_chain+0x128>
		scl = clst;
 8012982:	683b      	ldr	r3, [r7, #0]
 8012984:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8012986:	69bb      	ldr	r3, [r7, #24]
 8012988:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 801298a:	69fb      	ldr	r3, [r7, #28]
 801298c:	3301      	adds	r3, #1
 801298e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8012990:	693b      	ldr	r3, [r7, #16]
 8012992:	695b      	ldr	r3, [r3, #20]
 8012994:	69fa      	ldr	r2, [r7, #28]
 8012996:	429a      	cmp	r2, r3
 8012998:	d307      	bcc.n	80129aa <create_chain+0x88>
				ncl = 2;
 801299a:	2302      	movs	r3, #2
 801299c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801299e:	69fa      	ldr	r2, [r7, #28]
 80129a0:	69bb      	ldr	r3, [r7, #24]
 80129a2:	429a      	cmp	r2, r3
 80129a4:	d901      	bls.n	80129aa <create_chain+0x88>
 80129a6:	2300      	movs	r3, #0
 80129a8:	e04f      	b.n	8012a4a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80129aa:	69f9      	ldr	r1, [r7, #28]
 80129ac:	6878      	ldr	r0, [r7, #4]
 80129ae:	f7ff fdc2 	bl	8012536 <get_fat>
 80129b2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80129b4:	68fb      	ldr	r3, [r7, #12]
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d00e      	beq.n	80129d8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80129ba:	68fb      	ldr	r3, [r7, #12]
 80129bc:	2b01      	cmp	r3, #1
 80129be:	d003      	beq.n	80129c8 <create_chain+0xa6>
 80129c0:	68fb      	ldr	r3, [r7, #12]
 80129c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80129c6:	d101      	bne.n	80129cc <create_chain+0xaa>
 80129c8:	68fb      	ldr	r3, [r7, #12]
 80129ca:	e03e      	b.n	8012a4a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80129cc:	69fa      	ldr	r2, [r7, #28]
 80129ce:	69bb      	ldr	r3, [r7, #24]
 80129d0:	429a      	cmp	r2, r3
 80129d2:	d1da      	bne.n	801298a <create_chain+0x68>
 80129d4:	2300      	movs	r3, #0
 80129d6:	e038      	b.n	8012a4a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80129d8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80129da:	f04f 32ff 	mov.w	r2, #4294967295
 80129de:	69f9      	ldr	r1, [r7, #28]
 80129e0:	6938      	ldr	r0, [r7, #16]
 80129e2:	f7ff fe4f 	bl	8012684 <put_fat>
 80129e6:	4603      	mov	r3, r0
 80129e8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80129ea:	7dfb      	ldrb	r3, [r7, #23]
 80129ec:	2b00      	cmp	r3, #0
 80129ee:	d109      	bne.n	8012a04 <create_chain+0xe2>
 80129f0:	683b      	ldr	r3, [r7, #0]
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d006      	beq.n	8012a04 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80129f6:	69fa      	ldr	r2, [r7, #28]
 80129f8:	6839      	ldr	r1, [r7, #0]
 80129fa:	6938      	ldr	r0, [r7, #16]
 80129fc:	f7ff fe42 	bl	8012684 <put_fat>
 8012a00:	4603      	mov	r3, r0
 8012a02:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8012a04:	7dfb      	ldrb	r3, [r7, #23]
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d116      	bne.n	8012a38 <create_chain+0x116>
		fs->last_clst = ncl;
 8012a0a:	693b      	ldr	r3, [r7, #16]
 8012a0c:	69fa      	ldr	r2, [r7, #28]
 8012a0e:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8012a10:	693b      	ldr	r3, [r7, #16]
 8012a12:	691a      	ldr	r2, [r3, #16]
 8012a14:	693b      	ldr	r3, [r7, #16]
 8012a16:	695b      	ldr	r3, [r3, #20]
 8012a18:	3b02      	subs	r3, #2
 8012a1a:	429a      	cmp	r2, r3
 8012a1c:	d804      	bhi.n	8012a28 <create_chain+0x106>
 8012a1e:	693b      	ldr	r3, [r7, #16]
 8012a20:	691b      	ldr	r3, [r3, #16]
 8012a22:	1e5a      	subs	r2, r3, #1
 8012a24:	693b      	ldr	r3, [r7, #16]
 8012a26:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8012a28:	693b      	ldr	r3, [r7, #16]
 8012a2a:	791b      	ldrb	r3, [r3, #4]
 8012a2c:	f043 0301 	orr.w	r3, r3, #1
 8012a30:	b2da      	uxtb	r2, r3
 8012a32:	693b      	ldr	r3, [r7, #16]
 8012a34:	711a      	strb	r2, [r3, #4]
 8012a36:	e007      	b.n	8012a48 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8012a38:	7dfb      	ldrb	r3, [r7, #23]
 8012a3a:	2b01      	cmp	r3, #1
 8012a3c:	d102      	bne.n	8012a44 <create_chain+0x122>
 8012a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8012a42:	e000      	b.n	8012a46 <create_chain+0x124>
 8012a44:	2301      	movs	r3, #1
 8012a46:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8012a48:	69fb      	ldr	r3, [r7, #28]
}
 8012a4a:	4618      	mov	r0, r3
 8012a4c:	3720      	adds	r7, #32
 8012a4e:	46bd      	mov	sp, r7
 8012a50:	bd80      	pop	{r7, pc}

08012a52 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8012a52:	b480      	push	{r7}
 8012a54:	b087      	sub	sp, #28
 8012a56:	af00      	add	r7, sp, #0
 8012a58:	6078      	str	r0, [r7, #4]
 8012a5a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	681b      	ldr	r3, [r3, #0]
 8012a60:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012a66:	3304      	adds	r3, #4
 8012a68:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8012a6a:	683b      	ldr	r3, [r7, #0]
 8012a6c:	0a5b      	lsrs	r3, r3, #9
 8012a6e:	68fa      	ldr	r2, [r7, #12]
 8012a70:	8952      	ldrh	r2, [r2, #10]
 8012a72:	fbb3 f3f2 	udiv	r3, r3, r2
 8012a76:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012a78:	693b      	ldr	r3, [r7, #16]
 8012a7a:	1d1a      	adds	r2, r3, #4
 8012a7c:	613a      	str	r2, [r7, #16]
 8012a7e:	681b      	ldr	r3, [r3, #0]
 8012a80:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8012a82:	68bb      	ldr	r3, [r7, #8]
 8012a84:	2b00      	cmp	r3, #0
 8012a86:	d101      	bne.n	8012a8c <clmt_clust+0x3a>
 8012a88:	2300      	movs	r3, #0
 8012a8a:	e010      	b.n	8012aae <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8012a8c:	697a      	ldr	r2, [r7, #20]
 8012a8e:	68bb      	ldr	r3, [r7, #8]
 8012a90:	429a      	cmp	r2, r3
 8012a92:	d307      	bcc.n	8012aa4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8012a94:	697a      	ldr	r2, [r7, #20]
 8012a96:	68bb      	ldr	r3, [r7, #8]
 8012a98:	1ad3      	subs	r3, r2, r3
 8012a9a:	617b      	str	r3, [r7, #20]
 8012a9c:	693b      	ldr	r3, [r7, #16]
 8012a9e:	3304      	adds	r3, #4
 8012aa0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012aa2:	e7e9      	b.n	8012a78 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8012aa4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8012aa6:	693b      	ldr	r3, [r7, #16]
 8012aa8:	681a      	ldr	r2, [r3, #0]
 8012aaa:	697b      	ldr	r3, [r7, #20]
 8012aac:	4413      	add	r3, r2
}
 8012aae:	4618      	mov	r0, r3
 8012ab0:	371c      	adds	r7, #28
 8012ab2:	46bd      	mov	sp, r7
 8012ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ab8:	4770      	bx	lr

08012aba <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8012aba:	b580      	push	{r7, lr}
 8012abc:	b086      	sub	sp, #24
 8012abe:	af00      	add	r7, sp, #0
 8012ac0:	6078      	str	r0, [r7, #4]
 8012ac2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	681b      	ldr	r3, [r3, #0]
 8012ac8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8012aca:	683b      	ldr	r3, [r7, #0]
 8012acc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8012ad0:	d204      	bcs.n	8012adc <dir_sdi+0x22>
 8012ad2:	683b      	ldr	r3, [r7, #0]
 8012ad4:	f003 031f 	and.w	r3, r3, #31
 8012ad8:	2b00      	cmp	r3, #0
 8012ada:	d001      	beq.n	8012ae0 <dir_sdi+0x26>
		return FR_INT_ERR;
 8012adc:	2302      	movs	r3, #2
 8012ade:	e063      	b.n	8012ba8 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	683a      	ldr	r2, [r7, #0]
 8012ae4:	611a      	str	r2, [r3, #16]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	689b      	ldr	r3, [r3, #8]
 8012aea:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8012aec:	697b      	ldr	r3, [r7, #20]
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	d106      	bne.n	8012b00 <dir_sdi+0x46>
 8012af2:	693b      	ldr	r3, [r7, #16]
 8012af4:	781b      	ldrb	r3, [r3, #0]
 8012af6:	2b02      	cmp	r3, #2
 8012af8:	d902      	bls.n	8012b00 <dir_sdi+0x46>
		clst = fs->dirbase;
 8012afa:	693b      	ldr	r3, [r7, #16]
 8012afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012afe:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8012b00:	697b      	ldr	r3, [r7, #20]
 8012b02:	2b00      	cmp	r3, #0
 8012b04:	d10c      	bne.n	8012b20 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8012b06:	683b      	ldr	r3, [r7, #0]
 8012b08:	095b      	lsrs	r3, r3, #5
 8012b0a:	693a      	ldr	r2, [r7, #16]
 8012b0c:	8912      	ldrh	r2, [r2, #8]
 8012b0e:	4293      	cmp	r3, r2
 8012b10:	d301      	bcc.n	8012b16 <dir_sdi+0x5c>
 8012b12:	2302      	movs	r3, #2
 8012b14:	e048      	b.n	8012ba8 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8012b16:	693b      	ldr	r3, [r7, #16]
 8012b18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	619a      	str	r2, [r3, #24]
 8012b1e:	e029      	b.n	8012b74 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8012b20:	693b      	ldr	r3, [r7, #16]
 8012b22:	895b      	ldrh	r3, [r3, #10]
 8012b24:	025b      	lsls	r3, r3, #9
 8012b26:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8012b28:	e019      	b.n	8012b5e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	6979      	ldr	r1, [r7, #20]
 8012b2e:	4618      	mov	r0, r3
 8012b30:	f7ff fd01 	bl	8012536 <get_fat>
 8012b34:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8012b36:	697b      	ldr	r3, [r7, #20]
 8012b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b3c:	d101      	bne.n	8012b42 <dir_sdi+0x88>
 8012b3e:	2301      	movs	r3, #1
 8012b40:	e032      	b.n	8012ba8 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8012b42:	697b      	ldr	r3, [r7, #20]
 8012b44:	2b01      	cmp	r3, #1
 8012b46:	d904      	bls.n	8012b52 <dir_sdi+0x98>
 8012b48:	693b      	ldr	r3, [r7, #16]
 8012b4a:	695b      	ldr	r3, [r3, #20]
 8012b4c:	697a      	ldr	r2, [r7, #20]
 8012b4e:	429a      	cmp	r2, r3
 8012b50:	d301      	bcc.n	8012b56 <dir_sdi+0x9c>
 8012b52:	2302      	movs	r3, #2
 8012b54:	e028      	b.n	8012ba8 <dir_sdi+0xee>
			ofs -= csz;
 8012b56:	683a      	ldr	r2, [r7, #0]
 8012b58:	68fb      	ldr	r3, [r7, #12]
 8012b5a:	1ad3      	subs	r3, r2, r3
 8012b5c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8012b5e:	683a      	ldr	r2, [r7, #0]
 8012b60:	68fb      	ldr	r3, [r7, #12]
 8012b62:	429a      	cmp	r2, r3
 8012b64:	d2e1      	bcs.n	8012b2a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8012b66:	6979      	ldr	r1, [r7, #20]
 8012b68:	6938      	ldr	r0, [r7, #16]
 8012b6a:	f7ff fcc5 	bl	80124f8 <clust2sect>
 8012b6e:	4602      	mov	r2, r0
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	619a      	str	r2, [r3, #24]
	}
	dp->clust = clst;					/* Current cluster# */
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	697a      	ldr	r2, [r7, #20]
 8012b78:	615a      	str	r2, [r3, #20]
	if (!dp->sect) return FR_INT_ERR;
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	699b      	ldr	r3, [r3, #24]
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	d101      	bne.n	8012b86 <dir_sdi+0xcc>
 8012b82:	2302      	movs	r3, #2
 8012b84:	e010      	b.n	8012ba8 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	699a      	ldr	r2, [r3, #24]
 8012b8a:	683b      	ldr	r3, [r7, #0]
 8012b8c:	0a5b      	lsrs	r3, r3, #9
 8012b8e:	441a      	add	r2, r3
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	619a      	str	r2, [r3, #24]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8012b94:	693b      	ldr	r3, [r7, #16]
 8012b96:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012b9a:	683b      	ldr	r3, [r7, #0]
 8012b9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012ba0:	441a      	add	r2, r3
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8012ba6:	2300      	movs	r3, #0
}
 8012ba8:	4618      	mov	r0, r3
 8012baa:	3718      	adds	r7, #24
 8012bac:	46bd      	mov	sp, r7
 8012bae:	bd80      	pop	{r7, pc}

08012bb0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8012bb0:	b580      	push	{r7, lr}
 8012bb2:	b086      	sub	sp, #24
 8012bb4:	af00      	add	r7, sp, #0
 8012bb6:	6078      	str	r0, [r7, #4]
 8012bb8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	681b      	ldr	r3, [r3, #0]
 8012bbe:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	691b      	ldr	r3, [r3, #16]
 8012bc4:	3320      	adds	r3, #32
 8012bc6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	699b      	ldr	r3, [r3, #24]
 8012bcc:	2b00      	cmp	r3, #0
 8012bce:	d003      	beq.n	8012bd8 <dir_next+0x28>
 8012bd0:	68bb      	ldr	r3, [r7, #8]
 8012bd2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8012bd6:	d301      	bcc.n	8012bdc <dir_next+0x2c>
 8012bd8:	2304      	movs	r3, #4
 8012bda:	e0aa      	b.n	8012d32 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8012bdc:	68bb      	ldr	r3, [r7, #8]
 8012bde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	f040 8098 	bne.w	8012d18 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	699b      	ldr	r3, [r3, #24]
 8012bec:	1c5a      	adds	r2, r3, #1
 8012bee:	687b      	ldr	r3, [r7, #4]
 8012bf0:	619a      	str	r2, [r3, #24]

		if (!dp->clust) {		/* Static table */
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	695b      	ldr	r3, [r3, #20]
 8012bf6:	2b00      	cmp	r3, #0
 8012bf8:	d10b      	bne.n	8012c12 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8012bfa:	68bb      	ldr	r3, [r7, #8]
 8012bfc:	095b      	lsrs	r3, r3, #5
 8012bfe:	68fa      	ldr	r2, [r7, #12]
 8012c00:	8912      	ldrh	r2, [r2, #8]
 8012c02:	4293      	cmp	r3, r2
 8012c04:	f0c0 8088 	bcc.w	8012d18 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	2200      	movs	r2, #0
 8012c0c:	619a      	str	r2, [r3, #24]
 8012c0e:	2304      	movs	r3, #4
 8012c10:	e08f      	b.n	8012d32 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8012c12:	68bb      	ldr	r3, [r7, #8]
 8012c14:	0a5b      	lsrs	r3, r3, #9
 8012c16:	68fa      	ldr	r2, [r7, #12]
 8012c18:	8952      	ldrh	r2, [r2, #10]
 8012c1a:	3a01      	subs	r2, #1
 8012c1c:	4013      	ands	r3, r2
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d17a      	bne.n	8012d18 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8012c22:	687a      	ldr	r2, [r7, #4]
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	695b      	ldr	r3, [r3, #20]
 8012c28:	4619      	mov	r1, r3
 8012c2a:	4610      	mov	r0, r2
 8012c2c:	f7ff fc83 	bl	8012536 <get_fat>
 8012c30:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8012c32:	697b      	ldr	r3, [r7, #20]
 8012c34:	2b01      	cmp	r3, #1
 8012c36:	d801      	bhi.n	8012c3c <dir_next+0x8c>
 8012c38:	2302      	movs	r3, #2
 8012c3a:	e07a      	b.n	8012d32 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8012c3c:	697b      	ldr	r3, [r7, #20]
 8012c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c42:	d101      	bne.n	8012c48 <dir_next+0x98>
 8012c44:	2301      	movs	r3, #1
 8012c46:	e074      	b.n	8012d32 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8012c48:	68fb      	ldr	r3, [r7, #12]
 8012c4a:	695b      	ldr	r3, [r3, #20]
 8012c4c:	697a      	ldr	r2, [r7, #20]
 8012c4e:	429a      	cmp	r2, r3
 8012c50:	d358      	bcc.n	8012d04 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8012c52:	683b      	ldr	r3, [r7, #0]
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	d104      	bne.n	8012c62 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	2200      	movs	r2, #0
 8012c5c:	619a      	str	r2, [r3, #24]
 8012c5e:	2304      	movs	r3, #4
 8012c60:	e067      	b.n	8012d32 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8012c62:	687a      	ldr	r2, [r7, #4]
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	695b      	ldr	r3, [r3, #20]
 8012c68:	4619      	mov	r1, r3
 8012c6a:	4610      	mov	r0, r2
 8012c6c:	f7ff fe59 	bl	8012922 <create_chain>
 8012c70:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8012c72:	697b      	ldr	r3, [r7, #20]
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d101      	bne.n	8012c7c <dir_next+0xcc>
 8012c78:	2307      	movs	r3, #7
 8012c7a:	e05a      	b.n	8012d32 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8012c7c:	697b      	ldr	r3, [r7, #20]
 8012c7e:	2b01      	cmp	r3, #1
 8012c80:	d101      	bne.n	8012c86 <dir_next+0xd6>
 8012c82:	2302      	movs	r3, #2
 8012c84:	e055      	b.n	8012d32 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8012c86:	697b      	ldr	r3, [r7, #20]
 8012c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c8c:	d101      	bne.n	8012c92 <dir_next+0xe2>
 8012c8e:	2301      	movs	r3, #1
 8012c90:	e04f      	b.n	8012d32 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8012c92:	68f8      	ldr	r0, [r7, #12]
 8012c94:	f7ff fb51 	bl	801233a <sync_window>
 8012c98:	4603      	mov	r3, r0
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d001      	beq.n	8012ca2 <dir_next+0xf2>
 8012c9e:	2301      	movs	r3, #1
 8012ca0:	e047      	b.n	8012d32 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8012ca2:	68fb      	ldr	r3, [r7, #12]
 8012ca4:	3330      	adds	r3, #48	@ 0x30
 8012ca6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012caa:	2100      	movs	r1, #0
 8012cac:	4618      	mov	r0, r3
 8012cae:	f7ff fae7 	bl	8012280 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8012cb2:	2300      	movs	r3, #0
 8012cb4:	613b      	str	r3, [r7, #16]
 8012cb6:	6979      	ldr	r1, [r7, #20]
 8012cb8:	68f8      	ldr	r0, [r7, #12]
 8012cba:	f7ff fc1d 	bl	80124f8 <clust2sect>
 8012cbe:	4602      	mov	r2, r0
 8012cc0:	68fb      	ldr	r3, [r7, #12]
 8012cc2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8012cc4:	e012      	b.n	8012cec <dir_next+0x13c>
						fs->wflag = 1;
 8012cc6:	68fb      	ldr	r3, [r7, #12]
 8012cc8:	2201      	movs	r2, #1
 8012cca:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8012ccc:	68f8      	ldr	r0, [r7, #12]
 8012cce:	f7ff fb34 	bl	801233a <sync_window>
 8012cd2:	4603      	mov	r3, r0
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d001      	beq.n	8012cdc <dir_next+0x12c>
 8012cd8:	2301      	movs	r3, #1
 8012cda:	e02a      	b.n	8012d32 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8012cdc:	693b      	ldr	r3, [r7, #16]
 8012cde:	3301      	adds	r3, #1
 8012ce0:	613b      	str	r3, [r7, #16]
 8012ce2:	68fb      	ldr	r3, [r7, #12]
 8012ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ce6:	1c5a      	adds	r2, r3, #1
 8012ce8:	68fb      	ldr	r3, [r7, #12]
 8012cea:	62da      	str	r2, [r3, #44]	@ 0x2c
 8012cec:	68fb      	ldr	r3, [r7, #12]
 8012cee:	895b      	ldrh	r3, [r3, #10]
 8012cf0:	461a      	mov	r2, r3
 8012cf2:	693b      	ldr	r3, [r7, #16]
 8012cf4:	4293      	cmp	r3, r2
 8012cf6:	d3e6      	bcc.n	8012cc6 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8012cf8:	68fb      	ldr	r3, [r7, #12]
 8012cfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012cfc:	693b      	ldr	r3, [r7, #16]
 8012cfe:	1ad2      	subs	r2, r2, r3
 8012d00:	68fb      	ldr	r3, [r7, #12]
 8012d02:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	697a      	ldr	r2, [r7, #20]
 8012d08:	615a      	str	r2, [r3, #20]
				dp->sect = clust2sect(fs, clst);
 8012d0a:	6979      	ldr	r1, [r7, #20]
 8012d0c:	68f8      	ldr	r0, [r7, #12]
 8012d0e:	f7ff fbf3 	bl	80124f8 <clust2sect>
 8012d12:	4602      	mov	r2, r0
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	619a      	str	r2, [r3, #24]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8012d18:	687b      	ldr	r3, [r7, #4]
 8012d1a:	68ba      	ldr	r2, [r7, #8]
 8012d1c:	611a      	str	r2, [r3, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8012d1e:	68fb      	ldr	r3, [r7, #12]
 8012d20:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012d24:	68bb      	ldr	r3, [r7, #8]
 8012d26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012d2a:	441a      	add	r2, r3
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8012d30:	2300      	movs	r3, #0
}
 8012d32:	4618      	mov	r0, r3
 8012d34:	3718      	adds	r7, #24
 8012d36:	46bd      	mov	sp, r7
 8012d38:	bd80      	pop	{r7, pc}

08012d3a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8012d3a:	b580      	push	{r7, lr}
 8012d3c:	b086      	sub	sp, #24
 8012d3e:	af00      	add	r7, sp, #0
 8012d40:	6078      	str	r0, [r7, #4]
 8012d42:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8012d4a:	2100      	movs	r1, #0
 8012d4c:	6878      	ldr	r0, [r7, #4]
 8012d4e:	f7ff feb4 	bl	8012aba <dir_sdi>
 8012d52:	4603      	mov	r3, r0
 8012d54:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8012d56:	7dfb      	ldrb	r3, [r7, #23]
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d12b      	bne.n	8012db4 <dir_alloc+0x7a>
		n = 0;
 8012d5c:	2300      	movs	r3, #0
 8012d5e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	699b      	ldr	r3, [r3, #24]
 8012d64:	4619      	mov	r1, r3
 8012d66:	68f8      	ldr	r0, [r7, #12]
 8012d68:	f7ff fb2b 	bl	80123c2 <move_window>
 8012d6c:	4603      	mov	r3, r0
 8012d6e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8012d70:	7dfb      	ldrb	r3, [r7, #23]
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	d11d      	bne.n	8012db2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	69db      	ldr	r3, [r3, #28]
 8012d7a:	781b      	ldrb	r3, [r3, #0]
 8012d7c:	2be5      	cmp	r3, #229	@ 0xe5
 8012d7e:	d004      	beq.n	8012d8a <dir_alloc+0x50>
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	69db      	ldr	r3, [r3, #28]
 8012d84:	781b      	ldrb	r3, [r3, #0]
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	d107      	bne.n	8012d9a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8012d8a:	693b      	ldr	r3, [r7, #16]
 8012d8c:	3301      	adds	r3, #1
 8012d8e:	613b      	str	r3, [r7, #16]
 8012d90:	693a      	ldr	r2, [r7, #16]
 8012d92:	683b      	ldr	r3, [r7, #0]
 8012d94:	429a      	cmp	r2, r3
 8012d96:	d102      	bne.n	8012d9e <dir_alloc+0x64>
 8012d98:	e00c      	b.n	8012db4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8012d9a:	2300      	movs	r3, #0
 8012d9c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8012d9e:	2101      	movs	r1, #1
 8012da0:	6878      	ldr	r0, [r7, #4]
 8012da2:	f7ff ff05 	bl	8012bb0 <dir_next>
 8012da6:	4603      	mov	r3, r0
 8012da8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8012daa:	7dfb      	ldrb	r3, [r7, #23]
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d0d7      	beq.n	8012d60 <dir_alloc+0x26>
 8012db0:	e000      	b.n	8012db4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8012db2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8012db4:	7dfb      	ldrb	r3, [r7, #23]
 8012db6:	2b04      	cmp	r3, #4
 8012db8:	d101      	bne.n	8012dbe <dir_alloc+0x84>
 8012dba:	2307      	movs	r3, #7
 8012dbc:	75fb      	strb	r3, [r7, #23]
	return res;
 8012dbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8012dc0:	4618      	mov	r0, r3
 8012dc2:	3718      	adds	r7, #24
 8012dc4:	46bd      	mov	sp, r7
 8012dc6:	bd80      	pop	{r7, pc}

08012dc8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8012dc8:	b580      	push	{r7, lr}
 8012dca:	b084      	sub	sp, #16
 8012dcc:	af00      	add	r7, sp, #0
 8012dce:	6078      	str	r0, [r7, #4]
 8012dd0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8012dd2:	683b      	ldr	r3, [r7, #0]
 8012dd4:	331a      	adds	r3, #26
 8012dd6:	4618      	mov	r0, r3
 8012dd8:	f7ff f9ae 	bl	8012138 <ld_word>
 8012ddc:	4603      	mov	r3, r0
 8012dde:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	781b      	ldrb	r3, [r3, #0]
 8012de4:	2b03      	cmp	r3, #3
 8012de6:	d109      	bne.n	8012dfc <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8012de8:	683b      	ldr	r3, [r7, #0]
 8012dea:	3314      	adds	r3, #20
 8012dec:	4618      	mov	r0, r3
 8012dee:	f7ff f9a3 	bl	8012138 <ld_word>
 8012df2:	4603      	mov	r3, r0
 8012df4:	041b      	lsls	r3, r3, #16
 8012df6:	68fa      	ldr	r2, [r7, #12]
 8012df8:	4313      	orrs	r3, r2
 8012dfa:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8012dfc:	68fb      	ldr	r3, [r7, #12]
}
 8012dfe:	4618      	mov	r0, r3
 8012e00:	3710      	adds	r7, #16
 8012e02:	46bd      	mov	sp, r7
 8012e04:	bd80      	pop	{r7, pc}

08012e06 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8012e06:	b580      	push	{r7, lr}
 8012e08:	b084      	sub	sp, #16
 8012e0a:	af00      	add	r7, sp, #0
 8012e0c:	60f8      	str	r0, [r7, #12]
 8012e0e:	60b9      	str	r1, [r7, #8]
 8012e10:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8012e12:	68bb      	ldr	r3, [r7, #8]
 8012e14:	331a      	adds	r3, #26
 8012e16:	687a      	ldr	r2, [r7, #4]
 8012e18:	b292      	uxth	r2, r2
 8012e1a:	4611      	mov	r1, r2
 8012e1c:	4618      	mov	r0, r3
 8012e1e:	f7ff f9c7 	bl	80121b0 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8012e22:	68fb      	ldr	r3, [r7, #12]
 8012e24:	781b      	ldrb	r3, [r3, #0]
 8012e26:	2b03      	cmp	r3, #3
 8012e28:	d109      	bne.n	8012e3e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8012e2a:	68bb      	ldr	r3, [r7, #8]
 8012e2c:	f103 0214 	add.w	r2, r3, #20
 8012e30:	687b      	ldr	r3, [r7, #4]
 8012e32:	0c1b      	lsrs	r3, r3, #16
 8012e34:	b29b      	uxth	r3, r3
 8012e36:	4619      	mov	r1, r3
 8012e38:	4610      	mov	r0, r2
 8012e3a:	f7ff f9b9 	bl	80121b0 <st_word>
	}
}
 8012e3e:	bf00      	nop
 8012e40:	3710      	adds	r7, #16
 8012e42:	46bd      	mov	sp, r7
 8012e44:	bd80      	pop	{r7, pc}

08012e46 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8012e46:	b580      	push	{r7, lr}
 8012e48:	b086      	sub	sp, #24
 8012e4a:	af00      	add	r7, sp, #0
 8012e4c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	681b      	ldr	r3, [r3, #0]
 8012e52:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8012e54:	2100      	movs	r1, #0
 8012e56:	6878      	ldr	r0, [r7, #4]
 8012e58:	f7ff fe2f 	bl	8012aba <dir_sdi>
 8012e5c:	4603      	mov	r3, r0
 8012e5e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8012e60:	7dfb      	ldrb	r3, [r7, #23]
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	d001      	beq.n	8012e6a <dir_find+0x24>
 8012e66:	7dfb      	ldrb	r3, [r7, #23]
 8012e68:	e03e      	b.n	8012ee8 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	699b      	ldr	r3, [r3, #24]
 8012e6e:	4619      	mov	r1, r3
 8012e70:	6938      	ldr	r0, [r7, #16]
 8012e72:	f7ff faa6 	bl	80123c2 <move_window>
 8012e76:	4603      	mov	r3, r0
 8012e78:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8012e7a:	7dfb      	ldrb	r3, [r7, #23]
 8012e7c:	2b00      	cmp	r3, #0
 8012e7e:	d12f      	bne.n	8012ee0 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	69db      	ldr	r3, [r3, #28]
 8012e84:	781b      	ldrb	r3, [r3, #0]
 8012e86:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8012e88:	7bfb      	ldrb	r3, [r7, #15]
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	d102      	bne.n	8012e94 <dir_find+0x4e>
 8012e8e:	2304      	movs	r3, #4
 8012e90:	75fb      	strb	r3, [r7, #23]
 8012e92:	e028      	b.n	8012ee6 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	69db      	ldr	r3, [r3, #28]
 8012e98:	330b      	adds	r3, #11
 8012e9a:	781b      	ldrb	r3, [r3, #0]
 8012e9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8012ea0:	b2da      	uxtb	r2, r3
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	69db      	ldr	r3, [r3, #28]
 8012eaa:	330b      	adds	r3, #11
 8012eac:	781b      	ldrb	r3, [r3, #0]
 8012eae:	f003 0308 	and.w	r3, r3, #8
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d10a      	bne.n	8012ecc <dir_find+0x86>
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	69d8      	ldr	r0, [r3, #28]
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	3320      	adds	r3, #32
 8012ebe:	220b      	movs	r2, #11
 8012ec0:	4619      	mov	r1, r3
 8012ec2:	f7ff f9f8 	bl	80122b6 <mem_cmp>
 8012ec6:	4603      	mov	r3, r0
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	d00b      	beq.n	8012ee4 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8012ecc:	2100      	movs	r1, #0
 8012ece:	6878      	ldr	r0, [r7, #4]
 8012ed0:	f7ff fe6e 	bl	8012bb0 <dir_next>
 8012ed4:	4603      	mov	r3, r0
 8012ed6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8012ed8:	7dfb      	ldrb	r3, [r7, #23]
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d0c5      	beq.n	8012e6a <dir_find+0x24>
 8012ede:	e002      	b.n	8012ee6 <dir_find+0xa0>
		if (res != FR_OK) break;
 8012ee0:	bf00      	nop
 8012ee2:	e000      	b.n	8012ee6 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8012ee4:	bf00      	nop

	return res;
 8012ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8012ee8:	4618      	mov	r0, r3
 8012eea:	3718      	adds	r7, #24
 8012eec:	46bd      	mov	sp, r7
 8012eee:	bd80      	pop	{r7, pc}

08012ef0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8012ef0:	b580      	push	{r7, lr}
 8012ef2:	b084      	sub	sp, #16
 8012ef4:	af00      	add	r7, sp, #0
 8012ef6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	681b      	ldr	r3, [r3, #0]
 8012efc:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8012efe:	2101      	movs	r1, #1
 8012f00:	6878      	ldr	r0, [r7, #4]
 8012f02:	f7ff ff1a 	bl	8012d3a <dir_alloc>
 8012f06:	4603      	mov	r3, r0
 8012f08:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8012f0a:	7bfb      	ldrb	r3, [r7, #15]
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	d11c      	bne.n	8012f4a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8012f10:	687b      	ldr	r3, [r7, #4]
 8012f12:	699b      	ldr	r3, [r3, #24]
 8012f14:	4619      	mov	r1, r3
 8012f16:	68b8      	ldr	r0, [r7, #8]
 8012f18:	f7ff fa53 	bl	80123c2 <move_window>
 8012f1c:	4603      	mov	r3, r0
 8012f1e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8012f20:	7bfb      	ldrb	r3, [r7, #15]
 8012f22:	2b00      	cmp	r3, #0
 8012f24:	d111      	bne.n	8012f4a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	69db      	ldr	r3, [r3, #28]
 8012f2a:	2220      	movs	r2, #32
 8012f2c:	2100      	movs	r1, #0
 8012f2e:	4618      	mov	r0, r3
 8012f30:	f7ff f9a6 	bl	8012280 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	69d8      	ldr	r0, [r3, #28]
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	3320      	adds	r3, #32
 8012f3c:	220b      	movs	r2, #11
 8012f3e:	4619      	mov	r1, r3
 8012f40:	f7ff f97d 	bl	801223e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8012f44:	68bb      	ldr	r3, [r7, #8]
 8012f46:	2201      	movs	r2, #1
 8012f48:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8012f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f4c:	4618      	mov	r0, r3
 8012f4e:	3710      	adds	r7, #16
 8012f50:	46bd      	mov	sp, r7
 8012f52:	bd80      	pop	{r7, pc}

08012f54 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8012f54:	b580      	push	{r7, lr}
 8012f56:	b088      	sub	sp, #32
 8012f58:	af00      	add	r7, sp, #0
 8012f5a:	6078      	str	r0, [r7, #4]
 8012f5c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8012f5e:	683b      	ldr	r3, [r7, #0]
 8012f60:	681b      	ldr	r3, [r3, #0]
 8012f62:	60fb      	str	r3, [r7, #12]
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	3320      	adds	r3, #32
 8012f68:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8012f6a:	220b      	movs	r2, #11
 8012f6c:	2120      	movs	r1, #32
 8012f6e:	68b8      	ldr	r0, [r7, #8]
 8012f70:	f7ff f986 	bl	8012280 <mem_set>
	si = i = 0; ni = 8;
 8012f74:	2300      	movs	r3, #0
 8012f76:	613b      	str	r3, [r7, #16]
 8012f78:	693b      	ldr	r3, [r7, #16]
 8012f7a:	61fb      	str	r3, [r7, #28]
 8012f7c:	2308      	movs	r3, #8
 8012f7e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8012f80:	69fb      	ldr	r3, [r7, #28]
 8012f82:	1c5a      	adds	r2, r3, #1
 8012f84:	61fa      	str	r2, [r7, #28]
 8012f86:	68fa      	ldr	r2, [r7, #12]
 8012f88:	4413      	add	r3, r2
 8012f8a:	781b      	ldrb	r3, [r3, #0]
 8012f8c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8012f8e:	7efb      	ldrb	r3, [r7, #27]
 8012f90:	2b20      	cmp	r3, #32
 8012f92:	d94e      	bls.n	8013032 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8012f94:	7efb      	ldrb	r3, [r7, #27]
 8012f96:	2b2f      	cmp	r3, #47	@ 0x2f
 8012f98:	d006      	beq.n	8012fa8 <create_name+0x54>
 8012f9a:	7efb      	ldrb	r3, [r7, #27]
 8012f9c:	2b5c      	cmp	r3, #92	@ 0x5c
 8012f9e:	d110      	bne.n	8012fc2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8012fa0:	e002      	b.n	8012fa8 <create_name+0x54>
 8012fa2:	69fb      	ldr	r3, [r7, #28]
 8012fa4:	3301      	adds	r3, #1
 8012fa6:	61fb      	str	r3, [r7, #28]
 8012fa8:	68fa      	ldr	r2, [r7, #12]
 8012faa:	69fb      	ldr	r3, [r7, #28]
 8012fac:	4413      	add	r3, r2
 8012fae:	781b      	ldrb	r3, [r3, #0]
 8012fb0:	2b2f      	cmp	r3, #47	@ 0x2f
 8012fb2:	d0f6      	beq.n	8012fa2 <create_name+0x4e>
 8012fb4:	68fa      	ldr	r2, [r7, #12]
 8012fb6:	69fb      	ldr	r3, [r7, #28]
 8012fb8:	4413      	add	r3, r2
 8012fba:	781b      	ldrb	r3, [r3, #0]
 8012fbc:	2b5c      	cmp	r3, #92	@ 0x5c
 8012fbe:	d0f0      	beq.n	8012fa2 <create_name+0x4e>
			break;
 8012fc0:	e038      	b.n	8013034 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8012fc2:	7efb      	ldrb	r3, [r7, #27]
 8012fc4:	2b2e      	cmp	r3, #46	@ 0x2e
 8012fc6:	d003      	beq.n	8012fd0 <create_name+0x7c>
 8012fc8:	693a      	ldr	r2, [r7, #16]
 8012fca:	697b      	ldr	r3, [r7, #20]
 8012fcc:	429a      	cmp	r2, r3
 8012fce:	d30c      	bcc.n	8012fea <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8012fd0:	697b      	ldr	r3, [r7, #20]
 8012fd2:	2b0b      	cmp	r3, #11
 8012fd4:	d002      	beq.n	8012fdc <create_name+0x88>
 8012fd6:	7efb      	ldrb	r3, [r7, #27]
 8012fd8:	2b2e      	cmp	r3, #46	@ 0x2e
 8012fda:	d001      	beq.n	8012fe0 <create_name+0x8c>
 8012fdc:	2306      	movs	r3, #6
 8012fde:	e044      	b.n	801306a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8012fe0:	2308      	movs	r3, #8
 8012fe2:	613b      	str	r3, [r7, #16]
 8012fe4:	230b      	movs	r3, #11
 8012fe6:	617b      	str	r3, [r7, #20]
			continue;
 8012fe8:	e022      	b.n	8013030 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8012fea:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	da04      	bge.n	8012ffc <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8012ff2:	7efb      	ldrb	r3, [r7, #27]
 8012ff4:	3b80      	subs	r3, #128	@ 0x80
 8012ff6:	4a1f      	ldr	r2, [pc, #124]	@ (8013074 <create_name+0x120>)
 8012ff8:	5cd3      	ldrb	r3, [r2, r3]
 8012ffa:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8012ffc:	7efb      	ldrb	r3, [r7, #27]
 8012ffe:	4619      	mov	r1, r3
 8013000:	481d      	ldr	r0, [pc, #116]	@ (8013078 <create_name+0x124>)
 8013002:	f7ff f97f 	bl	8012304 <chk_chr>
 8013006:	4603      	mov	r3, r0
 8013008:	2b00      	cmp	r3, #0
 801300a:	d001      	beq.n	8013010 <create_name+0xbc>
 801300c:	2306      	movs	r3, #6
 801300e:	e02c      	b.n	801306a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8013010:	7efb      	ldrb	r3, [r7, #27]
 8013012:	2b60      	cmp	r3, #96	@ 0x60
 8013014:	d905      	bls.n	8013022 <create_name+0xce>
 8013016:	7efb      	ldrb	r3, [r7, #27]
 8013018:	2b7a      	cmp	r3, #122	@ 0x7a
 801301a:	d802      	bhi.n	8013022 <create_name+0xce>
 801301c:	7efb      	ldrb	r3, [r7, #27]
 801301e:	3b20      	subs	r3, #32
 8013020:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8013022:	693b      	ldr	r3, [r7, #16]
 8013024:	1c5a      	adds	r2, r3, #1
 8013026:	613a      	str	r2, [r7, #16]
 8013028:	68ba      	ldr	r2, [r7, #8]
 801302a:	4413      	add	r3, r2
 801302c:	7efa      	ldrb	r2, [r7, #27]
 801302e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8013030:	e7a6      	b.n	8012f80 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8013032:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8013034:	68fa      	ldr	r2, [r7, #12]
 8013036:	69fb      	ldr	r3, [r7, #28]
 8013038:	441a      	add	r2, r3
 801303a:	683b      	ldr	r3, [r7, #0]
 801303c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 801303e:	693b      	ldr	r3, [r7, #16]
 8013040:	2b00      	cmp	r3, #0
 8013042:	d101      	bne.n	8013048 <create_name+0xf4>
 8013044:	2306      	movs	r3, #6
 8013046:	e010      	b.n	801306a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8013048:	68bb      	ldr	r3, [r7, #8]
 801304a:	781b      	ldrb	r3, [r3, #0]
 801304c:	2be5      	cmp	r3, #229	@ 0xe5
 801304e:	d102      	bne.n	8013056 <create_name+0x102>
 8013050:	68bb      	ldr	r3, [r7, #8]
 8013052:	2205      	movs	r2, #5
 8013054:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8013056:	7efb      	ldrb	r3, [r7, #27]
 8013058:	2b20      	cmp	r3, #32
 801305a:	d801      	bhi.n	8013060 <create_name+0x10c>
 801305c:	2204      	movs	r2, #4
 801305e:	e000      	b.n	8013062 <create_name+0x10e>
 8013060:	2200      	movs	r2, #0
 8013062:	68bb      	ldr	r3, [r7, #8]
 8013064:	330b      	adds	r3, #11
 8013066:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8013068:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 801306a:	4618      	mov	r0, r3
 801306c:	3720      	adds	r7, #32
 801306e:	46bd      	mov	sp, r7
 8013070:	bd80      	pop	{r7, pc}
 8013072:	bf00      	nop
 8013074:	0801bb40 	.word	0x0801bb40
 8013078:	0801bac0 	.word	0x0801bac0

0801307c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 801307c:	b580      	push	{r7, lr}
 801307e:	b086      	sub	sp, #24
 8013080:	af00      	add	r7, sp, #0
 8013082:	6078      	str	r0, [r7, #4]
 8013084:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801308a:	693b      	ldr	r3, [r7, #16]
 801308c:	681b      	ldr	r3, [r3, #0]
 801308e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8013090:	e002      	b.n	8013098 <follow_path+0x1c>
 8013092:	683b      	ldr	r3, [r7, #0]
 8013094:	3301      	adds	r3, #1
 8013096:	603b      	str	r3, [r7, #0]
 8013098:	683b      	ldr	r3, [r7, #0]
 801309a:	781b      	ldrb	r3, [r3, #0]
 801309c:	2b2f      	cmp	r3, #47	@ 0x2f
 801309e:	d0f8      	beq.n	8013092 <follow_path+0x16>
 80130a0:	683b      	ldr	r3, [r7, #0]
 80130a2:	781b      	ldrb	r3, [r3, #0]
 80130a4:	2b5c      	cmp	r3, #92	@ 0x5c
 80130a6:	d0f4      	beq.n	8013092 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80130a8:	693b      	ldr	r3, [r7, #16]
 80130aa:	2200      	movs	r2, #0
 80130ac:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80130ae:	683b      	ldr	r3, [r7, #0]
 80130b0:	781b      	ldrb	r3, [r3, #0]
 80130b2:	2b1f      	cmp	r3, #31
 80130b4:	d80a      	bhi.n	80130cc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	2280      	movs	r2, #128	@ 0x80
 80130ba:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		res = dir_sdi(dp, 0);
 80130be:	2100      	movs	r1, #0
 80130c0:	6878      	ldr	r0, [r7, #4]
 80130c2:	f7ff fcfa 	bl	8012aba <dir_sdi>
 80130c6:	4603      	mov	r3, r0
 80130c8:	75fb      	strb	r3, [r7, #23]
 80130ca:	e043      	b.n	8013154 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80130cc:	463b      	mov	r3, r7
 80130ce:	4619      	mov	r1, r3
 80130d0:	6878      	ldr	r0, [r7, #4]
 80130d2:	f7ff ff3f 	bl	8012f54 <create_name>
 80130d6:	4603      	mov	r3, r0
 80130d8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80130da:	7dfb      	ldrb	r3, [r7, #23]
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d134      	bne.n	801314a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80130e0:	6878      	ldr	r0, [r7, #4]
 80130e2:	f7ff feb0 	bl	8012e46 <dir_find>
 80130e6:	4603      	mov	r3, r0
 80130e8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80130f0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80130f2:	7dfb      	ldrb	r3, [r7, #23]
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d00a      	beq.n	801310e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80130f8:	7dfb      	ldrb	r3, [r7, #23]
 80130fa:	2b04      	cmp	r3, #4
 80130fc:	d127      	bne.n	801314e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80130fe:	7afb      	ldrb	r3, [r7, #11]
 8013100:	f003 0304 	and.w	r3, r3, #4
 8013104:	2b00      	cmp	r3, #0
 8013106:	d122      	bne.n	801314e <follow_path+0xd2>
 8013108:	2305      	movs	r3, #5
 801310a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 801310c:	e01f      	b.n	801314e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801310e:	7afb      	ldrb	r3, [r7, #11]
 8013110:	f003 0304 	and.w	r3, r3, #4
 8013114:	2b00      	cmp	r3, #0
 8013116:	d11c      	bne.n	8013152 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8013118:	693b      	ldr	r3, [r7, #16]
 801311a:	799b      	ldrb	r3, [r3, #6]
 801311c:	f003 0310 	and.w	r3, r3, #16
 8013120:	2b00      	cmp	r3, #0
 8013122:	d102      	bne.n	801312a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8013124:	2305      	movs	r3, #5
 8013126:	75fb      	strb	r3, [r7, #23]
 8013128:	e014      	b.n	8013154 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801312a:	68fb      	ldr	r3, [r7, #12]
 801312c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	691b      	ldr	r3, [r3, #16]
 8013134:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013138:	4413      	add	r3, r2
 801313a:	4619      	mov	r1, r3
 801313c:	68f8      	ldr	r0, [r7, #12]
 801313e:	f7ff fe43 	bl	8012dc8 <ld_clust>
 8013142:	4602      	mov	r2, r0
 8013144:	693b      	ldr	r3, [r7, #16]
 8013146:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8013148:	e7c0      	b.n	80130cc <follow_path+0x50>
			if (res != FR_OK) break;
 801314a:	bf00      	nop
 801314c:	e002      	b.n	8013154 <follow_path+0xd8>
				break;
 801314e:	bf00      	nop
 8013150:	e000      	b.n	8013154 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8013152:	bf00      	nop
			}
		}
	}

	return res;
 8013154:	7dfb      	ldrb	r3, [r7, #23]
}
 8013156:	4618      	mov	r0, r3
 8013158:	3718      	adds	r7, #24
 801315a:	46bd      	mov	sp, r7
 801315c:	bd80      	pop	{r7, pc}

0801315e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801315e:	b480      	push	{r7}
 8013160:	b087      	sub	sp, #28
 8013162:	af00      	add	r7, sp, #0
 8013164:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8013166:	f04f 33ff 	mov.w	r3, #4294967295
 801316a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	681b      	ldr	r3, [r3, #0]
 8013170:	2b00      	cmp	r3, #0
 8013172:	d031      	beq.n	80131d8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	681b      	ldr	r3, [r3, #0]
 8013178:	617b      	str	r3, [r7, #20]
 801317a:	e002      	b.n	8013182 <get_ldnumber+0x24>
 801317c:	697b      	ldr	r3, [r7, #20]
 801317e:	3301      	adds	r3, #1
 8013180:	617b      	str	r3, [r7, #20]
 8013182:	697b      	ldr	r3, [r7, #20]
 8013184:	781b      	ldrb	r3, [r3, #0]
 8013186:	2b20      	cmp	r3, #32
 8013188:	d903      	bls.n	8013192 <get_ldnumber+0x34>
 801318a:	697b      	ldr	r3, [r7, #20]
 801318c:	781b      	ldrb	r3, [r3, #0]
 801318e:	2b3a      	cmp	r3, #58	@ 0x3a
 8013190:	d1f4      	bne.n	801317c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8013192:	697b      	ldr	r3, [r7, #20]
 8013194:	781b      	ldrb	r3, [r3, #0]
 8013196:	2b3a      	cmp	r3, #58	@ 0x3a
 8013198:	d11c      	bne.n	80131d4 <get_ldnumber+0x76>
			tp = *path;
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80131a0:	68fb      	ldr	r3, [r7, #12]
 80131a2:	1c5a      	adds	r2, r3, #1
 80131a4:	60fa      	str	r2, [r7, #12]
 80131a6:	781b      	ldrb	r3, [r3, #0]
 80131a8:	3b30      	subs	r3, #48	@ 0x30
 80131aa:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80131ac:	68bb      	ldr	r3, [r7, #8]
 80131ae:	2b09      	cmp	r3, #9
 80131b0:	d80e      	bhi.n	80131d0 <get_ldnumber+0x72>
 80131b2:	68fa      	ldr	r2, [r7, #12]
 80131b4:	697b      	ldr	r3, [r7, #20]
 80131b6:	429a      	cmp	r2, r3
 80131b8:	d10a      	bne.n	80131d0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80131ba:	68bb      	ldr	r3, [r7, #8]
 80131bc:	2b00      	cmp	r3, #0
 80131be:	d107      	bne.n	80131d0 <get_ldnumber+0x72>
					vol = (int)i;
 80131c0:	68bb      	ldr	r3, [r7, #8]
 80131c2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80131c4:	697b      	ldr	r3, [r7, #20]
 80131c6:	3301      	adds	r3, #1
 80131c8:	617b      	str	r3, [r7, #20]
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	697a      	ldr	r2, [r7, #20]
 80131ce:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80131d0:	693b      	ldr	r3, [r7, #16]
 80131d2:	e002      	b.n	80131da <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80131d4:	2300      	movs	r3, #0
 80131d6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80131d8:	693b      	ldr	r3, [r7, #16]
}
 80131da:	4618      	mov	r0, r3
 80131dc:	371c      	adds	r7, #28
 80131de:	46bd      	mov	sp, r7
 80131e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131e4:	4770      	bx	lr
	...

080131e8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80131e8:	b580      	push	{r7, lr}
 80131ea:	b082      	sub	sp, #8
 80131ec:	af00      	add	r7, sp, #0
 80131ee:	6078      	str	r0, [r7, #4]
 80131f0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	2200      	movs	r2, #0
 80131f6:	70da      	strb	r2, [r3, #3]
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	f04f 32ff 	mov.w	r2, #4294967295
 80131fe:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8013200:	6839      	ldr	r1, [r7, #0]
 8013202:	6878      	ldr	r0, [r7, #4]
 8013204:	f7ff f8dd 	bl	80123c2 <move_window>
 8013208:	4603      	mov	r3, r0
 801320a:	2b00      	cmp	r3, #0
 801320c:	d001      	beq.n	8013212 <check_fs+0x2a>
 801320e:	2304      	movs	r3, #4
 8013210:	e038      	b.n	8013284 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	3330      	adds	r3, #48	@ 0x30
 8013216:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801321a:	4618      	mov	r0, r3
 801321c:	f7fe ff8c 	bl	8012138 <ld_word>
 8013220:	4603      	mov	r3, r0
 8013222:	461a      	mov	r2, r3
 8013224:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8013228:	429a      	cmp	r2, r3
 801322a:	d001      	beq.n	8013230 <check_fs+0x48>
 801322c:	2303      	movs	r3, #3
 801322e:	e029      	b.n	8013284 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013236:	2be9      	cmp	r3, #233	@ 0xe9
 8013238:	d009      	beq.n	801324e <check_fs+0x66>
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013240:	2beb      	cmp	r3, #235	@ 0xeb
 8013242:	d11e      	bne.n	8013282 <check_fs+0x9a>
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 801324a:	2b90      	cmp	r3, #144	@ 0x90
 801324c:	d119      	bne.n	8013282 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	3330      	adds	r3, #48	@ 0x30
 8013252:	3336      	adds	r3, #54	@ 0x36
 8013254:	4618      	mov	r0, r3
 8013256:	f7fe ff88 	bl	801216a <ld_dword>
 801325a:	4603      	mov	r3, r0
 801325c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8013260:	4a0a      	ldr	r2, [pc, #40]	@ (801328c <check_fs+0xa4>)
 8013262:	4293      	cmp	r3, r2
 8013264:	d101      	bne.n	801326a <check_fs+0x82>
 8013266:	2300      	movs	r3, #0
 8013268:	e00c      	b.n	8013284 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	3330      	adds	r3, #48	@ 0x30
 801326e:	3352      	adds	r3, #82	@ 0x52
 8013270:	4618      	mov	r0, r3
 8013272:	f7fe ff7a 	bl	801216a <ld_dword>
 8013276:	4603      	mov	r3, r0
 8013278:	4a05      	ldr	r2, [pc, #20]	@ (8013290 <check_fs+0xa8>)
 801327a:	4293      	cmp	r3, r2
 801327c:	d101      	bne.n	8013282 <check_fs+0x9a>
 801327e:	2300      	movs	r3, #0
 8013280:	e000      	b.n	8013284 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8013282:	2302      	movs	r3, #2
}
 8013284:	4618      	mov	r0, r3
 8013286:	3708      	adds	r7, #8
 8013288:	46bd      	mov	sp, r7
 801328a:	bd80      	pop	{r7, pc}
 801328c:	00544146 	.word	0x00544146
 8013290:	33544146 	.word	0x33544146

08013294 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8013294:	b580      	push	{r7, lr}
 8013296:	b096      	sub	sp, #88	@ 0x58
 8013298:	af00      	add	r7, sp, #0
 801329a:	60f8      	str	r0, [r7, #12]
 801329c:	60b9      	str	r1, [r7, #8]
 801329e:	4613      	mov	r3, r2
 80132a0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80132a2:	68bb      	ldr	r3, [r7, #8]
 80132a4:	2200      	movs	r2, #0
 80132a6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80132a8:	68f8      	ldr	r0, [r7, #12]
 80132aa:	f7ff ff58 	bl	801315e <get_ldnumber>
 80132ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80132b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	da01      	bge.n	80132ba <find_volume+0x26>
 80132b6:	230b      	movs	r3, #11
 80132b8:	e22a      	b.n	8013710 <find_volume+0x47c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80132ba:	4aa1      	ldr	r2, [pc, #644]	@ (8013540 <find_volume+0x2ac>)
 80132bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80132be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80132c2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80132c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	d101      	bne.n	80132ce <find_volume+0x3a>
 80132ca:	230c      	movs	r3, #12
 80132cc:	e220      	b.n	8013710 <find_volume+0x47c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80132ce:	68bb      	ldr	r3, [r7, #8]
 80132d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80132d2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80132d4:	79fb      	ldrb	r3, [r7, #7]
 80132d6:	f023 0301 	bic.w	r3, r3, #1
 80132da:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80132dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132de:	781b      	ldrb	r3, [r3, #0]
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	d01a      	beq.n	801331a <find_volume+0x86>
		stat = disk_status(fs->drv);
 80132e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132e6:	785b      	ldrb	r3, [r3, #1]
 80132e8:	4618      	mov	r0, r3
 80132ea:	f7fe fe87 	bl	8011ffc <disk_status>
 80132ee:	4603      	mov	r3, r0
 80132f0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80132f4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80132f8:	f003 0301 	and.w	r3, r3, #1
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	d10c      	bne.n	801331a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8013300:	79fb      	ldrb	r3, [r7, #7]
 8013302:	2b00      	cmp	r3, #0
 8013304:	d007      	beq.n	8013316 <find_volume+0x82>
 8013306:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801330a:	f003 0304 	and.w	r3, r3, #4
 801330e:	2b00      	cmp	r3, #0
 8013310:	d001      	beq.n	8013316 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8013312:	230a      	movs	r3, #10
 8013314:	e1fc      	b.n	8013710 <find_volume+0x47c>
			}
			return FR_OK;				/* The file system object is valid */
 8013316:	2300      	movs	r3, #0
 8013318:	e1fa      	b.n	8013710 <find_volume+0x47c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801331a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801331c:	2200      	movs	r2, #0
 801331e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8013320:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013322:	b2da      	uxtb	r2, r3
 8013324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013326:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8013328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801332a:	785b      	ldrb	r3, [r3, #1]
 801332c:	4618      	mov	r0, r3
 801332e:	f7fe fe7f 	bl	8012030 <disk_initialize>
 8013332:	4603      	mov	r3, r0
 8013334:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8013338:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801333c:	f003 0301 	and.w	r3, r3, #1
 8013340:	2b00      	cmp	r3, #0
 8013342:	d001      	beq.n	8013348 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8013344:	2303      	movs	r3, #3
 8013346:	e1e3      	b.n	8013710 <find_volume+0x47c>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8013348:	79fb      	ldrb	r3, [r7, #7]
 801334a:	2b00      	cmp	r3, #0
 801334c:	d007      	beq.n	801335e <find_volume+0xca>
 801334e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8013352:	f003 0304 	and.w	r3, r3, #4
 8013356:	2b00      	cmp	r3, #0
 8013358:	d001      	beq.n	801335e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801335a:	230a      	movs	r3, #10
 801335c:	e1d8      	b.n	8013710 <find_volume+0x47c>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801335e:	2300      	movs	r3, #0
 8013360:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8013362:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013364:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8013366:	f7ff ff3f 	bl	80131e8 <check_fs>
 801336a:	4603      	mov	r3, r0
 801336c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8013370:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013374:	2b02      	cmp	r3, #2
 8013376:	d149      	bne.n	801340c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8013378:	2300      	movs	r3, #0
 801337a:	643b      	str	r3, [r7, #64]	@ 0x40
 801337c:	e01e      	b.n	80133bc <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801337e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013380:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013386:	011b      	lsls	r3, r3, #4
 8013388:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 801338c:	4413      	add	r3, r2
 801338e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8013390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013392:	3304      	adds	r3, #4
 8013394:	781b      	ldrb	r3, [r3, #0]
 8013396:	2b00      	cmp	r3, #0
 8013398:	d006      	beq.n	80133a8 <find_volume+0x114>
 801339a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801339c:	3308      	adds	r3, #8
 801339e:	4618      	mov	r0, r3
 80133a0:	f7fe fee3 	bl	801216a <ld_dword>
 80133a4:	4602      	mov	r2, r0
 80133a6:	e000      	b.n	80133aa <find_volume+0x116>
 80133a8:	2200      	movs	r2, #0
 80133aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80133ac:	009b      	lsls	r3, r3, #2
 80133ae:	3358      	adds	r3, #88	@ 0x58
 80133b0:	443b      	add	r3, r7
 80133b2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80133b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80133b8:	3301      	adds	r3, #1
 80133ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80133bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80133be:	2b03      	cmp	r3, #3
 80133c0:	d9dd      	bls.n	801337e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80133c2:	2300      	movs	r3, #0
 80133c4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80133c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	d002      	beq.n	80133d2 <find_volume+0x13e>
 80133cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80133ce:	3b01      	subs	r3, #1
 80133d0:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80133d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80133d4:	009b      	lsls	r3, r3, #2
 80133d6:	3358      	adds	r3, #88	@ 0x58
 80133d8:	443b      	add	r3, r7
 80133da:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80133de:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80133e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d005      	beq.n	80133f2 <find_volume+0x15e>
 80133e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80133e8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80133ea:	f7ff fefd 	bl	80131e8 <check_fs>
 80133ee:	4603      	mov	r3, r0
 80133f0:	e000      	b.n	80133f4 <find_volume+0x160>
 80133f2:	2303      	movs	r3, #3
 80133f4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80133f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80133fc:	2b01      	cmp	r3, #1
 80133fe:	d905      	bls.n	801340c <find_volume+0x178>
 8013400:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013402:	3301      	adds	r3, #1
 8013404:	643b      	str	r3, [r7, #64]	@ 0x40
 8013406:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013408:	2b03      	cmp	r3, #3
 801340a:	d9e2      	bls.n	80133d2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801340c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013410:	2b04      	cmp	r3, #4
 8013412:	d101      	bne.n	8013418 <find_volume+0x184>
 8013414:	2301      	movs	r3, #1
 8013416:	e17b      	b.n	8013710 <find_volume+0x47c>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8013418:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801341c:	2b01      	cmp	r3, #1
 801341e:	d901      	bls.n	8013424 <find_volume+0x190>
 8013420:	230d      	movs	r3, #13
 8013422:	e175      	b.n	8013710 <find_volume+0x47c>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8013424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013426:	3330      	adds	r3, #48	@ 0x30
 8013428:	330b      	adds	r3, #11
 801342a:	4618      	mov	r0, r3
 801342c:	f7fe fe84 	bl	8012138 <ld_word>
 8013430:	4603      	mov	r3, r0
 8013432:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013436:	d001      	beq.n	801343c <find_volume+0x1a8>
 8013438:	230d      	movs	r3, #13
 801343a:	e169      	b.n	8013710 <find_volume+0x47c>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801343c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801343e:	3330      	adds	r3, #48	@ 0x30
 8013440:	3316      	adds	r3, #22
 8013442:	4618      	mov	r0, r3
 8013444:	f7fe fe78 	bl	8012138 <ld_word>
 8013448:	4603      	mov	r3, r0
 801344a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801344c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801344e:	2b00      	cmp	r3, #0
 8013450:	d106      	bne.n	8013460 <find_volume+0x1cc>
 8013452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013454:	3330      	adds	r3, #48	@ 0x30
 8013456:	3324      	adds	r3, #36	@ 0x24
 8013458:	4618      	mov	r0, r3
 801345a:	f7fe fe86 	bl	801216a <ld_dword>
 801345e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8013460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013462:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013464:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8013466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013468:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 801346c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801346e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8013470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013472:	789b      	ldrb	r3, [r3, #2]
 8013474:	2b01      	cmp	r3, #1
 8013476:	d005      	beq.n	8013484 <find_volume+0x1f0>
 8013478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801347a:	789b      	ldrb	r3, [r3, #2]
 801347c:	2b02      	cmp	r3, #2
 801347e:	d001      	beq.n	8013484 <find_volume+0x1f0>
 8013480:	230d      	movs	r3, #13
 8013482:	e145      	b.n	8013710 <find_volume+0x47c>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8013484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013486:	789b      	ldrb	r3, [r3, #2]
 8013488:	461a      	mov	r2, r3
 801348a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801348c:	fb02 f303 	mul.w	r3, r2, r3
 8013490:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8013492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013494:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8013498:	461a      	mov	r2, r3
 801349a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801349c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801349e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134a0:	895b      	ldrh	r3, [r3, #10]
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d008      	beq.n	80134b8 <find_volume+0x224>
 80134a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134a8:	895b      	ldrh	r3, [r3, #10]
 80134aa:	461a      	mov	r2, r3
 80134ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134ae:	895b      	ldrh	r3, [r3, #10]
 80134b0:	3b01      	subs	r3, #1
 80134b2:	4013      	ands	r3, r2
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d001      	beq.n	80134bc <find_volume+0x228>
 80134b8:	230d      	movs	r3, #13
 80134ba:	e129      	b.n	8013710 <find_volume+0x47c>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80134bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134be:	3330      	adds	r3, #48	@ 0x30
 80134c0:	3311      	adds	r3, #17
 80134c2:	4618      	mov	r0, r3
 80134c4:	f7fe fe38 	bl	8012138 <ld_word>
 80134c8:	4603      	mov	r3, r0
 80134ca:	461a      	mov	r2, r3
 80134cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134ce:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80134d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134d2:	891b      	ldrh	r3, [r3, #8]
 80134d4:	f003 030f 	and.w	r3, r3, #15
 80134d8:	b29b      	uxth	r3, r3
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d001      	beq.n	80134e2 <find_volume+0x24e>
 80134de:	230d      	movs	r3, #13
 80134e0:	e116      	b.n	8013710 <find_volume+0x47c>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80134e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134e4:	3330      	adds	r3, #48	@ 0x30
 80134e6:	3313      	adds	r3, #19
 80134e8:	4618      	mov	r0, r3
 80134ea:	f7fe fe25 	bl	8012138 <ld_word>
 80134ee:	4603      	mov	r3, r0
 80134f0:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80134f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	d106      	bne.n	8013506 <find_volume+0x272>
 80134f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134fa:	3330      	adds	r3, #48	@ 0x30
 80134fc:	3320      	adds	r3, #32
 80134fe:	4618      	mov	r0, r3
 8013500:	f7fe fe33 	bl	801216a <ld_dword>
 8013504:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8013506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013508:	3330      	adds	r3, #48	@ 0x30
 801350a:	330e      	adds	r3, #14
 801350c:	4618      	mov	r0, r3
 801350e:	f7fe fe13 	bl	8012138 <ld_word>
 8013512:	4603      	mov	r3, r0
 8013514:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8013516:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013518:	2b00      	cmp	r3, #0
 801351a:	d101      	bne.n	8013520 <find_volume+0x28c>
 801351c:	230d      	movs	r3, #13
 801351e:	e0f7      	b.n	8013710 <find_volume+0x47c>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8013520:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8013522:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013524:	4413      	add	r3, r2
 8013526:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013528:	8912      	ldrh	r2, [r2, #8]
 801352a:	0912      	lsrs	r2, r2, #4
 801352c:	b292      	uxth	r2, r2
 801352e:	4413      	add	r3, r2
 8013530:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8013532:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013536:	429a      	cmp	r2, r3
 8013538:	d204      	bcs.n	8013544 <find_volume+0x2b0>
 801353a:	230d      	movs	r3, #13
 801353c:	e0e8      	b.n	8013710 <find_volume+0x47c>
 801353e:	bf00      	nop
 8013540:	20002ae4 	.word	0x20002ae4
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8013544:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013548:	1ad3      	subs	r3, r2, r3
 801354a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801354c:	8952      	ldrh	r2, [r2, #10]
 801354e:	fbb3 f3f2 	udiv	r3, r3, r2
 8013552:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8013554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013556:	2b00      	cmp	r3, #0
 8013558:	d101      	bne.n	801355e <find_volume+0x2ca>
 801355a:	230d      	movs	r3, #13
 801355c:	e0d8      	b.n	8013710 <find_volume+0x47c>
		fmt = FS_FAT32;
 801355e:	2303      	movs	r3, #3
 8013560:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8013564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013566:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801356a:	4293      	cmp	r3, r2
 801356c:	d802      	bhi.n	8013574 <find_volume+0x2e0>
 801356e:	2302      	movs	r3, #2
 8013570:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8013574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013576:	f640 72f5 	movw	r2, #4085	@ 0xff5
 801357a:	4293      	cmp	r3, r2
 801357c:	d802      	bhi.n	8013584 <find_volume+0x2f0>
 801357e:	2301      	movs	r3, #1
 8013580:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8013584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013586:	1c9a      	adds	r2, r3, #2
 8013588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801358a:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 801358c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801358e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8013590:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8013592:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8013594:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013596:	441a      	add	r2, r3
 8013598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801359a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 801359c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801359e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135a0:	441a      	add	r2, r3
 80135a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135a4:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 80135a6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80135aa:	2b03      	cmp	r3, #3
 80135ac:	d11e      	bne.n	80135ec <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80135ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135b0:	3330      	adds	r3, #48	@ 0x30
 80135b2:	332a      	adds	r3, #42	@ 0x2a
 80135b4:	4618      	mov	r0, r3
 80135b6:	f7fe fdbf 	bl	8012138 <ld_word>
 80135ba:	4603      	mov	r3, r0
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d001      	beq.n	80135c4 <find_volume+0x330>
 80135c0:	230d      	movs	r3, #13
 80135c2:	e0a5      	b.n	8013710 <find_volume+0x47c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80135c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135c6:	891b      	ldrh	r3, [r3, #8]
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d001      	beq.n	80135d0 <find_volume+0x33c>
 80135cc:	230d      	movs	r3, #13
 80135ce:	e09f      	b.n	8013710 <find_volume+0x47c>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80135d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135d2:	3330      	adds	r3, #48	@ 0x30
 80135d4:	332c      	adds	r3, #44	@ 0x2c
 80135d6:	4618      	mov	r0, r3
 80135d8:	f7fe fdc7 	bl	801216a <ld_dword>
 80135dc:	4602      	mov	r2, r0
 80135de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135e0:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80135e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135e4:	695b      	ldr	r3, [r3, #20]
 80135e6:	009b      	lsls	r3, r3, #2
 80135e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80135ea:	e01f      	b.n	801362c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80135ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135ee:	891b      	ldrh	r3, [r3, #8]
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	d101      	bne.n	80135f8 <find_volume+0x364>
 80135f4:	230d      	movs	r3, #13
 80135f6:	e08b      	b.n	8013710 <find_volume+0x47c>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80135f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135fa:	6a1a      	ldr	r2, [r3, #32]
 80135fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80135fe:	441a      	add	r2, r3
 8013600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013602:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8013604:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013608:	2b02      	cmp	r3, #2
 801360a:	d103      	bne.n	8013614 <find_volume+0x380>
 801360c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801360e:	695b      	ldr	r3, [r3, #20]
 8013610:	005b      	lsls	r3, r3, #1
 8013612:	e00a      	b.n	801362a <find_volume+0x396>
 8013614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013616:	695a      	ldr	r2, [r3, #20]
 8013618:	4613      	mov	r3, r2
 801361a:	005b      	lsls	r3, r3, #1
 801361c:	4413      	add	r3, r2
 801361e:	085a      	lsrs	r2, r3, #1
 8013620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013622:	695b      	ldr	r3, [r3, #20]
 8013624:	f003 0301 	and.w	r3, r3, #1
 8013628:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801362a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801362c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801362e:	699a      	ldr	r2, [r3, #24]
 8013630:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013632:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8013636:	0a5b      	lsrs	r3, r3, #9
 8013638:	429a      	cmp	r2, r3
 801363a:	d201      	bcs.n	8013640 <find_volume+0x3ac>
 801363c:	230d      	movs	r3, #13
 801363e:	e067      	b.n	8013710 <find_volume+0x47c>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8013640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013642:	f04f 32ff 	mov.w	r2, #4294967295
 8013646:	611a      	str	r2, [r3, #16]
 8013648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801364a:	691a      	ldr	r2, [r3, #16]
 801364c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801364e:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8013650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013652:	2280      	movs	r2, #128	@ 0x80
 8013654:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8013656:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801365a:	2b03      	cmp	r3, #3
 801365c:	d149      	bne.n	80136f2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801365e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013660:	3330      	adds	r3, #48	@ 0x30
 8013662:	3330      	adds	r3, #48	@ 0x30
 8013664:	4618      	mov	r0, r3
 8013666:	f7fe fd67 	bl	8012138 <ld_word>
 801366a:	4603      	mov	r3, r0
 801366c:	2b01      	cmp	r3, #1
 801366e:	d140      	bne.n	80136f2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8013670:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013672:	3301      	adds	r3, #1
 8013674:	4619      	mov	r1, r3
 8013676:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8013678:	f7fe fea3 	bl	80123c2 <move_window>
 801367c:	4603      	mov	r3, r0
 801367e:	2b00      	cmp	r3, #0
 8013680:	d137      	bne.n	80136f2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8013682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013684:	2200      	movs	r2, #0
 8013686:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8013688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801368a:	3330      	adds	r3, #48	@ 0x30
 801368c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8013690:	4618      	mov	r0, r3
 8013692:	f7fe fd51 	bl	8012138 <ld_word>
 8013696:	4603      	mov	r3, r0
 8013698:	461a      	mov	r2, r3
 801369a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801369e:	429a      	cmp	r2, r3
 80136a0:	d127      	bne.n	80136f2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80136a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136a4:	3330      	adds	r3, #48	@ 0x30
 80136a6:	4618      	mov	r0, r3
 80136a8:	f7fe fd5f 	bl	801216a <ld_dword>
 80136ac:	4603      	mov	r3, r0
 80136ae:	4a1a      	ldr	r2, [pc, #104]	@ (8013718 <find_volume+0x484>)
 80136b0:	4293      	cmp	r3, r2
 80136b2:	d11e      	bne.n	80136f2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80136b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136b6:	3330      	adds	r3, #48	@ 0x30
 80136b8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80136bc:	4618      	mov	r0, r3
 80136be:	f7fe fd54 	bl	801216a <ld_dword>
 80136c2:	4603      	mov	r3, r0
 80136c4:	4a15      	ldr	r2, [pc, #84]	@ (801371c <find_volume+0x488>)
 80136c6:	4293      	cmp	r3, r2
 80136c8:	d113      	bne.n	80136f2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80136ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136cc:	3330      	adds	r3, #48	@ 0x30
 80136ce:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80136d2:	4618      	mov	r0, r3
 80136d4:	f7fe fd49 	bl	801216a <ld_dword>
 80136d8:	4602      	mov	r2, r0
 80136da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136dc:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80136de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136e0:	3330      	adds	r3, #48	@ 0x30
 80136e2:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80136e6:	4618      	mov	r0, r3
 80136e8:	f7fe fd3f 	bl	801216a <ld_dword>
 80136ec:	4602      	mov	r2, r0
 80136ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136f0:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80136f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136f4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80136f8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80136fa:	4b09      	ldr	r3, [pc, #36]	@ (8013720 <find_volume+0x48c>)
 80136fc:	881b      	ldrh	r3, [r3, #0]
 80136fe:	3301      	adds	r3, #1
 8013700:	b29a      	uxth	r2, r3
 8013702:	4b07      	ldr	r3, [pc, #28]	@ (8013720 <find_volume+0x48c>)
 8013704:	801a      	strh	r2, [r3, #0]
 8013706:	4b06      	ldr	r3, [pc, #24]	@ (8013720 <find_volume+0x48c>)
 8013708:	881a      	ldrh	r2, [r3, #0]
 801370a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801370c:	80da      	strh	r2, [r3, #6]
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
 801370e:	2300      	movs	r3, #0
}
 8013710:	4618      	mov	r0, r3
 8013712:	3758      	adds	r7, #88	@ 0x58
 8013714:	46bd      	mov	sp, r7
 8013716:	bd80      	pop	{r7, pc}
 8013718:	41615252 	.word	0x41615252
 801371c:	61417272 	.word	0x61417272
 8013720:	20002ae8 	.word	0x20002ae8

08013724 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8013724:	b580      	push	{r7, lr}
 8013726:	b084      	sub	sp, #16
 8013728:	af00      	add	r7, sp, #0
 801372a:	6078      	str	r0, [r7, #4]
 801372c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801372e:	2309      	movs	r3, #9
 8013730:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	2b00      	cmp	r3, #0
 8013736:	d01c      	beq.n	8013772 <validate+0x4e>
 8013738:	687b      	ldr	r3, [r7, #4]
 801373a:	681b      	ldr	r3, [r3, #0]
 801373c:	2b00      	cmp	r3, #0
 801373e:	d018      	beq.n	8013772 <validate+0x4e>
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	681b      	ldr	r3, [r3, #0]
 8013744:	781b      	ldrb	r3, [r3, #0]
 8013746:	2b00      	cmp	r3, #0
 8013748:	d013      	beq.n	8013772 <validate+0x4e>
 801374a:	687b      	ldr	r3, [r7, #4]
 801374c:	889a      	ldrh	r2, [r3, #4]
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	681b      	ldr	r3, [r3, #0]
 8013752:	88db      	ldrh	r3, [r3, #6]
 8013754:	429a      	cmp	r2, r3
 8013756:	d10c      	bne.n	8013772 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	681b      	ldr	r3, [r3, #0]
 801375c:	785b      	ldrb	r3, [r3, #1]
 801375e:	4618      	mov	r0, r3
 8013760:	f7fe fc4c 	bl	8011ffc <disk_status>
 8013764:	4603      	mov	r3, r0
 8013766:	f003 0301 	and.w	r3, r3, #1
 801376a:	2b00      	cmp	r3, #0
 801376c:	d101      	bne.n	8013772 <validate+0x4e>
			res = FR_OK;
 801376e:	2300      	movs	r3, #0
 8013770:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8013772:	7bfb      	ldrb	r3, [r7, #15]
 8013774:	2b00      	cmp	r3, #0
 8013776:	d102      	bne.n	801377e <validate+0x5a>
 8013778:	687b      	ldr	r3, [r7, #4]
 801377a:	681b      	ldr	r3, [r3, #0]
 801377c:	e000      	b.n	8013780 <validate+0x5c>
 801377e:	2300      	movs	r3, #0
 8013780:	683a      	ldr	r2, [r7, #0]
 8013782:	6013      	str	r3, [r2, #0]
	return res;
 8013784:	7bfb      	ldrb	r3, [r7, #15]
}
 8013786:	4618      	mov	r0, r3
 8013788:	3710      	adds	r7, #16
 801378a:	46bd      	mov	sp, r7
 801378c:	bd80      	pop	{r7, pc}
	...

08013790 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8013790:	b580      	push	{r7, lr}
 8013792:	b088      	sub	sp, #32
 8013794:	af00      	add	r7, sp, #0
 8013796:	60f8      	str	r0, [r7, #12]
 8013798:	60b9      	str	r1, [r7, #8]
 801379a:	4613      	mov	r3, r2
 801379c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801379e:	68bb      	ldr	r3, [r7, #8]
 80137a0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80137a2:	f107 0310 	add.w	r3, r7, #16
 80137a6:	4618      	mov	r0, r3
 80137a8:	f7ff fcd9 	bl	801315e <get_ldnumber>
 80137ac:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80137ae:	69fb      	ldr	r3, [r7, #28]
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	da01      	bge.n	80137b8 <f_mount+0x28>
 80137b4:	230b      	movs	r3, #11
 80137b6:	e028      	b.n	801380a <f_mount+0x7a>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80137b8:	4a16      	ldr	r2, [pc, #88]	@ (8013814 <f_mount+0x84>)
 80137ba:	69fb      	ldr	r3, [r7, #28]
 80137bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80137c0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80137c2:	69bb      	ldr	r3, [r7, #24]
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	d002      	beq.n	80137ce <f_mount+0x3e>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80137c8:	69bb      	ldr	r3, [r7, #24]
 80137ca:	2200      	movs	r2, #0
 80137cc:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d002      	beq.n	80137da <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 80137d4:	68fb      	ldr	r3, [r7, #12]
 80137d6:	2200      	movs	r2, #0
 80137d8:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80137da:	68fa      	ldr	r2, [r7, #12]
 80137dc:	490d      	ldr	r1, [pc, #52]	@ (8013814 <f_mount+0x84>)
 80137de:	69fb      	ldr	r3, [r7, #28]
 80137e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80137e4:	68fb      	ldr	r3, [r7, #12]
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d002      	beq.n	80137f0 <f_mount+0x60>
 80137ea:	79fb      	ldrb	r3, [r7, #7]
 80137ec:	2b01      	cmp	r3, #1
 80137ee:	d001      	beq.n	80137f4 <f_mount+0x64>
 80137f0:	2300      	movs	r3, #0
 80137f2:	e00a      	b.n	801380a <f_mount+0x7a>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80137f4:	f107 010c 	add.w	r1, r7, #12
 80137f8:	f107 0308 	add.w	r3, r7, #8
 80137fc:	2200      	movs	r2, #0
 80137fe:	4618      	mov	r0, r3
 8013800:	f7ff fd48 	bl	8013294 <find_volume>
 8013804:	4603      	mov	r3, r0
 8013806:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8013808:	7dfb      	ldrb	r3, [r7, #23]
}
 801380a:	4618      	mov	r0, r3
 801380c:	3720      	adds	r7, #32
 801380e:	46bd      	mov	sp, r7
 8013810:	bd80      	pop	{r7, pc}
 8013812:	bf00      	nop
 8013814:	20002ae4 	.word	0x20002ae4

08013818 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8013818:	b580      	push	{r7, lr}
 801381a:	b098      	sub	sp, #96	@ 0x60
 801381c:	af00      	add	r7, sp, #0
 801381e:	60f8      	str	r0, [r7, #12]
 8013820:	60b9      	str	r1, [r7, #8]
 8013822:	4613      	mov	r3, r2
 8013824:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8013826:	68fb      	ldr	r3, [r7, #12]
 8013828:	2b00      	cmp	r3, #0
 801382a:	d101      	bne.n	8013830 <f_open+0x18>
 801382c:	2309      	movs	r3, #9
 801382e:	e17a      	b.n	8013b26 <f_open+0x30e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8013830:	79fb      	ldrb	r3, [r7, #7]
 8013832:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8013836:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8013838:	79fa      	ldrb	r2, [r7, #7]
 801383a:	f107 0114 	add.w	r1, r7, #20
 801383e:	f107 0308 	add.w	r3, r7, #8
 8013842:	4618      	mov	r0, r3
 8013844:	f7ff fd26 	bl	8013294 <find_volume>
 8013848:	4603      	mov	r3, r0
 801384a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 801384e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013852:	2b00      	cmp	r3, #0
 8013854:	f040 815e 	bne.w	8013b14 <f_open+0x2fc>
		dj.obj.fs = fs;
 8013858:	697b      	ldr	r3, [r7, #20]
 801385a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 801385c:	68ba      	ldr	r2, [r7, #8]
 801385e:	f107 0318 	add.w	r3, r7, #24
 8013862:	4611      	mov	r1, r2
 8013864:	4618      	mov	r0, r3
 8013866:	f7ff fc09 	bl	801307c <follow_path>
 801386a:	4603      	mov	r3, r0
 801386c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8013870:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013874:	2b00      	cmp	r3, #0
 8013876:	d107      	bne.n	8013888 <f_open+0x70>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8013878:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801387c:	b25b      	sxtb	r3, r3
 801387e:	2b00      	cmp	r3, #0
 8013880:	da02      	bge.n	8013888 <f_open+0x70>
				res = FR_INVALID_NAME;
 8013882:	2306      	movs	r3, #6
 8013884:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8013888:	79fb      	ldrb	r3, [r7, #7]
 801388a:	f003 031c 	and.w	r3, r3, #28
 801388e:	2b00      	cmp	r3, #0
 8013890:	d078      	beq.n	8013984 <f_open+0x16c>
			if (res != FR_OK) {					/* No file, create new */
 8013892:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013896:	2b00      	cmp	r3, #0
 8013898:	d010      	beq.n	80138bc <f_open+0xa4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801389a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801389e:	2b04      	cmp	r3, #4
 80138a0:	d107      	bne.n	80138b2 <f_open+0x9a>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 80138a2:	f107 0318 	add.w	r3, r7, #24
 80138a6:	4618      	mov	r0, r3
 80138a8:	f7ff fb22 	bl	8012ef0 <dir_register>
 80138ac:	4603      	mov	r3, r0
 80138ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80138b2:	79fb      	ldrb	r3, [r7, #7]
 80138b4:	f043 0308 	orr.w	r3, r3, #8
 80138b8:	71fb      	strb	r3, [r7, #7]
 80138ba:	e010      	b.n	80138de <f_open+0xc6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80138bc:	7fbb      	ldrb	r3, [r7, #30]
 80138be:	f003 0311 	and.w	r3, r3, #17
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d003      	beq.n	80138ce <f_open+0xb6>
					res = FR_DENIED;
 80138c6:	2307      	movs	r3, #7
 80138c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80138cc:	e007      	b.n	80138de <f_open+0xc6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80138ce:	79fb      	ldrb	r3, [r7, #7]
 80138d0:	f003 0304 	and.w	r3, r3, #4
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	d002      	beq.n	80138de <f_open+0xc6>
 80138d8:	2308      	movs	r3, #8
 80138da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80138de:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	d168      	bne.n	80139b8 <f_open+0x1a0>
 80138e6:	79fb      	ldrb	r3, [r7, #7]
 80138e8:	f003 0308 	and.w	r3, r3, #8
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d063      	beq.n	80139b8 <f_open+0x1a0>
				dw = GET_FATTIME();
 80138f0:	f7fd ff9e 	bl	8011830 <get_fattime>
 80138f4:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80138f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80138f8:	330e      	adds	r3, #14
 80138fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80138fc:	4618      	mov	r0, r3
 80138fe:	f7fe fc72 	bl	80121e6 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8013902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013904:	3316      	adds	r3, #22
 8013906:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013908:	4618      	mov	r0, r3
 801390a:	f7fe fc6c 	bl	80121e6 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801390e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013910:	330b      	adds	r3, #11
 8013912:	2220      	movs	r2, #32
 8013914:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8013916:	697b      	ldr	r3, [r7, #20]
 8013918:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801391a:	4611      	mov	r1, r2
 801391c:	4618      	mov	r0, r3
 801391e:	f7ff fa53 	bl	8012dc8 <ld_clust>
 8013922:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8013924:	697b      	ldr	r3, [r7, #20]
 8013926:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8013928:	2200      	movs	r2, #0
 801392a:	4618      	mov	r0, r3
 801392c:	f7ff fa6b 	bl	8012e06 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8013930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013932:	331c      	adds	r3, #28
 8013934:	2100      	movs	r1, #0
 8013936:	4618      	mov	r0, r3
 8013938:	f7fe fc55 	bl	80121e6 <st_dword>
					fs->wflag = 1;
 801393c:	697b      	ldr	r3, [r7, #20]
 801393e:	2201      	movs	r2, #1
 8013940:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8013942:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013944:	2b00      	cmp	r3, #0
 8013946:	d037      	beq.n	80139b8 <f_open+0x1a0>
						dw = fs->winsect;
 8013948:	697b      	ldr	r3, [r7, #20]
 801394a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801394c:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 801394e:	f107 0318 	add.w	r3, r7, #24
 8013952:	2200      	movs	r2, #0
 8013954:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8013956:	4618      	mov	r0, r3
 8013958:	f7fe ff7e 	bl	8012858 <remove_chain>
 801395c:	4603      	mov	r3, r0
 801395e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8013962:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013966:	2b00      	cmp	r3, #0
 8013968:	d126      	bne.n	80139b8 <f_open+0x1a0>
							res = move_window(fs, dw);
 801396a:	697b      	ldr	r3, [r7, #20]
 801396c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801396e:	4618      	mov	r0, r3
 8013970:	f7fe fd27 	bl	80123c2 <move_window>
 8013974:	4603      	mov	r3, r0
 8013976:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801397a:	697b      	ldr	r3, [r7, #20]
 801397c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801397e:	3a01      	subs	r2, #1
 8013980:	60da      	str	r2, [r3, #12]
 8013982:	e019      	b.n	80139b8 <f_open+0x1a0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8013984:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013988:	2b00      	cmp	r3, #0
 801398a:	d115      	bne.n	80139b8 <f_open+0x1a0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801398c:	7fbb      	ldrb	r3, [r7, #30]
 801398e:	f003 0310 	and.w	r3, r3, #16
 8013992:	2b00      	cmp	r3, #0
 8013994:	d003      	beq.n	801399e <f_open+0x186>
					res = FR_NO_FILE;
 8013996:	2304      	movs	r3, #4
 8013998:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 801399c:	e00c      	b.n	80139b8 <f_open+0x1a0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801399e:	79fb      	ldrb	r3, [r7, #7]
 80139a0:	f003 0302 	and.w	r3, r3, #2
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d007      	beq.n	80139b8 <f_open+0x1a0>
 80139a8:	7fbb      	ldrb	r3, [r7, #30]
 80139aa:	f003 0301 	and.w	r3, r3, #1
 80139ae:	2b00      	cmp	r3, #0
 80139b0:	d002      	beq.n	80139b8 <f_open+0x1a0>
						res = FR_DENIED;
 80139b2:	2307      	movs	r3, #7
 80139b4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80139b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80139bc:	2b00      	cmp	r3, #0
 80139be:	d10f      	bne.n	80139e0 <f_open+0x1c8>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80139c0:	79fb      	ldrb	r3, [r7, #7]
 80139c2:	f003 0308 	and.w	r3, r3, #8
 80139c6:	2b00      	cmp	r3, #0
 80139c8:	d003      	beq.n	80139d2 <f_open+0x1ba>
				mode |= FA_MODIFIED;
 80139ca:	79fb      	ldrb	r3, [r7, #7]
 80139cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80139d0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80139d2:	697b      	ldr	r3, [r7, #20]
 80139d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80139d6:	68fb      	ldr	r3, [r7, #12]
 80139d8:	621a      	str	r2, [r3, #32]
			fp->dir_ptr = dj.dir;
 80139da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80139dc:	68fb      	ldr	r3, [r7, #12]
 80139de:	625a      	str	r2, [r3, #36]	@ 0x24
				}
			}
		}
#endif

		if (res == FR_OK) {
 80139e0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	f040 8095 	bne.w	8013b14 <f_open+0x2fc>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80139ea:	697b      	ldr	r3, [r7, #20]
 80139ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80139ee:	4611      	mov	r1, r2
 80139f0:	4618      	mov	r0, r3
 80139f2:	f7ff f9e9 	bl	8012dc8 <ld_clust>
 80139f6:	4602      	mov	r2, r0
 80139f8:	68fb      	ldr	r3, [r7, #12]
 80139fa:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80139fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139fe:	331c      	adds	r3, #28
 8013a00:	4618      	mov	r0, r3
 8013a02:	f7fe fbb2 	bl	801216a <ld_dword>
 8013a06:	4602      	mov	r2, r0
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8013a0c:	68fb      	ldr	r3, [r7, #12]
 8013a0e:	2200      	movs	r2, #0
 8013a10:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8013a12:	697a      	ldr	r2, [r7, #20]
 8013a14:	68fb      	ldr	r3, [r7, #12]
 8013a16:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8013a18:	697b      	ldr	r3, [r7, #20]
 8013a1a:	88da      	ldrh	r2, [r3, #6]
 8013a1c:	68fb      	ldr	r3, [r7, #12]
 8013a1e:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8013a20:	68fb      	ldr	r3, [r7, #12]
 8013a22:	79fa      	ldrb	r2, [r7, #7]
 8013a24:	741a      	strb	r2, [r3, #16]
			fp->err = 0;			/* Clear error flag */
 8013a26:	68fb      	ldr	r3, [r7, #12]
 8013a28:	2200      	movs	r2, #0
 8013a2a:	745a      	strb	r2, [r3, #17]
			fp->sect = 0;			/* Invalidate current data sector */
 8013a2c:	68fb      	ldr	r3, [r7, #12]
 8013a2e:	2200      	movs	r2, #0
 8013a30:	61da      	str	r2, [r3, #28]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8013a32:	68fb      	ldr	r3, [r7, #12]
 8013a34:	2200      	movs	r2, #0
 8013a36:	615a      	str	r2, [r3, #20]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8013a38:	68fb      	ldr	r3, [r7, #12]
 8013a3a:	332c      	adds	r3, #44	@ 0x2c
 8013a3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013a40:	2100      	movs	r1, #0
 8013a42:	4618      	mov	r0, r3
 8013a44:	f7fe fc1c 	bl	8012280 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8013a48:	79fb      	ldrb	r3, [r7, #7]
 8013a4a:	f003 0320 	and.w	r3, r3, #32
 8013a4e:	2b00      	cmp	r3, #0
 8013a50:	d060      	beq.n	8013b14 <f_open+0x2fc>
 8013a52:	68fb      	ldr	r3, [r7, #12]
 8013a54:	68db      	ldr	r3, [r3, #12]
 8013a56:	2b00      	cmp	r3, #0
 8013a58:	d05c      	beq.n	8013b14 <f_open+0x2fc>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8013a5a:	68fb      	ldr	r3, [r7, #12]
 8013a5c:	68da      	ldr	r2, [r3, #12]
 8013a5e:	68fb      	ldr	r3, [r7, #12]
 8013a60:	615a      	str	r2, [r3, #20]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8013a62:	697b      	ldr	r3, [r7, #20]
 8013a64:	895b      	ldrh	r3, [r3, #10]
 8013a66:	025b      	lsls	r3, r3, #9
 8013a68:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8013a6a:	68fb      	ldr	r3, [r7, #12]
 8013a6c:	689b      	ldr	r3, [r3, #8]
 8013a6e:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8013a70:	68fb      	ldr	r3, [r7, #12]
 8013a72:	68db      	ldr	r3, [r3, #12]
 8013a74:	657b      	str	r3, [r7, #84]	@ 0x54
 8013a76:	e016      	b.n	8013aa6 <f_open+0x28e>
					clst = get_fat(&fp->obj, clst);
 8013a78:	68fb      	ldr	r3, [r7, #12]
 8013a7a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8013a7c:	4618      	mov	r0, r3
 8013a7e:	f7fe fd5a 	bl	8012536 <get_fat>
 8013a82:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8013a84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013a86:	2b01      	cmp	r3, #1
 8013a88:	d802      	bhi.n	8013a90 <f_open+0x278>
 8013a8a:	2302      	movs	r3, #2
 8013a8c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8013a90:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a96:	d102      	bne.n	8013a9e <f_open+0x286>
 8013a98:	2301      	movs	r3, #1
 8013a9a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8013a9e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013aa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013aa2:	1ad3      	subs	r3, r2, r3
 8013aa4:	657b      	str	r3, [r7, #84]	@ 0x54
 8013aa6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	d103      	bne.n	8013ab6 <f_open+0x29e>
 8013aae:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013ab0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013ab2:	429a      	cmp	r2, r3
 8013ab4:	d8e0      	bhi.n	8013a78 <f_open+0x260>
				}
				fp->clust = clst;
 8013ab6:	68fb      	ldr	r3, [r7, #12]
 8013ab8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013aba:	619a      	str	r2, [r3, #24]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8013abc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013ac0:	2b00      	cmp	r3, #0
 8013ac2:	d127      	bne.n	8013b14 <f_open+0x2fc>
 8013ac4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013aca:	2b00      	cmp	r3, #0
 8013acc:	d022      	beq.n	8013b14 <f_open+0x2fc>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8013ace:	697b      	ldr	r3, [r7, #20]
 8013ad0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8013ad2:	4618      	mov	r0, r3
 8013ad4:	f7fe fd10 	bl	80124f8 <clust2sect>
 8013ad8:	6478      	str	r0, [r7, #68]	@ 0x44
 8013ada:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013adc:	2b00      	cmp	r3, #0
 8013ade:	d103      	bne.n	8013ae8 <f_open+0x2d0>
						res = FR_INT_ERR;
 8013ae0:	2302      	movs	r3, #2
 8013ae2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8013ae6:	e015      	b.n	8013b14 <f_open+0x2fc>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8013ae8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013aea:	0a5a      	lsrs	r2, r3, #9
 8013aec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013aee:	441a      	add	r2, r3
 8013af0:	68fb      	ldr	r3, [r7, #12]
 8013af2:	61da      	str	r2, [r3, #28]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8013af4:	697b      	ldr	r3, [r7, #20]
 8013af6:	7858      	ldrb	r0, [r3, #1]
 8013af8:	68fb      	ldr	r3, [r7, #12]
 8013afa:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 8013afe:	68fb      	ldr	r3, [r7, #12]
 8013b00:	69da      	ldr	r2, [r3, #28]
 8013b02:	2301      	movs	r3, #1
 8013b04:	f7fe faba 	bl	801207c <disk_read>
 8013b08:	4603      	mov	r3, r0
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d002      	beq.n	8013b14 <f_open+0x2fc>
 8013b0e:	2301      	movs	r3, #1
 8013b10:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8013b14:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	d002      	beq.n	8013b22 <f_open+0x30a>
 8013b1c:	68fb      	ldr	r3, [r7, #12]
 8013b1e:	2200      	movs	r2, #0
 8013b20:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8013b22:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8013b26:	4618      	mov	r0, r3
 8013b28:	3760      	adds	r7, #96	@ 0x60
 8013b2a:	46bd      	mov	sp, r7
 8013b2c:	bd80      	pop	{r7, pc}

08013b2e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8013b2e:	b580      	push	{r7, lr}
 8013b30:	b08c      	sub	sp, #48	@ 0x30
 8013b32:	af00      	add	r7, sp, #0
 8013b34:	60f8      	str	r0, [r7, #12]
 8013b36:	60b9      	str	r1, [r7, #8]
 8013b38:	607a      	str	r2, [r7, #4]
 8013b3a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8013b3c:	68bb      	ldr	r3, [r7, #8]
 8013b3e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8013b40:	683b      	ldr	r3, [r7, #0]
 8013b42:	2200      	movs	r2, #0
 8013b44:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8013b46:	68fb      	ldr	r3, [r7, #12]
 8013b48:	f107 0210 	add.w	r2, r7, #16
 8013b4c:	4611      	mov	r1, r2
 8013b4e:	4618      	mov	r0, r3
 8013b50:	f7ff fde8 	bl	8013724 <validate>
 8013b54:	4603      	mov	r3, r0
 8013b56:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8013b5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d107      	bne.n	8013b72 <f_write+0x44>
 8013b62:	68fb      	ldr	r3, [r7, #12]
 8013b64:	7c5b      	ldrb	r3, [r3, #17]
 8013b66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8013b6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	d002      	beq.n	8013b78 <f_write+0x4a>
 8013b72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013b76:	e14b      	b.n	8013e10 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8013b78:	68fb      	ldr	r3, [r7, #12]
 8013b7a:	7c1b      	ldrb	r3, [r3, #16]
 8013b7c:	f003 0302 	and.w	r3, r3, #2
 8013b80:	2b00      	cmp	r3, #0
 8013b82:	d101      	bne.n	8013b88 <f_write+0x5a>
 8013b84:	2307      	movs	r3, #7
 8013b86:	e143      	b.n	8013e10 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8013b88:	68fb      	ldr	r3, [r7, #12]
 8013b8a:	695a      	ldr	r2, [r3, #20]
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	441a      	add	r2, r3
 8013b90:	68fb      	ldr	r3, [r7, #12]
 8013b92:	695b      	ldr	r3, [r3, #20]
 8013b94:	429a      	cmp	r2, r3
 8013b96:	f080 812d 	bcs.w	8013df4 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8013b9a:	68fb      	ldr	r3, [r7, #12]
 8013b9c:	695b      	ldr	r3, [r3, #20]
 8013b9e:	43db      	mvns	r3, r3
 8013ba0:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8013ba2:	e127      	b.n	8013df4 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	695b      	ldr	r3, [r3, #20]
 8013ba8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013bac:	2b00      	cmp	r3, #0
 8013bae:	f040 80e3 	bne.w	8013d78 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8013bb2:	68fb      	ldr	r3, [r7, #12]
 8013bb4:	695b      	ldr	r3, [r3, #20]
 8013bb6:	0a5b      	lsrs	r3, r3, #9
 8013bb8:	693a      	ldr	r2, [r7, #16]
 8013bba:	8952      	ldrh	r2, [r2, #10]
 8013bbc:	3a01      	subs	r2, #1
 8013bbe:	4013      	ands	r3, r2
 8013bc0:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8013bc2:	69bb      	ldr	r3, [r7, #24]
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	d143      	bne.n	8013c50 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8013bc8:	68fb      	ldr	r3, [r7, #12]
 8013bca:	695b      	ldr	r3, [r3, #20]
 8013bcc:	2b00      	cmp	r3, #0
 8013bce:	d10c      	bne.n	8013bea <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8013bd0:	68fb      	ldr	r3, [r7, #12]
 8013bd2:	689b      	ldr	r3, [r3, #8]
 8013bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8013bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d11a      	bne.n	8013c12 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8013bdc:	68fb      	ldr	r3, [r7, #12]
 8013bde:	2100      	movs	r1, #0
 8013be0:	4618      	mov	r0, r3
 8013be2:	f7fe fe9e 	bl	8012922 <create_chain>
 8013be6:	62b8      	str	r0, [r7, #40]	@ 0x28
 8013be8:	e013      	b.n	8013c12 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8013bea:	68fb      	ldr	r3, [r7, #12]
 8013bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d007      	beq.n	8013c02 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013bf2:	68fb      	ldr	r3, [r7, #12]
 8013bf4:	695b      	ldr	r3, [r3, #20]
 8013bf6:	4619      	mov	r1, r3
 8013bf8:	68f8      	ldr	r0, [r7, #12]
 8013bfa:	f7fe ff2a 	bl	8012a52 <clmt_clust>
 8013bfe:	62b8      	str	r0, [r7, #40]	@ 0x28
 8013c00:	e007      	b.n	8013c12 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8013c02:	68fa      	ldr	r2, [r7, #12]
 8013c04:	68fb      	ldr	r3, [r7, #12]
 8013c06:	699b      	ldr	r3, [r3, #24]
 8013c08:	4619      	mov	r1, r3
 8013c0a:	4610      	mov	r0, r2
 8013c0c:	f7fe fe89 	bl	8012922 <create_chain>
 8013c10:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	f000 80f2 	beq.w	8013dfe <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c1c:	2b01      	cmp	r3, #1
 8013c1e:	d104      	bne.n	8013c2a <f_write+0xfc>
 8013c20:	68fb      	ldr	r3, [r7, #12]
 8013c22:	2202      	movs	r2, #2
 8013c24:	745a      	strb	r2, [r3, #17]
 8013c26:	2302      	movs	r3, #2
 8013c28:	e0f2      	b.n	8013e10 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c30:	d104      	bne.n	8013c3c <f_write+0x10e>
 8013c32:	68fb      	ldr	r3, [r7, #12]
 8013c34:	2201      	movs	r2, #1
 8013c36:	745a      	strb	r2, [r3, #17]
 8013c38:	2301      	movs	r3, #1
 8013c3a:	e0e9      	b.n	8013e10 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8013c3c:	68fb      	ldr	r3, [r7, #12]
 8013c3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013c40:	619a      	str	r2, [r3, #24]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8013c42:	68fb      	ldr	r3, [r7, #12]
 8013c44:	689b      	ldr	r3, [r3, #8]
 8013c46:	2b00      	cmp	r3, #0
 8013c48:	d102      	bne.n	8013c50 <f_write+0x122>
 8013c4a:	68fb      	ldr	r3, [r7, #12]
 8013c4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013c4e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8013c50:	68fb      	ldr	r3, [r7, #12]
 8013c52:	7c1b      	ldrb	r3, [r3, #16]
 8013c54:	b25b      	sxtb	r3, r3
 8013c56:	2b00      	cmp	r3, #0
 8013c58:	da18      	bge.n	8013c8c <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013c5a:	693b      	ldr	r3, [r7, #16]
 8013c5c:	7858      	ldrb	r0, [r3, #1]
 8013c5e:	68fb      	ldr	r3, [r7, #12]
 8013c60:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 8013c64:	68fb      	ldr	r3, [r7, #12]
 8013c66:	69da      	ldr	r2, [r3, #28]
 8013c68:	2301      	movs	r3, #1
 8013c6a:	f7fe fa27 	bl	80120bc <disk_write>
 8013c6e:	4603      	mov	r3, r0
 8013c70:	2b00      	cmp	r3, #0
 8013c72:	d004      	beq.n	8013c7e <f_write+0x150>
 8013c74:	68fb      	ldr	r3, [r7, #12]
 8013c76:	2201      	movs	r2, #1
 8013c78:	745a      	strb	r2, [r3, #17]
 8013c7a:	2301      	movs	r3, #1
 8013c7c:	e0c8      	b.n	8013e10 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013c7e:	68fb      	ldr	r3, [r7, #12]
 8013c80:	7c1b      	ldrb	r3, [r3, #16]
 8013c82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013c86:	b2da      	uxtb	r2, r3
 8013c88:	68fb      	ldr	r3, [r7, #12]
 8013c8a:	741a      	strb	r2, [r3, #16]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8013c8c:	693a      	ldr	r2, [r7, #16]
 8013c8e:	68fb      	ldr	r3, [r7, #12]
 8013c90:	699b      	ldr	r3, [r3, #24]
 8013c92:	4619      	mov	r1, r3
 8013c94:	4610      	mov	r0, r2
 8013c96:	f7fe fc2f 	bl	80124f8 <clust2sect>
 8013c9a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8013c9c:	697b      	ldr	r3, [r7, #20]
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	d104      	bne.n	8013cac <f_write+0x17e>
 8013ca2:	68fb      	ldr	r3, [r7, #12]
 8013ca4:	2202      	movs	r2, #2
 8013ca6:	745a      	strb	r2, [r3, #17]
 8013ca8:	2302      	movs	r3, #2
 8013caa:	e0b1      	b.n	8013e10 <f_write+0x2e2>
			sect += csect;
 8013cac:	697a      	ldr	r2, [r7, #20]
 8013cae:	69bb      	ldr	r3, [r7, #24]
 8013cb0:	4413      	add	r3, r2
 8013cb2:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	0a5b      	lsrs	r3, r3, #9
 8013cb8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8013cba:	6a3b      	ldr	r3, [r7, #32]
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	d03c      	beq.n	8013d3a <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8013cc0:	69ba      	ldr	r2, [r7, #24]
 8013cc2:	6a3b      	ldr	r3, [r7, #32]
 8013cc4:	4413      	add	r3, r2
 8013cc6:	693a      	ldr	r2, [r7, #16]
 8013cc8:	8952      	ldrh	r2, [r2, #10]
 8013cca:	4293      	cmp	r3, r2
 8013ccc:	d905      	bls.n	8013cda <f_write+0x1ac>
					cc = fs->csize - csect;
 8013cce:	693b      	ldr	r3, [r7, #16]
 8013cd0:	895b      	ldrh	r3, [r3, #10]
 8013cd2:	461a      	mov	r2, r3
 8013cd4:	69bb      	ldr	r3, [r7, #24]
 8013cd6:	1ad3      	subs	r3, r2, r3
 8013cd8:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013cda:	693b      	ldr	r3, [r7, #16]
 8013cdc:	7858      	ldrb	r0, [r3, #1]
 8013cde:	6a3b      	ldr	r3, [r7, #32]
 8013ce0:	697a      	ldr	r2, [r7, #20]
 8013ce2:	69f9      	ldr	r1, [r7, #28]
 8013ce4:	f7fe f9ea 	bl	80120bc <disk_write>
 8013ce8:	4603      	mov	r3, r0
 8013cea:	2b00      	cmp	r3, #0
 8013cec:	d004      	beq.n	8013cf8 <f_write+0x1ca>
 8013cee:	68fb      	ldr	r3, [r7, #12]
 8013cf0:	2201      	movs	r2, #1
 8013cf2:	745a      	strb	r2, [r3, #17]
 8013cf4:	2301      	movs	r3, #1
 8013cf6:	e08b      	b.n	8013e10 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8013cf8:	68fb      	ldr	r3, [r7, #12]
 8013cfa:	69da      	ldr	r2, [r3, #28]
 8013cfc:	697b      	ldr	r3, [r7, #20]
 8013cfe:	1ad3      	subs	r3, r2, r3
 8013d00:	6a3a      	ldr	r2, [r7, #32]
 8013d02:	429a      	cmp	r2, r3
 8013d04:	d915      	bls.n	8013d32 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8013d06:	68fb      	ldr	r3, [r7, #12]
 8013d08:	f103 002c 	add.w	r0, r3, #44	@ 0x2c
 8013d0c:	68fb      	ldr	r3, [r7, #12]
 8013d0e:	69da      	ldr	r2, [r3, #28]
 8013d10:	697b      	ldr	r3, [r7, #20]
 8013d12:	1ad3      	subs	r3, r2, r3
 8013d14:	025b      	lsls	r3, r3, #9
 8013d16:	69fa      	ldr	r2, [r7, #28]
 8013d18:	4413      	add	r3, r2
 8013d1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013d1e:	4619      	mov	r1, r3
 8013d20:	f7fe fa8d 	bl	801223e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013d24:	68fb      	ldr	r3, [r7, #12]
 8013d26:	7c1b      	ldrb	r3, [r3, #16]
 8013d28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013d2c:	b2da      	uxtb	r2, r3
 8013d2e:	68fb      	ldr	r3, [r7, #12]
 8013d30:	741a      	strb	r2, [r3, #16]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8013d32:	6a3b      	ldr	r3, [r7, #32]
 8013d34:	025b      	lsls	r3, r3, #9
 8013d36:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8013d38:	e03f      	b.n	8013dba <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013d3a:	68fb      	ldr	r3, [r7, #12]
 8013d3c:	69db      	ldr	r3, [r3, #28]
 8013d3e:	697a      	ldr	r2, [r7, #20]
 8013d40:	429a      	cmp	r2, r3
 8013d42:	d016      	beq.n	8013d72 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8013d44:	68fb      	ldr	r3, [r7, #12]
 8013d46:	695a      	ldr	r2, [r3, #20]
 8013d48:	68fb      	ldr	r3, [r7, #12]
 8013d4a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013d4c:	429a      	cmp	r2, r3
 8013d4e:	d210      	bcs.n	8013d72 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8013d50:	693b      	ldr	r3, [r7, #16]
 8013d52:	7858      	ldrb	r0, [r3, #1]
 8013d54:	68fb      	ldr	r3, [r7, #12]
 8013d56:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 8013d5a:	2301      	movs	r3, #1
 8013d5c:	697a      	ldr	r2, [r7, #20]
 8013d5e:	f7fe f98d 	bl	801207c <disk_read>
 8013d62:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8013d64:	2b00      	cmp	r3, #0
 8013d66:	d004      	beq.n	8013d72 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8013d68:	68fb      	ldr	r3, [r7, #12]
 8013d6a:	2201      	movs	r2, #1
 8013d6c:	745a      	strb	r2, [r3, #17]
 8013d6e:	2301      	movs	r3, #1
 8013d70:	e04e      	b.n	8013e10 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8013d72:	68fb      	ldr	r3, [r7, #12]
 8013d74:	697a      	ldr	r2, [r7, #20]
 8013d76:	61da      	str	r2, [r3, #28]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8013d78:	68fb      	ldr	r3, [r7, #12]
 8013d7a:	695b      	ldr	r3, [r3, #20]
 8013d7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013d80:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8013d84:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8013d86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	429a      	cmp	r2, r3
 8013d8c:	d901      	bls.n	8013d92 <f_write+0x264>
 8013d8e:	687b      	ldr	r3, [r7, #4]
 8013d90:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8013d92:	68fb      	ldr	r3, [r7, #12]
 8013d94:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 8013d98:	68fb      	ldr	r3, [r7, #12]
 8013d9a:	695b      	ldr	r3, [r3, #20]
 8013d9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013da0:	4413      	add	r3, r2
 8013da2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013da4:	69f9      	ldr	r1, [r7, #28]
 8013da6:	4618      	mov	r0, r3
 8013da8:	f7fe fa49 	bl	801223e <mem_cpy>
		fp->flag |= FA_DIRTY;
 8013dac:	68fb      	ldr	r3, [r7, #12]
 8013dae:	7c1b      	ldrb	r3, [r3, #16]
 8013db0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8013db4:	b2da      	uxtb	r2, r3
 8013db6:	68fb      	ldr	r3, [r7, #12]
 8013db8:	741a      	strb	r2, [r3, #16]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8013dba:	69fa      	ldr	r2, [r7, #28]
 8013dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013dbe:	4413      	add	r3, r2
 8013dc0:	61fb      	str	r3, [r7, #28]
 8013dc2:	68fb      	ldr	r3, [r7, #12]
 8013dc4:	695a      	ldr	r2, [r3, #20]
 8013dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013dc8:	441a      	add	r2, r3
 8013dca:	68fb      	ldr	r3, [r7, #12]
 8013dcc:	615a      	str	r2, [r3, #20]
 8013dce:	68fb      	ldr	r3, [r7, #12]
 8013dd0:	68da      	ldr	r2, [r3, #12]
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	695b      	ldr	r3, [r3, #20]
 8013dd6:	429a      	cmp	r2, r3
 8013dd8:	bf38      	it	cc
 8013dda:	461a      	movcc	r2, r3
 8013ddc:	68fb      	ldr	r3, [r7, #12]
 8013dde:	60da      	str	r2, [r3, #12]
 8013de0:	683b      	ldr	r3, [r7, #0]
 8013de2:	681a      	ldr	r2, [r3, #0]
 8013de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013de6:	441a      	add	r2, r3
 8013de8:	683b      	ldr	r3, [r7, #0]
 8013dea:	601a      	str	r2, [r3, #0]
 8013dec:	687a      	ldr	r2, [r7, #4]
 8013dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013df0:	1ad3      	subs	r3, r2, r3
 8013df2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	2b00      	cmp	r3, #0
 8013df8:	f47f aed4 	bne.w	8013ba4 <f_write+0x76>
 8013dfc:	e000      	b.n	8013e00 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013dfe:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013e00:	68fb      	ldr	r3, [r7, #12]
 8013e02:	7c1b      	ldrb	r3, [r3, #16]
 8013e04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013e08:	b2da      	uxtb	r2, r3
 8013e0a:	68fb      	ldr	r3, [r7, #12]
 8013e0c:	741a      	strb	r2, [r3, #16]

	LEAVE_FF(fs, FR_OK);
 8013e0e:	2300      	movs	r3, #0
}
 8013e10:	4618      	mov	r0, r3
 8013e12:	3730      	adds	r7, #48	@ 0x30
 8013e14:	46bd      	mov	sp, r7
 8013e16:	bd80      	pop	{r7, pc}

08013e18 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8013e18:	b580      	push	{r7, lr}
 8013e1a:	b086      	sub	sp, #24
 8013e1c:	af00      	add	r7, sp, #0
 8013e1e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	f107 0208 	add.w	r2, r7, #8
 8013e26:	4611      	mov	r1, r2
 8013e28:	4618      	mov	r0, r3
 8013e2a:	f7ff fc7b 	bl	8013724 <validate>
 8013e2e:	4603      	mov	r3, r0
 8013e30:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013e32:	7dfb      	ldrb	r3, [r7, #23]
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	d168      	bne.n	8013f0a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	7c1b      	ldrb	r3, [r3, #16]
 8013e3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	d062      	beq.n	8013f0a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8013e44:	687b      	ldr	r3, [r7, #4]
 8013e46:	7c1b      	ldrb	r3, [r3, #16]
 8013e48:	b25b      	sxtb	r3, r3
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	da15      	bge.n	8013e7a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8013e4e:	68bb      	ldr	r3, [r7, #8]
 8013e50:	7858      	ldrb	r0, [r3, #1]
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	69da      	ldr	r2, [r3, #28]
 8013e5c:	2301      	movs	r3, #1
 8013e5e:	f7fe f92d 	bl	80120bc <disk_write>
 8013e62:	4603      	mov	r3, r0
 8013e64:	2b00      	cmp	r3, #0
 8013e66:	d001      	beq.n	8013e6c <f_sync+0x54>
 8013e68:	2301      	movs	r3, #1
 8013e6a:	e04f      	b.n	8013f0c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	7c1b      	ldrb	r3, [r3, #16]
 8013e70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013e74:	b2da      	uxtb	r2, r3
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	741a      	strb	r2, [r3, #16]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8013e7a:	f7fd fcd9 	bl	8011830 <get_fattime>
 8013e7e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8013e80:	68ba      	ldr	r2, [r7, #8]
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	6a1b      	ldr	r3, [r3, #32]
 8013e86:	4619      	mov	r1, r3
 8013e88:	4610      	mov	r0, r2
 8013e8a:	f7fe fa9a 	bl	80123c2 <move_window>
 8013e8e:	4603      	mov	r3, r0
 8013e90:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8013e92:	7dfb      	ldrb	r3, [r7, #23]
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d138      	bne.n	8013f0a <f_sync+0xf2>
					dir = fp->dir_ptr;
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013e9c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8013e9e:	68fb      	ldr	r3, [r7, #12]
 8013ea0:	330b      	adds	r3, #11
 8013ea2:	781a      	ldrb	r2, [r3, #0]
 8013ea4:	68fb      	ldr	r3, [r7, #12]
 8013ea6:	330b      	adds	r3, #11
 8013ea8:	f042 0220 	orr.w	r2, r2, #32
 8013eac:	b2d2      	uxtb	r2, r2
 8013eae:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	6818      	ldr	r0, [r3, #0]
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	689b      	ldr	r3, [r3, #8]
 8013eb8:	461a      	mov	r2, r3
 8013eba:	68f9      	ldr	r1, [r7, #12]
 8013ebc:	f7fe ffa3 	bl	8012e06 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013ec0:	68fb      	ldr	r3, [r7, #12]
 8013ec2:	f103 021c 	add.w	r2, r3, #28
 8013ec6:	687b      	ldr	r3, [r7, #4]
 8013ec8:	68db      	ldr	r3, [r3, #12]
 8013eca:	4619      	mov	r1, r3
 8013ecc:	4610      	mov	r0, r2
 8013ece:	f7fe f98a 	bl	80121e6 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8013ed2:	68fb      	ldr	r3, [r7, #12]
 8013ed4:	3316      	adds	r3, #22
 8013ed6:	6939      	ldr	r1, [r7, #16]
 8013ed8:	4618      	mov	r0, r3
 8013eda:	f7fe f984 	bl	80121e6 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8013ede:	68fb      	ldr	r3, [r7, #12]
 8013ee0:	3312      	adds	r3, #18
 8013ee2:	2100      	movs	r1, #0
 8013ee4:	4618      	mov	r0, r3
 8013ee6:	f7fe f963 	bl	80121b0 <st_word>
					fs->wflag = 1;
 8013eea:	68bb      	ldr	r3, [r7, #8]
 8013eec:	2201      	movs	r2, #1
 8013eee:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8013ef0:	68bb      	ldr	r3, [r7, #8]
 8013ef2:	4618      	mov	r0, r3
 8013ef4:	f7fe fa92 	bl	801241c <sync_fs>
 8013ef8:	4603      	mov	r3, r0
 8013efa:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	7c1b      	ldrb	r3, [r3, #16]
 8013f00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013f04:	b2da      	uxtb	r2, r3
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	741a      	strb	r2, [r3, #16]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8013f0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f0c:	4618      	mov	r0, r3
 8013f0e:	3718      	adds	r7, #24
 8013f10:	46bd      	mov	sp, r7
 8013f12:	bd80      	pop	{r7, pc}

08013f14 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8013f14:	b580      	push	{r7, lr}
 8013f16:	b084      	sub	sp, #16
 8013f18:	af00      	add	r7, sp, #0
 8013f1a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8013f1c:	6878      	ldr	r0, [r7, #4]
 8013f1e:	f7ff ff7b 	bl	8013e18 <f_sync>
 8013f22:	4603      	mov	r3, r0
 8013f24:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8013f26:	7bfb      	ldrb	r3, [r7, #15]
 8013f28:	2b00      	cmp	r3, #0
 8013f2a:	d10e      	bne.n	8013f4a <f_close+0x36>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	f107 0208 	add.w	r2, r7, #8
 8013f32:	4611      	mov	r1, r2
 8013f34:	4618      	mov	r0, r3
 8013f36:	f7ff fbf5 	bl	8013724 <validate>
 8013f3a:	4603      	mov	r3, r0
 8013f3c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013f3e:	7bfb      	ldrb	r3, [r7, #15]
 8013f40:	2b00      	cmp	r3, #0
 8013f42:	d102      	bne.n	8013f4a <f_close+0x36>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
			if (res == FR_OK)
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	2200      	movs	r2, #0
 8013f48:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8013f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f4c:	4618      	mov	r0, r3
 8013f4e:	3710      	adds	r7, #16
 8013f50:	46bd      	mov	sp, r7
 8013f52:	bd80      	pop	{r7, pc}

08013f54 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8013f54:	b580      	push	{r7, lr}
 8013f56:	b096      	sub	sp, #88	@ 0x58
 8013f58:	af00      	add	r7, sp, #0
 8013f5a:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8013f5c:	f107 010c 	add.w	r1, r7, #12
 8013f60:	1d3b      	adds	r3, r7, #4
 8013f62:	2202      	movs	r2, #2
 8013f64:	4618      	mov	r0, r3
 8013f66:	f7ff f995 	bl	8013294 <find_volume>
 8013f6a:	4603      	mov	r3, r0
 8013f6c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	dj.obj.fs = fs;
 8013f70:	68fb      	ldr	r3, [r7, #12]
 8013f72:	613b      	str	r3, [r7, #16]
	if (res == FR_OK) {
 8013f74:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013f78:	2b00      	cmp	r3, #0
 8013f7a:	f040 80ec 	bne.w	8014156 <f_mkdir+0x202>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 8013f7e:	687a      	ldr	r2, [r7, #4]
 8013f80:	f107 0310 	add.w	r3, r7, #16
 8013f84:	4611      	mov	r1, r2
 8013f86:	4618      	mov	r0, r3
 8013f88:	f7ff f878 	bl	801307c <follow_path>
 8013f8c:	4603      	mov	r3, r0
 8013f8e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8013f92:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013f96:	2b00      	cmp	r3, #0
 8013f98:	d102      	bne.n	8013fa0 <f_mkdir+0x4c>
 8013f9a:	2308      	movs	r3, #8
 8013f9c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8013fa0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013fa4:	2b04      	cmp	r3, #4
 8013fa6:	f040 80d6 	bne.w	8014156 <f_mkdir+0x202>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8013faa:	f107 0310 	add.w	r3, r7, #16
 8013fae:	2100      	movs	r1, #0
 8013fb0:	4618      	mov	r0, r3
 8013fb2:	f7fe fcb6 	bl	8012922 <create_chain>
 8013fb6:	6478      	str	r0, [r7, #68]	@ 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8013fb8:	68fb      	ldr	r3, [r7, #12]
 8013fba:	895b      	ldrh	r3, [r3, #10]
 8013fbc:	025b      	lsls	r3, r3, #9
 8013fbe:	61fb      	str	r3, [r7, #28]
			res = FR_OK;
 8013fc0:	2300      	movs	r3, #0
 8013fc2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8013fc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013fc8:	2b00      	cmp	r3, #0
 8013fca:	d102      	bne.n	8013fd2 <f_mkdir+0x7e>
 8013fcc:	2307      	movs	r3, #7
 8013fce:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8013fd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013fd4:	2b01      	cmp	r3, #1
 8013fd6:	d102      	bne.n	8013fde <f_mkdir+0x8a>
 8013fd8:	2302      	movs	r3, #2
 8013fda:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8013fde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013fe4:	d102      	bne.n	8013fec <f_mkdir+0x98>
 8013fe6:	2301      	movs	r3, #1
 8013fe8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8013fec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013ff0:	2b00      	cmp	r3, #0
 8013ff2:	d106      	bne.n	8014002 <f_mkdir+0xae>
 8013ff4:	68fb      	ldr	r3, [r7, #12]
 8013ff6:	4618      	mov	r0, r3
 8013ff8:	f7fe f99f 	bl	801233a <sync_window>
 8013ffc:	4603      	mov	r3, r0
 8013ffe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			tm = GET_FATTIME();
 8014002:	f7fd fc15 	bl	8011830 <get_fattime>
 8014006:	6438      	str	r0, [r7, #64]	@ 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8014008:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801400c:	2b00      	cmp	r3, #0
 801400e:	d16a      	bne.n	80140e6 <f_mkdir+0x192>
				dsc = clust2sect(fs, dcl);
 8014010:	68fb      	ldr	r3, [r7, #12]
 8014012:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8014014:	4618      	mov	r0, r3
 8014016:	f7fe fa6f 	bl	80124f8 <clust2sect>
 801401a:	64f8      	str	r0, [r7, #76]	@ 0x4c
				dir = fs->win;
 801401c:	68fb      	ldr	r3, [r7, #12]
 801401e:	3330      	adds	r3, #48	@ 0x30
 8014020:	63fb      	str	r3, [r7, #60]	@ 0x3c
				mem_set(dir, 0, SS(fs));
 8014022:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014026:	2100      	movs	r1, #0
 8014028:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801402a:	f7fe f929 	bl	8012280 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 801402e:	220b      	movs	r2, #11
 8014030:	2120      	movs	r1, #32
 8014032:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8014034:	f7fe f924 	bl	8012280 <mem_set>
					dir[DIR_Name] = '.';
 8014038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801403a:	222e      	movs	r2, #46	@ 0x2e
 801403c:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 801403e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014040:	330b      	adds	r3, #11
 8014042:	2210      	movs	r2, #16
 8014044:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8014046:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014048:	3316      	adds	r3, #22
 801404a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801404c:	4618      	mov	r0, r3
 801404e:	f7fe f8ca 	bl	80121e6 <st_dword>
					st_clust(fs, dir, dcl);
 8014052:	68fb      	ldr	r3, [r7, #12]
 8014054:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014056:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014058:	4618      	mov	r0, r3
 801405a:	f7fe fed4 	bl	8012e06 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 801405e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014060:	3320      	adds	r3, #32
 8014062:	2220      	movs	r2, #32
 8014064:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014066:	4618      	mov	r0, r3
 8014068:	f7fe f8e9 	bl	801223e <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 801406c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801406e:	3321      	adds	r3, #33	@ 0x21
 8014070:	222e      	movs	r2, #46	@ 0x2e
 8014072:	701a      	strb	r2, [r3, #0]
 8014074:	69bb      	ldr	r3, [r7, #24]
 8014076:	64bb      	str	r3, [r7, #72]	@ 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8014078:	68fb      	ldr	r3, [r7, #12]
 801407a:	781b      	ldrb	r3, [r3, #0]
 801407c:	2b03      	cmp	r3, #3
 801407e:	d106      	bne.n	801408e <f_mkdir+0x13a>
 8014080:	68fb      	ldr	r3, [r7, #12]
 8014082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014084:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014086:	429a      	cmp	r2, r3
 8014088:	d101      	bne.n	801408e <f_mkdir+0x13a>
 801408a:	2300      	movs	r3, #0
 801408c:	64bb      	str	r3, [r7, #72]	@ 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 801408e:	68f8      	ldr	r0, [r7, #12]
 8014090:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014092:	3320      	adds	r3, #32
 8014094:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014096:	4619      	mov	r1, r3
 8014098:	f7fe feb5 	bl	8012e06 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801409c:	68fb      	ldr	r3, [r7, #12]
 801409e:	895b      	ldrh	r3, [r3, #10]
 80140a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80140a2:	e01b      	b.n	80140dc <f_mkdir+0x188>
					fs->winsect = dsc++;
 80140a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80140a6:	1c5a      	adds	r2, r3, #1
 80140a8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80140aa:	68fa      	ldr	r2, [r7, #12]
 80140ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
					fs->wflag = 1;
 80140ae:	68fb      	ldr	r3, [r7, #12]
 80140b0:	2201      	movs	r2, #1
 80140b2:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 80140b4:	68fb      	ldr	r3, [r7, #12]
 80140b6:	4618      	mov	r0, r3
 80140b8:	f7fe f93f 	bl	801233a <sync_window>
 80140bc:	4603      	mov	r3, r0
 80140be:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					if (res != FR_OK) break;
 80140c2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	d10c      	bne.n	80140e4 <f_mkdir+0x190>
					mem_set(dir, 0, SS(fs));
 80140ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80140ce:	2100      	movs	r1, #0
 80140d0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80140d2:	f7fe f8d5 	bl	8012280 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80140d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80140d8:	3b01      	subs	r3, #1
 80140da:	653b      	str	r3, [r7, #80]	@ 0x50
 80140dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80140de:	2b00      	cmp	r3, #0
 80140e0:	d1e0      	bne.n	80140a4 <f_mkdir+0x150>
 80140e2:	e000      	b.n	80140e6 <f_mkdir+0x192>
					if (res != FR_OK) break;
 80140e4:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 80140e6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80140ea:	2b00      	cmp	r3, #0
 80140ec:	d107      	bne.n	80140fe <f_mkdir+0x1aa>
				res = dir_register(&dj);	/* Register the object to the directoy */
 80140ee:	f107 0310 	add.w	r3, r7, #16
 80140f2:	4618      	mov	r0, r3
 80140f4:	f7fe fefc 	bl	8012ef0 <dir_register>
 80140f8:	4603      	mov	r3, r0
 80140fa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}
			if (res == FR_OK) {
 80140fe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014102:	2b00      	cmp	r3, #0
 8014104:	d120      	bne.n	8014148 <f_mkdir+0x1f4>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8014106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014108:	63fb      	str	r3, [r7, #60]	@ 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 801410a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801410c:	3316      	adds	r3, #22
 801410e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014110:	4618      	mov	r0, r3
 8014112:	f7fe f868 	bl	80121e6 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8014116:	68fb      	ldr	r3, [r7, #12]
 8014118:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801411a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801411c:	4618      	mov	r0, r3
 801411e:	f7fe fe72 	bl	8012e06 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8014122:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014124:	330b      	adds	r3, #11
 8014126:	2210      	movs	r2, #16
 8014128:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801412a:	68fb      	ldr	r3, [r7, #12]
 801412c:	2201      	movs	r2, #1
 801412e:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8014130:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8014134:	2b00      	cmp	r3, #0
 8014136:	d10e      	bne.n	8014156 <f_mkdir+0x202>
					res = sync_fs(fs);
 8014138:	68fb      	ldr	r3, [r7, #12]
 801413a:	4618      	mov	r0, r3
 801413c:	f7fe f96e 	bl	801241c <sync_fs>
 8014140:	4603      	mov	r3, r0
 8014142:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8014146:	e006      	b.n	8014156 <f_mkdir+0x202>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8014148:	f107 0310 	add.w	r3, r7, #16
 801414c:	2200      	movs	r2, #0
 801414e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8014150:	4618      	mov	r0, r3
 8014152:	f7fe fb81 	bl	8012858 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8014156:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 801415a:	4618      	mov	r0, r3
 801415c:	3758      	adds	r7, #88	@ 0x58
 801415e:	46bd      	mov	sp, r7
 8014160:	bd80      	pop	{r7, pc}
	...

08014164 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 8014164:	b590      	push	{r4, r7, lr}
 8014166:	b09d      	sub	sp, #116	@ 0x74
 8014168:	af00      	add	r7, sp, #0
 801416a:	60f8      	str	r0, [r7, #12]
 801416c:	607a      	str	r2, [r7, #4]
 801416e:	603b      	str	r3, [r7, #0]
 8014170:	460b      	mov	r3, r1
 8014172:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 8014174:	2301      	movs	r3, #1
 8014176:	647b      	str	r3, [r7, #68]	@ 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 8014178:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801417c:	643b      	str	r3, [r7, #64]	@ 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 801417e:	f107 030c 	add.w	r3, r7, #12
 8014182:	4618      	mov	r0, r3
 8014184:	f7fe ffeb 	bl	801315e <get_ldnumber>
 8014188:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 801418a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801418c:	2b00      	cmp	r3, #0
 801418e:	da02      	bge.n	8014196 <f_mkfs+0x32>
 8014190:	230b      	movs	r3, #11
 8014192:	f000 bc0d 	b.w	80149b0 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 8014196:	4a94      	ldr	r2, [pc, #592]	@ (80143e8 <f_mkfs+0x284>)
 8014198:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801419a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801419e:	2b00      	cmp	r3, #0
 80141a0:	d005      	beq.n	80141ae <f_mkfs+0x4a>
 80141a2:	4a91      	ldr	r2, [pc, #580]	@ (80143e8 <f_mkfs+0x284>)
 80141a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80141a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80141aa:	2200      	movs	r2, #0
 80141ac:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 80141ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80141b0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 80141b4:	2300      	movs	r3, #0
 80141b6:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 80141ba:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80141be:	4618      	mov	r0, r3
 80141c0:	f7fd ff36 	bl	8012030 <disk_initialize>
 80141c4:	4603      	mov	r3, r0
 80141c6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 80141ca:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80141ce:	f003 0301 	and.w	r3, r3, #1
 80141d2:	2b00      	cmp	r3, #0
 80141d4:	d001      	beq.n	80141da <f_mkfs+0x76>
 80141d6:	2303      	movs	r3, #3
 80141d8:	e3ea      	b.n	80149b0 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 80141da:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80141de:	f003 0304 	and.w	r3, r3, #4
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	d001      	beq.n	80141ea <f_mkfs+0x86>
 80141e6:	230a      	movs	r3, #10
 80141e8:	e3e2      	b.n	80149b0 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 80141ea:	f107 0214 	add.w	r2, r7, #20
 80141ee:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80141f2:	2103      	movs	r1, #3
 80141f4:	4618      	mov	r0, r3
 80141f6:	f7fd ff81 	bl	80120fc <disk_ioctl>
 80141fa:	4603      	mov	r3, r0
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d10c      	bne.n	801421a <f_mkfs+0xb6>
 8014200:	697b      	ldr	r3, [r7, #20]
 8014202:	2b00      	cmp	r3, #0
 8014204:	d009      	beq.n	801421a <f_mkfs+0xb6>
 8014206:	697b      	ldr	r3, [r7, #20]
 8014208:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801420c:	d805      	bhi.n	801421a <f_mkfs+0xb6>
 801420e:	697b      	ldr	r3, [r7, #20]
 8014210:	1e5a      	subs	r2, r3, #1
 8014212:	697b      	ldr	r3, [r7, #20]
 8014214:	4013      	ands	r3, r2
 8014216:	2b00      	cmp	r3, #0
 8014218:	d001      	beq.n	801421e <f_mkfs+0xba>
 801421a:	2301      	movs	r3, #1
 801421c:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 801421e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8014222:	86fb      	strh	r3, [r7, #54]	@ 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	2b00      	cmp	r3, #0
 8014228:	d003      	beq.n	8014232 <f_mkfs+0xce>
 801422a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801422c:	687a      	ldr	r2, [r7, #4]
 801422e:	429a      	cmp	r2, r3
 8014230:	d309      	bcc.n	8014246 <f_mkfs+0xe2>
 8014232:	687b      	ldr	r3, [r7, #4]
 8014234:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014238:	d805      	bhi.n	8014246 <f_mkfs+0xe2>
 801423a:	687b      	ldr	r3, [r7, #4]
 801423c:	1e5a      	subs	r2, r3, #1
 801423e:	687b      	ldr	r3, [r7, #4]
 8014240:	4013      	ands	r3, r2
 8014242:	2b00      	cmp	r3, #0
 8014244:	d001      	beq.n	801424a <f_mkfs+0xe6>
 8014246:	2313      	movs	r3, #19
 8014248:	e3b2      	b.n	80149b0 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 801424a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801424c:	687a      	ldr	r2, [r7, #4]
 801424e:	fbb2 f3f3 	udiv	r3, r2, r3
 8014252:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 8014254:	683b      	ldr	r3, [r7, #0]
 8014256:	633b      	str	r3, [r7, #48]	@ 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 8014258:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801425a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801425e:	fbb2 f3f3 	udiv	r3, r2, r3
 8014262:	62fb      	str	r3, [r7, #44]	@ 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 8014264:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8014266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014268:	fb02 f303 	mul.w	r3, r2, r3
 801426c:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 801426e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014270:	2b00      	cmp	r3, #0
 8014272:	d101      	bne.n	8014278 <f_mkfs+0x114>
 8014274:	230e      	movs	r3, #14
 8014276:	e39b      	b.n	80149b0 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 8014278:	f107 0210 	add.w	r2, r7, #16
 801427c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8014280:	2101      	movs	r1, #1
 8014282:	4618      	mov	r0, r3
 8014284:	f7fd ff3a 	bl	80120fc <disk_ioctl>
 8014288:	4603      	mov	r3, r0
 801428a:	2b00      	cmp	r3, #0
 801428c:	d001      	beq.n	8014292 <f_mkfs+0x12e>
 801428e:	2301      	movs	r3, #1
 8014290:	e38e      	b.n	80149b0 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 8014292:	7afb      	ldrb	r3, [r7, #11]
 8014294:	f003 0308 	and.w	r3, r3, #8
 8014298:	2b00      	cmp	r3, #0
 801429a:	d001      	beq.n	80142a0 <f_mkfs+0x13c>
 801429c:	2300      	movs	r3, #0
 801429e:	e000      	b.n	80142a2 <f_mkfs+0x13e>
 80142a0:	233f      	movs	r3, #63	@ 0x3f
 80142a2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 80142a4:	693b      	ldr	r3, [r7, #16]
 80142a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80142a8:	429a      	cmp	r2, r3
 80142aa:	d901      	bls.n	80142b0 <f_mkfs+0x14c>
 80142ac:	230e      	movs	r3, #14
 80142ae:	e37f      	b.n	80149b0 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 80142b0:	693a      	ldr	r2, [r7, #16]
 80142b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80142b4:	1ad3      	subs	r3, r2, r3
 80142b6:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 80142b8:	693b      	ldr	r3, [r7, #16]
 80142ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80142bc:	d801      	bhi.n	80142c2 <f_mkfs+0x15e>
 80142be:	230e      	movs	r3, #14
 80142c0:	e376      	b.n	80149b0 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	2b80      	cmp	r3, #128	@ 0x80
 80142c6:	d901      	bls.n	80142cc <f_mkfs+0x168>
 80142c8:	2313      	movs	r3, #19
 80142ca:	e371      	b.n	80149b0 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 80142cc:	7afb      	ldrb	r3, [r7, #11]
 80142ce:	f003 0302 	and.w	r3, r3, #2
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	d00d      	beq.n	80142f2 <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 80142d6:	7afb      	ldrb	r3, [r7, #11]
 80142d8:	f003 0307 	and.w	r3, r3, #7
 80142dc:	2b02      	cmp	r3, #2
 80142de:	d004      	beq.n	80142ea <f_mkfs+0x186>
 80142e0:	7afb      	ldrb	r3, [r7, #11]
 80142e2:	f003 0301 	and.w	r3, r3, #1
 80142e6:	2b00      	cmp	r3, #0
 80142e8:	d103      	bne.n	80142f2 <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 80142ea:	2303      	movs	r3, #3
 80142ec:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80142f0:	e009      	b.n	8014306 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 80142f2:	7afb      	ldrb	r3, [r7, #11]
 80142f4:	f003 0301 	and.w	r3, r3, #1
 80142f8:	2b00      	cmp	r3, #0
 80142fa:	d101      	bne.n	8014300 <f_mkfs+0x19c>
 80142fc:	2313      	movs	r3, #19
 80142fe:	e357      	b.n	80149b0 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 8014300:	2302      	movs	r3, #2
 8014302:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	653b      	str	r3, [r7, #80]	@ 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 801430a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801430e:	2b03      	cmp	r3, #3
 8014310:	d13c      	bne.n	801438c <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 8014312:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014314:	2b00      	cmp	r3, #0
 8014316:	d11b      	bne.n	8014350 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 8014318:	693b      	ldr	r3, [r7, #16]
 801431a:	0c5b      	lsrs	r3, r3, #17
 801431c:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 801431e:	2300      	movs	r3, #0
 8014320:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014322:	2301      	movs	r3, #1
 8014324:	653b      	str	r3, [r7, #80]	@ 0x50
 8014326:	e005      	b.n	8014334 <f_mkfs+0x1d0>
 8014328:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801432a:	3301      	adds	r3, #1
 801432c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801432e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014330:	005b      	lsls	r3, r3, #1
 8014332:	653b      	str	r3, [r7, #80]	@ 0x50
 8014334:	4a2d      	ldr	r2, [pc, #180]	@ (80143ec <f_mkfs+0x288>)
 8014336:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014338:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801433c:	2b00      	cmp	r3, #0
 801433e:	d007      	beq.n	8014350 <f_mkfs+0x1ec>
 8014340:	4a2a      	ldr	r2, [pc, #168]	@ (80143ec <f_mkfs+0x288>)
 8014342:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014344:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014348:	461a      	mov	r2, r3
 801434a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801434c:	4293      	cmp	r3, r2
 801434e:	d2eb      	bcs.n	8014328 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 8014350:	693a      	ldr	r2, [r7, #16]
 8014352:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014354:	fbb2 f3f3 	udiv	r3, r2, r3
 8014358:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 801435a:	6a3b      	ldr	r3, [r7, #32]
 801435c:	3302      	adds	r3, #2
 801435e:	009a      	lsls	r2, r3, #2
 8014360:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014362:	4413      	add	r3, r2
 8014364:	1e5a      	subs	r2, r3, #1
 8014366:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014368:	fbb2 f3f3 	udiv	r3, r2, r3
 801436c:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 801436e:	2320      	movs	r3, #32
 8014370:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = 0;		/* No static directory */
 8014372:	2300      	movs	r3, #0
 8014374:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 8014376:	6a3b      	ldr	r3, [r7, #32]
 8014378:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801437c:	4293      	cmp	r3, r2
 801437e:	d903      	bls.n	8014388 <f_mkfs+0x224>
 8014380:	6a3b      	ldr	r3, [r7, #32]
 8014382:	4a1b      	ldr	r2, [pc, #108]	@ (80143f0 <f_mkfs+0x28c>)
 8014384:	4293      	cmp	r3, r2
 8014386:	d952      	bls.n	801442e <f_mkfs+0x2ca>
 8014388:	230e      	movs	r3, #14
 801438a:	e311      	b.n	80149b0 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 801438c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801438e:	2b00      	cmp	r3, #0
 8014390:	d11b      	bne.n	80143ca <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 8014392:	693b      	ldr	r3, [r7, #16]
 8014394:	0b1b      	lsrs	r3, r3, #12
 8014396:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8014398:	2300      	movs	r3, #0
 801439a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801439c:	2301      	movs	r3, #1
 801439e:	653b      	str	r3, [r7, #80]	@ 0x50
 80143a0:	e005      	b.n	80143ae <f_mkfs+0x24a>
 80143a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80143a4:	3301      	adds	r3, #1
 80143a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80143a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80143aa:	005b      	lsls	r3, r3, #1
 80143ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80143ae:	4a11      	ldr	r2, [pc, #68]	@ (80143f4 <f_mkfs+0x290>)
 80143b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80143b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80143b6:	2b00      	cmp	r3, #0
 80143b8:	d007      	beq.n	80143ca <f_mkfs+0x266>
 80143ba:	4a0e      	ldr	r2, [pc, #56]	@ (80143f4 <f_mkfs+0x290>)
 80143bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80143be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80143c2:	461a      	mov	r2, r3
 80143c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80143c6:	4293      	cmp	r3, r2
 80143c8:	d2eb      	bcs.n	80143a2 <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 80143ca:	693a      	ldr	r2, [r7, #16]
 80143cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80143ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80143d2:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 80143d4:	6a3b      	ldr	r3, [r7, #32]
 80143d6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80143da:	4293      	cmp	r3, r2
 80143dc:	d90c      	bls.n	80143f8 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 80143de:	6a3b      	ldr	r3, [r7, #32]
 80143e0:	3302      	adds	r3, #2
 80143e2:	005b      	lsls	r3, r3, #1
 80143e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80143e6:	e012      	b.n	801440e <f_mkfs+0x2aa>
 80143e8:	20002ae4 	.word	0x20002ae4
 80143ec:	0801bbc0 	.word	0x0801bbc0
 80143f0:	0ffffff5 	.word	0x0ffffff5
 80143f4:	0801bbd0 	.word	0x0801bbd0
				} else {
					fmt = FS_FAT12;
 80143f8:	2301      	movs	r3, #1
 80143fa:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 80143fe:	6a3a      	ldr	r2, [r7, #32]
 8014400:	4613      	mov	r3, r2
 8014402:	005b      	lsls	r3, r3, #1
 8014404:	4413      	add	r3, r2
 8014406:	3301      	adds	r3, #1
 8014408:	085b      	lsrs	r3, r3, #1
 801440a:	3303      	adds	r3, #3
 801440c:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 801440e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8014410:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014412:	4413      	add	r3, r2
 8014414:	1e5a      	subs	r2, r3, #1
 8014416:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014418:	fbb2 f3f3 	udiv	r3, r2, r3
 801441c:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 801441e:	2301      	movs	r3, #1
 8014420:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 8014422:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014424:	015a      	lsls	r2, r3, #5
 8014426:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014428:	fbb2 f3f3 	udiv	r3, r2, r3
 801442c:	66fb      	str	r3, [r7, #108]	@ 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 801442e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014430:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014432:	4413      	add	r3, r2
 8014434:	65bb      	str	r3, [r7, #88]	@ 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 8014436:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014438:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801443a:	fb03 f202 	mul.w	r2, r3, r2
 801443e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014440:	4413      	add	r3, r2
 8014442:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8014444:	4413      	add	r3, r2
 8014446:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 8014448:	697a      	ldr	r2, [r7, #20]
 801444a:	69fb      	ldr	r3, [r7, #28]
 801444c:	4413      	add	r3, r2
 801444e:	1e5a      	subs	r2, r3, #1
 8014450:	697b      	ldr	r3, [r7, #20]
 8014452:	425b      	negs	r3, r3
 8014454:	401a      	ands	r2, r3
 8014456:	69fb      	ldr	r3, [r7, #28]
 8014458:	1ad3      	subs	r3, r2, r3
 801445a:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 801445c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014460:	2b03      	cmp	r3, #3
 8014462:	d108      	bne.n	8014476 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 8014464:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8014466:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014468:	4413      	add	r3, r2
 801446a:	657b      	str	r3, [r7, #84]	@ 0x54
 801446c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801446e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014470:	4413      	add	r3, r2
 8014472:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014474:	e006      	b.n	8014484 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 8014476:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014478:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801447a:	fbb2 f3f3 	udiv	r3, r2, r3
 801447e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8014480:	4413      	add	r3, r2
 8014482:	66bb      	str	r3, [r7, #104]	@ 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8014484:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014486:	011a      	lsls	r2, r3, #4
 8014488:	69fb      	ldr	r3, [r7, #28]
 801448a:	441a      	add	r2, r3
 801448c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801448e:	1ad2      	subs	r2, r2, r3
 8014490:	693b      	ldr	r3, [r7, #16]
 8014492:	429a      	cmp	r2, r3
 8014494:	d901      	bls.n	801449a <f_mkfs+0x336>
 8014496:	230e      	movs	r3, #14
 8014498:	e28a      	b.n	80149b0 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 801449a:	693a      	ldr	r2, [r7, #16]
 801449c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801449e:	1ad2      	subs	r2, r2, r3
 80144a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80144a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80144a4:	fb01 f303 	mul.w	r3, r1, r3
 80144a8:	1ad2      	subs	r2, r2, r3
 80144aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80144ac:	1ad2      	subs	r2, r2, r3
 80144ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80144b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80144b4:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 80144b6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80144ba:	2b03      	cmp	r3, #3
 80144bc:	d10f      	bne.n	80144de <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 80144be:	6a3b      	ldr	r3, [r7, #32]
 80144c0:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80144c4:	4293      	cmp	r3, r2
 80144c6:	d80a      	bhi.n	80144de <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 80144c8:	687b      	ldr	r3, [r7, #4]
 80144ca:	2b00      	cmp	r3, #0
 80144cc:	d105      	bne.n	80144da <f_mkfs+0x376>
 80144ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80144d0:	085b      	lsrs	r3, r3, #1
 80144d2:	607b      	str	r3, [r7, #4]
 80144d4:	687b      	ldr	r3, [r7, #4]
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d144      	bne.n	8014564 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 80144da:	230e      	movs	r3, #14
 80144dc:	e268      	b.n	80149b0 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 80144de:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80144e2:	2b02      	cmp	r3, #2
 80144e4:	d133      	bne.n	801454e <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 80144e6:	6a3b      	ldr	r3, [r7, #32]
 80144e8:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80144ec:	4293      	cmp	r3, r2
 80144ee:	d91e      	bls.n	801452e <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 80144f0:	687b      	ldr	r3, [r7, #4]
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	d107      	bne.n	8014506 <f_mkfs+0x3a2>
 80144f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80144f8:	005b      	lsls	r3, r3, #1
 80144fa:	2b40      	cmp	r3, #64	@ 0x40
 80144fc:	d803      	bhi.n	8014506 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 80144fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014500:	005b      	lsls	r3, r3, #1
 8014502:	607b      	str	r3, [r7, #4]
 8014504:	e033      	b.n	801456e <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 8014506:	7afb      	ldrb	r3, [r7, #11]
 8014508:	f003 0302 	and.w	r3, r3, #2
 801450c:	2b00      	cmp	r3, #0
 801450e:	d003      	beq.n	8014518 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 8014510:	2303      	movs	r3, #3
 8014512:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8014516:	e02a      	b.n	801456e <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	2b00      	cmp	r3, #0
 801451c:	d105      	bne.n	801452a <f_mkfs+0x3c6>
 801451e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014520:	005b      	lsls	r3, r3, #1
 8014522:	607b      	str	r3, [r7, #4]
 8014524:	687b      	ldr	r3, [r7, #4]
 8014526:	2b80      	cmp	r3, #128	@ 0x80
 8014528:	d91e      	bls.n	8014568 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 801452a:	230e      	movs	r3, #14
 801452c:	e240      	b.n	80149b0 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 801452e:	6a3b      	ldr	r3, [r7, #32]
 8014530:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8014534:	4293      	cmp	r3, r2
 8014536:	d80a      	bhi.n	801454e <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8014538:	687b      	ldr	r3, [r7, #4]
 801453a:	2b00      	cmp	r3, #0
 801453c:	d105      	bne.n	801454a <f_mkfs+0x3e6>
 801453e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014540:	005b      	lsls	r3, r3, #1
 8014542:	607b      	str	r3, [r7, #4]
 8014544:	687b      	ldr	r3, [r7, #4]
 8014546:	2b80      	cmp	r3, #128	@ 0x80
 8014548:	d910      	bls.n	801456c <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 801454a:	230e      	movs	r3, #14
 801454c:	e230      	b.n	80149b0 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 801454e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014552:	2b01      	cmp	r3, #1
 8014554:	d10c      	bne.n	8014570 <f_mkfs+0x40c>
 8014556:	6a3b      	ldr	r3, [r7, #32]
 8014558:	f640 72f5 	movw	r2, #4085	@ 0xff5
 801455c:	4293      	cmp	r3, r2
 801455e:	d907      	bls.n	8014570 <f_mkfs+0x40c>
 8014560:	230e      	movs	r3, #14
 8014562:	e225      	b.n	80149b0 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8014564:	bf00      	nop
 8014566:	e6ce      	b.n	8014306 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8014568:	bf00      	nop
 801456a:	e6cc      	b.n	8014306 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 801456c:	bf00      	nop
			pau = au;
 801456e:	e6ca      	b.n	8014306 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 8014570:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 8014572:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014574:	461a      	mov	r2, r3
 8014576:	2100      	movs	r1, #0
 8014578:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801457a:	f7fd fe81 	bl	8012280 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 801457e:	220b      	movs	r2, #11
 8014580:	49b2      	ldr	r1, [pc, #712]	@ (801484c <f_mkfs+0x6e8>)
 8014582:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014584:	f7fd fe5b 	bl	801223e <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 8014588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801458a:	330b      	adds	r3, #11
 801458c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 801458e:	4611      	mov	r1, r2
 8014590:	4618      	mov	r0, r3
 8014592:	f7fd fe0d 	bl	80121b0 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 8014596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014598:	330d      	adds	r3, #13
 801459a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801459c:	b2d2      	uxtb	r2, r2
 801459e:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 80145a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145a2:	330e      	adds	r3, #14
 80145a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80145a6:	b292      	uxth	r2, r2
 80145a8:	4611      	mov	r1, r2
 80145aa:	4618      	mov	r0, r3
 80145ac:	f7fd fe00 	bl	80121b0 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 80145b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145b2:	3310      	adds	r3, #16
 80145b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80145b6:	b2d2      	uxtb	r2, r2
 80145b8:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 80145ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145bc:	f103 0211 	add.w	r2, r3, #17
 80145c0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80145c4:	2b03      	cmp	r3, #3
 80145c6:	d002      	beq.n	80145ce <f_mkfs+0x46a>
 80145c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80145ca:	b29b      	uxth	r3, r3
 80145cc:	e000      	b.n	80145d0 <f_mkfs+0x46c>
 80145ce:	2300      	movs	r3, #0
 80145d0:	4619      	mov	r1, r3
 80145d2:	4610      	mov	r0, r2
 80145d4:	f7fd fdec 	bl	80121b0 <st_word>
		if (sz_vol < 0x10000) {
 80145d8:	693b      	ldr	r3, [r7, #16]
 80145da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80145de:	d208      	bcs.n	80145f2 <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 80145e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145e2:	3313      	adds	r3, #19
 80145e4:	693a      	ldr	r2, [r7, #16]
 80145e6:	b292      	uxth	r2, r2
 80145e8:	4611      	mov	r1, r2
 80145ea:	4618      	mov	r0, r3
 80145ec:	f7fd fde0 	bl	80121b0 <st_word>
 80145f0:	e006      	b.n	8014600 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 80145f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145f4:	3320      	adds	r3, #32
 80145f6:	693a      	ldr	r2, [r7, #16]
 80145f8:	4611      	mov	r1, r2
 80145fa:	4618      	mov	r0, r3
 80145fc:	f7fd fdf3 	bl	80121e6 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 8014600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014602:	3315      	adds	r3, #21
 8014604:	22f8      	movs	r2, #248	@ 0xf8
 8014606:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 8014608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801460a:	3318      	adds	r3, #24
 801460c:	213f      	movs	r1, #63	@ 0x3f
 801460e:	4618      	mov	r0, r3
 8014610:	f7fd fdce 	bl	80121b0 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 8014614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014616:	331a      	adds	r3, #26
 8014618:	21ff      	movs	r1, #255	@ 0xff
 801461a:	4618      	mov	r0, r3
 801461c:	f7fd fdc8 	bl	80121b0 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 8014620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014622:	331c      	adds	r3, #28
 8014624:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014626:	4618      	mov	r0, r3
 8014628:	f7fd fddd 	bl	80121e6 <st_dword>
		if (fmt == FS_FAT32) {
 801462c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014630:	2b03      	cmp	r3, #3
 8014632:	d131      	bne.n	8014698 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 8014634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014636:	f103 0443 	add.w	r4, r3, #67	@ 0x43
 801463a:	f7fd f8f9 	bl	8011830 <get_fattime>
 801463e:	4603      	mov	r3, r0
 8014640:	4619      	mov	r1, r3
 8014642:	4620      	mov	r0, r4
 8014644:	f7fd fdcf 	bl	80121e6 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 8014648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801464a:	3324      	adds	r3, #36	@ 0x24
 801464c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801464e:	4618      	mov	r0, r3
 8014650:	f7fd fdc9 	bl	80121e6 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 8014654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014656:	332c      	adds	r3, #44	@ 0x2c
 8014658:	2102      	movs	r1, #2
 801465a:	4618      	mov	r0, r3
 801465c:	f7fd fdc3 	bl	80121e6 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 8014660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014662:	3330      	adds	r3, #48	@ 0x30
 8014664:	2101      	movs	r1, #1
 8014666:	4618      	mov	r0, r3
 8014668:	f7fd fda2 	bl	80121b0 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 801466c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801466e:	3332      	adds	r3, #50	@ 0x32
 8014670:	2106      	movs	r1, #6
 8014672:	4618      	mov	r0, r3
 8014674:	f7fd fd9c 	bl	80121b0 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 8014678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801467a:	3340      	adds	r3, #64	@ 0x40
 801467c:	2280      	movs	r2, #128	@ 0x80
 801467e:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 8014680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014682:	3342      	adds	r3, #66	@ 0x42
 8014684:	2229      	movs	r2, #41	@ 0x29
 8014686:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8014688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801468a:	3347      	adds	r3, #71	@ 0x47
 801468c:	2213      	movs	r2, #19
 801468e:	4970      	ldr	r1, [pc, #448]	@ (8014850 <f_mkfs+0x6ec>)
 8014690:	4618      	mov	r0, r3
 8014692:	f7fd fdd4 	bl	801223e <mem_cpy>
 8014696:	e020      	b.n	80146da <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 8014698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801469a:	f103 0427 	add.w	r4, r3, #39	@ 0x27
 801469e:	f7fd f8c7 	bl	8011830 <get_fattime>
 80146a2:	4603      	mov	r3, r0
 80146a4:	4619      	mov	r1, r3
 80146a6:	4620      	mov	r0, r4
 80146a8:	f7fd fd9d 	bl	80121e6 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 80146ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146ae:	3316      	adds	r3, #22
 80146b0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80146b2:	b292      	uxth	r2, r2
 80146b4:	4611      	mov	r1, r2
 80146b6:	4618      	mov	r0, r3
 80146b8:	f7fd fd7a 	bl	80121b0 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 80146bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146be:	3324      	adds	r3, #36	@ 0x24
 80146c0:	2280      	movs	r2, #128	@ 0x80
 80146c2:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 80146c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146c6:	3326      	adds	r3, #38	@ 0x26
 80146c8:	2229      	movs	r2, #41	@ 0x29
 80146ca:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 80146cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146ce:	332b      	adds	r3, #43	@ 0x2b
 80146d0:	2213      	movs	r2, #19
 80146d2:	4960      	ldr	r1, [pc, #384]	@ (8014854 <f_mkfs+0x6f0>)
 80146d4:	4618      	mov	r0, r3
 80146d6:	f7fd fdb2 	bl	801223e <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 80146da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146dc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80146e0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80146e4:	4618      	mov	r0, r3
 80146e6:	f7fd fd63 	bl	80121b0 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 80146ea:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 80146ee:	2301      	movs	r3, #1
 80146f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80146f2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80146f4:	f7fd fce2 	bl	80120bc <disk_write>
 80146f8:	4603      	mov	r3, r0
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d001      	beq.n	8014702 <f_mkfs+0x59e>
 80146fe:	2301      	movs	r3, #1
 8014700:	e156      	b.n	80149b0 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 8014702:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014706:	2b03      	cmp	r3, #3
 8014708:	d140      	bne.n	801478c <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 801470a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801470c:	1d9a      	adds	r2, r3, #6
 801470e:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014712:	2301      	movs	r3, #1
 8014714:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014716:	f7fd fcd1 	bl	80120bc <disk_write>
			mem_set(buf, 0, ss);
 801471a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801471c:	461a      	mov	r2, r3
 801471e:	2100      	movs	r1, #0
 8014720:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014722:	f7fd fdad 	bl	8012280 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 8014726:	494c      	ldr	r1, [pc, #304]	@ (8014858 <f_mkfs+0x6f4>)
 8014728:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801472a:	f7fd fd5c 	bl	80121e6 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 801472e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014730:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8014734:	4949      	ldr	r1, [pc, #292]	@ (801485c <f_mkfs+0x6f8>)
 8014736:	4618      	mov	r0, r3
 8014738:	f7fd fd55 	bl	80121e6 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 801473c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801473e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8014742:	6a3b      	ldr	r3, [r7, #32]
 8014744:	3b01      	subs	r3, #1
 8014746:	4619      	mov	r1, r3
 8014748:	4610      	mov	r0, r2
 801474a:	f7fd fd4c 	bl	80121e6 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 801474e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014750:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8014754:	2102      	movs	r1, #2
 8014756:	4618      	mov	r0, r3
 8014758:	f7fd fd45 	bl	80121e6 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 801475c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801475e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8014762:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8014766:	4618      	mov	r0, r3
 8014768:	f7fd fd22 	bl	80121b0 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 801476c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801476e:	1dda      	adds	r2, r3, #7
 8014770:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014774:	2301      	movs	r3, #1
 8014776:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014778:	f7fd fca0 	bl	80120bc <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 801477c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801477e:	1c5a      	adds	r2, r3, #1
 8014780:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014784:	2301      	movs	r3, #1
 8014786:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014788:	f7fd fc98 	bl	80120bc <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 801478c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801478e:	2100      	movs	r1, #0
 8014790:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014792:	f7fd fd75 	bl	8012280 <mem_set>
		sect = b_fat;		/* FAT start sector */
 8014796:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014798:	667b      	str	r3, [r7, #100]	@ 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 801479a:	2300      	movs	r3, #0
 801479c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801479e:	e04b      	b.n	8014838 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 80147a0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80147a4:	2b03      	cmp	r3, #3
 80147a6:	d113      	bne.n	80147d0 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 80147a8:	f06f 0107 	mvn.w	r1, #7
 80147ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80147ae:	f7fd fd1a 	bl	80121e6 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 80147b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80147b4:	3304      	adds	r3, #4
 80147b6:	f04f 31ff 	mov.w	r1, #4294967295
 80147ba:	4618      	mov	r0, r3
 80147bc:	f7fd fd13 	bl	80121e6 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 80147c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80147c2:	3308      	adds	r3, #8
 80147c4:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80147c8:	4618      	mov	r0, r3
 80147ca:	f7fd fd0c 	bl	80121e6 <st_dword>
 80147ce:	e00b      	b.n	80147e8 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 80147d0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80147d4:	2b01      	cmp	r3, #1
 80147d6:	d101      	bne.n	80147dc <f_mkfs+0x678>
 80147d8:	4b21      	ldr	r3, [pc, #132]	@ (8014860 <f_mkfs+0x6fc>)
 80147da:	e001      	b.n	80147e0 <f_mkfs+0x67c>
 80147dc:	f06f 0307 	mvn.w	r3, #7
 80147e0:	4619      	mov	r1, r3
 80147e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80147e4:	f7fd fcff 	bl	80121e6 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 80147e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80147ea:	663b      	str	r3, [r7, #96]	@ 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 80147ec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80147ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147f0:	4293      	cmp	r3, r2
 80147f2:	bf28      	it	cs
 80147f4:	4613      	movcs	r3, r2
 80147f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 80147f8:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 80147fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80147fe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014800:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014802:	f7fd fc5b 	bl	80120bc <disk_write>
 8014806:	4603      	mov	r3, r0
 8014808:	2b00      	cmp	r3, #0
 801480a:	d001      	beq.n	8014810 <f_mkfs+0x6ac>
 801480c:	2301      	movs	r3, #1
 801480e:	e0cf      	b.n	80149b0 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 8014810:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014812:	461a      	mov	r2, r3
 8014814:	2100      	movs	r1, #0
 8014816:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014818:	f7fd fd32 	bl	8012280 <mem_set>
				sect += n; nsect -= n;
 801481c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801481e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014820:	4413      	add	r3, r2
 8014822:	667b      	str	r3, [r7, #100]	@ 0x64
 8014824:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014826:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014828:	1ad3      	subs	r3, r2, r3
 801482a:	663b      	str	r3, [r7, #96]	@ 0x60
			} while (nsect);
 801482c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801482e:	2b00      	cmp	r3, #0
 8014830:	d1dc      	bne.n	80147ec <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8014832:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014834:	3301      	adds	r3, #1
 8014836:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014838:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801483a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801483c:	429a      	cmp	r2, r3
 801483e:	d3af      	bcc.n	80147a0 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 8014840:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014844:	2b03      	cmp	r3, #3
 8014846:	d10d      	bne.n	8014864 <f_mkfs+0x700>
 8014848:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801484a:	e00c      	b.n	8014866 <f_mkfs+0x702>
 801484c:	0801bad0 	.word	0x0801bad0
 8014850:	0801badc 	.word	0x0801badc
 8014854:	0801baf0 	.word	0x0801baf0
 8014858:	41615252 	.word	0x41615252
 801485c:	61417272 	.word	0x61417272
 8014860:	00fffff8 	.word	0x00fffff8
 8014864:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014866:	663b      	str	r3, [r7, #96]	@ 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 8014868:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801486a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801486c:	4293      	cmp	r3, r2
 801486e:	bf28      	it	cs
 8014870:	4613      	movcs	r3, r2
 8014872:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8014874:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014878:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801487a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801487c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801487e:	f7fd fc1d 	bl	80120bc <disk_write>
 8014882:	4603      	mov	r3, r0
 8014884:	2b00      	cmp	r3, #0
 8014886:	d001      	beq.n	801488c <f_mkfs+0x728>
 8014888:	2301      	movs	r3, #1
 801488a:	e091      	b.n	80149b0 <f_mkfs+0x84c>
			sect += n; nsect -= n;
 801488c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801488e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014890:	4413      	add	r3, r2
 8014892:	667b      	str	r3, [r7, #100]	@ 0x64
 8014894:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014896:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014898:	1ad3      	subs	r3, r2, r3
 801489a:	663b      	str	r3, [r7, #96]	@ 0x60
		} while (nsect);
 801489c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801489e:	2b00      	cmp	r3, #0
 80148a0:	d1e2      	bne.n	8014868 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 80148a2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80148a6:	2b03      	cmp	r3, #3
 80148a8:	d103      	bne.n	80148b2 <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 80148aa:	230c      	movs	r3, #12
 80148ac:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80148b0:	e010      	b.n	80148d4 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 80148b2:	693b      	ldr	r3, [r7, #16]
 80148b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80148b8:	d303      	bcc.n	80148c2 <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 80148ba:	2306      	movs	r3, #6
 80148bc:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80148c0:	e008      	b.n	80148d4 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 80148c2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80148c6:	2b02      	cmp	r3, #2
 80148c8:	d101      	bne.n	80148ce <f_mkfs+0x76a>
 80148ca:	2304      	movs	r3, #4
 80148cc:	e000      	b.n	80148d0 <f_mkfs+0x76c>
 80148ce:	2301      	movs	r3, #1
 80148d0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 80148d4:	7afb      	ldrb	r3, [r7, #11]
 80148d6:	f003 0308 	and.w	r3, r3, #8
 80148da:	2b00      	cmp	r3, #0
 80148dc:	d15b      	bne.n	8014996 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 80148de:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80148e0:	461a      	mov	r2, r3
 80148e2:	2100      	movs	r1, #0
 80148e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80148e6:	f7fd fccb 	bl	8012280 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 80148ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80148ec:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80148f0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80148f4:	4618      	mov	r0, r3
 80148f6:	f7fd fc5b 	bl	80121b0 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 80148fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80148fc:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8014900:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 8014902:	69bb      	ldr	r3, [r7, #24]
 8014904:	2200      	movs	r2, #0
 8014906:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 8014908:	69bb      	ldr	r3, [r7, #24]
 801490a:	3301      	adds	r3, #1
 801490c:	2201      	movs	r2, #1
 801490e:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 8014910:	69bb      	ldr	r3, [r7, #24]
 8014912:	3302      	adds	r3, #2
 8014914:	2201      	movs	r2, #1
 8014916:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 8014918:	69bb      	ldr	r3, [r7, #24]
 801491a:	3303      	adds	r3, #3
 801491c:	2200      	movs	r2, #0
 801491e:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 8014920:	69bb      	ldr	r3, [r7, #24]
 8014922:	3304      	adds	r3, #4
 8014924:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8014928:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 801492a:	693a      	ldr	r2, [r7, #16]
 801492c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801492e:	441a      	add	r2, r3
 8014930:	4b21      	ldr	r3, [pc, #132]	@ (80149b8 <f_mkfs+0x854>)
 8014932:	fba3 1302 	umull	r1, r3, r3, r2
 8014936:	1ad2      	subs	r2, r2, r3
 8014938:	0852      	lsrs	r2, r2, #1
 801493a:	4413      	add	r3, r2
 801493c:	0b5b      	lsrs	r3, r3, #13
 801493e:	65fb      	str	r3, [r7, #92]	@ 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 8014940:	69bb      	ldr	r3, [r7, #24]
 8014942:	3305      	adds	r3, #5
 8014944:	22fe      	movs	r2, #254	@ 0xfe
 8014946:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 8014948:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801494a:	089b      	lsrs	r3, r3, #2
 801494c:	b2da      	uxtb	r2, r3
 801494e:	69bb      	ldr	r3, [r7, #24]
 8014950:	3306      	adds	r3, #6
 8014952:	f042 023f 	orr.w	r2, r2, #63	@ 0x3f
 8014956:	b2d2      	uxtb	r2, r2
 8014958:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 801495a:	69bb      	ldr	r3, [r7, #24]
 801495c:	3307      	adds	r3, #7
 801495e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014960:	b2d2      	uxtb	r2, r2
 8014962:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 8014964:	69bb      	ldr	r3, [r7, #24]
 8014966:	3308      	adds	r3, #8
 8014968:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801496a:	4618      	mov	r0, r3
 801496c:	f7fd fc3b 	bl	80121e6 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 8014970:	69bb      	ldr	r3, [r7, #24]
 8014972:	330c      	adds	r3, #12
 8014974:	693a      	ldr	r2, [r7, #16]
 8014976:	4611      	mov	r1, r2
 8014978:	4618      	mov	r0, r3
 801497a:	f7fd fc34 	bl	80121e6 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 801497e:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8014982:	2301      	movs	r3, #1
 8014984:	2200      	movs	r2, #0
 8014986:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014988:	f7fd fb98 	bl	80120bc <disk_write>
 801498c:	4603      	mov	r3, r0
 801498e:	2b00      	cmp	r3, #0
 8014990:	d001      	beq.n	8014996 <f_mkfs+0x832>
 8014992:	2301      	movs	r3, #1
 8014994:	e00c      	b.n	80149b0 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 8014996:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801499a:	2200      	movs	r2, #0
 801499c:	2100      	movs	r1, #0
 801499e:	4618      	mov	r0, r3
 80149a0:	f7fd fbac 	bl	80120fc <disk_ioctl>
 80149a4:	4603      	mov	r3, r0
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	d001      	beq.n	80149ae <f_mkfs+0x84a>
 80149aa:	2301      	movs	r3, #1
 80149ac:	e000      	b.n	80149b0 <f_mkfs+0x84c>

	return FR_OK;
 80149ae:	2300      	movs	r3, #0
}
 80149b0:	4618      	mov	r0, r3
 80149b2:	3774      	adds	r7, #116	@ 0x74
 80149b4:	46bd      	mov	sp, r7
 80149b6:	bd90      	pop	{r4, r7, pc}
 80149b8:	0515565b 	.word	0x0515565b

080149bc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80149bc:	b480      	push	{r7}
 80149be:	b087      	sub	sp, #28
 80149c0:	af00      	add	r7, sp, #0
 80149c2:	60f8      	str	r0, [r7, #12]
 80149c4:	60b9      	str	r1, [r7, #8]
 80149c6:	4613      	mov	r3, r2
 80149c8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80149ca:	2301      	movs	r3, #1
 80149cc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80149ce:	2300      	movs	r3, #0
 80149d0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80149d2:	4b1f      	ldr	r3, [pc, #124]	@ (8014a50 <FATFS_LinkDriverEx+0x94>)
 80149d4:	7a5b      	ldrb	r3, [r3, #9]
 80149d6:	b2db      	uxtb	r3, r3
 80149d8:	2b00      	cmp	r3, #0
 80149da:	d131      	bne.n	8014a40 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80149dc:	4b1c      	ldr	r3, [pc, #112]	@ (8014a50 <FATFS_LinkDriverEx+0x94>)
 80149de:	7a5b      	ldrb	r3, [r3, #9]
 80149e0:	b2db      	uxtb	r3, r3
 80149e2:	461a      	mov	r2, r3
 80149e4:	4b1a      	ldr	r3, [pc, #104]	@ (8014a50 <FATFS_LinkDriverEx+0x94>)
 80149e6:	2100      	movs	r1, #0
 80149e8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80149ea:	4b19      	ldr	r3, [pc, #100]	@ (8014a50 <FATFS_LinkDriverEx+0x94>)
 80149ec:	7a5b      	ldrb	r3, [r3, #9]
 80149ee:	b2db      	uxtb	r3, r3
 80149f0:	4a17      	ldr	r2, [pc, #92]	@ (8014a50 <FATFS_LinkDriverEx+0x94>)
 80149f2:	009b      	lsls	r3, r3, #2
 80149f4:	4413      	add	r3, r2
 80149f6:	68fa      	ldr	r2, [r7, #12]
 80149f8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80149fa:	4b15      	ldr	r3, [pc, #84]	@ (8014a50 <FATFS_LinkDriverEx+0x94>)
 80149fc:	7a5b      	ldrb	r3, [r3, #9]
 80149fe:	b2db      	uxtb	r3, r3
 8014a00:	461a      	mov	r2, r3
 8014a02:	4b13      	ldr	r3, [pc, #76]	@ (8014a50 <FATFS_LinkDriverEx+0x94>)
 8014a04:	4413      	add	r3, r2
 8014a06:	79fa      	ldrb	r2, [r7, #7]
 8014a08:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8014a0a:	4b11      	ldr	r3, [pc, #68]	@ (8014a50 <FATFS_LinkDriverEx+0x94>)
 8014a0c:	7a5b      	ldrb	r3, [r3, #9]
 8014a0e:	b2db      	uxtb	r3, r3
 8014a10:	1c5a      	adds	r2, r3, #1
 8014a12:	b2d1      	uxtb	r1, r2
 8014a14:	4a0e      	ldr	r2, [pc, #56]	@ (8014a50 <FATFS_LinkDriverEx+0x94>)
 8014a16:	7251      	strb	r1, [r2, #9]
 8014a18:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8014a1a:	7dbb      	ldrb	r3, [r7, #22]
 8014a1c:	3330      	adds	r3, #48	@ 0x30
 8014a1e:	b2da      	uxtb	r2, r3
 8014a20:	68bb      	ldr	r3, [r7, #8]
 8014a22:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014a24:	68bb      	ldr	r3, [r7, #8]
 8014a26:	3301      	adds	r3, #1
 8014a28:	223a      	movs	r2, #58	@ 0x3a
 8014a2a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8014a2c:	68bb      	ldr	r3, [r7, #8]
 8014a2e:	3302      	adds	r3, #2
 8014a30:	222f      	movs	r2, #47	@ 0x2f
 8014a32:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014a34:	68bb      	ldr	r3, [r7, #8]
 8014a36:	3303      	adds	r3, #3
 8014a38:	2200      	movs	r2, #0
 8014a3a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8014a3c:	2300      	movs	r3, #0
 8014a3e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8014a42:	4618      	mov	r0, r3
 8014a44:	371c      	adds	r7, #28
 8014a46:	46bd      	mov	sp, r7
 8014a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a4c:	4770      	bx	lr
 8014a4e:	bf00      	nop
 8014a50:	20002aec 	.word	0x20002aec

08014a54 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014a54:	b580      	push	{r7, lr}
 8014a56:	b082      	sub	sp, #8
 8014a58:	af00      	add	r7, sp, #0
 8014a5a:	6078      	str	r0, [r7, #4]
 8014a5c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8014a5e:	2200      	movs	r2, #0
 8014a60:	6839      	ldr	r1, [r7, #0]
 8014a62:	6878      	ldr	r0, [r7, #4]
 8014a64:	f7ff ffaa 	bl	80149bc <FATFS_LinkDriverEx>
 8014a68:	4603      	mov	r3, r0
}
 8014a6a:	4618      	mov	r0, r3
 8014a6c:	3708      	adds	r7, #8
 8014a6e:	46bd      	mov	sp, r7
 8014a70:	bd80      	pop	{r7, pc}

08014a72 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8014a72:	b480      	push	{r7}
 8014a74:	b085      	sub	sp, #20
 8014a76:	af00      	add	r7, sp, #0
 8014a78:	4603      	mov	r3, r0
 8014a7a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8014a7c:	2300      	movs	r3, #0
 8014a7e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8014a80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014a84:	2b84      	cmp	r3, #132	@ 0x84
 8014a86:	d005      	beq.n	8014a94 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8014a88:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014a8c:	68fb      	ldr	r3, [r7, #12]
 8014a8e:	4413      	add	r3, r2
 8014a90:	3303      	adds	r3, #3
 8014a92:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8014a94:	68fb      	ldr	r3, [r7, #12]
}
 8014a96:	4618      	mov	r0, r3
 8014a98:	3714      	adds	r7, #20
 8014a9a:	46bd      	mov	sp, r7
 8014a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014aa0:	4770      	bx	lr

08014aa2 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8014aa2:	b480      	push	{r7}
 8014aa4:	b083      	sub	sp, #12
 8014aa6:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014aa8:	f3ef 8305 	mrs	r3, IPSR
 8014aac:	607b      	str	r3, [r7, #4]
  return(result);
 8014aae:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8014ab0:	2b00      	cmp	r3, #0
 8014ab2:	bf14      	ite	ne
 8014ab4:	2301      	movne	r3, #1
 8014ab6:	2300      	moveq	r3, #0
 8014ab8:	b2db      	uxtb	r3, r3
}
 8014aba:	4618      	mov	r0, r3
 8014abc:	370c      	adds	r7, #12
 8014abe:	46bd      	mov	sp, r7
 8014ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ac4:	4770      	bx	lr

08014ac6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8014ac6:	b580      	push	{r7, lr}
 8014ac8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8014aca:	f001 f9cd 	bl	8015e68 <vTaskStartScheduler>
  
  return osOK;
 8014ace:	2300      	movs	r3, #0
}
 8014ad0:	4618      	mov	r0, r3
 8014ad2:	bd80      	pop	{r7, pc}

08014ad4 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8014ad4:	b580      	push	{r7, lr}
 8014ad6:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8014ad8:	f001 fe2e 	bl	8016738 <xTaskGetSchedulerState>
 8014adc:	4603      	mov	r3, r0
 8014ade:	2b01      	cmp	r3, #1
 8014ae0:	d101      	bne.n	8014ae6 <osKernelRunning+0x12>
    return 0;
 8014ae2:	2300      	movs	r3, #0
 8014ae4:	e000      	b.n	8014ae8 <osKernelRunning+0x14>
  else
    return 1;
 8014ae6:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8014ae8:	4618      	mov	r0, r3
 8014aea:	bd80      	pop	{r7, pc}

08014aec <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8014aec:	b580      	push	{r7, lr}
 8014aee:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8014af0:	f7ff ffd7 	bl	8014aa2 <inHandlerMode>
 8014af4:	4603      	mov	r3, r0
 8014af6:	2b00      	cmp	r3, #0
 8014af8:	d003      	beq.n	8014b02 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8014afa:	f001 fad9 	bl	80160b0 <xTaskGetTickCountFromISR>
 8014afe:	4603      	mov	r3, r0
 8014b00:	e002      	b.n	8014b08 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8014b02:	f001 fac5 	bl	8016090 <xTaskGetTickCount>
 8014b06:	4603      	mov	r3, r0
  }
}
 8014b08:	4618      	mov	r0, r3
 8014b0a:	bd80      	pop	{r7, pc}

08014b0c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8014b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014b0e:	b089      	sub	sp, #36	@ 0x24
 8014b10:	af04      	add	r7, sp, #16
 8014b12:	6078      	str	r0, [r7, #4]
 8014b14:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8014b16:	687b      	ldr	r3, [r7, #4]
 8014b18:	695b      	ldr	r3, [r3, #20]
 8014b1a:	2b00      	cmp	r3, #0
 8014b1c:	d020      	beq.n	8014b60 <osThreadCreate+0x54>
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	699b      	ldr	r3, [r3, #24]
 8014b22:	2b00      	cmp	r3, #0
 8014b24:	d01c      	beq.n	8014b60 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	685c      	ldr	r4, [r3, #4]
 8014b2a:	687b      	ldr	r3, [r7, #4]
 8014b2c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014b2e:	687b      	ldr	r3, [r7, #4]
 8014b30:	691e      	ldr	r6, [r3, #16]
 8014b32:	687b      	ldr	r3, [r7, #4]
 8014b34:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014b38:	4618      	mov	r0, r3
 8014b3a:	f7ff ff9a 	bl	8014a72 <makeFreeRtosPriority>
 8014b3e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8014b40:	687b      	ldr	r3, [r7, #4]
 8014b42:	695b      	ldr	r3, [r3, #20]
 8014b44:	687a      	ldr	r2, [r7, #4]
 8014b46:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014b48:	9202      	str	r2, [sp, #8]
 8014b4a:	9301      	str	r3, [sp, #4]
 8014b4c:	9100      	str	r1, [sp, #0]
 8014b4e:	683b      	ldr	r3, [r7, #0]
 8014b50:	4632      	mov	r2, r6
 8014b52:	4629      	mov	r1, r5
 8014b54:	4620      	mov	r0, r4
 8014b56:	f000 ffa5 	bl	8015aa4 <xTaskCreateStatic>
 8014b5a:	4603      	mov	r3, r0
 8014b5c:	60fb      	str	r3, [r7, #12]
 8014b5e:	e01c      	b.n	8014b9a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	685c      	ldr	r4, [r3, #4]
 8014b64:	687b      	ldr	r3, [r7, #4]
 8014b66:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014b68:	687b      	ldr	r3, [r7, #4]
 8014b6a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014b6c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014b74:	4618      	mov	r0, r3
 8014b76:	f7ff ff7c 	bl	8014a72 <makeFreeRtosPriority>
 8014b7a:	4602      	mov	r2, r0
 8014b7c:	f107 030c 	add.w	r3, r7, #12
 8014b80:	9301      	str	r3, [sp, #4]
 8014b82:	9200      	str	r2, [sp, #0]
 8014b84:	683b      	ldr	r3, [r7, #0]
 8014b86:	4632      	mov	r2, r6
 8014b88:	4629      	mov	r1, r5
 8014b8a:	4620      	mov	r0, r4
 8014b8c:	f000 fff0 	bl	8015b70 <xTaskCreate>
 8014b90:	4603      	mov	r3, r0
 8014b92:	2b01      	cmp	r3, #1
 8014b94:	d001      	beq.n	8014b9a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8014b96:	2300      	movs	r3, #0
 8014b98:	e000      	b.n	8014b9c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8014b9a:	68fb      	ldr	r3, [r7, #12]
}
 8014b9c:	4618      	mov	r0, r3
 8014b9e:	3714      	adds	r7, #20
 8014ba0:	46bd      	mov	sp, r7
 8014ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014ba4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8014ba4:	b580      	push	{r7, lr}
 8014ba6:	b084      	sub	sp, #16
 8014ba8:	af00      	add	r7, sp, #0
 8014baa:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8014bb0:	68fb      	ldr	r3, [r7, #12]
 8014bb2:	2b00      	cmp	r3, #0
 8014bb4:	d001      	beq.n	8014bba <osDelay+0x16>
 8014bb6:	68fb      	ldr	r3, [r7, #12]
 8014bb8:	e000      	b.n	8014bbc <osDelay+0x18>
 8014bba:	2301      	movs	r3, #1
 8014bbc:	4618      	mov	r0, r3
 8014bbe:	f001 f91b 	bl	8015df8 <vTaskDelay>
  
  return osOK;
 8014bc2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8014bc4:	4618      	mov	r0, r3
 8014bc6:	3710      	adds	r7, #16
 8014bc8:	46bd      	mov	sp, r7
 8014bca:	bd80      	pop	{r7, pc}

08014bcc <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8014bcc:	b590      	push	{r4, r7, lr}
 8014bce:	b085      	sub	sp, #20
 8014bd0:	af02      	add	r7, sp, #8
 8014bd2:	6078      	str	r0, [r7, #4]
 8014bd4:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8014bd6:	687b      	ldr	r3, [r7, #4]
 8014bd8:	689b      	ldr	r3, [r3, #8]
 8014bda:	2b00      	cmp	r3, #0
 8014bdc:	d011      	beq.n	8014c02 <osMessageCreate+0x36>
 8014bde:	687b      	ldr	r3, [r7, #4]
 8014be0:	68db      	ldr	r3, [r3, #12]
 8014be2:	2b00      	cmp	r3, #0
 8014be4:	d00d      	beq.n	8014c02 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8014be6:	687b      	ldr	r3, [r7, #4]
 8014be8:	6818      	ldr	r0, [r3, #0]
 8014bea:	687b      	ldr	r3, [r7, #4]
 8014bec:	6859      	ldr	r1, [r3, #4]
 8014bee:	687b      	ldr	r3, [r7, #4]
 8014bf0:	689a      	ldr	r2, [r3, #8]
 8014bf2:	687b      	ldr	r3, [r7, #4]
 8014bf4:	68db      	ldr	r3, [r3, #12]
 8014bf6:	2400      	movs	r4, #0
 8014bf8:	9400      	str	r4, [sp, #0]
 8014bfa:	f000 f9f9 	bl	8014ff0 <xQueueGenericCreateStatic>
 8014bfe:	4603      	mov	r3, r0
 8014c00:	e008      	b.n	8014c14 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	6818      	ldr	r0, [r3, #0]
 8014c06:	687b      	ldr	r3, [r7, #4]
 8014c08:	685b      	ldr	r3, [r3, #4]
 8014c0a:	2200      	movs	r2, #0
 8014c0c:	4619      	mov	r1, r3
 8014c0e:	f000 fa76 	bl	80150fe <xQueueGenericCreate>
 8014c12:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8014c14:	4618      	mov	r0, r3
 8014c16:	370c      	adds	r7, #12
 8014c18:	46bd      	mov	sp, r7
 8014c1a:	bd90      	pop	{r4, r7, pc}

08014c1c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8014c1c:	b580      	push	{r7, lr}
 8014c1e:	b086      	sub	sp, #24
 8014c20:	af00      	add	r7, sp, #0
 8014c22:	60f8      	str	r0, [r7, #12]
 8014c24:	60b9      	str	r1, [r7, #8]
 8014c26:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8014c28:	2300      	movs	r3, #0
 8014c2a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8014c2c:	687b      	ldr	r3, [r7, #4]
 8014c2e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8014c30:	697b      	ldr	r3, [r7, #20]
 8014c32:	2b00      	cmp	r3, #0
 8014c34:	d101      	bne.n	8014c3a <osMessagePut+0x1e>
    ticks = 1;
 8014c36:	2301      	movs	r3, #1
 8014c38:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8014c3a:	f7ff ff32 	bl	8014aa2 <inHandlerMode>
 8014c3e:	4603      	mov	r3, r0
 8014c40:	2b00      	cmp	r3, #0
 8014c42:	d018      	beq.n	8014c76 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8014c44:	f107 0210 	add.w	r2, r7, #16
 8014c48:	f107 0108 	add.w	r1, r7, #8
 8014c4c:	2300      	movs	r3, #0
 8014c4e:	68f8      	ldr	r0, [r7, #12]
 8014c50:	f000 fbc2 	bl	80153d8 <xQueueGenericSendFromISR>
 8014c54:	4603      	mov	r3, r0
 8014c56:	2b01      	cmp	r3, #1
 8014c58:	d001      	beq.n	8014c5e <osMessagePut+0x42>
      return osErrorOS;
 8014c5a:	23ff      	movs	r3, #255	@ 0xff
 8014c5c:	e018      	b.n	8014c90 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014c5e:	693b      	ldr	r3, [r7, #16]
 8014c60:	2b00      	cmp	r3, #0
 8014c62:	d014      	beq.n	8014c8e <osMessagePut+0x72>
 8014c64:	4b0c      	ldr	r3, [pc, #48]	@ (8014c98 <osMessagePut+0x7c>)
 8014c66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014c6a:	601a      	str	r2, [r3, #0]
 8014c6c:	f3bf 8f4f 	dsb	sy
 8014c70:	f3bf 8f6f 	isb	sy
 8014c74:	e00b      	b.n	8014c8e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8014c76:	f107 0108 	add.w	r1, r7, #8
 8014c7a:	2300      	movs	r3, #0
 8014c7c:	697a      	ldr	r2, [r7, #20]
 8014c7e:	68f8      	ldr	r0, [r7, #12]
 8014c80:	f000 faa0 	bl	80151c4 <xQueueGenericSend>
 8014c84:	4603      	mov	r3, r0
 8014c86:	2b01      	cmp	r3, #1
 8014c88:	d001      	beq.n	8014c8e <osMessagePut+0x72>
      return osErrorOS;
 8014c8a:	23ff      	movs	r3, #255	@ 0xff
 8014c8c:	e000      	b.n	8014c90 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8014c8e:	2300      	movs	r3, #0
}
 8014c90:	4618      	mov	r0, r3
 8014c92:	3718      	adds	r7, #24
 8014c94:	46bd      	mov	sp, r7
 8014c96:	bd80      	pop	{r7, pc}
 8014c98:	e000ed04 	.word	0xe000ed04

08014c9c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8014c9c:	b590      	push	{r4, r7, lr}
 8014c9e:	b08b      	sub	sp, #44	@ 0x2c
 8014ca0:	af00      	add	r7, sp, #0
 8014ca2:	60f8      	str	r0, [r7, #12]
 8014ca4:	60b9      	str	r1, [r7, #8]
 8014ca6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8014ca8:	68bb      	ldr	r3, [r7, #8]
 8014caa:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8014cac:	2300      	movs	r3, #0
 8014cae:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8014cb0:	68bb      	ldr	r3, [r7, #8]
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	d10a      	bne.n	8014ccc <osMessageGet+0x30>
    event.status = osErrorParameter;
 8014cb6:	2380      	movs	r3, #128	@ 0x80
 8014cb8:	617b      	str	r3, [r7, #20]
    return event;
 8014cba:	68fb      	ldr	r3, [r7, #12]
 8014cbc:	461c      	mov	r4, r3
 8014cbe:	f107 0314 	add.w	r3, r7, #20
 8014cc2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014cc6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8014cca:	e054      	b.n	8014d76 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8014ccc:	2300      	movs	r3, #0
 8014cce:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8014cd0:	2300      	movs	r3, #0
 8014cd2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014cda:	d103      	bne.n	8014ce4 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8014cdc:	f04f 33ff 	mov.w	r3, #4294967295
 8014ce0:	627b      	str	r3, [r7, #36]	@ 0x24
 8014ce2:	e009      	b.n	8014cf8 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	2b00      	cmp	r3, #0
 8014ce8:	d006      	beq.n	8014cf8 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8014cea:	687b      	ldr	r3, [r7, #4]
 8014cec:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8014cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	d101      	bne.n	8014cf8 <osMessageGet+0x5c>
      ticks = 1;
 8014cf4:	2301      	movs	r3, #1
 8014cf6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8014cf8:	f7ff fed3 	bl	8014aa2 <inHandlerMode>
 8014cfc:	4603      	mov	r3, r0
 8014cfe:	2b00      	cmp	r3, #0
 8014d00:	d01c      	beq.n	8014d3c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8014d02:	f107 0220 	add.w	r2, r7, #32
 8014d06:	f107 0314 	add.w	r3, r7, #20
 8014d0a:	3304      	adds	r3, #4
 8014d0c:	4619      	mov	r1, r3
 8014d0e:	68b8      	ldr	r0, [r7, #8]
 8014d10:	f000 fcee 	bl	80156f0 <xQueueReceiveFromISR>
 8014d14:	4603      	mov	r3, r0
 8014d16:	2b01      	cmp	r3, #1
 8014d18:	d102      	bne.n	8014d20 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8014d1a:	2310      	movs	r3, #16
 8014d1c:	617b      	str	r3, [r7, #20]
 8014d1e:	e001      	b.n	8014d24 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8014d20:	2300      	movs	r3, #0
 8014d22:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014d24:	6a3b      	ldr	r3, [r7, #32]
 8014d26:	2b00      	cmp	r3, #0
 8014d28:	d01d      	beq.n	8014d66 <osMessageGet+0xca>
 8014d2a:	4b15      	ldr	r3, [pc, #84]	@ (8014d80 <osMessageGet+0xe4>)
 8014d2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014d30:	601a      	str	r2, [r3, #0]
 8014d32:	f3bf 8f4f 	dsb	sy
 8014d36:	f3bf 8f6f 	isb	sy
 8014d3a:	e014      	b.n	8014d66 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8014d3c:	f107 0314 	add.w	r3, r7, #20
 8014d40:	3304      	adds	r3, #4
 8014d42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014d44:	4619      	mov	r1, r3
 8014d46:	68b8      	ldr	r0, [r7, #8]
 8014d48:	f000 fbea 	bl	8015520 <xQueueReceive>
 8014d4c:	4603      	mov	r3, r0
 8014d4e:	2b01      	cmp	r3, #1
 8014d50:	d102      	bne.n	8014d58 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8014d52:	2310      	movs	r3, #16
 8014d54:	617b      	str	r3, [r7, #20]
 8014d56:	e006      	b.n	8014d66 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8014d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d5a:	2b00      	cmp	r3, #0
 8014d5c:	d101      	bne.n	8014d62 <osMessageGet+0xc6>
 8014d5e:	2300      	movs	r3, #0
 8014d60:	e000      	b.n	8014d64 <osMessageGet+0xc8>
 8014d62:	2340      	movs	r3, #64	@ 0x40
 8014d64:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8014d66:	68fb      	ldr	r3, [r7, #12]
 8014d68:	461c      	mov	r4, r3
 8014d6a:	f107 0314 	add.w	r3, r7, #20
 8014d6e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014d72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8014d76:	68f8      	ldr	r0, [r7, #12]
 8014d78:	372c      	adds	r7, #44	@ 0x2c
 8014d7a:	46bd      	mov	sp, r7
 8014d7c:	bd90      	pop	{r4, r7, pc}
 8014d7e:	bf00      	nop
 8014d80:	e000ed04 	.word	0xe000ed04

08014d84 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8014d84:	b580      	push	{r7, lr}
 8014d86:	b082      	sub	sp, #8
 8014d88:	af00      	add	r7, sp, #0
 8014d8a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8014d8c:	f7ff fe89 	bl	8014aa2 <inHandlerMode>
 8014d90:	4603      	mov	r3, r0
 8014d92:	2b00      	cmp	r3, #0
 8014d94:	d004      	beq.n	8014da0 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8014d96:	6878      	ldr	r0, [r7, #4]
 8014d98:	f000 fd53 	bl	8015842 <uxQueueMessagesWaitingFromISR>
 8014d9c:	4603      	mov	r3, r0
 8014d9e:	e003      	b.n	8014da8 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8014da0:	6878      	ldr	r0, [r7, #4]
 8014da2:	f000 fd2d 	bl	8015800 <uxQueueMessagesWaiting>
 8014da6:	4603      	mov	r3, r0
  }
}
 8014da8:	4618      	mov	r0, r3
 8014daa:	3708      	adds	r7, #8
 8014dac:	46bd      	mov	sp, r7
 8014dae:	bd80      	pop	{r7, pc}

08014db0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8014db0:	b480      	push	{r7}
 8014db2:	b083      	sub	sp, #12
 8014db4:	af00      	add	r7, sp, #0
 8014db6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014db8:	687b      	ldr	r3, [r7, #4]
 8014dba:	f103 0208 	add.w	r2, r3, #8
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8014dc8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	f103 0208 	add.w	r2, r3, #8
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	f103 0208 	add.w	r2, r3, #8
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	2200      	movs	r2, #0
 8014de2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8014de4:	bf00      	nop
 8014de6:	370c      	adds	r7, #12
 8014de8:	46bd      	mov	sp, r7
 8014dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dee:	4770      	bx	lr

08014df0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8014df0:	b480      	push	{r7}
 8014df2:	b083      	sub	sp, #12
 8014df4:	af00      	add	r7, sp, #0
 8014df6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	2200      	movs	r2, #0
 8014dfc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8014dfe:	bf00      	nop
 8014e00:	370c      	adds	r7, #12
 8014e02:	46bd      	mov	sp, r7
 8014e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e08:	4770      	bx	lr

08014e0a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014e0a:	b480      	push	{r7}
 8014e0c:	b085      	sub	sp, #20
 8014e0e:	af00      	add	r7, sp, #0
 8014e10:	6078      	str	r0, [r7, #4]
 8014e12:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8014e14:	687b      	ldr	r3, [r7, #4]
 8014e16:	685b      	ldr	r3, [r3, #4]
 8014e18:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8014e1a:	683b      	ldr	r3, [r7, #0]
 8014e1c:	68fa      	ldr	r2, [r7, #12]
 8014e1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8014e20:	68fb      	ldr	r3, [r7, #12]
 8014e22:	689a      	ldr	r2, [r3, #8]
 8014e24:	683b      	ldr	r3, [r7, #0]
 8014e26:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8014e28:	68fb      	ldr	r3, [r7, #12]
 8014e2a:	689b      	ldr	r3, [r3, #8]
 8014e2c:	683a      	ldr	r2, [r7, #0]
 8014e2e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8014e30:	68fb      	ldr	r3, [r7, #12]
 8014e32:	683a      	ldr	r2, [r7, #0]
 8014e34:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8014e36:	683b      	ldr	r3, [r7, #0]
 8014e38:	687a      	ldr	r2, [r7, #4]
 8014e3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	681b      	ldr	r3, [r3, #0]
 8014e40:	1c5a      	adds	r2, r3, #1
 8014e42:	687b      	ldr	r3, [r7, #4]
 8014e44:	601a      	str	r2, [r3, #0]
}
 8014e46:	bf00      	nop
 8014e48:	3714      	adds	r7, #20
 8014e4a:	46bd      	mov	sp, r7
 8014e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e50:	4770      	bx	lr

08014e52 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014e52:	b480      	push	{r7}
 8014e54:	b085      	sub	sp, #20
 8014e56:	af00      	add	r7, sp, #0
 8014e58:	6078      	str	r0, [r7, #4]
 8014e5a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8014e5c:	683b      	ldr	r3, [r7, #0]
 8014e5e:	681b      	ldr	r3, [r3, #0]
 8014e60:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8014e62:	68bb      	ldr	r3, [r7, #8]
 8014e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e68:	d103      	bne.n	8014e72 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8014e6a:	687b      	ldr	r3, [r7, #4]
 8014e6c:	691b      	ldr	r3, [r3, #16]
 8014e6e:	60fb      	str	r3, [r7, #12]
 8014e70:	e00c      	b.n	8014e8c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8014e72:	687b      	ldr	r3, [r7, #4]
 8014e74:	3308      	adds	r3, #8
 8014e76:	60fb      	str	r3, [r7, #12]
 8014e78:	e002      	b.n	8014e80 <vListInsert+0x2e>
 8014e7a:	68fb      	ldr	r3, [r7, #12]
 8014e7c:	685b      	ldr	r3, [r3, #4]
 8014e7e:	60fb      	str	r3, [r7, #12]
 8014e80:	68fb      	ldr	r3, [r7, #12]
 8014e82:	685b      	ldr	r3, [r3, #4]
 8014e84:	681b      	ldr	r3, [r3, #0]
 8014e86:	68ba      	ldr	r2, [r7, #8]
 8014e88:	429a      	cmp	r2, r3
 8014e8a:	d2f6      	bcs.n	8014e7a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8014e8c:	68fb      	ldr	r3, [r7, #12]
 8014e8e:	685a      	ldr	r2, [r3, #4]
 8014e90:	683b      	ldr	r3, [r7, #0]
 8014e92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8014e94:	683b      	ldr	r3, [r7, #0]
 8014e96:	685b      	ldr	r3, [r3, #4]
 8014e98:	683a      	ldr	r2, [r7, #0]
 8014e9a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8014e9c:	683b      	ldr	r3, [r7, #0]
 8014e9e:	68fa      	ldr	r2, [r7, #12]
 8014ea0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8014ea2:	68fb      	ldr	r3, [r7, #12]
 8014ea4:	683a      	ldr	r2, [r7, #0]
 8014ea6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8014ea8:	683b      	ldr	r3, [r7, #0]
 8014eaa:	687a      	ldr	r2, [r7, #4]
 8014eac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014eae:	687b      	ldr	r3, [r7, #4]
 8014eb0:	681b      	ldr	r3, [r3, #0]
 8014eb2:	1c5a      	adds	r2, r3, #1
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	601a      	str	r2, [r3, #0]
}
 8014eb8:	bf00      	nop
 8014eba:	3714      	adds	r7, #20
 8014ebc:	46bd      	mov	sp, r7
 8014ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ec2:	4770      	bx	lr

08014ec4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8014ec4:	b480      	push	{r7}
 8014ec6:	b085      	sub	sp, #20
 8014ec8:	af00      	add	r7, sp, #0
 8014eca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	691b      	ldr	r3, [r3, #16]
 8014ed0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	685b      	ldr	r3, [r3, #4]
 8014ed6:	687a      	ldr	r2, [r7, #4]
 8014ed8:	6892      	ldr	r2, [r2, #8]
 8014eda:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	689b      	ldr	r3, [r3, #8]
 8014ee0:	687a      	ldr	r2, [r7, #4]
 8014ee2:	6852      	ldr	r2, [r2, #4]
 8014ee4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8014ee6:	68fb      	ldr	r3, [r7, #12]
 8014ee8:	685b      	ldr	r3, [r3, #4]
 8014eea:	687a      	ldr	r2, [r7, #4]
 8014eec:	429a      	cmp	r2, r3
 8014eee:	d103      	bne.n	8014ef8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	689a      	ldr	r2, [r3, #8]
 8014ef4:	68fb      	ldr	r3, [r7, #12]
 8014ef6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	2200      	movs	r2, #0
 8014efc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8014efe:	68fb      	ldr	r3, [r7, #12]
 8014f00:	681b      	ldr	r3, [r3, #0]
 8014f02:	1e5a      	subs	r2, r3, #1
 8014f04:	68fb      	ldr	r3, [r7, #12]
 8014f06:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8014f08:	68fb      	ldr	r3, [r7, #12]
 8014f0a:	681b      	ldr	r3, [r3, #0]
}
 8014f0c:	4618      	mov	r0, r3
 8014f0e:	3714      	adds	r7, #20
 8014f10:	46bd      	mov	sp, r7
 8014f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f16:	4770      	bx	lr

08014f18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8014f18:	b580      	push	{r7, lr}
 8014f1a:	b084      	sub	sp, #16
 8014f1c:	af00      	add	r7, sp, #0
 8014f1e:	6078      	str	r0, [r7, #4]
 8014f20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8014f26:	68fb      	ldr	r3, [r7, #12]
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	d10d      	bne.n	8014f48 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8014f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f30:	b672      	cpsid	i
 8014f32:	f383 8811 	msr	BASEPRI, r3
 8014f36:	f3bf 8f6f 	isb	sy
 8014f3a:	f3bf 8f4f 	dsb	sy
 8014f3e:	b662      	cpsie	i
 8014f40:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8014f42:	bf00      	nop
 8014f44:	bf00      	nop
 8014f46:	e7fd      	b.n	8014f44 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8014f48:	f001 fe18 	bl	8016b7c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014f4c:	68fb      	ldr	r3, [r7, #12]
 8014f4e:	681a      	ldr	r2, [r3, #0]
 8014f50:	68fb      	ldr	r3, [r7, #12]
 8014f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014f54:	68f9      	ldr	r1, [r7, #12]
 8014f56:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014f58:	fb01 f303 	mul.w	r3, r1, r3
 8014f5c:	441a      	add	r2, r3
 8014f5e:	68fb      	ldr	r3, [r7, #12]
 8014f60:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8014f62:	68fb      	ldr	r3, [r7, #12]
 8014f64:	2200      	movs	r2, #0
 8014f66:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8014f68:	68fb      	ldr	r3, [r7, #12]
 8014f6a:	681a      	ldr	r2, [r3, #0]
 8014f6c:	68fb      	ldr	r3, [r7, #12]
 8014f6e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014f70:	68fb      	ldr	r3, [r7, #12]
 8014f72:	681a      	ldr	r2, [r3, #0]
 8014f74:	68fb      	ldr	r3, [r7, #12]
 8014f76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014f78:	3b01      	subs	r3, #1
 8014f7a:	68f9      	ldr	r1, [r7, #12]
 8014f7c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014f7e:	fb01 f303 	mul.w	r3, r1, r3
 8014f82:	441a      	add	r2, r3
 8014f84:	68fb      	ldr	r3, [r7, #12]
 8014f86:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8014f88:	68fb      	ldr	r3, [r7, #12]
 8014f8a:	22ff      	movs	r2, #255	@ 0xff
 8014f8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8014f90:	68fb      	ldr	r3, [r7, #12]
 8014f92:	22ff      	movs	r2, #255	@ 0xff
 8014f94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8014f98:	683b      	ldr	r3, [r7, #0]
 8014f9a:	2b00      	cmp	r3, #0
 8014f9c:	d114      	bne.n	8014fc8 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014f9e:	68fb      	ldr	r3, [r7, #12]
 8014fa0:	691b      	ldr	r3, [r3, #16]
 8014fa2:	2b00      	cmp	r3, #0
 8014fa4:	d01a      	beq.n	8014fdc <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014fa6:	68fb      	ldr	r3, [r7, #12]
 8014fa8:	3310      	adds	r3, #16
 8014faa:	4618      	mov	r0, r3
 8014fac:	f001 f9fa 	bl	80163a4 <xTaskRemoveFromEventList>
 8014fb0:	4603      	mov	r3, r0
 8014fb2:	2b00      	cmp	r3, #0
 8014fb4:	d012      	beq.n	8014fdc <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8014fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8014fec <xQueueGenericReset+0xd4>)
 8014fb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014fbc:	601a      	str	r2, [r3, #0]
 8014fbe:	f3bf 8f4f 	dsb	sy
 8014fc2:	f3bf 8f6f 	isb	sy
 8014fc6:	e009      	b.n	8014fdc <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8014fc8:	68fb      	ldr	r3, [r7, #12]
 8014fca:	3310      	adds	r3, #16
 8014fcc:	4618      	mov	r0, r3
 8014fce:	f7ff feef 	bl	8014db0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8014fd2:	68fb      	ldr	r3, [r7, #12]
 8014fd4:	3324      	adds	r3, #36	@ 0x24
 8014fd6:	4618      	mov	r0, r3
 8014fd8:	f7ff feea 	bl	8014db0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8014fdc:	f001 fe04 	bl	8016be8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8014fe0:	2301      	movs	r3, #1
}
 8014fe2:	4618      	mov	r0, r3
 8014fe4:	3710      	adds	r7, #16
 8014fe6:	46bd      	mov	sp, r7
 8014fe8:	bd80      	pop	{r7, pc}
 8014fea:	bf00      	nop
 8014fec:	e000ed04 	.word	0xe000ed04

08014ff0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8014ff0:	b580      	push	{r7, lr}
 8014ff2:	b08e      	sub	sp, #56	@ 0x38
 8014ff4:	af02      	add	r7, sp, #8
 8014ff6:	60f8      	str	r0, [r7, #12]
 8014ff8:	60b9      	str	r1, [r7, #8]
 8014ffa:	607a      	str	r2, [r7, #4]
 8014ffc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014ffe:	68fb      	ldr	r3, [r7, #12]
 8015000:	2b00      	cmp	r3, #0
 8015002:	d10d      	bne.n	8015020 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8015004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015008:	b672      	cpsid	i
 801500a:	f383 8811 	msr	BASEPRI, r3
 801500e:	f3bf 8f6f 	isb	sy
 8015012:	f3bf 8f4f 	dsb	sy
 8015016:	b662      	cpsie	i
 8015018:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801501a:	bf00      	nop
 801501c:	bf00      	nop
 801501e:	e7fd      	b.n	801501c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8015020:	683b      	ldr	r3, [r7, #0]
 8015022:	2b00      	cmp	r3, #0
 8015024:	d10d      	bne.n	8015042 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8015026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801502a:	b672      	cpsid	i
 801502c:	f383 8811 	msr	BASEPRI, r3
 8015030:	f3bf 8f6f 	isb	sy
 8015034:	f3bf 8f4f 	dsb	sy
 8015038:	b662      	cpsie	i
 801503a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801503c:	bf00      	nop
 801503e:	bf00      	nop
 8015040:	e7fd      	b.n	801503e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8015042:	687b      	ldr	r3, [r7, #4]
 8015044:	2b00      	cmp	r3, #0
 8015046:	d002      	beq.n	801504e <xQueueGenericCreateStatic+0x5e>
 8015048:	68bb      	ldr	r3, [r7, #8]
 801504a:	2b00      	cmp	r3, #0
 801504c:	d001      	beq.n	8015052 <xQueueGenericCreateStatic+0x62>
 801504e:	2301      	movs	r3, #1
 8015050:	e000      	b.n	8015054 <xQueueGenericCreateStatic+0x64>
 8015052:	2300      	movs	r3, #0
 8015054:	2b00      	cmp	r3, #0
 8015056:	d10d      	bne.n	8015074 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8015058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801505c:	b672      	cpsid	i
 801505e:	f383 8811 	msr	BASEPRI, r3
 8015062:	f3bf 8f6f 	isb	sy
 8015066:	f3bf 8f4f 	dsb	sy
 801506a:	b662      	cpsie	i
 801506c:	623b      	str	r3, [r7, #32]
}
 801506e:	bf00      	nop
 8015070:	bf00      	nop
 8015072:	e7fd      	b.n	8015070 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8015074:	687b      	ldr	r3, [r7, #4]
 8015076:	2b00      	cmp	r3, #0
 8015078:	d102      	bne.n	8015080 <xQueueGenericCreateStatic+0x90>
 801507a:	68bb      	ldr	r3, [r7, #8]
 801507c:	2b00      	cmp	r3, #0
 801507e:	d101      	bne.n	8015084 <xQueueGenericCreateStatic+0x94>
 8015080:	2301      	movs	r3, #1
 8015082:	e000      	b.n	8015086 <xQueueGenericCreateStatic+0x96>
 8015084:	2300      	movs	r3, #0
 8015086:	2b00      	cmp	r3, #0
 8015088:	d10d      	bne.n	80150a6 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 801508a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801508e:	b672      	cpsid	i
 8015090:	f383 8811 	msr	BASEPRI, r3
 8015094:	f3bf 8f6f 	isb	sy
 8015098:	f3bf 8f4f 	dsb	sy
 801509c:	b662      	cpsie	i
 801509e:	61fb      	str	r3, [r7, #28]
}
 80150a0:	bf00      	nop
 80150a2:	bf00      	nop
 80150a4:	e7fd      	b.n	80150a2 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80150a6:	2348      	movs	r3, #72	@ 0x48
 80150a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80150aa:	697b      	ldr	r3, [r7, #20]
 80150ac:	2b48      	cmp	r3, #72	@ 0x48
 80150ae:	d00d      	beq.n	80150cc <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80150b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150b4:	b672      	cpsid	i
 80150b6:	f383 8811 	msr	BASEPRI, r3
 80150ba:	f3bf 8f6f 	isb	sy
 80150be:	f3bf 8f4f 	dsb	sy
 80150c2:	b662      	cpsie	i
 80150c4:	61bb      	str	r3, [r7, #24]
}
 80150c6:	bf00      	nop
 80150c8:	bf00      	nop
 80150ca:	e7fd      	b.n	80150c8 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80150cc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80150ce:	683b      	ldr	r3, [r7, #0]
 80150d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80150d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150d4:	2b00      	cmp	r3, #0
 80150d6:	d00d      	beq.n	80150f4 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80150d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150da:	2201      	movs	r2, #1
 80150dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80150e0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80150e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150e6:	9300      	str	r3, [sp, #0]
 80150e8:	4613      	mov	r3, r2
 80150ea:	687a      	ldr	r2, [r7, #4]
 80150ec:	68b9      	ldr	r1, [r7, #8]
 80150ee:	68f8      	ldr	r0, [r7, #12]
 80150f0:	f000 f848 	bl	8015184 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80150f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80150f6:	4618      	mov	r0, r3
 80150f8:	3730      	adds	r7, #48	@ 0x30
 80150fa:	46bd      	mov	sp, r7
 80150fc:	bd80      	pop	{r7, pc}

080150fe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80150fe:	b580      	push	{r7, lr}
 8015100:	b08a      	sub	sp, #40	@ 0x28
 8015102:	af02      	add	r7, sp, #8
 8015104:	60f8      	str	r0, [r7, #12]
 8015106:	60b9      	str	r1, [r7, #8]
 8015108:	4613      	mov	r3, r2
 801510a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801510c:	68fb      	ldr	r3, [r7, #12]
 801510e:	2b00      	cmp	r3, #0
 8015110:	d10d      	bne.n	801512e <xQueueGenericCreate+0x30>
	__asm volatile
 8015112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015116:	b672      	cpsid	i
 8015118:	f383 8811 	msr	BASEPRI, r3
 801511c:	f3bf 8f6f 	isb	sy
 8015120:	f3bf 8f4f 	dsb	sy
 8015124:	b662      	cpsie	i
 8015126:	613b      	str	r3, [r7, #16]
}
 8015128:	bf00      	nop
 801512a:	bf00      	nop
 801512c:	e7fd      	b.n	801512a <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 801512e:	68bb      	ldr	r3, [r7, #8]
 8015130:	2b00      	cmp	r3, #0
 8015132:	d102      	bne.n	801513a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8015134:	2300      	movs	r3, #0
 8015136:	61fb      	str	r3, [r7, #28]
 8015138:	e004      	b.n	8015144 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801513a:	68fb      	ldr	r3, [r7, #12]
 801513c:	68ba      	ldr	r2, [r7, #8]
 801513e:	fb02 f303 	mul.w	r3, r2, r3
 8015142:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015144:	69fb      	ldr	r3, [r7, #28]
 8015146:	3348      	adds	r3, #72	@ 0x48
 8015148:	4618      	mov	r0, r3
 801514a:	f001 fe45 	bl	8016dd8 <pvPortMalloc>
 801514e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8015150:	69bb      	ldr	r3, [r7, #24]
 8015152:	2b00      	cmp	r3, #0
 8015154:	d011      	beq.n	801517a <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8015156:	69bb      	ldr	r3, [r7, #24]
 8015158:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801515a:	697b      	ldr	r3, [r7, #20]
 801515c:	3348      	adds	r3, #72	@ 0x48
 801515e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015160:	69bb      	ldr	r3, [r7, #24]
 8015162:	2200      	movs	r2, #0
 8015164:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015168:	79fa      	ldrb	r2, [r7, #7]
 801516a:	69bb      	ldr	r3, [r7, #24]
 801516c:	9300      	str	r3, [sp, #0]
 801516e:	4613      	mov	r3, r2
 8015170:	697a      	ldr	r2, [r7, #20]
 8015172:	68b9      	ldr	r1, [r7, #8]
 8015174:	68f8      	ldr	r0, [r7, #12]
 8015176:	f000 f805 	bl	8015184 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801517a:	69bb      	ldr	r3, [r7, #24]
	}
 801517c:	4618      	mov	r0, r3
 801517e:	3720      	adds	r7, #32
 8015180:	46bd      	mov	sp, r7
 8015182:	bd80      	pop	{r7, pc}

08015184 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8015184:	b580      	push	{r7, lr}
 8015186:	b084      	sub	sp, #16
 8015188:	af00      	add	r7, sp, #0
 801518a:	60f8      	str	r0, [r7, #12]
 801518c:	60b9      	str	r1, [r7, #8]
 801518e:	607a      	str	r2, [r7, #4]
 8015190:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8015192:	68bb      	ldr	r3, [r7, #8]
 8015194:	2b00      	cmp	r3, #0
 8015196:	d103      	bne.n	80151a0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8015198:	69bb      	ldr	r3, [r7, #24]
 801519a:	69ba      	ldr	r2, [r7, #24]
 801519c:	601a      	str	r2, [r3, #0]
 801519e:	e002      	b.n	80151a6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80151a0:	69bb      	ldr	r3, [r7, #24]
 80151a2:	687a      	ldr	r2, [r7, #4]
 80151a4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80151a6:	69bb      	ldr	r3, [r7, #24]
 80151a8:	68fa      	ldr	r2, [r7, #12]
 80151aa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80151ac:	69bb      	ldr	r3, [r7, #24]
 80151ae:	68ba      	ldr	r2, [r7, #8]
 80151b0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80151b2:	2101      	movs	r1, #1
 80151b4:	69b8      	ldr	r0, [r7, #24]
 80151b6:	f7ff feaf 	bl	8014f18 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80151ba:	bf00      	nop
 80151bc:	3710      	adds	r7, #16
 80151be:	46bd      	mov	sp, r7
 80151c0:	bd80      	pop	{r7, pc}
	...

080151c4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80151c4:	b580      	push	{r7, lr}
 80151c6:	b08e      	sub	sp, #56	@ 0x38
 80151c8:	af00      	add	r7, sp, #0
 80151ca:	60f8      	str	r0, [r7, #12]
 80151cc:	60b9      	str	r1, [r7, #8]
 80151ce:	607a      	str	r2, [r7, #4]
 80151d0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80151d2:	2300      	movs	r3, #0
 80151d4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80151d6:	68fb      	ldr	r3, [r7, #12]
 80151d8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80151da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80151dc:	2b00      	cmp	r3, #0
 80151de:	d10d      	bne.n	80151fc <xQueueGenericSend+0x38>
	__asm volatile
 80151e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151e4:	b672      	cpsid	i
 80151e6:	f383 8811 	msr	BASEPRI, r3
 80151ea:	f3bf 8f6f 	isb	sy
 80151ee:	f3bf 8f4f 	dsb	sy
 80151f2:	b662      	cpsie	i
 80151f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80151f6:	bf00      	nop
 80151f8:	bf00      	nop
 80151fa:	e7fd      	b.n	80151f8 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80151fc:	68bb      	ldr	r3, [r7, #8]
 80151fe:	2b00      	cmp	r3, #0
 8015200:	d103      	bne.n	801520a <xQueueGenericSend+0x46>
 8015202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015206:	2b00      	cmp	r3, #0
 8015208:	d101      	bne.n	801520e <xQueueGenericSend+0x4a>
 801520a:	2301      	movs	r3, #1
 801520c:	e000      	b.n	8015210 <xQueueGenericSend+0x4c>
 801520e:	2300      	movs	r3, #0
 8015210:	2b00      	cmp	r3, #0
 8015212:	d10d      	bne.n	8015230 <xQueueGenericSend+0x6c>
	__asm volatile
 8015214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015218:	b672      	cpsid	i
 801521a:	f383 8811 	msr	BASEPRI, r3
 801521e:	f3bf 8f6f 	isb	sy
 8015222:	f3bf 8f4f 	dsb	sy
 8015226:	b662      	cpsie	i
 8015228:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801522a:	bf00      	nop
 801522c:	bf00      	nop
 801522e:	e7fd      	b.n	801522c <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015230:	683b      	ldr	r3, [r7, #0]
 8015232:	2b02      	cmp	r3, #2
 8015234:	d103      	bne.n	801523e <xQueueGenericSend+0x7a>
 8015236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801523a:	2b01      	cmp	r3, #1
 801523c:	d101      	bne.n	8015242 <xQueueGenericSend+0x7e>
 801523e:	2301      	movs	r3, #1
 8015240:	e000      	b.n	8015244 <xQueueGenericSend+0x80>
 8015242:	2300      	movs	r3, #0
 8015244:	2b00      	cmp	r3, #0
 8015246:	d10d      	bne.n	8015264 <xQueueGenericSend+0xa0>
	__asm volatile
 8015248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801524c:	b672      	cpsid	i
 801524e:	f383 8811 	msr	BASEPRI, r3
 8015252:	f3bf 8f6f 	isb	sy
 8015256:	f3bf 8f4f 	dsb	sy
 801525a:	b662      	cpsie	i
 801525c:	623b      	str	r3, [r7, #32]
}
 801525e:	bf00      	nop
 8015260:	bf00      	nop
 8015262:	e7fd      	b.n	8015260 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015264:	f001 fa68 	bl	8016738 <xTaskGetSchedulerState>
 8015268:	4603      	mov	r3, r0
 801526a:	2b00      	cmp	r3, #0
 801526c:	d102      	bne.n	8015274 <xQueueGenericSend+0xb0>
 801526e:	687b      	ldr	r3, [r7, #4]
 8015270:	2b00      	cmp	r3, #0
 8015272:	d101      	bne.n	8015278 <xQueueGenericSend+0xb4>
 8015274:	2301      	movs	r3, #1
 8015276:	e000      	b.n	801527a <xQueueGenericSend+0xb6>
 8015278:	2300      	movs	r3, #0
 801527a:	2b00      	cmp	r3, #0
 801527c:	d10d      	bne.n	801529a <xQueueGenericSend+0xd6>
	__asm volatile
 801527e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015282:	b672      	cpsid	i
 8015284:	f383 8811 	msr	BASEPRI, r3
 8015288:	f3bf 8f6f 	isb	sy
 801528c:	f3bf 8f4f 	dsb	sy
 8015290:	b662      	cpsie	i
 8015292:	61fb      	str	r3, [r7, #28]
}
 8015294:	bf00      	nop
 8015296:	bf00      	nop
 8015298:	e7fd      	b.n	8015296 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801529a:	f001 fc6f 	bl	8016b7c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801529e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80152a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80152a6:	429a      	cmp	r2, r3
 80152a8:	d302      	bcc.n	80152b0 <xQueueGenericSend+0xec>
 80152aa:	683b      	ldr	r3, [r7, #0]
 80152ac:	2b02      	cmp	r3, #2
 80152ae:	d129      	bne.n	8015304 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80152b0:	683a      	ldr	r2, [r7, #0]
 80152b2:	68b9      	ldr	r1, [r7, #8]
 80152b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80152b6:	f000 fae5 	bl	8015884 <prvCopyDataToQueue>
 80152ba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80152bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80152c0:	2b00      	cmp	r3, #0
 80152c2:	d010      	beq.n	80152e6 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80152c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152c6:	3324      	adds	r3, #36	@ 0x24
 80152c8:	4618      	mov	r0, r3
 80152ca:	f001 f86b 	bl	80163a4 <xTaskRemoveFromEventList>
 80152ce:	4603      	mov	r3, r0
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d013      	beq.n	80152fc <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80152d4:	4b3f      	ldr	r3, [pc, #252]	@ (80153d4 <xQueueGenericSend+0x210>)
 80152d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80152da:	601a      	str	r2, [r3, #0]
 80152dc:	f3bf 8f4f 	dsb	sy
 80152e0:	f3bf 8f6f 	isb	sy
 80152e4:	e00a      	b.n	80152fc <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80152e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d007      	beq.n	80152fc <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80152ec:	4b39      	ldr	r3, [pc, #228]	@ (80153d4 <xQueueGenericSend+0x210>)
 80152ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80152f2:	601a      	str	r2, [r3, #0]
 80152f4:	f3bf 8f4f 	dsb	sy
 80152f8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80152fc:	f001 fc74 	bl	8016be8 <vPortExitCritical>
				return pdPASS;
 8015300:	2301      	movs	r3, #1
 8015302:	e063      	b.n	80153cc <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	2b00      	cmp	r3, #0
 8015308:	d103      	bne.n	8015312 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801530a:	f001 fc6d 	bl	8016be8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801530e:	2300      	movs	r3, #0
 8015310:	e05c      	b.n	80153cc <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015314:	2b00      	cmp	r3, #0
 8015316:	d106      	bne.n	8015326 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015318:	f107 0314 	add.w	r3, r7, #20
 801531c:	4618      	mov	r0, r3
 801531e:	f001 f8a7 	bl	8016470 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015322:	2301      	movs	r3, #1
 8015324:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015326:	f001 fc5f 	bl	8016be8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801532a:	f000 fe03 	bl	8015f34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801532e:	f001 fc25 	bl	8016b7c <vPortEnterCritical>
 8015332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015334:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015338:	b25b      	sxtb	r3, r3
 801533a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801533e:	d103      	bne.n	8015348 <xQueueGenericSend+0x184>
 8015340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015342:	2200      	movs	r2, #0
 8015344:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801534a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801534e:	b25b      	sxtb	r3, r3
 8015350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015354:	d103      	bne.n	801535e <xQueueGenericSend+0x19a>
 8015356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015358:	2200      	movs	r2, #0
 801535a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801535e:	f001 fc43 	bl	8016be8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015362:	1d3a      	adds	r2, r7, #4
 8015364:	f107 0314 	add.w	r3, r7, #20
 8015368:	4611      	mov	r1, r2
 801536a:	4618      	mov	r0, r3
 801536c:	f001 f896 	bl	801649c <xTaskCheckForTimeOut>
 8015370:	4603      	mov	r3, r0
 8015372:	2b00      	cmp	r3, #0
 8015374:	d124      	bne.n	80153c0 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8015376:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015378:	f000 fb7c 	bl	8015a74 <prvIsQueueFull>
 801537c:	4603      	mov	r3, r0
 801537e:	2b00      	cmp	r3, #0
 8015380:	d018      	beq.n	80153b4 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8015382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015384:	3310      	adds	r3, #16
 8015386:	687a      	ldr	r2, [r7, #4]
 8015388:	4611      	mov	r1, r2
 801538a:	4618      	mov	r0, r3
 801538c:	f000 ffe2 	bl	8016354 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8015390:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015392:	f000 fb07 	bl	80159a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8015396:	f000 fddb 	bl	8015f50 <xTaskResumeAll>
 801539a:	4603      	mov	r3, r0
 801539c:	2b00      	cmp	r3, #0
 801539e:	f47f af7c 	bne.w	801529a <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80153a2:	4b0c      	ldr	r3, [pc, #48]	@ (80153d4 <xQueueGenericSend+0x210>)
 80153a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80153a8:	601a      	str	r2, [r3, #0]
 80153aa:	f3bf 8f4f 	dsb	sy
 80153ae:	f3bf 8f6f 	isb	sy
 80153b2:	e772      	b.n	801529a <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80153b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80153b6:	f000 faf5 	bl	80159a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80153ba:	f000 fdc9 	bl	8015f50 <xTaskResumeAll>
 80153be:	e76c      	b.n	801529a <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80153c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80153c2:	f000 faef 	bl	80159a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80153c6:	f000 fdc3 	bl	8015f50 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80153ca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80153cc:	4618      	mov	r0, r3
 80153ce:	3738      	adds	r7, #56	@ 0x38
 80153d0:	46bd      	mov	sp, r7
 80153d2:	bd80      	pop	{r7, pc}
 80153d4:	e000ed04 	.word	0xe000ed04

080153d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80153d8:	b580      	push	{r7, lr}
 80153da:	b08e      	sub	sp, #56	@ 0x38
 80153dc:	af00      	add	r7, sp, #0
 80153de:	60f8      	str	r0, [r7, #12]
 80153e0:	60b9      	str	r1, [r7, #8]
 80153e2:	607a      	str	r2, [r7, #4]
 80153e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80153e6:	68fb      	ldr	r3, [r7, #12]
 80153e8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80153ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80153ec:	2b00      	cmp	r3, #0
 80153ee:	d10d      	bne.n	801540c <xQueueGenericSendFromISR+0x34>
	__asm volatile
 80153f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153f4:	b672      	cpsid	i
 80153f6:	f383 8811 	msr	BASEPRI, r3
 80153fa:	f3bf 8f6f 	isb	sy
 80153fe:	f3bf 8f4f 	dsb	sy
 8015402:	b662      	cpsie	i
 8015404:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015406:	bf00      	nop
 8015408:	bf00      	nop
 801540a:	e7fd      	b.n	8015408 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801540c:	68bb      	ldr	r3, [r7, #8]
 801540e:	2b00      	cmp	r3, #0
 8015410:	d103      	bne.n	801541a <xQueueGenericSendFromISR+0x42>
 8015412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015416:	2b00      	cmp	r3, #0
 8015418:	d101      	bne.n	801541e <xQueueGenericSendFromISR+0x46>
 801541a:	2301      	movs	r3, #1
 801541c:	e000      	b.n	8015420 <xQueueGenericSendFromISR+0x48>
 801541e:	2300      	movs	r3, #0
 8015420:	2b00      	cmp	r3, #0
 8015422:	d10d      	bne.n	8015440 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8015424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015428:	b672      	cpsid	i
 801542a:	f383 8811 	msr	BASEPRI, r3
 801542e:	f3bf 8f6f 	isb	sy
 8015432:	f3bf 8f4f 	dsb	sy
 8015436:	b662      	cpsie	i
 8015438:	623b      	str	r3, [r7, #32]
}
 801543a:	bf00      	nop
 801543c:	bf00      	nop
 801543e:	e7fd      	b.n	801543c <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015440:	683b      	ldr	r3, [r7, #0]
 8015442:	2b02      	cmp	r3, #2
 8015444:	d103      	bne.n	801544e <xQueueGenericSendFromISR+0x76>
 8015446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801544a:	2b01      	cmp	r3, #1
 801544c:	d101      	bne.n	8015452 <xQueueGenericSendFromISR+0x7a>
 801544e:	2301      	movs	r3, #1
 8015450:	e000      	b.n	8015454 <xQueueGenericSendFromISR+0x7c>
 8015452:	2300      	movs	r3, #0
 8015454:	2b00      	cmp	r3, #0
 8015456:	d10d      	bne.n	8015474 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8015458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801545c:	b672      	cpsid	i
 801545e:	f383 8811 	msr	BASEPRI, r3
 8015462:	f3bf 8f6f 	isb	sy
 8015466:	f3bf 8f4f 	dsb	sy
 801546a:	b662      	cpsie	i
 801546c:	61fb      	str	r3, [r7, #28]
}
 801546e:	bf00      	nop
 8015470:	bf00      	nop
 8015472:	e7fd      	b.n	8015470 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015474:	f001 fc6a 	bl	8016d4c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8015478:	f3ef 8211 	mrs	r2, BASEPRI
 801547c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015480:	b672      	cpsid	i
 8015482:	f383 8811 	msr	BASEPRI, r3
 8015486:	f3bf 8f6f 	isb	sy
 801548a:	f3bf 8f4f 	dsb	sy
 801548e:	b662      	cpsie	i
 8015490:	61ba      	str	r2, [r7, #24]
 8015492:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8015494:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015496:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801549a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801549c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801549e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80154a0:	429a      	cmp	r2, r3
 80154a2:	d302      	bcc.n	80154aa <xQueueGenericSendFromISR+0xd2>
 80154a4:	683b      	ldr	r3, [r7, #0]
 80154a6:	2b02      	cmp	r3, #2
 80154a8:	d12c      	bne.n	8015504 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80154aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80154ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80154b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80154b4:	683a      	ldr	r2, [r7, #0]
 80154b6:	68b9      	ldr	r1, [r7, #8]
 80154b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80154ba:	f000 f9e3 	bl	8015884 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80154be:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80154c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80154c6:	d112      	bne.n	80154ee <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80154c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80154ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d016      	beq.n	80154fe <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80154d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80154d2:	3324      	adds	r3, #36	@ 0x24
 80154d4:	4618      	mov	r0, r3
 80154d6:	f000 ff65 	bl	80163a4 <xTaskRemoveFromEventList>
 80154da:	4603      	mov	r3, r0
 80154dc:	2b00      	cmp	r3, #0
 80154de:	d00e      	beq.n	80154fe <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	d00b      	beq.n	80154fe <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80154e6:	687b      	ldr	r3, [r7, #4]
 80154e8:	2201      	movs	r2, #1
 80154ea:	601a      	str	r2, [r3, #0]
 80154ec:	e007      	b.n	80154fe <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80154ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80154f2:	3301      	adds	r3, #1
 80154f4:	b2db      	uxtb	r3, r3
 80154f6:	b25a      	sxtb	r2, r3
 80154f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80154fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80154fe:	2301      	movs	r3, #1
 8015500:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8015502:	e001      	b.n	8015508 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8015504:	2300      	movs	r3, #0
 8015506:	637b      	str	r3, [r7, #52]	@ 0x34
 8015508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801550a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801550c:	693b      	ldr	r3, [r7, #16]
 801550e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8015512:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015516:	4618      	mov	r0, r3
 8015518:	3738      	adds	r7, #56	@ 0x38
 801551a:	46bd      	mov	sp, r7
 801551c:	bd80      	pop	{r7, pc}
	...

08015520 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8015520:	b580      	push	{r7, lr}
 8015522:	b08c      	sub	sp, #48	@ 0x30
 8015524:	af00      	add	r7, sp, #0
 8015526:	60f8      	str	r0, [r7, #12]
 8015528:	60b9      	str	r1, [r7, #8]
 801552a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801552c:	2300      	movs	r3, #0
 801552e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015530:	68fb      	ldr	r3, [r7, #12]
 8015532:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015536:	2b00      	cmp	r3, #0
 8015538:	d10d      	bne.n	8015556 <xQueueReceive+0x36>
	__asm volatile
 801553a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801553e:	b672      	cpsid	i
 8015540:	f383 8811 	msr	BASEPRI, r3
 8015544:	f3bf 8f6f 	isb	sy
 8015548:	f3bf 8f4f 	dsb	sy
 801554c:	b662      	cpsie	i
 801554e:	623b      	str	r3, [r7, #32]
}
 8015550:	bf00      	nop
 8015552:	bf00      	nop
 8015554:	e7fd      	b.n	8015552 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015556:	68bb      	ldr	r3, [r7, #8]
 8015558:	2b00      	cmp	r3, #0
 801555a:	d103      	bne.n	8015564 <xQueueReceive+0x44>
 801555c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801555e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015560:	2b00      	cmp	r3, #0
 8015562:	d101      	bne.n	8015568 <xQueueReceive+0x48>
 8015564:	2301      	movs	r3, #1
 8015566:	e000      	b.n	801556a <xQueueReceive+0x4a>
 8015568:	2300      	movs	r3, #0
 801556a:	2b00      	cmp	r3, #0
 801556c:	d10d      	bne.n	801558a <xQueueReceive+0x6a>
	__asm volatile
 801556e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015572:	b672      	cpsid	i
 8015574:	f383 8811 	msr	BASEPRI, r3
 8015578:	f3bf 8f6f 	isb	sy
 801557c:	f3bf 8f4f 	dsb	sy
 8015580:	b662      	cpsie	i
 8015582:	61fb      	str	r3, [r7, #28]
}
 8015584:	bf00      	nop
 8015586:	bf00      	nop
 8015588:	e7fd      	b.n	8015586 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801558a:	f001 f8d5 	bl	8016738 <xTaskGetSchedulerState>
 801558e:	4603      	mov	r3, r0
 8015590:	2b00      	cmp	r3, #0
 8015592:	d102      	bne.n	801559a <xQueueReceive+0x7a>
 8015594:	687b      	ldr	r3, [r7, #4]
 8015596:	2b00      	cmp	r3, #0
 8015598:	d101      	bne.n	801559e <xQueueReceive+0x7e>
 801559a:	2301      	movs	r3, #1
 801559c:	e000      	b.n	80155a0 <xQueueReceive+0x80>
 801559e:	2300      	movs	r3, #0
 80155a0:	2b00      	cmp	r3, #0
 80155a2:	d10d      	bne.n	80155c0 <xQueueReceive+0xa0>
	__asm volatile
 80155a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155a8:	b672      	cpsid	i
 80155aa:	f383 8811 	msr	BASEPRI, r3
 80155ae:	f3bf 8f6f 	isb	sy
 80155b2:	f3bf 8f4f 	dsb	sy
 80155b6:	b662      	cpsie	i
 80155b8:	61bb      	str	r3, [r7, #24]
}
 80155ba:	bf00      	nop
 80155bc:	bf00      	nop
 80155be:	e7fd      	b.n	80155bc <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80155c0:	f001 fadc 	bl	8016b7c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80155c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80155c8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80155ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155cc:	2b00      	cmp	r3, #0
 80155ce:	d01f      	beq.n	8015610 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80155d0:	68b9      	ldr	r1, [r7, #8]
 80155d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80155d4:	f000 f9c0 	bl	8015958 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80155d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155da:	1e5a      	subs	r2, r3, #1
 80155dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155de:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80155e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155e2:	691b      	ldr	r3, [r3, #16]
 80155e4:	2b00      	cmp	r3, #0
 80155e6:	d00f      	beq.n	8015608 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80155e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155ea:	3310      	adds	r3, #16
 80155ec:	4618      	mov	r0, r3
 80155ee:	f000 fed9 	bl	80163a4 <xTaskRemoveFromEventList>
 80155f2:	4603      	mov	r3, r0
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	d007      	beq.n	8015608 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80155f8:	4b3c      	ldr	r3, [pc, #240]	@ (80156ec <xQueueReceive+0x1cc>)
 80155fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80155fe:	601a      	str	r2, [r3, #0]
 8015600:	f3bf 8f4f 	dsb	sy
 8015604:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015608:	f001 faee 	bl	8016be8 <vPortExitCritical>
				return pdPASS;
 801560c:	2301      	movs	r3, #1
 801560e:	e069      	b.n	80156e4 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015610:	687b      	ldr	r3, [r7, #4]
 8015612:	2b00      	cmp	r3, #0
 8015614:	d103      	bne.n	801561e <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015616:	f001 fae7 	bl	8016be8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801561a:	2300      	movs	r3, #0
 801561c:	e062      	b.n	80156e4 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 801561e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015620:	2b00      	cmp	r3, #0
 8015622:	d106      	bne.n	8015632 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015624:	f107 0310 	add.w	r3, r7, #16
 8015628:	4618      	mov	r0, r3
 801562a:	f000 ff21 	bl	8016470 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801562e:	2301      	movs	r3, #1
 8015630:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015632:	f001 fad9 	bl	8016be8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015636:	f000 fc7d 	bl	8015f34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801563a:	f001 fa9f 	bl	8016b7c <vPortEnterCritical>
 801563e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015640:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015644:	b25b      	sxtb	r3, r3
 8015646:	f1b3 3fff 	cmp.w	r3, #4294967295
 801564a:	d103      	bne.n	8015654 <xQueueReceive+0x134>
 801564c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801564e:	2200      	movs	r2, #0
 8015650:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015656:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801565a:	b25b      	sxtb	r3, r3
 801565c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015660:	d103      	bne.n	801566a <xQueueReceive+0x14a>
 8015662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015664:	2200      	movs	r2, #0
 8015666:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801566a:	f001 fabd 	bl	8016be8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801566e:	1d3a      	adds	r2, r7, #4
 8015670:	f107 0310 	add.w	r3, r7, #16
 8015674:	4611      	mov	r1, r2
 8015676:	4618      	mov	r0, r3
 8015678:	f000 ff10 	bl	801649c <xTaskCheckForTimeOut>
 801567c:	4603      	mov	r3, r0
 801567e:	2b00      	cmp	r3, #0
 8015680:	d123      	bne.n	80156ca <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015682:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015684:	f000 f9e0 	bl	8015a48 <prvIsQueueEmpty>
 8015688:	4603      	mov	r3, r0
 801568a:	2b00      	cmp	r3, #0
 801568c:	d017      	beq.n	80156be <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801568e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015690:	3324      	adds	r3, #36	@ 0x24
 8015692:	687a      	ldr	r2, [r7, #4]
 8015694:	4611      	mov	r1, r2
 8015696:	4618      	mov	r0, r3
 8015698:	f000 fe5c 	bl	8016354 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801569c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801569e:	f000 f981 	bl	80159a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80156a2:	f000 fc55 	bl	8015f50 <xTaskResumeAll>
 80156a6:	4603      	mov	r3, r0
 80156a8:	2b00      	cmp	r3, #0
 80156aa:	d189      	bne.n	80155c0 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 80156ac:	4b0f      	ldr	r3, [pc, #60]	@ (80156ec <xQueueReceive+0x1cc>)
 80156ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80156b2:	601a      	str	r2, [r3, #0]
 80156b4:	f3bf 8f4f 	dsb	sy
 80156b8:	f3bf 8f6f 	isb	sy
 80156bc:	e780      	b.n	80155c0 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80156be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80156c0:	f000 f970 	bl	80159a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80156c4:	f000 fc44 	bl	8015f50 <xTaskResumeAll>
 80156c8:	e77a      	b.n	80155c0 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80156ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80156cc:	f000 f96a 	bl	80159a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80156d0:	f000 fc3e 	bl	8015f50 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80156d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80156d6:	f000 f9b7 	bl	8015a48 <prvIsQueueEmpty>
 80156da:	4603      	mov	r3, r0
 80156dc:	2b00      	cmp	r3, #0
 80156de:	f43f af6f 	beq.w	80155c0 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80156e2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80156e4:	4618      	mov	r0, r3
 80156e6:	3730      	adds	r7, #48	@ 0x30
 80156e8:	46bd      	mov	sp, r7
 80156ea:	bd80      	pop	{r7, pc}
 80156ec:	e000ed04 	.word	0xe000ed04

080156f0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80156f0:	b580      	push	{r7, lr}
 80156f2:	b08e      	sub	sp, #56	@ 0x38
 80156f4:	af00      	add	r7, sp, #0
 80156f6:	60f8      	str	r0, [r7, #12]
 80156f8:	60b9      	str	r1, [r7, #8]
 80156fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80156fc:	68fb      	ldr	r3, [r7, #12]
 80156fe:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015702:	2b00      	cmp	r3, #0
 8015704:	d10d      	bne.n	8015722 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8015706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801570a:	b672      	cpsid	i
 801570c:	f383 8811 	msr	BASEPRI, r3
 8015710:	f3bf 8f6f 	isb	sy
 8015714:	f3bf 8f4f 	dsb	sy
 8015718:	b662      	cpsie	i
 801571a:	623b      	str	r3, [r7, #32]
}
 801571c:	bf00      	nop
 801571e:	bf00      	nop
 8015720:	e7fd      	b.n	801571e <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015722:	68bb      	ldr	r3, [r7, #8]
 8015724:	2b00      	cmp	r3, #0
 8015726:	d103      	bne.n	8015730 <xQueueReceiveFromISR+0x40>
 8015728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801572a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801572c:	2b00      	cmp	r3, #0
 801572e:	d101      	bne.n	8015734 <xQueueReceiveFromISR+0x44>
 8015730:	2301      	movs	r3, #1
 8015732:	e000      	b.n	8015736 <xQueueReceiveFromISR+0x46>
 8015734:	2300      	movs	r3, #0
 8015736:	2b00      	cmp	r3, #0
 8015738:	d10d      	bne.n	8015756 <xQueueReceiveFromISR+0x66>
	__asm volatile
 801573a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801573e:	b672      	cpsid	i
 8015740:	f383 8811 	msr	BASEPRI, r3
 8015744:	f3bf 8f6f 	isb	sy
 8015748:	f3bf 8f4f 	dsb	sy
 801574c:	b662      	cpsie	i
 801574e:	61fb      	str	r3, [r7, #28]
}
 8015750:	bf00      	nop
 8015752:	bf00      	nop
 8015754:	e7fd      	b.n	8015752 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015756:	f001 faf9 	bl	8016d4c <vPortValidateInterruptPriority>
	__asm volatile
 801575a:	f3ef 8211 	mrs	r2, BASEPRI
 801575e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015762:	b672      	cpsid	i
 8015764:	f383 8811 	msr	BASEPRI, r3
 8015768:	f3bf 8f6f 	isb	sy
 801576c:	f3bf 8f4f 	dsb	sy
 8015770:	b662      	cpsie	i
 8015772:	61ba      	str	r2, [r7, #24]
 8015774:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8015776:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015778:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801577a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801577c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801577e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015782:	2b00      	cmp	r3, #0
 8015784:	d02f      	beq.n	80157e6 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8015786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015788:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801578c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015790:	68b9      	ldr	r1, [r7, #8]
 8015792:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015794:	f000 f8e0 	bl	8015958 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801579a:	1e5a      	subs	r2, r3, #1
 801579c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801579e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80157a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80157a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80157a8:	d112      	bne.n	80157d0 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80157aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157ac:	691b      	ldr	r3, [r3, #16]
 80157ae:	2b00      	cmp	r3, #0
 80157b0:	d016      	beq.n	80157e0 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80157b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157b4:	3310      	adds	r3, #16
 80157b6:	4618      	mov	r0, r3
 80157b8:	f000 fdf4 	bl	80163a4 <xTaskRemoveFromEventList>
 80157bc:	4603      	mov	r3, r0
 80157be:	2b00      	cmp	r3, #0
 80157c0:	d00e      	beq.n	80157e0 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80157c2:	687b      	ldr	r3, [r7, #4]
 80157c4:	2b00      	cmp	r3, #0
 80157c6:	d00b      	beq.n	80157e0 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	2201      	movs	r2, #1
 80157cc:	601a      	str	r2, [r3, #0]
 80157ce:	e007      	b.n	80157e0 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80157d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80157d4:	3301      	adds	r3, #1
 80157d6:	b2db      	uxtb	r3, r3
 80157d8:	b25a      	sxtb	r2, r3
 80157da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80157e0:	2301      	movs	r3, #1
 80157e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80157e4:	e001      	b.n	80157ea <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 80157e6:	2300      	movs	r3, #0
 80157e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80157ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157ec:	613b      	str	r3, [r7, #16]
	__asm volatile
 80157ee:	693b      	ldr	r3, [r7, #16]
 80157f0:	f383 8811 	msr	BASEPRI, r3
}
 80157f4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80157f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80157f8:	4618      	mov	r0, r3
 80157fa:	3738      	adds	r7, #56	@ 0x38
 80157fc:	46bd      	mov	sp, r7
 80157fe:	bd80      	pop	{r7, pc}

08015800 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8015800:	b580      	push	{r7, lr}
 8015802:	b084      	sub	sp, #16
 8015804:	af00      	add	r7, sp, #0
 8015806:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8015808:	687b      	ldr	r3, [r7, #4]
 801580a:	2b00      	cmp	r3, #0
 801580c:	d10d      	bne.n	801582a <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 801580e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015812:	b672      	cpsid	i
 8015814:	f383 8811 	msr	BASEPRI, r3
 8015818:	f3bf 8f6f 	isb	sy
 801581c:	f3bf 8f4f 	dsb	sy
 8015820:	b662      	cpsie	i
 8015822:	60bb      	str	r3, [r7, #8]
}
 8015824:	bf00      	nop
 8015826:	bf00      	nop
 8015828:	e7fd      	b.n	8015826 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 801582a:	f001 f9a7 	bl	8016b7c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 801582e:	687b      	ldr	r3, [r7, #4]
 8015830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015832:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8015834:	f001 f9d8 	bl	8016be8 <vPortExitCritical>

	return uxReturn;
 8015838:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 801583a:	4618      	mov	r0, r3
 801583c:	3710      	adds	r7, #16
 801583e:	46bd      	mov	sp, r7
 8015840:	bd80      	pop	{r7, pc}

08015842 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8015842:	b480      	push	{r7}
 8015844:	b087      	sub	sp, #28
 8015846:	af00      	add	r7, sp, #0
 8015848:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 801584a:	687b      	ldr	r3, [r7, #4]
 801584c:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 801584e:	697b      	ldr	r3, [r7, #20]
 8015850:	2b00      	cmp	r3, #0
 8015852:	d10d      	bne.n	8015870 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8015854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015858:	b672      	cpsid	i
 801585a:	f383 8811 	msr	BASEPRI, r3
 801585e:	f3bf 8f6f 	isb	sy
 8015862:	f3bf 8f4f 	dsb	sy
 8015866:	b662      	cpsie	i
 8015868:	60fb      	str	r3, [r7, #12]
}
 801586a:	bf00      	nop
 801586c:	bf00      	nop
 801586e:	e7fd      	b.n	801586c <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 8015870:	697b      	ldr	r3, [r7, #20]
 8015872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015874:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8015876:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015878:	4618      	mov	r0, r3
 801587a:	371c      	adds	r7, #28
 801587c:	46bd      	mov	sp, r7
 801587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015882:	4770      	bx	lr

08015884 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8015884:	b580      	push	{r7, lr}
 8015886:	b086      	sub	sp, #24
 8015888:	af00      	add	r7, sp, #0
 801588a:	60f8      	str	r0, [r7, #12]
 801588c:	60b9      	str	r1, [r7, #8]
 801588e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015890:	2300      	movs	r3, #0
 8015892:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015894:	68fb      	ldr	r3, [r7, #12]
 8015896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015898:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801589a:	68fb      	ldr	r3, [r7, #12]
 801589c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801589e:	2b00      	cmp	r3, #0
 80158a0:	d10d      	bne.n	80158be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80158a2:	68fb      	ldr	r3, [r7, #12]
 80158a4:	681b      	ldr	r3, [r3, #0]
 80158a6:	2b00      	cmp	r3, #0
 80158a8:	d14d      	bne.n	8015946 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80158aa:	68fb      	ldr	r3, [r7, #12]
 80158ac:	689b      	ldr	r3, [r3, #8]
 80158ae:	4618      	mov	r0, r3
 80158b0:	f000 ff60 	bl	8016774 <xTaskPriorityDisinherit>
 80158b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80158b6:	68fb      	ldr	r3, [r7, #12]
 80158b8:	2200      	movs	r2, #0
 80158ba:	609a      	str	r2, [r3, #8]
 80158bc:	e043      	b.n	8015946 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80158be:	687b      	ldr	r3, [r7, #4]
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	d119      	bne.n	80158f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80158c4:	68fb      	ldr	r3, [r7, #12]
 80158c6:	6858      	ldr	r0, [r3, #4]
 80158c8:	68fb      	ldr	r3, [r7, #12]
 80158ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80158cc:	461a      	mov	r2, r3
 80158ce:	68b9      	ldr	r1, [r7, #8]
 80158d0:	f002 f81f 	bl	8017912 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80158d4:	68fb      	ldr	r3, [r7, #12]
 80158d6:	685a      	ldr	r2, [r3, #4]
 80158d8:	68fb      	ldr	r3, [r7, #12]
 80158da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80158dc:	441a      	add	r2, r3
 80158de:	68fb      	ldr	r3, [r7, #12]
 80158e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80158e2:	68fb      	ldr	r3, [r7, #12]
 80158e4:	685a      	ldr	r2, [r3, #4]
 80158e6:	68fb      	ldr	r3, [r7, #12]
 80158e8:	689b      	ldr	r3, [r3, #8]
 80158ea:	429a      	cmp	r2, r3
 80158ec:	d32b      	bcc.n	8015946 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80158ee:	68fb      	ldr	r3, [r7, #12]
 80158f0:	681a      	ldr	r2, [r3, #0]
 80158f2:	68fb      	ldr	r3, [r7, #12]
 80158f4:	605a      	str	r2, [r3, #4]
 80158f6:	e026      	b.n	8015946 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80158f8:	68fb      	ldr	r3, [r7, #12]
 80158fa:	68d8      	ldr	r0, [r3, #12]
 80158fc:	68fb      	ldr	r3, [r7, #12]
 80158fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015900:	461a      	mov	r2, r3
 8015902:	68b9      	ldr	r1, [r7, #8]
 8015904:	f002 f805 	bl	8017912 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8015908:	68fb      	ldr	r3, [r7, #12]
 801590a:	68da      	ldr	r2, [r3, #12]
 801590c:	68fb      	ldr	r3, [r7, #12]
 801590e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015910:	425b      	negs	r3, r3
 8015912:	441a      	add	r2, r3
 8015914:	68fb      	ldr	r3, [r7, #12]
 8015916:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015918:	68fb      	ldr	r3, [r7, #12]
 801591a:	68da      	ldr	r2, [r3, #12]
 801591c:	68fb      	ldr	r3, [r7, #12]
 801591e:	681b      	ldr	r3, [r3, #0]
 8015920:	429a      	cmp	r2, r3
 8015922:	d207      	bcs.n	8015934 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8015924:	68fb      	ldr	r3, [r7, #12]
 8015926:	689a      	ldr	r2, [r3, #8]
 8015928:	68fb      	ldr	r3, [r7, #12]
 801592a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801592c:	425b      	negs	r3, r3
 801592e:	441a      	add	r2, r3
 8015930:	68fb      	ldr	r3, [r7, #12]
 8015932:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8015934:	687b      	ldr	r3, [r7, #4]
 8015936:	2b02      	cmp	r3, #2
 8015938:	d105      	bne.n	8015946 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801593a:	693b      	ldr	r3, [r7, #16]
 801593c:	2b00      	cmp	r3, #0
 801593e:	d002      	beq.n	8015946 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8015940:	693b      	ldr	r3, [r7, #16]
 8015942:	3b01      	subs	r3, #1
 8015944:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015946:	693b      	ldr	r3, [r7, #16]
 8015948:	1c5a      	adds	r2, r3, #1
 801594a:	68fb      	ldr	r3, [r7, #12]
 801594c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801594e:	697b      	ldr	r3, [r7, #20]
}
 8015950:	4618      	mov	r0, r3
 8015952:	3718      	adds	r7, #24
 8015954:	46bd      	mov	sp, r7
 8015956:	bd80      	pop	{r7, pc}

08015958 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8015958:	b580      	push	{r7, lr}
 801595a:	b082      	sub	sp, #8
 801595c:	af00      	add	r7, sp, #0
 801595e:	6078      	str	r0, [r7, #4]
 8015960:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8015962:	687b      	ldr	r3, [r7, #4]
 8015964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015966:	2b00      	cmp	r3, #0
 8015968:	d018      	beq.n	801599c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801596a:	687b      	ldr	r3, [r7, #4]
 801596c:	68da      	ldr	r2, [r3, #12]
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015972:	441a      	add	r2, r3
 8015974:	687b      	ldr	r3, [r7, #4]
 8015976:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	68da      	ldr	r2, [r3, #12]
 801597c:	687b      	ldr	r3, [r7, #4]
 801597e:	689b      	ldr	r3, [r3, #8]
 8015980:	429a      	cmp	r2, r3
 8015982:	d303      	bcc.n	801598c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	681a      	ldr	r2, [r3, #0]
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801598c:	687b      	ldr	r3, [r7, #4]
 801598e:	68d9      	ldr	r1, [r3, #12]
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015994:	461a      	mov	r2, r3
 8015996:	6838      	ldr	r0, [r7, #0]
 8015998:	f001 ffbb 	bl	8017912 <memcpy>
	}
}
 801599c:	bf00      	nop
 801599e:	3708      	adds	r7, #8
 80159a0:	46bd      	mov	sp, r7
 80159a2:	bd80      	pop	{r7, pc}

080159a4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80159a4:	b580      	push	{r7, lr}
 80159a6:	b084      	sub	sp, #16
 80159a8:	af00      	add	r7, sp, #0
 80159aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80159ac:	f001 f8e6 	bl	8016b7c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80159b0:	687b      	ldr	r3, [r7, #4]
 80159b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80159b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80159b8:	e011      	b.n	80159de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80159ba:	687b      	ldr	r3, [r7, #4]
 80159bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80159be:	2b00      	cmp	r3, #0
 80159c0:	d012      	beq.n	80159e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80159c2:	687b      	ldr	r3, [r7, #4]
 80159c4:	3324      	adds	r3, #36	@ 0x24
 80159c6:	4618      	mov	r0, r3
 80159c8:	f000 fcec 	bl	80163a4 <xTaskRemoveFromEventList>
 80159cc:	4603      	mov	r3, r0
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	d001      	beq.n	80159d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80159d2:	f000 fdcb 	bl	801656c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80159d6:	7bfb      	ldrb	r3, [r7, #15]
 80159d8:	3b01      	subs	r3, #1
 80159da:	b2db      	uxtb	r3, r3
 80159dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80159de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80159e2:	2b00      	cmp	r3, #0
 80159e4:	dce9      	bgt.n	80159ba <prvUnlockQueue+0x16>
 80159e6:	e000      	b.n	80159ea <prvUnlockQueue+0x46>
					break;
 80159e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80159ea:	687b      	ldr	r3, [r7, #4]
 80159ec:	22ff      	movs	r2, #255	@ 0xff
 80159ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80159f2:	f001 f8f9 	bl	8016be8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80159f6:	f001 f8c1 	bl	8016b7c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80159fa:	687b      	ldr	r3, [r7, #4]
 80159fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015a00:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015a02:	e011      	b.n	8015a28 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015a04:	687b      	ldr	r3, [r7, #4]
 8015a06:	691b      	ldr	r3, [r3, #16]
 8015a08:	2b00      	cmp	r3, #0
 8015a0a:	d012      	beq.n	8015a32 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015a0c:	687b      	ldr	r3, [r7, #4]
 8015a0e:	3310      	adds	r3, #16
 8015a10:	4618      	mov	r0, r3
 8015a12:	f000 fcc7 	bl	80163a4 <xTaskRemoveFromEventList>
 8015a16:	4603      	mov	r3, r0
 8015a18:	2b00      	cmp	r3, #0
 8015a1a:	d001      	beq.n	8015a20 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015a1c:	f000 fda6 	bl	801656c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8015a20:	7bbb      	ldrb	r3, [r7, #14]
 8015a22:	3b01      	subs	r3, #1
 8015a24:	b2db      	uxtb	r3, r3
 8015a26:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015a28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015a2c:	2b00      	cmp	r3, #0
 8015a2e:	dce9      	bgt.n	8015a04 <prvUnlockQueue+0x60>
 8015a30:	e000      	b.n	8015a34 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8015a32:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8015a34:	687b      	ldr	r3, [r7, #4]
 8015a36:	22ff      	movs	r2, #255	@ 0xff
 8015a38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8015a3c:	f001 f8d4 	bl	8016be8 <vPortExitCritical>
}
 8015a40:	bf00      	nop
 8015a42:	3710      	adds	r7, #16
 8015a44:	46bd      	mov	sp, r7
 8015a46:	bd80      	pop	{r7, pc}

08015a48 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8015a48:	b580      	push	{r7, lr}
 8015a4a:	b084      	sub	sp, #16
 8015a4c:	af00      	add	r7, sp, #0
 8015a4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015a50:	f001 f894 	bl	8016b7c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015a58:	2b00      	cmp	r3, #0
 8015a5a:	d102      	bne.n	8015a62 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8015a5c:	2301      	movs	r3, #1
 8015a5e:	60fb      	str	r3, [r7, #12]
 8015a60:	e001      	b.n	8015a66 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8015a62:	2300      	movs	r3, #0
 8015a64:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015a66:	f001 f8bf 	bl	8016be8 <vPortExitCritical>

	return xReturn;
 8015a6a:	68fb      	ldr	r3, [r7, #12]
}
 8015a6c:	4618      	mov	r0, r3
 8015a6e:	3710      	adds	r7, #16
 8015a70:	46bd      	mov	sp, r7
 8015a72:	bd80      	pop	{r7, pc}

08015a74 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8015a74:	b580      	push	{r7, lr}
 8015a76:	b084      	sub	sp, #16
 8015a78:	af00      	add	r7, sp, #0
 8015a7a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015a7c:	f001 f87e 	bl	8016b7c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015a80:	687b      	ldr	r3, [r7, #4]
 8015a82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015a84:	687b      	ldr	r3, [r7, #4]
 8015a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015a88:	429a      	cmp	r2, r3
 8015a8a:	d102      	bne.n	8015a92 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015a8c:	2301      	movs	r3, #1
 8015a8e:	60fb      	str	r3, [r7, #12]
 8015a90:	e001      	b.n	8015a96 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015a92:	2300      	movs	r3, #0
 8015a94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015a96:	f001 f8a7 	bl	8016be8 <vPortExitCritical>

	return xReturn;
 8015a9a:	68fb      	ldr	r3, [r7, #12]
}
 8015a9c:	4618      	mov	r0, r3
 8015a9e:	3710      	adds	r7, #16
 8015aa0:	46bd      	mov	sp, r7
 8015aa2:	bd80      	pop	{r7, pc}

08015aa4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015aa4:	b580      	push	{r7, lr}
 8015aa6:	b08e      	sub	sp, #56	@ 0x38
 8015aa8:	af04      	add	r7, sp, #16
 8015aaa:	60f8      	str	r0, [r7, #12]
 8015aac:	60b9      	str	r1, [r7, #8]
 8015aae:	607a      	str	r2, [r7, #4]
 8015ab0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015ab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015ab4:	2b00      	cmp	r3, #0
 8015ab6:	d10d      	bne.n	8015ad4 <xTaskCreateStatic+0x30>
	__asm volatile
 8015ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015abc:	b672      	cpsid	i
 8015abe:	f383 8811 	msr	BASEPRI, r3
 8015ac2:	f3bf 8f6f 	isb	sy
 8015ac6:	f3bf 8f4f 	dsb	sy
 8015aca:	b662      	cpsie	i
 8015acc:	623b      	str	r3, [r7, #32]
}
 8015ace:	bf00      	nop
 8015ad0:	bf00      	nop
 8015ad2:	e7fd      	b.n	8015ad0 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8015ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ad6:	2b00      	cmp	r3, #0
 8015ad8:	d10d      	bne.n	8015af6 <xTaskCreateStatic+0x52>
	__asm volatile
 8015ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ade:	b672      	cpsid	i
 8015ae0:	f383 8811 	msr	BASEPRI, r3
 8015ae4:	f3bf 8f6f 	isb	sy
 8015ae8:	f3bf 8f4f 	dsb	sy
 8015aec:	b662      	cpsie	i
 8015aee:	61fb      	str	r3, [r7, #28]
}
 8015af0:	bf00      	nop
 8015af2:	bf00      	nop
 8015af4:	e7fd      	b.n	8015af2 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8015af6:	2358      	movs	r3, #88	@ 0x58
 8015af8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8015afa:	693b      	ldr	r3, [r7, #16]
 8015afc:	2b58      	cmp	r3, #88	@ 0x58
 8015afe:	d00d      	beq.n	8015b1c <xTaskCreateStatic+0x78>
	__asm volatile
 8015b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b04:	b672      	cpsid	i
 8015b06:	f383 8811 	msr	BASEPRI, r3
 8015b0a:	f3bf 8f6f 	isb	sy
 8015b0e:	f3bf 8f4f 	dsb	sy
 8015b12:	b662      	cpsie	i
 8015b14:	61bb      	str	r3, [r7, #24]
}
 8015b16:	bf00      	nop
 8015b18:	bf00      	nop
 8015b1a:	e7fd      	b.n	8015b18 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8015b1c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8015b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b20:	2b00      	cmp	r3, #0
 8015b22:	d01e      	beq.n	8015b62 <xTaskCreateStatic+0xbe>
 8015b24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015b26:	2b00      	cmp	r3, #0
 8015b28:	d01b      	beq.n	8015b62 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b2c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8015b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015b32:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8015b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b36:	2202      	movs	r2, #2
 8015b38:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8015b3c:	2300      	movs	r3, #0
 8015b3e:	9303      	str	r3, [sp, #12]
 8015b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b42:	9302      	str	r3, [sp, #8]
 8015b44:	f107 0314 	add.w	r3, r7, #20
 8015b48:	9301      	str	r3, [sp, #4]
 8015b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b4c:	9300      	str	r3, [sp, #0]
 8015b4e:	683b      	ldr	r3, [r7, #0]
 8015b50:	687a      	ldr	r2, [r7, #4]
 8015b52:	68b9      	ldr	r1, [r7, #8]
 8015b54:	68f8      	ldr	r0, [r7, #12]
 8015b56:	f000 f850 	bl	8015bfa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015b5a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015b5c:	f000 f8e2 	bl	8015d24 <prvAddNewTaskToReadyList>
 8015b60:	e001      	b.n	8015b66 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8015b62:	2300      	movs	r3, #0
 8015b64:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8015b66:	697b      	ldr	r3, [r7, #20]
	}
 8015b68:	4618      	mov	r0, r3
 8015b6a:	3728      	adds	r7, #40	@ 0x28
 8015b6c:	46bd      	mov	sp, r7
 8015b6e:	bd80      	pop	{r7, pc}

08015b70 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8015b70:	b580      	push	{r7, lr}
 8015b72:	b08c      	sub	sp, #48	@ 0x30
 8015b74:	af04      	add	r7, sp, #16
 8015b76:	60f8      	str	r0, [r7, #12]
 8015b78:	60b9      	str	r1, [r7, #8]
 8015b7a:	603b      	str	r3, [r7, #0]
 8015b7c:	4613      	mov	r3, r2
 8015b7e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8015b80:	88fb      	ldrh	r3, [r7, #6]
 8015b82:	009b      	lsls	r3, r3, #2
 8015b84:	4618      	mov	r0, r3
 8015b86:	f001 f927 	bl	8016dd8 <pvPortMalloc>
 8015b8a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015b8c:	697b      	ldr	r3, [r7, #20]
 8015b8e:	2b00      	cmp	r3, #0
 8015b90:	d00e      	beq.n	8015bb0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8015b92:	2058      	movs	r0, #88	@ 0x58
 8015b94:	f001 f920 	bl	8016dd8 <pvPortMalloc>
 8015b98:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8015b9a:	69fb      	ldr	r3, [r7, #28]
 8015b9c:	2b00      	cmp	r3, #0
 8015b9e:	d003      	beq.n	8015ba8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8015ba0:	69fb      	ldr	r3, [r7, #28]
 8015ba2:	697a      	ldr	r2, [r7, #20]
 8015ba4:	631a      	str	r2, [r3, #48]	@ 0x30
 8015ba6:	e005      	b.n	8015bb4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8015ba8:	6978      	ldr	r0, [r7, #20]
 8015baa:	f001 f9e7 	bl	8016f7c <vPortFree>
 8015bae:	e001      	b.n	8015bb4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8015bb0:	2300      	movs	r3, #0
 8015bb2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8015bb4:	69fb      	ldr	r3, [r7, #28]
 8015bb6:	2b00      	cmp	r3, #0
 8015bb8:	d017      	beq.n	8015bea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8015bba:	69fb      	ldr	r3, [r7, #28]
 8015bbc:	2200      	movs	r2, #0
 8015bbe:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8015bc2:	88fa      	ldrh	r2, [r7, #6]
 8015bc4:	2300      	movs	r3, #0
 8015bc6:	9303      	str	r3, [sp, #12]
 8015bc8:	69fb      	ldr	r3, [r7, #28]
 8015bca:	9302      	str	r3, [sp, #8]
 8015bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015bce:	9301      	str	r3, [sp, #4]
 8015bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015bd2:	9300      	str	r3, [sp, #0]
 8015bd4:	683b      	ldr	r3, [r7, #0]
 8015bd6:	68b9      	ldr	r1, [r7, #8]
 8015bd8:	68f8      	ldr	r0, [r7, #12]
 8015bda:	f000 f80e 	bl	8015bfa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015bde:	69f8      	ldr	r0, [r7, #28]
 8015be0:	f000 f8a0 	bl	8015d24 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8015be4:	2301      	movs	r3, #1
 8015be6:	61bb      	str	r3, [r7, #24]
 8015be8:	e002      	b.n	8015bf0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8015bea:	f04f 33ff 	mov.w	r3, #4294967295
 8015bee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8015bf0:	69bb      	ldr	r3, [r7, #24]
	}
 8015bf2:	4618      	mov	r0, r3
 8015bf4:	3720      	adds	r7, #32
 8015bf6:	46bd      	mov	sp, r7
 8015bf8:	bd80      	pop	{r7, pc}

08015bfa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8015bfa:	b580      	push	{r7, lr}
 8015bfc:	b088      	sub	sp, #32
 8015bfe:	af00      	add	r7, sp, #0
 8015c00:	60f8      	str	r0, [r7, #12]
 8015c02:	60b9      	str	r1, [r7, #8]
 8015c04:	607a      	str	r2, [r7, #4]
 8015c06:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8015c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c0a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8015c0c:	687b      	ldr	r3, [r7, #4]
 8015c0e:	009b      	lsls	r3, r3, #2
 8015c10:	461a      	mov	r2, r3
 8015c12:	21a5      	movs	r1, #165	@ 0xa5
 8015c14:	f001 fdc8 	bl	80177a8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8015c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015c1c:	6879      	ldr	r1, [r7, #4]
 8015c1e:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8015c22:	440b      	add	r3, r1
 8015c24:	009b      	lsls	r3, r3, #2
 8015c26:	4413      	add	r3, r2
 8015c28:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8015c2a:	69bb      	ldr	r3, [r7, #24]
 8015c2c:	f023 0307 	bic.w	r3, r3, #7
 8015c30:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8015c32:	69bb      	ldr	r3, [r7, #24]
 8015c34:	f003 0307 	and.w	r3, r3, #7
 8015c38:	2b00      	cmp	r3, #0
 8015c3a:	d00d      	beq.n	8015c58 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8015c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c40:	b672      	cpsid	i
 8015c42:	f383 8811 	msr	BASEPRI, r3
 8015c46:	f3bf 8f6f 	isb	sy
 8015c4a:	f3bf 8f4f 	dsb	sy
 8015c4e:	b662      	cpsie	i
 8015c50:	617b      	str	r3, [r7, #20]
}
 8015c52:	bf00      	nop
 8015c54:	bf00      	nop
 8015c56:	e7fd      	b.n	8015c54 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8015c58:	68bb      	ldr	r3, [r7, #8]
 8015c5a:	2b00      	cmp	r3, #0
 8015c5c:	d01f      	beq.n	8015c9e <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015c5e:	2300      	movs	r3, #0
 8015c60:	61fb      	str	r3, [r7, #28]
 8015c62:	e012      	b.n	8015c8a <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8015c64:	68ba      	ldr	r2, [r7, #8]
 8015c66:	69fb      	ldr	r3, [r7, #28]
 8015c68:	4413      	add	r3, r2
 8015c6a:	7819      	ldrb	r1, [r3, #0]
 8015c6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015c6e:	69fb      	ldr	r3, [r7, #28]
 8015c70:	4413      	add	r3, r2
 8015c72:	3334      	adds	r3, #52	@ 0x34
 8015c74:	460a      	mov	r2, r1
 8015c76:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8015c78:	68ba      	ldr	r2, [r7, #8]
 8015c7a:	69fb      	ldr	r3, [r7, #28]
 8015c7c:	4413      	add	r3, r2
 8015c7e:	781b      	ldrb	r3, [r3, #0]
 8015c80:	2b00      	cmp	r3, #0
 8015c82:	d006      	beq.n	8015c92 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015c84:	69fb      	ldr	r3, [r7, #28]
 8015c86:	3301      	adds	r3, #1
 8015c88:	61fb      	str	r3, [r7, #28]
 8015c8a:	69fb      	ldr	r3, [r7, #28]
 8015c8c:	2b0f      	cmp	r3, #15
 8015c8e:	d9e9      	bls.n	8015c64 <prvInitialiseNewTask+0x6a>
 8015c90:	e000      	b.n	8015c94 <prvInitialiseNewTask+0x9a>
			{
				break;
 8015c92:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8015c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c96:	2200      	movs	r2, #0
 8015c98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8015c9c:	e003      	b.n	8015ca6 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8015c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ca0:	2200      	movs	r2, #0
 8015ca2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8015ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ca8:	2b06      	cmp	r3, #6
 8015caa:	d901      	bls.n	8015cb0 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8015cac:	2306      	movs	r3, #6
 8015cae:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8015cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015cb4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8015cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cb8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015cba:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8015cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cbe:	2200      	movs	r2, #0
 8015cc0:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8015cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cc4:	3304      	adds	r3, #4
 8015cc6:	4618      	mov	r0, r3
 8015cc8:	f7ff f892 	bl	8014df0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8015ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cce:	3318      	adds	r3, #24
 8015cd0:	4618      	mov	r0, r3
 8015cd2:	f7ff f88d 	bl	8014df0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8015cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015cda:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015cde:	f1c3 0207 	rsb	r2, r3, #7
 8015ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ce4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8015ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ce8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015cea:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8015cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cee:	2200      	movs	r2, #0
 8015cf0:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8015cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cf4:	2200      	movs	r2, #0
 8015cf6:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015cfa:	2200      	movs	r2, #0
 8015cfc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8015d00:	683a      	ldr	r2, [r7, #0]
 8015d02:	68f9      	ldr	r1, [r7, #12]
 8015d04:	69b8      	ldr	r0, [r7, #24]
 8015d06:	f000 fe27 	bl	8016958 <pxPortInitialiseStack>
 8015d0a:	4602      	mov	r2, r0
 8015d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d0e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8015d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d002      	beq.n	8015d1c <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8015d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015d1a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015d1c:	bf00      	nop
 8015d1e:	3720      	adds	r7, #32
 8015d20:	46bd      	mov	sp, r7
 8015d22:	bd80      	pop	{r7, pc}

08015d24 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8015d24:	b580      	push	{r7, lr}
 8015d26:	b082      	sub	sp, #8
 8015d28:	af00      	add	r7, sp, #0
 8015d2a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8015d2c:	f000 ff26 	bl	8016b7c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8015d30:	4b2a      	ldr	r3, [pc, #168]	@ (8015ddc <prvAddNewTaskToReadyList+0xb8>)
 8015d32:	681b      	ldr	r3, [r3, #0]
 8015d34:	3301      	adds	r3, #1
 8015d36:	4a29      	ldr	r2, [pc, #164]	@ (8015ddc <prvAddNewTaskToReadyList+0xb8>)
 8015d38:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8015d3a:	4b29      	ldr	r3, [pc, #164]	@ (8015de0 <prvAddNewTaskToReadyList+0xbc>)
 8015d3c:	681b      	ldr	r3, [r3, #0]
 8015d3e:	2b00      	cmp	r3, #0
 8015d40:	d109      	bne.n	8015d56 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8015d42:	4a27      	ldr	r2, [pc, #156]	@ (8015de0 <prvAddNewTaskToReadyList+0xbc>)
 8015d44:	687b      	ldr	r3, [r7, #4]
 8015d46:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8015d48:	4b24      	ldr	r3, [pc, #144]	@ (8015ddc <prvAddNewTaskToReadyList+0xb8>)
 8015d4a:	681b      	ldr	r3, [r3, #0]
 8015d4c:	2b01      	cmp	r3, #1
 8015d4e:	d110      	bne.n	8015d72 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8015d50:	f000 fc32 	bl	80165b8 <prvInitialiseTaskLists>
 8015d54:	e00d      	b.n	8015d72 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8015d56:	4b23      	ldr	r3, [pc, #140]	@ (8015de4 <prvAddNewTaskToReadyList+0xc0>)
 8015d58:	681b      	ldr	r3, [r3, #0]
 8015d5a:	2b00      	cmp	r3, #0
 8015d5c:	d109      	bne.n	8015d72 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8015d5e:	4b20      	ldr	r3, [pc, #128]	@ (8015de0 <prvAddNewTaskToReadyList+0xbc>)
 8015d60:	681b      	ldr	r3, [r3, #0]
 8015d62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d64:	687b      	ldr	r3, [r7, #4]
 8015d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d68:	429a      	cmp	r2, r3
 8015d6a:	d802      	bhi.n	8015d72 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8015d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8015de0 <prvAddNewTaskToReadyList+0xbc>)
 8015d6e:	687b      	ldr	r3, [r7, #4]
 8015d70:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8015d72:	4b1d      	ldr	r3, [pc, #116]	@ (8015de8 <prvAddNewTaskToReadyList+0xc4>)
 8015d74:	681b      	ldr	r3, [r3, #0]
 8015d76:	3301      	adds	r3, #1
 8015d78:	4a1b      	ldr	r2, [pc, #108]	@ (8015de8 <prvAddNewTaskToReadyList+0xc4>)
 8015d7a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d80:	2201      	movs	r2, #1
 8015d82:	409a      	lsls	r2, r3
 8015d84:	4b19      	ldr	r3, [pc, #100]	@ (8015dec <prvAddNewTaskToReadyList+0xc8>)
 8015d86:	681b      	ldr	r3, [r3, #0]
 8015d88:	4313      	orrs	r3, r2
 8015d8a:	4a18      	ldr	r2, [pc, #96]	@ (8015dec <prvAddNewTaskToReadyList+0xc8>)
 8015d8c:	6013      	str	r3, [r2, #0]
 8015d8e:	687b      	ldr	r3, [r7, #4]
 8015d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015d92:	4613      	mov	r3, r2
 8015d94:	009b      	lsls	r3, r3, #2
 8015d96:	4413      	add	r3, r2
 8015d98:	009b      	lsls	r3, r3, #2
 8015d9a:	4a15      	ldr	r2, [pc, #84]	@ (8015df0 <prvAddNewTaskToReadyList+0xcc>)
 8015d9c:	441a      	add	r2, r3
 8015d9e:	687b      	ldr	r3, [r7, #4]
 8015da0:	3304      	adds	r3, #4
 8015da2:	4619      	mov	r1, r3
 8015da4:	4610      	mov	r0, r2
 8015da6:	f7ff f830 	bl	8014e0a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8015daa:	f000 ff1d 	bl	8016be8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8015dae:	4b0d      	ldr	r3, [pc, #52]	@ (8015de4 <prvAddNewTaskToReadyList+0xc0>)
 8015db0:	681b      	ldr	r3, [r3, #0]
 8015db2:	2b00      	cmp	r3, #0
 8015db4:	d00e      	beq.n	8015dd4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8015db6:	4b0a      	ldr	r3, [pc, #40]	@ (8015de0 <prvAddNewTaskToReadyList+0xbc>)
 8015db8:	681b      	ldr	r3, [r3, #0]
 8015dba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015dbc:	687b      	ldr	r3, [r7, #4]
 8015dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015dc0:	429a      	cmp	r2, r3
 8015dc2:	d207      	bcs.n	8015dd4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8015dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8015df4 <prvAddNewTaskToReadyList+0xd0>)
 8015dc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015dca:	601a      	str	r2, [r3, #0]
 8015dcc:	f3bf 8f4f 	dsb	sy
 8015dd0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015dd4:	bf00      	nop
 8015dd6:	3708      	adds	r7, #8
 8015dd8:	46bd      	mov	sp, r7
 8015dda:	bd80      	pop	{r7, pc}
 8015ddc:	20002bf8 	.word	0x20002bf8
 8015de0:	20002af8 	.word	0x20002af8
 8015de4:	20002c04 	.word	0x20002c04
 8015de8:	20002c14 	.word	0x20002c14
 8015dec:	20002c00 	.word	0x20002c00
 8015df0:	20002afc 	.word	0x20002afc
 8015df4:	e000ed04 	.word	0xe000ed04

08015df8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8015df8:	b580      	push	{r7, lr}
 8015dfa:	b084      	sub	sp, #16
 8015dfc:	af00      	add	r7, sp, #0
 8015dfe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8015e00:	2300      	movs	r3, #0
 8015e02:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	2b00      	cmp	r3, #0
 8015e08:	d01a      	beq.n	8015e40 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8015e0a:	4b15      	ldr	r3, [pc, #84]	@ (8015e60 <vTaskDelay+0x68>)
 8015e0c:	681b      	ldr	r3, [r3, #0]
 8015e0e:	2b00      	cmp	r3, #0
 8015e10:	d00d      	beq.n	8015e2e <vTaskDelay+0x36>
	__asm volatile
 8015e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e16:	b672      	cpsid	i
 8015e18:	f383 8811 	msr	BASEPRI, r3
 8015e1c:	f3bf 8f6f 	isb	sy
 8015e20:	f3bf 8f4f 	dsb	sy
 8015e24:	b662      	cpsie	i
 8015e26:	60bb      	str	r3, [r7, #8]
}
 8015e28:	bf00      	nop
 8015e2a:	bf00      	nop
 8015e2c:	e7fd      	b.n	8015e2a <vTaskDelay+0x32>
			vTaskSuspendAll();
 8015e2e:	f000 f881 	bl	8015f34 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8015e32:	2100      	movs	r1, #0
 8015e34:	6878      	ldr	r0, [r7, #4]
 8015e36:	f000 fd29 	bl	801688c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8015e3a:	f000 f889 	bl	8015f50 <xTaskResumeAll>
 8015e3e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8015e40:	68fb      	ldr	r3, [r7, #12]
 8015e42:	2b00      	cmp	r3, #0
 8015e44:	d107      	bne.n	8015e56 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8015e46:	4b07      	ldr	r3, [pc, #28]	@ (8015e64 <vTaskDelay+0x6c>)
 8015e48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015e4c:	601a      	str	r2, [r3, #0]
 8015e4e:	f3bf 8f4f 	dsb	sy
 8015e52:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015e56:	bf00      	nop
 8015e58:	3710      	adds	r7, #16
 8015e5a:	46bd      	mov	sp, r7
 8015e5c:	bd80      	pop	{r7, pc}
 8015e5e:	bf00      	nop
 8015e60:	20002c20 	.word	0x20002c20
 8015e64:	e000ed04 	.word	0xe000ed04

08015e68 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015e68:	b580      	push	{r7, lr}
 8015e6a:	b08a      	sub	sp, #40	@ 0x28
 8015e6c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8015e6e:	2300      	movs	r3, #0
 8015e70:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8015e72:	2300      	movs	r3, #0
 8015e74:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8015e76:	463a      	mov	r2, r7
 8015e78:	1d39      	adds	r1, r7, #4
 8015e7a:	f107 0308 	add.w	r3, r7, #8
 8015e7e:	4618      	mov	r0, r3
 8015e80:	f7eb ffb4 	bl	8001dec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8015e84:	6839      	ldr	r1, [r7, #0]
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	68ba      	ldr	r2, [r7, #8]
 8015e8a:	9202      	str	r2, [sp, #8]
 8015e8c:	9301      	str	r3, [sp, #4]
 8015e8e:	2300      	movs	r3, #0
 8015e90:	9300      	str	r3, [sp, #0]
 8015e92:	2300      	movs	r3, #0
 8015e94:	460a      	mov	r2, r1
 8015e96:	4921      	ldr	r1, [pc, #132]	@ (8015f1c <vTaskStartScheduler+0xb4>)
 8015e98:	4821      	ldr	r0, [pc, #132]	@ (8015f20 <vTaskStartScheduler+0xb8>)
 8015e9a:	f7ff fe03 	bl	8015aa4 <xTaskCreateStatic>
 8015e9e:	4603      	mov	r3, r0
 8015ea0:	4a20      	ldr	r2, [pc, #128]	@ (8015f24 <vTaskStartScheduler+0xbc>)
 8015ea2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8015ea4:	4b1f      	ldr	r3, [pc, #124]	@ (8015f24 <vTaskStartScheduler+0xbc>)
 8015ea6:	681b      	ldr	r3, [r3, #0]
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d002      	beq.n	8015eb2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8015eac:	2301      	movs	r3, #1
 8015eae:	617b      	str	r3, [r7, #20]
 8015eb0:	e001      	b.n	8015eb6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8015eb2:	2300      	movs	r3, #0
 8015eb4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8015eb6:	697b      	ldr	r3, [r7, #20]
 8015eb8:	2b01      	cmp	r3, #1
 8015eba:	d118      	bne.n	8015eee <vTaskStartScheduler+0x86>
	__asm volatile
 8015ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ec0:	b672      	cpsid	i
 8015ec2:	f383 8811 	msr	BASEPRI, r3
 8015ec6:	f3bf 8f6f 	isb	sy
 8015eca:	f3bf 8f4f 	dsb	sy
 8015ece:	b662      	cpsie	i
 8015ed0:	613b      	str	r3, [r7, #16]
}
 8015ed2:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015ed4:	4b14      	ldr	r3, [pc, #80]	@ (8015f28 <vTaskStartScheduler+0xc0>)
 8015ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8015eda:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8015edc:	4b13      	ldr	r3, [pc, #76]	@ (8015f2c <vTaskStartScheduler+0xc4>)
 8015ede:	2201      	movs	r2, #1
 8015ee0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8015ee2:	4b13      	ldr	r3, [pc, #76]	@ (8015f30 <vTaskStartScheduler+0xc8>)
 8015ee4:	2200      	movs	r2, #0
 8015ee6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8015ee8:	f000 fdca 	bl	8016a80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8015eec:	e011      	b.n	8015f12 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8015eee:	697b      	ldr	r3, [r7, #20]
 8015ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015ef4:	d10d      	bne.n	8015f12 <vTaskStartScheduler+0xaa>
	__asm volatile
 8015ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015efa:	b672      	cpsid	i
 8015efc:	f383 8811 	msr	BASEPRI, r3
 8015f00:	f3bf 8f6f 	isb	sy
 8015f04:	f3bf 8f4f 	dsb	sy
 8015f08:	b662      	cpsie	i
 8015f0a:	60fb      	str	r3, [r7, #12]
}
 8015f0c:	bf00      	nop
 8015f0e:	bf00      	nop
 8015f10:	e7fd      	b.n	8015f0e <vTaskStartScheduler+0xa6>
}
 8015f12:	bf00      	nop
 8015f14:	3718      	adds	r7, #24
 8015f16:	46bd      	mov	sp, r7
 8015f18:	bd80      	pop	{r7, pc}
 8015f1a:	bf00      	nop
 8015f1c:	0801bb04 	.word	0x0801bb04
 8015f20:	08016585 	.word	0x08016585
 8015f24:	20002c1c 	.word	0x20002c1c
 8015f28:	20002c18 	.word	0x20002c18
 8015f2c:	20002c04 	.word	0x20002c04
 8015f30:	20002bfc 	.word	0x20002bfc

08015f34 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8015f34:	b480      	push	{r7}
 8015f36:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8015f38:	4b04      	ldr	r3, [pc, #16]	@ (8015f4c <vTaskSuspendAll+0x18>)
 8015f3a:	681b      	ldr	r3, [r3, #0]
 8015f3c:	3301      	adds	r3, #1
 8015f3e:	4a03      	ldr	r2, [pc, #12]	@ (8015f4c <vTaskSuspendAll+0x18>)
 8015f40:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8015f42:	bf00      	nop
 8015f44:	46bd      	mov	sp, r7
 8015f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f4a:	4770      	bx	lr
 8015f4c:	20002c20 	.word	0x20002c20

08015f50 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015f50:	b580      	push	{r7, lr}
 8015f52:	b084      	sub	sp, #16
 8015f54:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8015f56:	2300      	movs	r3, #0
 8015f58:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8015f5a:	2300      	movs	r3, #0
 8015f5c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8015f5e:	4b43      	ldr	r3, [pc, #268]	@ (801606c <xTaskResumeAll+0x11c>)
 8015f60:	681b      	ldr	r3, [r3, #0]
 8015f62:	2b00      	cmp	r3, #0
 8015f64:	d10d      	bne.n	8015f82 <xTaskResumeAll+0x32>
	__asm volatile
 8015f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f6a:	b672      	cpsid	i
 8015f6c:	f383 8811 	msr	BASEPRI, r3
 8015f70:	f3bf 8f6f 	isb	sy
 8015f74:	f3bf 8f4f 	dsb	sy
 8015f78:	b662      	cpsie	i
 8015f7a:	603b      	str	r3, [r7, #0]
}
 8015f7c:	bf00      	nop
 8015f7e:	bf00      	nop
 8015f80:	e7fd      	b.n	8015f7e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8015f82:	f000 fdfb 	bl	8016b7c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8015f86:	4b39      	ldr	r3, [pc, #228]	@ (801606c <xTaskResumeAll+0x11c>)
 8015f88:	681b      	ldr	r3, [r3, #0]
 8015f8a:	3b01      	subs	r3, #1
 8015f8c:	4a37      	ldr	r2, [pc, #220]	@ (801606c <xTaskResumeAll+0x11c>)
 8015f8e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015f90:	4b36      	ldr	r3, [pc, #216]	@ (801606c <xTaskResumeAll+0x11c>)
 8015f92:	681b      	ldr	r3, [r3, #0]
 8015f94:	2b00      	cmp	r3, #0
 8015f96:	d161      	bne.n	801605c <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015f98:	4b35      	ldr	r3, [pc, #212]	@ (8016070 <xTaskResumeAll+0x120>)
 8015f9a:	681b      	ldr	r3, [r3, #0]
 8015f9c:	2b00      	cmp	r3, #0
 8015f9e:	d05d      	beq.n	801605c <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015fa0:	e02e      	b.n	8016000 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015fa2:	4b34      	ldr	r3, [pc, #208]	@ (8016074 <xTaskResumeAll+0x124>)
 8015fa4:	68db      	ldr	r3, [r3, #12]
 8015fa6:	68db      	ldr	r3, [r3, #12]
 8015fa8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015faa:	68fb      	ldr	r3, [r7, #12]
 8015fac:	3318      	adds	r3, #24
 8015fae:	4618      	mov	r0, r3
 8015fb0:	f7fe ff88 	bl	8014ec4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015fb4:	68fb      	ldr	r3, [r7, #12]
 8015fb6:	3304      	adds	r3, #4
 8015fb8:	4618      	mov	r0, r3
 8015fba:	f7fe ff83 	bl	8014ec4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015fbe:	68fb      	ldr	r3, [r7, #12]
 8015fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015fc2:	2201      	movs	r2, #1
 8015fc4:	409a      	lsls	r2, r3
 8015fc6:	4b2c      	ldr	r3, [pc, #176]	@ (8016078 <xTaskResumeAll+0x128>)
 8015fc8:	681b      	ldr	r3, [r3, #0]
 8015fca:	4313      	orrs	r3, r2
 8015fcc:	4a2a      	ldr	r2, [pc, #168]	@ (8016078 <xTaskResumeAll+0x128>)
 8015fce:	6013      	str	r3, [r2, #0]
 8015fd0:	68fb      	ldr	r3, [r7, #12]
 8015fd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015fd4:	4613      	mov	r3, r2
 8015fd6:	009b      	lsls	r3, r3, #2
 8015fd8:	4413      	add	r3, r2
 8015fda:	009b      	lsls	r3, r3, #2
 8015fdc:	4a27      	ldr	r2, [pc, #156]	@ (801607c <xTaskResumeAll+0x12c>)
 8015fde:	441a      	add	r2, r3
 8015fe0:	68fb      	ldr	r3, [r7, #12]
 8015fe2:	3304      	adds	r3, #4
 8015fe4:	4619      	mov	r1, r3
 8015fe6:	4610      	mov	r0, r2
 8015fe8:	f7fe ff0f 	bl	8014e0a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015fec:	68fb      	ldr	r3, [r7, #12]
 8015fee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015ff0:	4b23      	ldr	r3, [pc, #140]	@ (8016080 <xTaskResumeAll+0x130>)
 8015ff2:	681b      	ldr	r3, [r3, #0]
 8015ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015ff6:	429a      	cmp	r2, r3
 8015ff8:	d302      	bcc.n	8016000 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8015ffa:	4b22      	ldr	r3, [pc, #136]	@ (8016084 <xTaskResumeAll+0x134>)
 8015ffc:	2201      	movs	r2, #1
 8015ffe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016000:	4b1c      	ldr	r3, [pc, #112]	@ (8016074 <xTaskResumeAll+0x124>)
 8016002:	681b      	ldr	r3, [r3, #0]
 8016004:	2b00      	cmp	r3, #0
 8016006:	d1cc      	bne.n	8015fa2 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8016008:	68fb      	ldr	r3, [r7, #12]
 801600a:	2b00      	cmp	r3, #0
 801600c:	d001      	beq.n	8016012 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801600e:	f000 fb73 	bl	80166f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8016012:	4b1d      	ldr	r3, [pc, #116]	@ (8016088 <xTaskResumeAll+0x138>)
 8016014:	681b      	ldr	r3, [r3, #0]
 8016016:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8016018:	687b      	ldr	r3, [r7, #4]
 801601a:	2b00      	cmp	r3, #0
 801601c:	d010      	beq.n	8016040 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801601e:	f000 f859 	bl	80160d4 <xTaskIncrementTick>
 8016022:	4603      	mov	r3, r0
 8016024:	2b00      	cmp	r3, #0
 8016026:	d002      	beq.n	801602e <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8016028:	4b16      	ldr	r3, [pc, #88]	@ (8016084 <xTaskResumeAll+0x134>)
 801602a:	2201      	movs	r2, #1
 801602c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	3b01      	subs	r3, #1
 8016032:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	2b00      	cmp	r3, #0
 8016038:	d1f1      	bne.n	801601e <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 801603a:	4b13      	ldr	r3, [pc, #76]	@ (8016088 <xTaskResumeAll+0x138>)
 801603c:	2200      	movs	r2, #0
 801603e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8016040:	4b10      	ldr	r3, [pc, #64]	@ (8016084 <xTaskResumeAll+0x134>)
 8016042:	681b      	ldr	r3, [r3, #0]
 8016044:	2b00      	cmp	r3, #0
 8016046:	d009      	beq.n	801605c <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8016048:	2301      	movs	r3, #1
 801604a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801604c:	4b0f      	ldr	r3, [pc, #60]	@ (801608c <xTaskResumeAll+0x13c>)
 801604e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016052:	601a      	str	r2, [r3, #0]
 8016054:	f3bf 8f4f 	dsb	sy
 8016058:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801605c:	f000 fdc4 	bl	8016be8 <vPortExitCritical>

	return xAlreadyYielded;
 8016060:	68bb      	ldr	r3, [r7, #8]
}
 8016062:	4618      	mov	r0, r3
 8016064:	3710      	adds	r7, #16
 8016066:	46bd      	mov	sp, r7
 8016068:	bd80      	pop	{r7, pc}
 801606a:	bf00      	nop
 801606c:	20002c20 	.word	0x20002c20
 8016070:	20002bf8 	.word	0x20002bf8
 8016074:	20002bb8 	.word	0x20002bb8
 8016078:	20002c00 	.word	0x20002c00
 801607c:	20002afc 	.word	0x20002afc
 8016080:	20002af8 	.word	0x20002af8
 8016084:	20002c0c 	.word	0x20002c0c
 8016088:	20002c08 	.word	0x20002c08
 801608c:	e000ed04 	.word	0xe000ed04

08016090 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8016090:	b480      	push	{r7}
 8016092:	b083      	sub	sp, #12
 8016094:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8016096:	4b05      	ldr	r3, [pc, #20]	@ (80160ac <xTaskGetTickCount+0x1c>)
 8016098:	681b      	ldr	r3, [r3, #0]
 801609a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801609c:	687b      	ldr	r3, [r7, #4]
}
 801609e:	4618      	mov	r0, r3
 80160a0:	370c      	adds	r7, #12
 80160a2:	46bd      	mov	sp, r7
 80160a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160a8:	4770      	bx	lr
 80160aa:	bf00      	nop
 80160ac:	20002bfc 	.word	0x20002bfc

080160b0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80160b0:	b580      	push	{r7, lr}
 80160b2:	b082      	sub	sp, #8
 80160b4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80160b6:	f000 fe49 	bl	8016d4c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80160ba:	2300      	movs	r3, #0
 80160bc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80160be:	4b04      	ldr	r3, [pc, #16]	@ (80160d0 <xTaskGetTickCountFromISR+0x20>)
 80160c0:	681b      	ldr	r3, [r3, #0]
 80160c2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80160c4:	683b      	ldr	r3, [r7, #0]
}
 80160c6:	4618      	mov	r0, r3
 80160c8:	3708      	adds	r7, #8
 80160ca:	46bd      	mov	sp, r7
 80160cc:	bd80      	pop	{r7, pc}
 80160ce:	bf00      	nop
 80160d0:	20002bfc 	.word	0x20002bfc

080160d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80160d4:	b580      	push	{r7, lr}
 80160d6:	b086      	sub	sp, #24
 80160d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80160da:	2300      	movs	r3, #0
 80160dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80160de:	4b50      	ldr	r3, [pc, #320]	@ (8016220 <xTaskIncrementTick+0x14c>)
 80160e0:	681b      	ldr	r3, [r3, #0]
 80160e2:	2b00      	cmp	r3, #0
 80160e4:	f040 808b 	bne.w	80161fe <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80160e8:	4b4e      	ldr	r3, [pc, #312]	@ (8016224 <xTaskIncrementTick+0x150>)
 80160ea:	681b      	ldr	r3, [r3, #0]
 80160ec:	3301      	adds	r3, #1
 80160ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80160f0:	4a4c      	ldr	r2, [pc, #304]	@ (8016224 <xTaskIncrementTick+0x150>)
 80160f2:	693b      	ldr	r3, [r7, #16]
 80160f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80160f6:	693b      	ldr	r3, [r7, #16]
 80160f8:	2b00      	cmp	r3, #0
 80160fa:	d123      	bne.n	8016144 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 80160fc:	4b4a      	ldr	r3, [pc, #296]	@ (8016228 <xTaskIncrementTick+0x154>)
 80160fe:	681b      	ldr	r3, [r3, #0]
 8016100:	681b      	ldr	r3, [r3, #0]
 8016102:	2b00      	cmp	r3, #0
 8016104:	d00d      	beq.n	8016122 <xTaskIncrementTick+0x4e>
	__asm volatile
 8016106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801610a:	b672      	cpsid	i
 801610c:	f383 8811 	msr	BASEPRI, r3
 8016110:	f3bf 8f6f 	isb	sy
 8016114:	f3bf 8f4f 	dsb	sy
 8016118:	b662      	cpsie	i
 801611a:	603b      	str	r3, [r7, #0]
}
 801611c:	bf00      	nop
 801611e:	bf00      	nop
 8016120:	e7fd      	b.n	801611e <xTaskIncrementTick+0x4a>
 8016122:	4b41      	ldr	r3, [pc, #260]	@ (8016228 <xTaskIncrementTick+0x154>)
 8016124:	681b      	ldr	r3, [r3, #0]
 8016126:	60fb      	str	r3, [r7, #12]
 8016128:	4b40      	ldr	r3, [pc, #256]	@ (801622c <xTaskIncrementTick+0x158>)
 801612a:	681b      	ldr	r3, [r3, #0]
 801612c:	4a3e      	ldr	r2, [pc, #248]	@ (8016228 <xTaskIncrementTick+0x154>)
 801612e:	6013      	str	r3, [r2, #0]
 8016130:	4a3e      	ldr	r2, [pc, #248]	@ (801622c <xTaskIncrementTick+0x158>)
 8016132:	68fb      	ldr	r3, [r7, #12]
 8016134:	6013      	str	r3, [r2, #0]
 8016136:	4b3e      	ldr	r3, [pc, #248]	@ (8016230 <xTaskIncrementTick+0x15c>)
 8016138:	681b      	ldr	r3, [r3, #0]
 801613a:	3301      	adds	r3, #1
 801613c:	4a3c      	ldr	r2, [pc, #240]	@ (8016230 <xTaskIncrementTick+0x15c>)
 801613e:	6013      	str	r3, [r2, #0]
 8016140:	f000 fada 	bl	80166f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8016144:	4b3b      	ldr	r3, [pc, #236]	@ (8016234 <xTaskIncrementTick+0x160>)
 8016146:	681b      	ldr	r3, [r3, #0]
 8016148:	693a      	ldr	r2, [r7, #16]
 801614a:	429a      	cmp	r2, r3
 801614c:	d348      	bcc.n	80161e0 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801614e:	4b36      	ldr	r3, [pc, #216]	@ (8016228 <xTaskIncrementTick+0x154>)
 8016150:	681b      	ldr	r3, [r3, #0]
 8016152:	681b      	ldr	r3, [r3, #0]
 8016154:	2b00      	cmp	r3, #0
 8016156:	d104      	bne.n	8016162 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016158:	4b36      	ldr	r3, [pc, #216]	@ (8016234 <xTaskIncrementTick+0x160>)
 801615a:	f04f 32ff 	mov.w	r2, #4294967295
 801615e:	601a      	str	r2, [r3, #0]
					break;
 8016160:	e03e      	b.n	80161e0 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016162:	4b31      	ldr	r3, [pc, #196]	@ (8016228 <xTaskIncrementTick+0x154>)
 8016164:	681b      	ldr	r3, [r3, #0]
 8016166:	68db      	ldr	r3, [r3, #12]
 8016168:	68db      	ldr	r3, [r3, #12]
 801616a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801616c:	68bb      	ldr	r3, [r7, #8]
 801616e:	685b      	ldr	r3, [r3, #4]
 8016170:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8016172:	693a      	ldr	r2, [r7, #16]
 8016174:	687b      	ldr	r3, [r7, #4]
 8016176:	429a      	cmp	r2, r3
 8016178:	d203      	bcs.n	8016182 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801617a:	4a2e      	ldr	r2, [pc, #184]	@ (8016234 <xTaskIncrementTick+0x160>)
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8016180:	e02e      	b.n	80161e0 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016182:	68bb      	ldr	r3, [r7, #8]
 8016184:	3304      	adds	r3, #4
 8016186:	4618      	mov	r0, r3
 8016188:	f7fe fe9c 	bl	8014ec4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801618c:	68bb      	ldr	r3, [r7, #8]
 801618e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016190:	2b00      	cmp	r3, #0
 8016192:	d004      	beq.n	801619e <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016194:	68bb      	ldr	r3, [r7, #8]
 8016196:	3318      	adds	r3, #24
 8016198:	4618      	mov	r0, r3
 801619a:	f7fe fe93 	bl	8014ec4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801619e:	68bb      	ldr	r3, [r7, #8]
 80161a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161a2:	2201      	movs	r2, #1
 80161a4:	409a      	lsls	r2, r3
 80161a6:	4b24      	ldr	r3, [pc, #144]	@ (8016238 <xTaskIncrementTick+0x164>)
 80161a8:	681b      	ldr	r3, [r3, #0]
 80161aa:	4313      	orrs	r3, r2
 80161ac:	4a22      	ldr	r2, [pc, #136]	@ (8016238 <xTaskIncrementTick+0x164>)
 80161ae:	6013      	str	r3, [r2, #0]
 80161b0:	68bb      	ldr	r3, [r7, #8]
 80161b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161b4:	4613      	mov	r3, r2
 80161b6:	009b      	lsls	r3, r3, #2
 80161b8:	4413      	add	r3, r2
 80161ba:	009b      	lsls	r3, r3, #2
 80161bc:	4a1f      	ldr	r2, [pc, #124]	@ (801623c <xTaskIncrementTick+0x168>)
 80161be:	441a      	add	r2, r3
 80161c0:	68bb      	ldr	r3, [r7, #8]
 80161c2:	3304      	adds	r3, #4
 80161c4:	4619      	mov	r1, r3
 80161c6:	4610      	mov	r0, r2
 80161c8:	f7fe fe1f 	bl	8014e0a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80161cc:	68bb      	ldr	r3, [r7, #8]
 80161ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161d0:	4b1b      	ldr	r3, [pc, #108]	@ (8016240 <xTaskIncrementTick+0x16c>)
 80161d2:	681b      	ldr	r3, [r3, #0]
 80161d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161d6:	429a      	cmp	r2, r3
 80161d8:	d3b9      	bcc.n	801614e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80161da:	2301      	movs	r3, #1
 80161dc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80161de:	e7b6      	b.n	801614e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80161e0:	4b17      	ldr	r3, [pc, #92]	@ (8016240 <xTaskIncrementTick+0x16c>)
 80161e2:	681b      	ldr	r3, [r3, #0]
 80161e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80161e6:	4915      	ldr	r1, [pc, #84]	@ (801623c <xTaskIncrementTick+0x168>)
 80161e8:	4613      	mov	r3, r2
 80161ea:	009b      	lsls	r3, r3, #2
 80161ec:	4413      	add	r3, r2
 80161ee:	009b      	lsls	r3, r3, #2
 80161f0:	440b      	add	r3, r1
 80161f2:	681b      	ldr	r3, [r3, #0]
 80161f4:	2b01      	cmp	r3, #1
 80161f6:	d907      	bls.n	8016208 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 80161f8:	2301      	movs	r3, #1
 80161fa:	617b      	str	r3, [r7, #20]
 80161fc:	e004      	b.n	8016208 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80161fe:	4b11      	ldr	r3, [pc, #68]	@ (8016244 <xTaskIncrementTick+0x170>)
 8016200:	681b      	ldr	r3, [r3, #0]
 8016202:	3301      	adds	r3, #1
 8016204:	4a0f      	ldr	r2, [pc, #60]	@ (8016244 <xTaskIncrementTick+0x170>)
 8016206:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8016208:	4b0f      	ldr	r3, [pc, #60]	@ (8016248 <xTaskIncrementTick+0x174>)
 801620a:	681b      	ldr	r3, [r3, #0]
 801620c:	2b00      	cmp	r3, #0
 801620e:	d001      	beq.n	8016214 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8016210:	2301      	movs	r3, #1
 8016212:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8016214:	697b      	ldr	r3, [r7, #20]
}
 8016216:	4618      	mov	r0, r3
 8016218:	3718      	adds	r7, #24
 801621a:	46bd      	mov	sp, r7
 801621c:	bd80      	pop	{r7, pc}
 801621e:	bf00      	nop
 8016220:	20002c20 	.word	0x20002c20
 8016224:	20002bfc 	.word	0x20002bfc
 8016228:	20002bb0 	.word	0x20002bb0
 801622c:	20002bb4 	.word	0x20002bb4
 8016230:	20002c10 	.word	0x20002c10
 8016234:	20002c18 	.word	0x20002c18
 8016238:	20002c00 	.word	0x20002c00
 801623c:	20002afc 	.word	0x20002afc
 8016240:	20002af8 	.word	0x20002af8
 8016244:	20002c08 	.word	0x20002c08
 8016248:	20002c0c 	.word	0x20002c0c

0801624c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801624c:	b580      	push	{r7, lr}
 801624e:	b088      	sub	sp, #32
 8016250:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8016252:	4b3b      	ldr	r3, [pc, #236]	@ (8016340 <vTaskSwitchContext+0xf4>)
 8016254:	681b      	ldr	r3, [r3, #0]
 8016256:	2b00      	cmp	r3, #0
 8016258:	d003      	beq.n	8016262 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801625a:	4b3a      	ldr	r3, [pc, #232]	@ (8016344 <vTaskSwitchContext+0xf8>)
 801625c:	2201      	movs	r2, #1
 801625e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8016260:	e069      	b.n	8016336 <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 8016262:	4b38      	ldr	r3, [pc, #224]	@ (8016344 <vTaskSwitchContext+0xf8>)
 8016264:	2200      	movs	r2, #0
 8016266:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8016268:	4b37      	ldr	r3, [pc, #220]	@ (8016348 <vTaskSwitchContext+0xfc>)
 801626a:	681b      	ldr	r3, [r3, #0]
 801626c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801626e:	61fb      	str	r3, [r7, #28]
 8016270:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8016274:	61bb      	str	r3, [r7, #24]
 8016276:	69fb      	ldr	r3, [r7, #28]
 8016278:	681b      	ldr	r3, [r3, #0]
 801627a:	69ba      	ldr	r2, [r7, #24]
 801627c:	429a      	cmp	r2, r3
 801627e:	d111      	bne.n	80162a4 <vTaskSwitchContext+0x58>
 8016280:	69fb      	ldr	r3, [r7, #28]
 8016282:	3304      	adds	r3, #4
 8016284:	681b      	ldr	r3, [r3, #0]
 8016286:	69ba      	ldr	r2, [r7, #24]
 8016288:	429a      	cmp	r2, r3
 801628a:	d10b      	bne.n	80162a4 <vTaskSwitchContext+0x58>
 801628c:	69fb      	ldr	r3, [r7, #28]
 801628e:	3308      	adds	r3, #8
 8016290:	681b      	ldr	r3, [r3, #0]
 8016292:	69ba      	ldr	r2, [r7, #24]
 8016294:	429a      	cmp	r2, r3
 8016296:	d105      	bne.n	80162a4 <vTaskSwitchContext+0x58>
 8016298:	69fb      	ldr	r3, [r7, #28]
 801629a:	330c      	adds	r3, #12
 801629c:	681b      	ldr	r3, [r3, #0]
 801629e:	69ba      	ldr	r2, [r7, #24]
 80162a0:	429a      	cmp	r2, r3
 80162a2:	d008      	beq.n	80162b6 <vTaskSwitchContext+0x6a>
 80162a4:	4b28      	ldr	r3, [pc, #160]	@ (8016348 <vTaskSwitchContext+0xfc>)
 80162a6:	681a      	ldr	r2, [r3, #0]
 80162a8:	4b27      	ldr	r3, [pc, #156]	@ (8016348 <vTaskSwitchContext+0xfc>)
 80162aa:	681b      	ldr	r3, [r3, #0]
 80162ac:	3334      	adds	r3, #52	@ 0x34
 80162ae:	4619      	mov	r1, r3
 80162b0:	4610      	mov	r0, r2
 80162b2:	f7eb fd88 	bl	8001dc6 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80162b6:	4b25      	ldr	r3, [pc, #148]	@ (801634c <vTaskSwitchContext+0x100>)
 80162b8:	681b      	ldr	r3, [r3, #0]
 80162ba:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80162bc:	68fb      	ldr	r3, [r7, #12]
 80162be:	fab3 f383 	clz	r3, r3
 80162c2:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80162c4:	7afb      	ldrb	r3, [r7, #11]
 80162c6:	f1c3 031f 	rsb	r3, r3, #31
 80162ca:	617b      	str	r3, [r7, #20]
 80162cc:	4920      	ldr	r1, [pc, #128]	@ (8016350 <vTaskSwitchContext+0x104>)
 80162ce:	697a      	ldr	r2, [r7, #20]
 80162d0:	4613      	mov	r3, r2
 80162d2:	009b      	lsls	r3, r3, #2
 80162d4:	4413      	add	r3, r2
 80162d6:	009b      	lsls	r3, r3, #2
 80162d8:	440b      	add	r3, r1
 80162da:	681b      	ldr	r3, [r3, #0]
 80162dc:	2b00      	cmp	r3, #0
 80162de:	d10d      	bne.n	80162fc <vTaskSwitchContext+0xb0>
	__asm volatile
 80162e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162e4:	b672      	cpsid	i
 80162e6:	f383 8811 	msr	BASEPRI, r3
 80162ea:	f3bf 8f6f 	isb	sy
 80162ee:	f3bf 8f4f 	dsb	sy
 80162f2:	b662      	cpsie	i
 80162f4:	607b      	str	r3, [r7, #4]
}
 80162f6:	bf00      	nop
 80162f8:	bf00      	nop
 80162fa:	e7fd      	b.n	80162f8 <vTaskSwitchContext+0xac>
 80162fc:	697a      	ldr	r2, [r7, #20]
 80162fe:	4613      	mov	r3, r2
 8016300:	009b      	lsls	r3, r3, #2
 8016302:	4413      	add	r3, r2
 8016304:	009b      	lsls	r3, r3, #2
 8016306:	4a12      	ldr	r2, [pc, #72]	@ (8016350 <vTaskSwitchContext+0x104>)
 8016308:	4413      	add	r3, r2
 801630a:	613b      	str	r3, [r7, #16]
 801630c:	693b      	ldr	r3, [r7, #16]
 801630e:	685b      	ldr	r3, [r3, #4]
 8016310:	685a      	ldr	r2, [r3, #4]
 8016312:	693b      	ldr	r3, [r7, #16]
 8016314:	605a      	str	r2, [r3, #4]
 8016316:	693b      	ldr	r3, [r7, #16]
 8016318:	685a      	ldr	r2, [r3, #4]
 801631a:	693b      	ldr	r3, [r7, #16]
 801631c:	3308      	adds	r3, #8
 801631e:	429a      	cmp	r2, r3
 8016320:	d104      	bne.n	801632c <vTaskSwitchContext+0xe0>
 8016322:	693b      	ldr	r3, [r7, #16]
 8016324:	685b      	ldr	r3, [r3, #4]
 8016326:	685a      	ldr	r2, [r3, #4]
 8016328:	693b      	ldr	r3, [r7, #16]
 801632a:	605a      	str	r2, [r3, #4]
 801632c:	693b      	ldr	r3, [r7, #16]
 801632e:	685b      	ldr	r3, [r3, #4]
 8016330:	68db      	ldr	r3, [r3, #12]
 8016332:	4a05      	ldr	r2, [pc, #20]	@ (8016348 <vTaskSwitchContext+0xfc>)
 8016334:	6013      	str	r3, [r2, #0]
}
 8016336:	bf00      	nop
 8016338:	3720      	adds	r7, #32
 801633a:	46bd      	mov	sp, r7
 801633c:	bd80      	pop	{r7, pc}
 801633e:	bf00      	nop
 8016340:	20002c20 	.word	0x20002c20
 8016344:	20002c0c 	.word	0x20002c0c
 8016348:	20002af8 	.word	0x20002af8
 801634c:	20002c00 	.word	0x20002c00
 8016350:	20002afc 	.word	0x20002afc

08016354 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8016354:	b580      	push	{r7, lr}
 8016356:	b084      	sub	sp, #16
 8016358:	af00      	add	r7, sp, #0
 801635a:	6078      	str	r0, [r7, #4]
 801635c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	2b00      	cmp	r3, #0
 8016362:	d10d      	bne.n	8016380 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8016364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016368:	b672      	cpsid	i
 801636a:	f383 8811 	msr	BASEPRI, r3
 801636e:	f3bf 8f6f 	isb	sy
 8016372:	f3bf 8f4f 	dsb	sy
 8016376:	b662      	cpsie	i
 8016378:	60fb      	str	r3, [r7, #12]
}
 801637a:	bf00      	nop
 801637c:	bf00      	nop
 801637e:	e7fd      	b.n	801637c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016380:	4b07      	ldr	r3, [pc, #28]	@ (80163a0 <vTaskPlaceOnEventList+0x4c>)
 8016382:	681b      	ldr	r3, [r3, #0]
 8016384:	3318      	adds	r3, #24
 8016386:	4619      	mov	r1, r3
 8016388:	6878      	ldr	r0, [r7, #4]
 801638a:	f7fe fd62 	bl	8014e52 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801638e:	2101      	movs	r1, #1
 8016390:	6838      	ldr	r0, [r7, #0]
 8016392:	f000 fa7b 	bl	801688c <prvAddCurrentTaskToDelayedList>
}
 8016396:	bf00      	nop
 8016398:	3710      	adds	r7, #16
 801639a:	46bd      	mov	sp, r7
 801639c:	bd80      	pop	{r7, pc}
 801639e:	bf00      	nop
 80163a0:	20002af8 	.word	0x20002af8

080163a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80163a4:	b580      	push	{r7, lr}
 80163a6:	b086      	sub	sp, #24
 80163a8:	af00      	add	r7, sp, #0
 80163aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80163ac:	687b      	ldr	r3, [r7, #4]
 80163ae:	68db      	ldr	r3, [r3, #12]
 80163b0:	68db      	ldr	r3, [r3, #12]
 80163b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80163b4:	693b      	ldr	r3, [r7, #16]
 80163b6:	2b00      	cmp	r3, #0
 80163b8:	d10d      	bne.n	80163d6 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80163ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80163be:	b672      	cpsid	i
 80163c0:	f383 8811 	msr	BASEPRI, r3
 80163c4:	f3bf 8f6f 	isb	sy
 80163c8:	f3bf 8f4f 	dsb	sy
 80163cc:	b662      	cpsie	i
 80163ce:	60fb      	str	r3, [r7, #12]
}
 80163d0:	bf00      	nop
 80163d2:	bf00      	nop
 80163d4:	e7fd      	b.n	80163d2 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80163d6:	693b      	ldr	r3, [r7, #16]
 80163d8:	3318      	adds	r3, #24
 80163da:	4618      	mov	r0, r3
 80163dc:	f7fe fd72 	bl	8014ec4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80163e0:	4b1d      	ldr	r3, [pc, #116]	@ (8016458 <xTaskRemoveFromEventList+0xb4>)
 80163e2:	681b      	ldr	r3, [r3, #0]
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d11c      	bne.n	8016422 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80163e8:	693b      	ldr	r3, [r7, #16]
 80163ea:	3304      	adds	r3, #4
 80163ec:	4618      	mov	r0, r3
 80163ee:	f7fe fd69 	bl	8014ec4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80163f2:	693b      	ldr	r3, [r7, #16]
 80163f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80163f6:	2201      	movs	r2, #1
 80163f8:	409a      	lsls	r2, r3
 80163fa:	4b18      	ldr	r3, [pc, #96]	@ (801645c <xTaskRemoveFromEventList+0xb8>)
 80163fc:	681b      	ldr	r3, [r3, #0]
 80163fe:	4313      	orrs	r3, r2
 8016400:	4a16      	ldr	r2, [pc, #88]	@ (801645c <xTaskRemoveFromEventList+0xb8>)
 8016402:	6013      	str	r3, [r2, #0]
 8016404:	693b      	ldr	r3, [r7, #16]
 8016406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016408:	4613      	mov	r3, r2
 801640a:	009b      	lsls	r3, r3, #2
 801640c:	4413      	add	r3, r2
 801640e:	009b      	lsls	r3, r3, #2
 8016410:	4a13      	ldr	r2, [pc, #76]	@ (8016460 <xTaskRemoveFromEventList+0xbc>)
 8016412:	441a      	add	r2, r3
 8016414:	693b      	ldr	r3, [r7, #16]
 8016416:	3304      	adds	r3, #4
 8016418:	4619      	mov	r1, r3
 801641a:	4610      	mov	r0, r2
 801641c:	f7fe fcf5 	bl	8014e0a <vListInsertEnd>
 8016420:	e005      	b.n	801642e <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016422:	693b      	ldr	r3, [r7, #16]
 8016424:	3318      	adds	r3, #24
 8016426:	4619      	mov	r1, r3
 8016428:	480e      	ldr	r0, [pc, #56]	@ (8016464 <xTaskRemoveFromEventList+0xc0>)
 801642a:	f7fe fcee 	bl	8014e0a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801642e:	693b      	ldr	r3, [r7, #16]
 8016430:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016432:	4b0d      	ldr	r3, [pc, #52]	@ (8016468 <xTaskRemoveFromEventList+0xc4>)
 8016434:	681b      	ldr	r3, [r3, #0]
 8016436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016438:	429a      	cmp	r2, r3
 801643a:	d905      	bls.n	8016448 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801643c:	2301      	movs	r3, #1
 801643e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016440:	4b0a      	ldr	r3, [pc, #40]	@ (801646c <xTaskRemoveFromEventList+0xc8>)
 8016442:	2201      	movs	r2, #1
 8016444:	601a      	str	r2, [r3, #0]
 8016446:	e001      	b.n	801644c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8016448:	2300      	movs	r3, #0
 801644a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801644c:	697b      	ldr	r3, [r7, #20]
}
 801644e:	4618      	mov	r0, r3
 8016450:	3718      	adds	r7, #24
 8016452:	46bd      	mov	sp, r7
 8016454:	bd80      	pop	{r7, pc}
 8016456:	bf00      	nop
 8016458:	20002c20 	.word	0x20002c20
 801645c:	20002c00 	.word	0x20002c00
 8016460:	20002afc 	.word	0x20002afc
 8016464:	20002bb8 	.word	0x20002bb8
 8016468:	20002af8 	.word	0x20002af8
 801646c:	20002c0c 	.word	0x20002c0c

08016470 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016470:	b480      	push	{r7}
 8016472:	b083      	sub	sp, #12
 8016474:	af00      	add	r7, sp, #0
 8016476:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016478:	4b06      	ldr	r3, [pc, #24]	@ (8016494 <vTaskInternalSetTimeOutState+0x24>)
 801647a:	681a      	ldr	r2, [r3, #0]
 801647c:	687b      	ldr	r3, [r7, #4]
 801647e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016480:	4b05      	ldr	r3, [pc, #20]	@ (8016498 <vTaskInternalSetTimeOutState+0x28>)
 8016482:	681a      	ldr	r2, [r3, #0]
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	605a      	str	r2, [r3, #4]
}
 8016488:	bf00      	nop
 801648a:	370c      	adds	r7, #12
 801648c:	46bd      	mov	sp, r7
 801648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016492:	4770      	bx	lr
 8016494:	20002c10 	.word	0x20002c10
 8016498:	20002bfc 	.word	0x20002bfc

0801649c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801649c:	b580      	push	{r7, lr}
 801649e:	b088      	sub	sp, #32
 80164a0:	af00      	add	r7, sp, #0
 80164a2:	6078      	str	r0, [r7, #4]
 80164a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80164a6:	687b      	ldr	r3, [r7, #4]
 80164a8:	2b00      	cmp	r3, #0
 80164aa:	d10d      	bne.n	80164c8 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80164ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80164b0:	b672      	cpsid	i
 80164b2:	f383 8811 	msr	BASEPRI, r3
 80164b6:	f3bf 8f6f 	isb	sy
 80164ba:	f3bf 8f4f 	dsb	sy
 80164be:	b662      	cpsie	i
 80164c0:	613b      	str	r3, [r7, #16]
}
 80164c2:	bf00      	nop
 80164c4:	bf00      	nop
 80164c6:	e7fd      	b.n	80164c4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80164c8:	683b      	ldr	r3, [r7, #0]
 80164ca:	2b00      	cmp	r3, #0
 80164cc:	d10d      	bne.n	80164ea <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80164ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80164d2:	b672      	cpsid	i
 80164d4:	f383 8811 	msr	BASEPRI, r3
 80164d8:	f3bf 8f6f 	isb	sy
 80164dc:	f3bf 8f4f 	dsb	sy
 80164e0:	b662      	cpsie	i
 80164e2:	60fb      	str	r3, [r7, #12]
}
 80164e4:	bf00      	nop
 80164e6:	bf00      	nop
 80164e8:	e7fd      	b.n	80164e6 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80164ea:	f000 fb47 	bl	8016b7c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80164ee:	4b1d      	ldr	r3, [pc, #116]	@ (8016564 <xTaskCheckForTimeOut+0xc8>)
 80164f0:	681b      	ldr	r3, [r3, #0]
 80164f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80164f4:	687b      	ldr	r3, [r7, #4]
 80164f6:	685b      	ldr	r3, [r3, #4]
 80164f8:	69ba      	ldr	r2, [r7, #24]
 80164fa:	1ad3      	subs	r3, r2, r3
 80164fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80164fe:	683b      	ldr	r3, [r7, #0]
 8016500:	681b      	ldr	r3, [r3, #0]
 8016502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016506:	d102      	bne.n	801650e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016508:	2300      	movs	r3, #0
 801650a:	61fb      	str	r3, [r7, #28]
 801650c:	e023      	b.n	8016556 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801650e:	687b      	ldr	r3, [r7, #4]
 8016510:	681a      	ldr	r2, [r3, #0]
 8016512:	4b15      	ldr	r3, [pc, #84]	@ (8016568 <xTaskCheckForTimeOut+0xcc>)
 8016514:	681b      	ldr	r3, [r3, #0]
 8016516:	429a      	cmp	r2, r3
 8016518:	d007      	beq.n	801652a <xTaskCheckForTimeOut+0x8e>
 801651a:	687b      	ldr	r3, [r7, #4]
 801651c:	685b      	ldr	r3, [r3, #4]
 801651e:	69ba      	ldr	r2, [r7, #24]
 8016520:	429a      	cmp	r2, r3
 8016522:	d302      	bcc.n	801652a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016524:	2301      	movs	r3, #1
 8016526:	61fb      	str	r3, [r7, #28]
 8016528:	e015      	b.n	8016556 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801652a:	683b      	ldr	r3, [r7, #0]
 801652c:	681b      	ldr	r3, [r3, #0]
 801652e:	697a      	ldr	r2, [r7, #20]
 8016530:	429a      	cmp	r2, r3
 8016532:	d20b      	bcs.n	801654c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016534:	683b      	ldr	r3, [r7, #0]
 8016536:	681a      	ldr	r2, [r3, #0]
 8016538:	697b      	ldr	r3, [r7, #20]
 801653a:	1ad2      	subs	r2, r2, r3
 801653c:	683b      	ldr	r3, [r7, #0]
 801653e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8016540:	6878      	ldr	r0, [r7, #4]
 8016542:	f7ff ff95 	bl	8016470 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8016546:	2300      	movs	r3, #0
 8016548:	61fb      	str	r3, [r7, #28]
 801654a:	e004      	b.n	8016556 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 801654c:	683b      	ldr	r3, [r7, #0]
 801654e:	2200      	movs	r2, #0
 8016550:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8016552:	2301      	movs	r3, #1
 8016554:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8016556:	f000 fb47 	bl	8016be8 <vPortExitCritical>

	return xReturn;
 801655a:	69fb      	ldr	r3, [r7, #28]
}
 801655c:	4618      	mov	r0, r3
 801655e:	3720      	adds	r7, #32
 8016560:	46bd      	mov	sp, r7
 8016562:	bd80      	pop	{r7, pc}
 8016564:	20002bfc 	.word	0x20002bfc
 8016568:	20002c10 	.word	0x20002c10

0801656c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801656c:	b480      	push	{r7}
 801656e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8016570:	4b03      	ldr	r3, [pc, #12]	@ (8016580 <vTaskMissedYield+0x14>)
 8016572:	2201      	movs	r2, #1
 8016574:	601a      	str	r2, [r3, #0]
}
 8016576:	bf00      	nop
 8016578:	46bd      	mov	sp, r7
 801657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801657e:	4770      	bx	lr
 8016580:	20002c0c 	.word	0x20002c0c

08016584 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8016584:	b580      	push	{r7, lr}
 8016586:	b082      	sub	sp, #8
 8016588:	af00      	add	r7, sp, #0
 801658a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801658c:	f000 f854 	bl	8016638 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8016590:	4b07      	ldr	r3, [pc, #28]	@ (80165b0 <prvIdleTask+0x2c>)
 8016592:	681b      	ldr	r3, [r3, #0]
 8016594:	2b01      	cmp	r3, #1
 8016596:	d907      	bls.n	80165a8 <prvIdleTask+0x24>
			{
				taskYIELD();
 8016598:	4b06      	ldr	r3, [pc, #24]	@ (80165b4 <prvIdleTask+0x30>)
 801659a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801659e:	601a      	str	r2, [r3, #0]
 80165a0:	f3bf 8f4f 	dsb	sy
 80165a4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80165a8:	f7eb fc06 	bl	8001db8 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80165ac:	e7ee      	b.n	801658c <prvIdleTask+0x8>
 80165ae:	bf00      	nop
 80165b0:	20002afc 	.word	0x20002afc
 80165b4:	e000ed04 	.word	0xe000ed04

080165b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80165b8:	b580      	push	{r7, lr}
 80165ba:	b082      	sub	sp, #8
 80165bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80165be:	2300      	movs	r3, #0
 80165c0:	607b      	str	r3, [r7, #4]
 80165c2:	e00c      	b.n	80165de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80165c4:	687a      	ldr	r2, [r7, #4]
 80165c6:	4613      	mov	r3, r2
 80165c8:	009b      	lsls	r3, r3, #2
 80165ca:	4413      	add	r3, r2
 80165cc:	009b      	lsls	r3, r3, #2
 80165ce:	4a12      	ldr	r2, [pc, #72]	@ (8016618 <prvInitialiseTaskLists+0x60>)
 80165d0:	4413      	add	r3, r2
 80165d2:	4618      	mov	r0, r3
 80165d4:	f7fe fbec 	bl	8014db0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80165d8:	687b      	ldr	r3, [r7, #4]
 80165da:	3301      	adds	r3, #1
 80165dc:	607b      	str	r3, [r7, #4]
 80165de:	687b      	ldr	r3, [r7, #4]
 80165e0:	2b06      	cmp	r3, #6
 80165e2:	d9ef      	bls.n	80165c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80165e4:	480d      	ldr	r0, [pc, #52]	@ (801661c <prvInitialiseTaskLists+0x64>)
 80165e6:	f7fe fbe3 	bl	8014db0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80165ea:	480d      	ldr	r0, [pc, #52]	@ (8016620 <prvInitialiseTaskLists+0x68>)
 80165ec:	f7fe fbe0 	bl	8014db0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80165f0:	480c      	ldr	r0, [pc, #48]	@ (8016624 <prvInitialiseTaskLists+0x6c>)
 80165f2:	f7fe fbdd 	bl	8014db0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80165f6:	480c      	ldr	r0, [pc, #48]	@ (8016628 <prvInitialiseTaskLists+0x70>)
 80165f8:	f7fe fbda 	bl	8014db0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80165fc:	480b      	ldr	r0, [pc, #44]	@ (801662c <prvInitialiseTaskLists+0x74>)
 80165fe:	f7fe fbd7 	bl	8014db0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016602:	4b0b      	ldr	r3, [pc, #44]	@ (8016630 <prvInitialiseTaskLists+0x78>)
 8016604:	4a05      	ldr	r2, [pc, #20]	@ (801661c <prvInitialiseTaskLists+0x64>)
 8016606:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016608:	4b0a      	ldr	r3, [pc, #40]	@ (8016634 <prvInitialiseTaskLists+0x7c>)
 801660a:	4a05      	ldr	r2, [pc, #20]	@ (8016620 <prvInitialiseTaskLists+0x68>)
 801660c:	601a      	str	r2, [r3, #0]
}
 801660e:	bf00      	nop
 8016610:	3708      	adds	r7, #8
 8016612:	46bd      	mov	sp, r7
 8016614:	bd80      	pop	{r7, pc}
 8016616:	bf00      	nop
 8016618:	20002afc 	.word	0x20002afc
 801661c:	20002b88 	.word	0x20002b88
 8016620:	20002b9c 	.word	0x20002b9c
 8016624:	20002bb8 	.word	0x20002bb8
 8016628:	20002bcc 	.word	0x20002bcc
 801662c:	20002be4 	.word	0x20002be4
 8016630:	20002bb0 	.word	0x20002bb0
 8016634:	20002bb4 	.word	0x20002bb4

08016638 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016638:	b580      	push	{r7, lr}
 801663a:	b082      	sub	sp, #8
 801663c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801663e:	e019      	b.n	8016674 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016640:	f000 fa9c 	bl	8016b7c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016644:	4b10      	ldr	r3, [pc, #64]	@ (8016688 <prvCheckTasksWaitingTermination+0x50>)
 8016646:	68db      	ldr	r3, [r3, #12]
 8016648:	68db      	ldr	r3, [r3, #12]
 801664a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801664c:	687b      	ldr	r3, [r7, #4]
 801664e:	3304      	adds	r3, #4
 8016650:	4618      	mov	r0, r3
 8016652:	f7fe fc37 	bl	8014ec4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8016656:	4b0d      	ldr	r3, [pc, #52]	@ (801668c <prvCheckTasksWaitingTermination+0x54>)
 8016658:	681b      	ldr	r3, [r3, #0]
 801665a:	3b01      	subs	r3, #1
 801665c:	4a0b      	ldr	r2, [pc, #44]	@ (801668c <prvCheckTasksWaitingTermination+0x54>)
 801665e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8016660:	4b0b      	ldr	r3, [pc, #44]	@ (8016690 <prvCheckTasksWaitingTermination+0x58>)
 8016662:	681b      	ldr	r3, [r3, #0]
 8016664:	3b01      	subs	r3, #1
 8016666:	4a0a      	ldr	r2, [pc, #40]	@ (8016690 <prvCheckTasksWaitingTermination+0x58>)
 8016668:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801666a:	f000 fabd 	bl	8016be8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801666e:	6878      	ldr	r0, [r7, #4]
 8016670:	f000 f810 	bl	8016694 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016674:	4b06      	ldr	r3, [pc, #24]	@ (8016690 <prvCheckTasksWaitingTermination+0x58>)
 8016676:	681b      	ldr	r3, [r3, #0]
 8016678:	2b00      	cmp	r3, #0
 801667a:	d1e1      	bne.n	8016640 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801667c:	bf00      	nop
 801667e:	bf00      	nop
 8016680:	3708      	adds	r7, #8
 8016682:	46bd      	mov	sp, r7
 8016684:	bd80      	pop	{r7, pc}
 8016686:	bf00      	nop
 8016688:	20002bcc 	.word	0x20002bcc
 801668c:	20002bf8 	.word	0x20002bf8
 8016690:	20002be0 	.word	0x20002be0

08016694 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8016694:	b580      	push	{r7, lr}
 8016696:	b084      	sub	sp, #16
 8016698:	af00      	add	r7, sp, #0
 801669a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	d108      	bne.n	80166b8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80166a6:	687b      	ldr	r3, [r7, #4]
 80166a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80166aa:	4618      	mov	r0, r3
 80166ac:	f000 fc66 	bl	8016f7c <vPortFree>
				vPortFree( pxTCB );
 80166b0:	6878      	ldr	r0, [r7, #4]
 80166b2:	f000 fc63 	bl	8016f7c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80166b6:	e01b      	b.n	80166f0 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80166b8:	687b      	ldr	r3, [r7, #4]
 80166ba:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80166be:	2b01      	cmp	r3, #1
 80166c0:	d103      	bne.n	80166ca <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80166c2:	6878      	ldr	r0, [r7, #4]
 80166c4:	f000 fc5a 	bl	8016f7c <vPortFree>
	}
 80166c8:	e012      	b.n	80166f0 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80166ca:	687b      	ldr	r3, [r7, #4]
 80166cc:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80166d0:	2b02      	cmp	r3, #2
 80166d2:	d00d      	beq.n	80166f0 <prvDeleteTCB+0x5c>
	__asm volatile
 80166d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80166d8:	b672      	cpsid	i
 80166da:	f383 8811 	msr	BASEPRI, r3
 80166de:	f3bf 8f6f 	isb	sy
 80166e2:	f3bf 8f4f 	dsb	sy
 80166e6:	b662      	cpsie	i
 80166e8:	60fb      	str	r3, [r7, #12]
}
 80166ea:	bf00      	nop
 80166ec:	bf00      	nop
 80166ee:	e7fd      	b.n	80166ec <prvDeleteTCB+0x58>
	}
 80166f0:	bf00      	nop
 80166f2:	3710      	adds	r7, #16
 80166f4:	46bd      	mov	sp, r7
 80166f6:	bd80      	pop	{r7, pc}

080166f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80166f8:	b480      	push	{r7}
 80166fa:	b083      	sub	sp, #12
 80166fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80166fe:	4b0c      	ldr	r3, [pc, #48]	@ (8016730 <prvResetNextTaskUnblockTime+0x38>)
 8016700:	681b      	ldr	r3, [r3, #0]
 8016702:	681b      	ldr	r3, [r3, #0]
 8016704:	2b00      	cmp	r3, #0
 8016706:	d104      	bne.n	8016712 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016708:	4b0a      	ldr	r3, [pc, #40]	@ (8016734 <prvResetNextTaskUnblockTime+0x3c>)
 801670a:	f04f 32ff 	mov.w	r2, #4294967295
 801670e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8016710:	e008      	b.n	8016724 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016712:	4b07      	ldr	r3, [pc, #28]	@ (8016730 <prvResetNextTaskUnblockTime+0x38>)
 8016714:	681b      	ldr	r3, [r3, #0]
 8016716:	68db      	ldr	r3, [r3, #12]
 8016718:	68db      	ldr	r3, [r3, #12]
 801671a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801671c:	687b      	ldr	r3, [r7, #4]
 801671e:	685b      	ldr	r3, [r3, #4]
 8016720:	4a04      	ldr	r2, [pc, #16]	@ (8016734 <prvResetNextTaskUnblockTime+0x3c>)
 8016722:	6013      	str	r3, [r2, #0]
}
 8016724:	bf00      	nop
 8016726:	370c      	adds	r7, #12
 8016728:	46bd      	mov	sp, r7
 801672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801672e:	4770      	bx	lr
 8016730:	20002bb0 	.word	0x20002bb0
 8016734:	20002c18 	.word	0x20002c18

08016738 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016738:	b480      	push	{r7}
 801673a:	b083      	sub	sp, #12
 801673c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801673e:	4b0b      	ldr	r3, [pc, #44]	@ (801676c <xTaskGetSchedulerState+0x34>)
 8016740:	681b      	ldr	r3, [r3, #0]
 8016742:	2b00      	cmp	r3, #0
 8016744:	d102      	bne.n	801674c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016746:	2301      	movs	r3, #1
 8016748:	607b      	str	r3, [r7, #4]
 801674a:	e008      	b.n	801675e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801674c:	4b08      	ldr	r3, [pc, #32]	@ (8016770 <xTaskGetSchedulerState+0x38>)
 801674e:	681b      	ldr	r3, [r3, #0]
 8016750:	2b00      	cmp	r3, #0
 8016752:	d102      	bne.n	801675a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8016754:	2302      	movs	r3, #2
 8016756:	607b      	str	r3, [r7, #4]
 8016758:	e001      	b.n	801675e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801675a:	2300      	movs	r3, #0
 801675c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801675e:	687b      	ldr	r3, [r7, #4]
	}
 8016760:	4618      	mov	r0, r3
 8016762:	370c      	adds	r7, #12
 8016764:	46bd      	mov	sp, r7
 8016766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801676a:	4770      	bx	lr
 801676c:	20002c04 	.word	0x20002c04
 8016770:	20002c20 	.word	0x20002c20

08016774 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8016774:	b580      	push	{r7, lr}
 8016776:	b086      	sub	sp, #24
 8016778:	af00      	add	r7, sp, #0
 801677a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801677c:	687b      	ldr	r3, [r7, #4]
 801677e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8016780:	2300      	movs	r3, #0
 8016782:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8016784:	687b      	ldr	r3, [r7, #4]
 8016786:	2b00      	cmp	r3, #0
 8016788:	d074      	beq.n	8016874 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801678a:	4b3d      	ldr	r3, [pc, #244]	@ (8016880 <xTaskPriorityDisinherit+0x10c>)
 801678c:	681b      	ldr	r3, [r3, #0]
 801678e:	693a      	ldr	r2, [r7, #16]
 8016790:	429a      	cmp	r2, r3
 8016792:	d00d      	beq.n	80167b0 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8016794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016798:	b672      	cpsid	i
 801679a:	f383 8811 	msr	BASEPRI, r3
 801679e:	f3bf 8f6f 	isb	sy
 80167a2:	f3bf 8f4f 	dsb	sy
 80167a6:	b662      	cpsie	i
 80167a8:	60fb      	str	r3, [r7, #12]
}
 80167aa:	bf00      	nop
 80167ac:	bf00      	nop
 80167ae:	e7fd      	b.n	80167ac <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80167b0:	693b      	ldr	r3, [r7, #16]
 80167b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80167b4:	2b00      	cmp	r3, #0
 80167b6:	d10d      	bne.n	80167d4 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80167b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167bc:	b672      	cpsid	i
 80167be:	f383 8811 	msr	BASEPRI, r3
 80167c2:	f3bf 8f6f 	isb	sy
 80167c6:	f3bf 8f4f 	dsb	sy
 80167ca:	b662      	cpsie	i
 80167cc:	60bb      	str	r3, [r7, #8]
}
 80167ce:	bf00      	nop
 80167d0:	bf00      	nop
 80167d2:	e7fd      	b.n	80167d0 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80167d4:	693b      	ldr	r3, [r7, #16]
 80167d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80167d8:	1e5a      	subs	r2, r3, #1
 80167da:	693b      	ldr	r3, [r7, #16]
 80167dc:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80167de:	693b      	ldr	r3, [r7, #16]
 80167e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80167e2:	693b      	ldr	r3, [r7, #16]
 80167e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80167e6:	429a      	cmp	r2, r3
 80167e8:	d044      	beq.n	8016874 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80167ea:	693b      	ldr	r3, [r7, #16]
 80167ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80167ee:	2b00      	cmp	r3, #0
 80167f0:	d140      	bne.n	8016874 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80167f2:	693b      	ldr	r3, [r7, #16]
 80167f4:	3304      	adds	r3, #4
 80167f6:	4618      	mov	r0, r3
 80167f8:	f7fe fb64 	bl	8014ec4 <uxListRemove>
 80167fc:	4603      	mov	r3, r0
 80167fe:	2b00      	cmp	r3, #0
 8016800:	d115      	bne.n	801682e <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8016802:	693b      	ldr	r3, [r7, #16]
 8016804:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016806:	491f      	ldr	r1, [pc, #124]	@ (8016884 <xTaskPriorityDisinherit+0x110>)
 8016808:	4613      	mov	r3, r2
 801680a:	009b      	lsls	r3, r3, #2
 801680c:	4413      	add	r3, r2
 801680e:	009b      	lsls	r3, r3, #2
 8016810:	440b      	add	r3, r1
 8016812:	681b      	ldr	r3, [r3, #0]
 8016814:	2b00      	cmp	r3, #0
 8016816:	d10a      	bne.n	801682e <xTaskPriorityDisinherit+0xba>
 8016818:	693b      	ldr	r3, [r7, #16]
 801681a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801681c:	2201      	movs	r2, #1
 801681e:	fa02 f303 	lsl.w	r3, r2, r3
 8016822:	43da      	mvns	r2, r3
 8016824:	4b18      	ldr	r3, [pc, #96]	@ (8016888 <xTaskPriorityDisinherit+0x114>)
 8016826:	681b      	ldr	r3, [r3, #0]
 8016828:	4013      	ands	r3, r2
 801682a:	4a17      	ldr	r2, [pc, #92]	@ (8016888 <xTaskPriorityDisinherit+0x114>)
 801682c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801682e:	693b      	ldr	r3, [r7, #16]
 8016830:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016832:	693b      	ldr	r3, [r7, #16]
 8016834:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016836:	693b      	ldr	r3, [r7, #16]
 8016838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801683a:	f1c3 0207 	rsb	r2, r3, #7
 801683e:	693b      	ldr	r3, [r7, #16]
 8016840:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8016842:	693b      	ldr	r3, [r7, #16]
 8016844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016846:	2201      	movs	r2, #1
 8016848:	409a      	lsls	r2, r3
 801684a:	4b0f      	ldr	r3, [pc, #60]	@ (8016888 <xTaskPriorityDisinherit+0x114>)
 801684c:	681b      	ldr	r3, [r3, #0]
 801684e:	4313      	orrs	r3, r2
 8016850:	4a0d      	ldr	r2, [pc, #52]	@ (8016888 <xTaskPriorityDisinherit+0x114>)
 8016852:	6013      	str	r3, [r2, #0]
 8016854:	693b      	ldr	r3, [r7, #16]
 8016856:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016858:	4613      	mov	r3, r2
 801685a:	009b      	lsls	r3, r3, #2
 801685c:	4413      	add	r3, r2
 801685e:	009b      	lsls	r3, r3, #2
 8016860:	4a08      	ldr	r2, [pc, #32]	@ (8016884 <xTaskPriorityDisinherit+0x110>)
 8016862:	441a      	add	r2, r3
 8016864:	693b      	ldr	r3, [r7, #16]
 8016866:	3304      	adds	r3, #4
 8016868:	4619      	mov	r1, r3
 801686a:	4610      	mov	r0, r2
 801686c:	f7fe facd 	bl	8014e0a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8016870:	2301      	movs	r3, #1
 8016872:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016874:	697b      	ldr	r3, [r7, #20]
	}
 8016876:	4618      	mov	r0, r3
 8016878:	3718      	adds	r7, #24
 801687a:	46bd      	mov	sp, r7
 801687c:	bd80      	pop	{r7, pc}
 801687e:	bf00      	nop
 8016880:	20002af8 	.word	0x20002af8
 8016884:	20002afc 	.word	0x20002afc
 8016888:	20002c00 	.word	0x20002c00

0801688c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801688c:	b580      	push	{r7, lr}
 801688e:	b084      	sub	sp, #16
 8016890:	af00      	add	r7, sp, #0
 8016892:	6078      	str	r0, [r7, #4]
 8016894:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8016896:	4b29      	ldr	r3, [pc, #164]	@ (801693c <prvAddCurrentTaskToDelayedList+0xb0>)
 8016898:	681b      	ldr	r3, [r3, #0]
 801689a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801689c:	4b28      	ldr	r3, [pc, #160]	@ (8016940 <prvAddCurrentTaskToDelayedList+0xb4>)
 801689e:	681b      	ldr	r3, [r3, #0]
 80168a0:	3304      	adds	r3, #4
 80168a2:	4618      	mov	r0, r3
 80168a4:	f7fe fb0e 	bl	8014ec4 <uxListRemove>
 80168a8:	4603      	mov	r3, r0
 80168aa:	2b00      	cmp	r3, #0
 80168ac:	d10b      	bne.n	80168c6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80168ae:	4b24      	ldr	r3, [pc, #144]	@ (8016940 <prvAddCurrentTaskToDelayedList+0xb4>)
 80168b0:	681b      	ldr	r3, [r3, #0]
 80168b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168b4:	2201      	movs	r2, #1
 80168b6:	fa02 f303 	lsl.w	r3, r2, r3
 80168ba:	43da      	mvns	r2, r3
 80168bc:	4b21      	ldr	r3, [pc, #132]	@ (8016944 <prvAddCurrentTaskToDelayedList+0xb8>)
 80168be:	681b      	ldr	r3, [r3, #0]
 80168c0:	4013      	ands	r3, r2
 80168c2:	4a20      	ldr	r2, [pc, #128]	@ (8016944 <prvAddCurrentTaskToDelayedList+0xb8>)
 80168c4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80168c6:	687b      	ldr	r3, [r7, #4]
 80168c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80168cc:	d10a      	bne.n	80168e4 <prvAddCurrentTaskToDelayedList+0x58>
 80168ce:	683b      	ldr	r3, [r7, #0]
 80168d0:	2b00      	cmp	r3, #0
 80168d2:	d007      	beq.n	80168e4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80168d4:	4b1a      	ldr	r3, [pc, #104]	@ (8016940 <prvAddCurrentTaskToDelayedList+0xb4>)
 80168d6:	681b      	ldr	r3, [r3, #0]
 80168d8:	3304      	adds	r3, #4
 80168da:	4619      	mov	r1, r3
 80168dc:	481a      	ldr	r0, [pc, #104]	@ (8016948 <prvAddCurrentTaskToDelayedList+0xbc>)
 80168de:	f7fe fa94 	bl	8014e0a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80168e2:	e026      	b.n	8016932 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80168e4:	68fa      	ldr	r2, [r7, #12]
 80168e6:	687b      	ldr	r3, [r7, #4]
 80168e8:	4413      	add	r3, r2
 80168ea:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80168ec:	4b14      	ldr	r3, [pc, #80]	@ (8016940 <prvAddCurrentTaskToDelayedList+0xb4>)
 80168ee:	681b      	ldr	r3, [r3, #0]
 80168f0:	68ba      	ldr	r2, [r7, #8]
 80168f2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80168f4:	68ba      	ldr	r2, [r7, #8]
 80168f6:	68fb      	ldr	r3, [r7, #12]
 80168f8:	429a      	cmp	r2, r3
 80168fa:	d209      	bcs.n	8016910 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80168fc:	4b13      	ldr	r3, [pc, #76]	@ (801694c <prvAddCurrentTaskToDelayedList+0xc0>)
 80168fe:	681a      	ldr	r2, [r3, #0]
 8016900:	4b0f      	ldr	r3, [pc, #60]	@ (8016940 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016902:	681b      	ldr	r3, [r3, #0]
 8016904:	3304      	adds	r3, #4
 8016906:	4619      	mov	r1, r3
 8016908:	4610      	mov	r0, r2
 801690a:	f7fe faa2 	bl	8014e52 <vListInsert>
}
 801690e:	e010      	b.n	8016932 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016910:	4b0f      	ldr	r3, [pc, #60]	@ (8016950 <prvAddCurrentTaskToDelayedList+0xc4>)
 8016912:	681a      	ldr	r2, [r3, #0]
 8016914:	4b0a      	ldr	r3, [pc, #40]	@ (8016940 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016916:	681b      	ldr	r3, [r3, #0]
 8016918:	3304      	adds	r3, #4
 801691a:	4619      	mov	r1, r3
 801691c:	4610      	mov	r0, r2
 801691e:	f7fe fa98 	bl	8014e52 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016922:	4b0c      	ldr	r3, [pc, #48]	@ (8016954 <prvAddCurrentTaskToDelayedList+0xc8>)
 8016924:	681b      	ldr	r3, [r3, #0]
 8016926:	68ba      	ldr	r2, [r7, #8]
 8016928:	429a      	cmp	r2, r3
 801692a:	d202      	bcs.n	8016932 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 801692c:	4a09      	ldr	r2, [pc, #36]	@ (8016954 <prvAddCurrentTaskToDelayedList+0xc8>)
 801692e:	68bb      	ldr	r3, [r7, #8]
 8016930:	6013      	str	r3, [r2, #0]
}
 8016932:	bf00      	nop
 8016934:	3710      	adds	r7, #16
 8016936:	46bd      	mov	sp, r7
 8016938:	bd80      	pop	{r7, pc}
 801693a:	bf00      	nop
 801693c:	20002bfc 	.word	0x20002bfc
 8016940:	20002af8 	.word	0x20002af8
 8016944:	20002c00 	.word	0x20002c00
 8016948:	20002be4 	.word	0x20002be4
 801694c:	20002bb4 	.word	0x20002bb4
 8016950:	20002bb0 	.word	0x20002bb0
 8016954:	20002c18 	.word	0x20002c18

08016958 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016958:	b480      	push	{r7}
 801695a:	b085      	sub	sp, #20
 801695c:	af00      	add	r7, sp, #0
 801695e:	60f8      	str	r0, [r7, #12]
 8016960:	60b9      	str	r1, [r7, #8]
 8016962:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016964:	68fb      	ldr	r3, [r7, #12]
 8016966:	3b04      	subs	r3, #4
 8016968:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801696a:	68fb      	ldr	r3, [r7, #12]
 801696c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8016970:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016972:	68fb      	ldr	r3, [r7, #12]
 8016974:	3b04      	subs	r3, #4
 8016976:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016978:	68bb      	ldr	r3, [r7, #8]
 801697a:	f023 0201 	bic.w	r2, r3, #1
 801697e:	68fb      	ldr	r3, [r7, #12]
 8016980:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016982:	68fb      	ldr	r3, [r7, #12]
 8016984:	3b04      	subs	r3, #4
 8016986:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016988:	4a0c      	ldr	r2, [pc, #48]	@ (80169bc <pxPortInitialiseStack+0x64>)
 801698a:	68fb      	ldr	r3, [r7, #12]
 801698c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801698e:	68fb      	ldr	r3, [r7, #12]
 8016990:	3b14      	subs	r3, #20
 8016992:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016994:	687a      	ldr	r2, [r7, #4]
 8016996:	68fb      	ldr	r3, [r7, #12]
 8016998:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801699a:	68fb      	ldr	r3, [r7, #12]
 801699c:	3b04      	subs	r3, #4
 801699e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80169a0:	68fb      	ldr	r3, [r7, #12]
 80169a2:	f06f 0202 	mvn.w	r2, #2
 80169a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80169a8:	68fb      	ldr	r3, [r7, #12]
 80169aa:	3b20      	subs	r3, #32
 80169ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80169ae:	68fb      	ldr	r3, [r7, #12]
}
 80169b0:	4618      	mov	r0, r3
 80169b2:	3714      	adds	r7, #20
 80169b4:	46bd      	mov	sp, r7
 80169b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169ba:	4770      	bx	lr
 80169bc:	080169c1 	.word	0x080169c1

080169c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80169c0:	b480      	push	{r7}
 80169c2:	b085      	sub	sp, #20
 80169c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80169c6:	2300      	movs	r3, #0
 80169c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80169ca:	4b15      	ldr	r3, [pc, #84]	@ (8016a20 <prvTaskExitError+0x60>)
 80169cc:	681b      	ldr	r3, [r3, #0]
 80169ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80169d2:	d00d      	beq.n	80169f0 <prvTaskExitError+0x30>
	__asm volatile
 80169d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169d8:	b672      	cpsid	i
 80169da:	f383 8811 	msr	BASEPRI, r3
 80169de:	f3bf 8f6f 	isb	sy
 80169e2:	f3bf 8f4f 	dsb	sy
 80169e6:	b662      	cpsie	i
 80169e8:	60fb      	str	r3, [r7, #12]
}
 80169ea:	bf00      	nop
 80169ec:	bf00      	nop
 80169ee:	e7fd      	b.n	80169ec <prvTaskExitError+0x2c>
	__asm volatile
 80169f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169f4:	b672      	cpsid	i
 80169f6:	f383 8811 	msr	BASEPRI, r3
 80169fa:	f3bf 8f6f 	isb	sy
 80169fe:	f3bf 8f4f 	dsb	sy
 8016a02:	b662      	cpsie	i
 8016a04:	60bb      	str	r3, [r7, #8]
}
 8016a06:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016a08:	bf00      	nop
 8016a0a:	687b      	ldr	r3, [r7, #4]
 8016a0c:	2b00      	cmp	r3, #0
 8016a0e:	d0fc      	beq.n	8016a0a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016a10:	bf00      	nop
 8016a12:	bf00      	nop
 8016a14:	3714      	adds	r7, #20
 8016a16:	46bd      	mov	sp, r7
 8016a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a1c:	4770      	bx	lr
 8016a1e:	bf00      	nop
 8016a20:	20000074 	.word	0x20000074
	...

08016a30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016a30:	4b07      	ldr	r3, [pc, #28]	@ (8016a50 <pxCurrentTCBConst2>)
 8016a32:	6819      	ldr	r1, [r3, #0]
 8016a34:	6808      	ldr	r0, [r1, #0]
 8016a36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a3a:	f380 8809 	msr	PSP, r0
 8016a3e:	f3bf 8f6f 	isb	sy
 8016a42:	f04f 0000 	mov.w	r0, #0
 8016a46:	f380 8811 	msr	BASEPRI, r0
 8016a4a:	4770      	bx	lr
 8016a4c:	f3af 8000 	nop.w

08016a50 <pxCurrentTCBConst2>:
 8016a50:	20002af8 	.word	0x20002af8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016a54:	bf00      	nop
 8016a56:	bf00      	nop

08016a58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016a58:	4808      	ldr	r0, [pc, #32]	@ (8016a7c <prvPortStartFirstTask+0x24>)
 8016a5a:	6800      	ldr	r0, [r0, #0]
 8016a5c:	6800      	ldr	r0, [r0, #0]
 8016a5e:	f380 8808 	msr	MSP, r0
 8016a62:	f04f 0000 	mov.w	r0, #0
 8016a66:	f380 8814 	msr	CONTROL, r0
 8016a6a:	b662      	cpsie	i
 8016a6c:	b661      	cpsie	f
 8016a6e:	f3bf 8f4f 	dsb	sy
 8016a72:	f3bf 8f6f 	isb	sy
 8016a76:	df00      	svc	0
 8016a78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8016a7a:	bf00      	nop
 8016a7c:	e000ed08 	.word	0xe000ed08

08016a80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016a80:	b580      	push	{r7, lr}
 8016a82:	b084      	sub	sp, #16
 8016a84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016a86:	4b37      	ldr	r3, [pc, #220]	@ (8016b64 <xPortStartScheduler+0xe4>)
 8016a88:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8016a8a:	68fb      	ldr	r3, [r7, #12]
 8016a8c:	781b      	ldrb	r3, [r3, #0]
 8016a8e:	b2db      	uxtb	r3, r3
 8016a90:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016a92:	68fb      	ldr	r3, [r7, #12]
 8016a94:	22ff      	movs	r2, #255	@ 0xff
 8016a96:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016a98:	68fb      	ldr	r3, [r7, #12]
 8016a9a:	781b      	ldrb	r3, [r3, #0]
 8016a9c:	b2db      	uxtb	r3, r3
 8016a9e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016aa0:	78fb      	ldrb	r3, [r7, #3]
 8016aa2:	b2db      	uxtb	r3, r3
 8016aa4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8016aa8:	b2da      	uxtb	r2, r3
 8016aaa:	4b2f      	ldr	r3, [pc, #188]	@ (8016b68 <xPortStartScheduler+0xe8>)
 8016aac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016aae:	4b2f      	ldr	r3, [pc, #188]	@ (8016b6c <xPortStartScheduler+0xec>)
 8016ab0:	2207      	movs	r2, #7
 8016ab2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016ab4:	e009      	b.n	8016aca <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8016ab6:	4b2d      	ldr	r3, [pc, #180]	@ (8016b6c <xPortStartScheduler+0xec>)
 8016ab8:	681b      	ldr	r3, [r3, #0]
 8016aba:	3b01      	subs	r3, #1
 8016abc:	4a2b      	ldr	r2, [pc, #172]	@ (8016b6c <xPortStartScheduler+0xec>)
 8016abe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016ac0:	78fb      	ldrb	r3, [r7, #3]
 8016ac2:	b2db      	uxtb	r3, r3
 8016ac4:	005b      	lsls	r3, r3, #1
 8016ac6:	b2db      	uxtb	r3, r3
 8016ac8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016aca:	78fb      	ldrb	r3, [r7, #3]
 8016acc:	b2db      	uxtb	r3, r3
 8016ace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016ad2:	2b80      	cmp	r3, #128	@ 0x80
 8016ad4:	d0ef      	beq.n	8016ab6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016ad6:	4b25      	ldr	r3, [pc, #148]	@ (8016b6c <xPortStartScheduler+0xec>)
 8016ad8:	681b      	ldr	r3, [r3, #0]
 8016ada:	f1c3 0307 	rsb	r3, r3, #7
 8016ade:	2b04      	cmp	r3, #4
 8016ae0:	d00d      	beq.n	8016afe <xPortStartScheduler+0x7e>
	__asm volatile
 8016ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ae6:	b672      	cpsid	i
 8016ae8:	f383 8811 	msr	BASEPRI, r3
 8016aec:	f3bf 8f6f 	isb	sy
 8016af0:	f3bf 8f4f 	dsb	sy
 8016af4:	b662      	cpsie	i
 8016af6:	60bb      	str	r3, [r7, #8]
}
 8016af8:	bf00      	nop
 8016afa:	bf00      	nop
 8016afc:	e7fd      	b.n	8016afa <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016afe:	4b1b      	ldr	r3, [pc, #108]	@ (8016b6c <xPortStartScheduler+0xec>)
 8016b00:	681b      	ldr	r3, [r3, #0]
 8016b02:	021b      	lsls	r3, r3, #8
 8016b04:	4a19      	ldr	r2, [pc, #100]	@ (8016b6c <xPortStartScheduler+0xec>)
 8016b06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016b08:	4b18      	ldr	r3, [pc, #96]	@ (8016b6c <xPortStartScheduler+0xec>)
 8016b0a:	681b      	ldr	r3, [r3, #0]
 8016b0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8016b10:	4a16      	ldr	r2, [pc, #88]	@ (8016b6c <xPortStartScheduler+0xec>)
 8016b12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8016b14:	687b      	ldr	r3, [r7, #4]
 8016b16:	b2da      	uxtb	r2, r3
 8016b18:	68fb      	ldr	r3, [r7, #12]
 8016b1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8016b1c:	4b14      	ldr	r3, [pc, #80]	@ (8016b70 <xPortStartScheduler+0xf0>)
 8016b1e:	681b      	ldr	r3, [r3, #0]
 8016b20:	4a13      	ldr	r2, [pc, #76]	@ (8016b70 <xPortStartScheduler+0xf0>)
 8016b22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8016b26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016b28:	4b11      	ldr	r3, [pc, #68]	@ (8016b70 <xPortStartScheduler+0xf0>)
 8016b2a:	681b      	ldr	r3, [r3, #0]
 8016b2c:	4a10      	ldr	r2, [pc, #64]	@ (8016b70 <xPortStartScheduler+0xf0>)
 8016b2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8016b32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8016b34:	f000 f8dc 	bl	8016cf0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016b38:	4b0e      	ldr	r3, [pc, #56]	@ (8016b74 <xPortStartScheduler+0xf4>)
 8016b3a:	2200      	movs	r2, #0
 8016b3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8016b3e:	f000 f8fb 	bl	8016d38 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8016b42:	4b0d      	ldr	r3, [pc, #52]	@ (8016b78 <xPortStartScheduler+0xf8>)
 8016b44:	681b      	ldr	r3, [r3, #0]
 8016b46:	4a0c      	ldr	r2, [pc, #48]	@ (8016b78 <xPortStartScheduler+0xf8>)
 8016b48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8016b4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8016b4e:	f7ff ff83 	bl	8016a58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8016b52:	f7ff fb7b 	bl	801624c <vTaskSwitchContext>
	prvTaskExitError();
 8016b56:	f7ff ff33 	bl	80169c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8016b5a:	2300      	movs	r3, #0
}
 8016b5c:	4618      	mov	r0, r3
 8016b5e:	3710      	adds	r7, #16
 8016b60:	46bd      	mov	sp, r7
 8016b62:	bd80      	pop	{r7, pc}
 8016b64:	e000e400 	.word	0xe000e400
 8016b68:	20002c24 	.word	0x20002c24
 8016b6c:	20002c28 	.word	0x20002c28
 8016b70:	e000ed20 	.word	0xe000ed20
 8016b74:	20000074 	.word	0x20000074
 8016b78:	e000ef34 	.word	0xe000ef34

08016b7c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8016b7c:	b480      	push	{r7}
 8016b7e:	b083      	sub	sp, #12
 8016b80:	af00      	add	r7, sp, #0
	__asm volatile
 8016b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b86:	b672      	cpsid	i
 8016b88:	f383 8811 	msr	BASEPRI, r3
 8016b8c:	f3bf 8f6f 	isb	sy
 8016b90:	f3bf 8f4f 	dsb	sy
 8016b94:	b662      	cpsie	i
 8016b96:	607b      	str	r3, [r7, #4]
}
 8016b98:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8016b9a:	4b11      	ldr	r3, [pc, #68]	@ (8016be0 <vPortEnterCritical+0x64>)
 8016b9c:	681b      	ldr	r3, [r3, #0]
 8016b9e:	3301      	adds	r3, #1
 8016ba0:	4a0f      	ldr	r2, [pc, #60]	@ (8016be0 <vPortEnterCritical+0x64>)
 8016ba2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8016ba4:	4b0e      	ldr	r3, [pc, #56]	@ (8016be0 <vPortEnterCritical+0x64>)
 8016ba6:	681b      	ldr	r3, [r3, #0]
 8016ba8:	2b01      	cmp	r3, #1
 8016baa:	d112      	bne.n	8016bd2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8016bac:	4b0d      	ldr	r3, [pc, #52]	@ (8016be4 <vPortEnterCritical+0x68>)
 8016bae:	681b      	ldr	r3, [r3, #0]
 8016bb0:	b2db      	uxtb	r3, r3
 8016bb2:	2b00      	cmp	r3, #0
 8016bb4:	d00d      	beq.n	8016bd2 <vPortEnterCritical+0x56>
	__asm volatile
 8016bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016bba:	b672      	cpsid	i
 8016bbc:	f383 8811 	msr	BASEPRI, r3
 8016bc0:	f3bf 8f6f 	isb	sy
 8016bc4:	f3bf 8f4f 	dsb	sy
 8016bc8:	b662      	cpsie	i
 8016bca:	603b      	str	r3, [r7, #0]
}
 8016bcc:	bf00      	nop
 8016bce:	bf00      	nop
 8016bd0:	e7fd      	b.n	8016bce <vPortEnterCritical+0x52>
	}
}
 8016bd2:	bf00      	nop
 8016bd4:	370c      	adds	r7, #12
 8016bd6:	46bd      	mov	sp, r7
 8016bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bdc:	4770      	bx	lr
 8016bde:	bf00      	nop
 8016be0:	20000074 	.word	0x20000074
 8016be4:	e000ed04 	.word	0xe000ed04

08016be8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8016be8:	b480      	push	{r7}
 8016bea:	b083      	sub	sp, #12
 8016bec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8016bee:	4b13      	ldr	r3, [pc, #76]	@ (8016c3c <vPortExitCritical+0x54>)
 8016bf0:	681b      	ldr	r3, [r3, #0]
 8016bf2:	2b00      	cmp	r3, #0
 8016bf4:	d10d      	bne.n	8016c12 <vPortExitCritical+0x2a>
	__asm volatile
 8016bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016bfa:	b672      	cpsid	i
 8016bfc:	f383 8811 	msr	BASEPRI, r3
 8016c00:	f3bf 8f6f 	isb	sy
 8016c04:	f3bf 8f4f 	dsb	sy
 8016c08:	b662      	cpsie	i
 8016c0a:	607b      	str	r3, [r7, #4]
}
 8016c0c:	bf00      	nop
 8016c0e:	bf00      	nop
 8016c10:	e7fd      	b.n	8016c0e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8016c12:	4b0a      	ldr	r3, [pc, #40]	@ (8016c3c <vPortExitCritical+0x54>)
 8016c14:	681b      	ldr	r3, [r3, #0]
 8016c16:	3b01      	subs	r3, #1
 8016c18:	4a08      	ldr	r2, [pc, #32]	@ (8016c3c <vPortExitCritical+0x54>)
 8016c1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8016c1c:	4b07      	ldr	r3, [pc, #28]	@ (8016c3c <vPortExitCritical+0x54>)
 8016c1e:	681b      	ldr	r3, [r3, #0]
 8016c20:	2b00      	cmp	r3, #0
 8016c22:	d105      	bne.n	8016c30 <vPortExitCritical+0x48>
 8016c24:	2300      	movs	r3, #0
 8016c26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016c28:	683b      	ldr	r3, [r7, #0]
 8016c2a:	f383 8811 	msr	BASEPRI, r3
}
 8016c2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8016c30:	bf00      	nop
 8016c32:	370c      	adds	r7, #12
 8016c34:	46bd      	mov	sp, r7
 8016c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c3a:	4770      	bx	lr
 8016c3c:	20000074 	.word	0x20000074

08016c40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8016c40:	f3ef 8009 	mrs	r0, PSP
 8016c44:	f3bf 8f6f 	isb	sy
 8016c48:	4b15      	ldr	r3, [pc, #84]	@ (8016ca0 <pxCurrentTCBConst>)
 8016c4a:	681a      	ldr	r2, [r3, #0]
 8016c4c:	f01e 0f10 	tst.w	lr, #16
 8016c50:	bf08      	it	eq
 8016c52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8016c56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c5a:	6010      	str	r0, [r2, #0]
 8016c5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8016c60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8016c64:	b672      	cpsid	i
 8016c66:	f380 8811 	msr	BASEPRI, r0
 8016c6a:	f3bf 8f4f 	dsb	sy
 8016c6e:	f3bf 8f6f 	isb	sy
 8016c72:	b662      	cpsie	i
 8016c74:	f7ff faea 	bl	801624c <vTaskSwitchContext>
 8016c78:	f04f 0000 	mov.w	r0, #0
 8016c7c:	f380 8811 	msr	BASEPRI, r0
 8016c80:	bc09      	pop	{r0, r3}
 8016c82:	6819      	ldr	r1, [r3, #0]
 8016c84:	6808      	ldr	r0, [r1, #0]
 8016c86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c8a:	f01e 0f10 	tst.w	lr, #16
 8016c8e:	bf08      	it	eq
 8016c90:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8016c94:	f380 8809 	msr	PSP, r0
 8016c98:	f3bf 8f6f 	isb	sy
 8016c9c:	4770      	bx	lr
 8016c9e:	bf00      	nop

08016ca0 <pxCurrentTCBConst>:
 8016ca0:	20002af8 	.word	0x20002af8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8016ca4:	bf00      	nop
 8016ca6:	bf00      	nop

08016ca8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8016ca8:	b580      	push	{r7, lr}
 8016caa:	b082      	sub	sp, #8
 8016cac:	af00      	add	r7, sp, #0
	__asm volatile
 8016cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016cb2:	b672      	cpsid	i
 8016cb4:	f383 8811 	msr	BASEPRI, r3
 8016cb8:	f3bf 8f6f 	isb	sy
 8016cbc:	f3bf 8f4f 	dsb	sy
 8016cc0:	b662      	cpsie	i
 8016cc2:	607b      	str	r3, [r7, #4]
}
 8016cc4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8016cc6:	f7ff fa05 	bl	80160d4 <xTaskIncrementTick>
 8016cca:	4603      	mov	r3, r0
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d003      	beq.n	8016cd8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8016cd0:	4b06      	ldr	r3, [pc, #24]	@ (8016cec <SysTick_Handler+0x44>)
 8016cd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016cd6:	601a      	str	r2, [r3, #0]
 8016cd8:	2300      	movs	r3, #0
 8016cda:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016cdc:	683b      	ldr	r3, [r7, #0]
 8016cde:	f383 8811 	msr	BASEPRI, r3
}
 8016ce2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8016ce4:	bf00      	nop
 8016ce6:	3708      	adds	r7, #8
 8016ce8:	46bd      	mov	sp, r7
 8016cea:	bd80      	pop	{r7, pc}
 8016cec:	e000ed04 	.word	0xe000ed04

08016cf0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8016cf0:	b480      	push	{r7}
 8016cf2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8016cf4:	4b0b      	ldr	r3, [pc, #44]	@ (8016d24 <vPortSetupTimerInterrupt+0x34>)
 8016cf6:	2200      	movs	r2, #0
 8016cf8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8016cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8016d28 <vPortSetupTimerInterrupt+0x38>)
 8016cfc:	2200      	movs	r2, #0
 8016cfe:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8016d00:	4b0a      	ldr	r3, [pc, #40]	@ (8016d2c <vPortSetupTimerInterrupt+0x3c>)
 8016d02:	681b      	ldr	r3, [r3, #0]
 8016d04:	4a0a      	ldr	r2, [pc, #40]	@ (8016d30 <vPortSetupTimerInterrupt+0x40>)
 8016d06:	fba2 2303 	umull	r2, r3, r2, r3
 8016d0a:	099b      	lsrs	r3, r3, #6
 8016d0c:	4a09      	ldr	r2, [pc, #36]	@ (8016d34 <vPortSetupTimerInterrupt+0x44>)
 8016d0e:	3b01      	subs	r3, #1
 8016d10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8016d12:	4b04      	ldr	r3, [pc, #16]	@ (8016d24 <vPortSetupTimerInterrupt+0x34>)
 8016d14:	2207      	movs	r2, #7
 8016d16:	601a      	str	r2, [r3, #0]
}
 8016d18:	bf00      	nop
 8016d1a:	46bd      	mov	sp, r7
 8016d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d20:	4770      	bx	lr
 8016d22:	bf00      	nop
 8016d24:	e000e010 	.word	0xe000e010
 8016d28:	e000e018 	.word	0xe000e018
 8016d2c:	2000001c 	.word	0x2000001c
 8016d30:	10624dd3 	.word	0x10624dd3
 8016d34:	e000e014 	.word	0xe000e014

08016d38 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8016d38:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8016d48 <vPortEnableVFP+0x10>
 8016d3c:	6801      	ldr	r1, [r0, #0]
 8016d3e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8016d42:	6001      	str	r1, [r0, #0]
 8016d44:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8016d46:	bf00      	nop
 8016d48:	e000ed88 	.word	0xe000ed88

08016d4c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8016d4c:	b480      	push	{r7}
 8016d4e:	b085      	sub	sp, #20
 8016d50:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8016d52:	f3ef 8305 	mrs	r3, IPSR
 8016d56:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8016d58:	68fb      	ldr	r3, [r7, #12]
 8016d5a:	2b0f      	cmp	r3, #15
 8016d5c:	d917      	bls.n	8016d8e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8016d5e:	4a1a      	ldr	r2, [pc, #104]	@ (8016dc8 <vPortValidateInterruptPriority+0x7c>)
 8016d60:	68fb      	ldr	r3, [r7, #12]
 8016d62:	4413      	add	r3, r2
 8016d64:	781b      	ldrb	r3, [r3, #0]
 8016d66:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8016d68:	4b18      	ldr	r3, [pc, #96]	@ (8016dcc <vPortValidateInterruptPriority+0x80>)
 8016d6a:	781b      	ldrb	r3, [r3, #0]
 8016d6c:	7afa      	ldrb	r2, [r7, #11]
 8016d6e:	429a      	cmp	r2, r3
 8016d70:	d20d      	bcs.n	8016d8e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8016d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d76:	b672      	cpsid	i
 8016d78:	f383 8811 	msr	BASEPRI, r3
 8016d7c:	f3bf 8f6f 	isb	sy
 8016d80:	f3bf 8f4f 	dsb	sy
 8016d84:	b662      	cpsie	i
 8016d86:	607b      	str	r3, [r7, #4]
}
 8016d88:	bf00      	nop
 8016d8a:	bf00      	nop
 8016d8c:	e7fd      	b.n	8016d8a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8016d8e:	4b10      	ldr	r3, [pc, #64]	@ (8016dd0 <vPortValidateInterruptPriority+0x84>)
 8016d90:	681b      	ldr	r3, [r3, #0]
 8016d92:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8016d96:	4b0f      	ldr	r3, [pc, #60]	@ (8016dd4 <vPortValidateInterruptPriority+0x88>)
 8016d98:	681b      	ldr	r3, [r3, #0]
 8016d9a:	429a      	cmp	r2, r3
 8016d9c:	d90d      	bls.n	8016dba <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8016d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016da2:	b672      	cpsid	i
 8016da4:	f383 8811 	msr	BASEPRI, r3
 8016da8:	f3bf 8f6f 	isb	sy
 8016dac:	f3bf 8f4f 	dsb	sy
 8016db0:	b662      	cpsie	i
 8016db2:	603b      	str	r3, [r7, #0]
}
 8016db4:	bf00      	nop
 8016db6:	bf00      	nop
 8016db8:	e7fd      	b.n	8016db6 <vPortValidateInterruptPriority+0x6a>
	}
 8016dba:	bf00      	nop
 8016dbc:	3714      	adds	r7, #20
 8016dbe:	46bd      	mov	sp, r7
 8016dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dc4:	4770      	bx	lr
 8016dc6:	bf00      	nop
 8016dc8:	e000e3f0 	.word	0xe000e3f0
 8016dcc:	20002c24 	.word	0x20002c24
 8016dd0:	e000ed0c 	.word	0xe000ed0c
 8016dd4:	20002c28 	.word	0x20002c28

08016dd8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8016dd8:	b580      	push	{r7, lr}
 8016dda:	b08a      	sub	sp, #40	@ 0x28
 8016ddc:	af00      	add	r7, sp, #0
 8016dde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8016de0:	2300      	movs	r3, #0
 8016de2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8016de4:	f7ff f8a6 	bl	8015f34 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8016de8:	4b5f      	ldr	r3, [pc, #380]	@ (8016f68 <pvPortMalloc+0x190>)
 8016dea:	681b      	ldr	r3, [r3, #0]
 8016dec:	2b00      	cmp	r3, #0
 8016dee:	d101      	bne.n	8016df4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8016df0:	f000 f924 	bl	801703c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8016df4:	4b5d      	ldr	r3, [pc, #372]	@ (8016f6c <pvPortMalloc+0x194>)
 8016df6:	681a      	ldr	r2, [r3, #0]
 8016df8:	687b      	ldr	r3, [r7, #4]
 8016dfa:	4013      	ands	r3, r2
 8016dfc:	2b00      	cmp	r3, #0
 8016dfe:	f040 8094 	bne.w	8016f2a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8016e02:	687b      	ldr	r3, [r7, #4]
 8016e04:	2b00      	cmp	r3, #0
 8016e06:	d020      	beq.n	8016e4a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8016e08:	2208      	movs	r2, #8
 8016e0a:	687b      	ldr	r3, [r7, #4]
 8016e0c:	4413      	add	r3, r2
 8016e0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8016e10:	687b      	ldr	r3, [r7, #4]
 8016e12:	f003 0307 	and.w	r3, r3, #7
 8016e16:	2b00      	cmp	r3, #0
 8016e18:	d017      	beq.n	8016e4a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8016e1a:	687b      	ldr	r3, [r7, #4]
 8016e1c:	f023 0307 	bic.w	r3, r3, #7
 8016e20:	3308      	adds	r3, #8
 8016e22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016e24:	687b      	ldr	r3, [r7, #4]
 8016e26:	f003 0307 	and.w	r3, r3, #7
 8016e2a:	2b00      	cmp	r3, #0
 8016e2c:	d00d      	beq.n	8016e4a <pvPortMalloc+0x72>
	__asm volatile
 8016e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e32:	b672      	cpsid	i
 8016e34:	f383 8811 	msr	BASEPRI, r3
 8016e38:	f3bf 8f6f 	isb	sy
 8016e3c:	f3bf 8f4f 	dsb	sy
 8016e40:	b662      	cpsie	i
 8016e42:	617b      	str	r3, [r7, #20]
}
 8016e44:	bf00      	nop
 8016e46:	bf00      	nop
 8016e48:	e7fd      	b.n	8016e46 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8016e4a:	687b      	ldr	r3, [r7, #4]
 8016e4c:	2b00      	cmp	r3, #0
 8016e4e:	d06c      	beq.n	8016f2a <pvPortMalloc+0x152>
 8016e50:	4b47      	ldr	r3, [pc, #284]	@ (8016f70 <pvPortMalloc+0x198>)
 8016e52:	681b      	ldr	r3, [r3, #0]
 8016e54:	687a      	ldr	r2, [r7, #4]
 8016e56:	429a      	cmp	r2, r3
 8016e58:	d867      	bhi.n	8016f2a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8016e5a:	4b46      	ldr	r3, [pc, #280]	@ (8016f74 <pvPortMalloc+0x19c>)
 8016e5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8016e5e:	4b45      	ldr	r3, [pc, #276]	@ (8016f74 <pvPortMalloc+0x19c>)
 8016e60:	681b      	ldr	r3, [r3, #0]
 8016e62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016e64:	e004      	b.n	8016e70 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8016e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8016e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e6c:	681b      	ldr	r3, [r3, #0]
 8016e6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e72:	685b      	ldr	r3, [r3, #4]
 8016e74:	687a      	ldr	r2, [r7, #4]
 8016e76:	429a      	cmp	r2, r3
 8016e78:	d903      	bls.n	8016e82 <pvPortMalloc+0xaa>
 8016e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e7c:	681b      	ldr	r3, [r3, #0]
 8016e7e:	2b00      	cmp	r3, #0
 8016e80:	d1f1      	bne.n	8016e66 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8016e82:	4b39      	ldr	r3, [pc, #228]	@ (8016f68 <pvPortMalloc+0x190>)
 8016e84:	681b      	ldr	r3, [r3, #0]
 8016e86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016e88:	429a      	cmp	r2, r3
 8016e8a:	d04e      	beq.n	8016f2a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8016e8c:	6a3b      	ldr	r3, [r7, #32]
 8016e8e:	681b      	ldr	r3, [r3, #0]
 8016e90:	2208      	movs	r2, #8
 8016e92:	4413      	add	r3, r2
 8016e94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8016e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e98:	681a      	ldr	r2, [r3, #0]
 8016e9a:	6a3b      	ldr	r3, [r7, #32]
 8016e9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8016e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ea0:	685a      	ldr	r2, [r3, #4]
 8016ea2:	687b      	ldr	r3, [r7, #4]
 8016ea4:	1ad2      	subs	r2, r2, r3
 8016ea6:	2308      	movs	r3, #8
 8016ea8:	005b      	lsls	r3, r3, #1
 8016eaa:	429a      	cmp	r2, r3
 8016eac:	d922      	bls.n	8016ef4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8016eae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016eb0:	687b      	ldr	r3, [r7, #4]
 8016eb2:	4413      	add	r3, r2
 8016eb4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016eb6:	69bb      	ldr	r3, [r7, #24]
 8016eb8:	f003 0307 	and.w	r3, r3, #7
 8016ebc:	2b00      	cmp	r3, #0
 8016ebe:	d00d      	beq.n	8016edc <pvPortMalloc+0x104>
	__asm volatile
 8016ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ec4:	b672      	cpsid	i
 8016ec6:	f383 8811 	msr	BASEPRI, r3
 8016eca:	f3bf 8f6f 	isb	sy
 8016ece:	f3bf 8f4f 	dsb	sy
 8016ed2:	b662      	cpsie	i
 8016ed4:	613b      	str	r3, [r7, #16]
}
 8016ed6:	bf00      	nop
 8016ed8:	bf00      	nop
 8016eda:	e7fd      	b.n	8016ed8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8016edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ede:	685a      	ldr	r2, [r3, #4]
 8016ee0:	687b      	ldr	r3, [r7, #4]
 8016ee2:	1ad2      	subs	r2, r2, r3
 8016ee4:	69bb      	ldr	r3, [r7, #24]
 8016ee6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8016ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016eea:	687a      	ldr	r2, [r7, #4]
 8016eec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8016eee:	69b8      	ldr	r0, [r7, #24]
 8016ef0:	f000 f906 	bl	8017100 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8016ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8016f70 <pvPortMalloc+0x198>)
 8016ef6:	681a      	ldr	r2, [r3, #0]
 8016ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016efa:	685b      	ldr	r3, [r3, #4]
 8016efc:	1ad3      	subs	r3, r2, r3
 8016efe:	4a1c      	ldr	r2, [pc, #112]	@ (8016f70 <pvPortMalloc+0x198>)
 8016f00:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8016f02:	4b1b      	ldr	r3, [pc, #108]	@ (8016f70 <pvPortMalloc+0x198>)
 8016f04:	681a      	ldr	r2, [r3, #0]
 8016f06:	4b1c      	ldr	r3, [pc, #112]	@ (8016f78 <pvPortMalloc+0x1a0>)
 8016f08:	681b      	ldr	r3, [r3, #0]
 8016f0a:	429a      	cmp	r2, r3
 8016f0c:	d203      	bcs.n	8016f16 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8016f0e:	4b18      	ldr	r3, [pc, #96]	@ (8016f70 <pvPortMalloc+0x198>)
 8016f10:	681b      	ldr	r3, [r3, #0]
 8016f12:	4a19      	ldr	r2, [pc, #100]	@ (8016f78 <pvPortMalloc+0x1a0>)
 8016f14:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8016f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f18:	685a      	ldr	r2, [r3, #4]
 8016f1a:	4b14      	ldr	r3, [pc, #80]	@ (8016f6c <pvPortMalloc+0x194>)
 8016f1c:	681b      	ldr	r3, [r3, #0]
 8016f1e:	431a      	orrs	r2, r3
 8016f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f22:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8016f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f26:	2200      	movs	r2, #0
 8016f28:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8016f2a:	f7ff f811 	bl	8015f50 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8016f2e:	69fb      	ldr	r3, [r7, #28]
 8016f30:	2b00      	cmp	r3, #0
 8016f32:	d101      	bne.n	8016f38 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8016f34:	f7ea ff52 	bl	8001ddc <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8016f38:	69fb      	ldr	r3, [r7, #28]
 8016f3a:	f003 0307 	and.w	r3, r3, #7
 8016f3e:	2b00      	cmp	r3, #0
 8016f40:	d00d      	beq.n	8016f5e <pvPortMalloc+0x186>
	__asm volatile
 8016f42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f46:	b672      	cpsid	i
 8016f48:	f383 8811 	msr	BASEPRI, r3
 8016f4c:	f3bf 8f6f 	isb	sy
 8016f50:	f3bf 8f4f 	dsb	sy
 8016f54:	b662      	cpsie	i
 8016f56:	60fb      	str	r3, [r7, #12]
}
 8016f58:	bf00      	nop
 8016f5a:	bf00      	nop
 8016f5c:	e7fd      	b.n	8016f5a <pvPortMalloc+0x182>
	return pvReturn;
 8016f5e:	69fb      	ldr	r3, [r7, #28]
}
 8016f60:	4618      	mov	r0, r3
 8016f62:	3728      	adds	r7, #40	@ 0x28
 8016f64:	46bd      	mov	sp, r7
 8016f66:	bd80      	pop	{r7, pc}
 8016f68:	20012c34 	.word	0x20012c34
 8016f6c:	20012c40 	.word	0x20012c40
 8016f70:	20012c38 	.word	0x20012c38
 8016f74:	20012c2c 	.word	0x20012c2c
 8016f78:	20012c3c 	.word	0x20012c3c

08016f7c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8016f7c:	b580      	push	{r7, lr}
 8016f7e:	b086      	sub	sp, #24
 8016f80:	af00      	add	r7, sp, #0
 8016f82:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8016f84:	687b      	ldr	r3, [r7, #4]
 8016f86:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	2b00      	cmp	r3, #0
 8016f8c:	d04e      	beq.n	801702c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8016f8e:	2308      	movs	r3, #8
 8016f90:	425b      	negs	r3, r3
 8016f92:	697a      	ldr	r2, [r7, #20]
 8016f94:	4413      	add	r3, r2
 8016f96:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8016f98:	697b      	ldr	r3, [r7, #20]
 8016f9a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8016f9c:	693b      	ldr	r3, [r7, #16]
 8016f9e:	685a      	ldr	r2, [r3, #4]
 8016fa0:	4b24      	ldr	r3, [pc, #144]	@ (8017034 <vPortFree+0xb8>)
 8016fa2:	681b      	ldr	r3, [r3, #0]
 8016fa4:	4013      	ands	r3, r2
 8016fa6:	2b00      	cmp	r3, #0
 8016fa8:	d10d      	bne.n	8016fc6 <vPortFree+0x4a>
	__asm volatile
 8016faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fae:	b672      	cpsid	i
 8016fb0:	f383 8811 	msr	BASEPRI, r3
 8016fb4:	f3bf 8f6f 	isb	sy
 8016fb8:	f3bf 8f4f 	dsb	sy
 8016fbc:	b662      	cpsie	i
 8016fbe:	60fb      	str	r3, [r7, #12]
}
 8016fc0:	bf00      	nop
 8016fc2:	bf00      	nop
 8016fc4:	e7fd      	b.n	8016fc2 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8016fc6:	693b      	ldr	r3, [r7, #16]
 8016fc8:	681b      	ldr	r3, [r3, #0]
 8016fca:	2b00      	cmp	r3, #0
 8016fcc:	d00d      	beq.n	8016fea <vPortFree+0x6e>
	__asm volatile
 8016fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fd2:	b672      	cpsid	i
 8016fd4:	f383 8811 	msr	BASEPRI, r3
 8016fd8:	f3bf 8f6f 	isb	sy
 8016fdc:	f3bf 8f4f 	dsb	sy
 8016fe0:	b662      	cpsie	i
 8016fe2:	60bb      	str	r3, [r7, #8]
}
 8016fe4:	bf00      	nop
 8016fe6:	bf00      	nop
 8016fe8:	e7fd      	b.n	8016fe6 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8016fea:	693b      	ldr	r3, [r7, #16]
 8016fec:	685a      	ldr	r2, [r3, #4]
 8016fee:	4b11      	ldr	r3, [pc, #68]	@ (8017034 <vPortFree+0xb8>)
 8016ff0:	681b      	ldr	r3, [r3, #0]
 8016ff2:	4013      	ands	r3, r2
 8016ff4:	2b00      	cmp	r3, #0
 8016ff6:	d019      	beq.n	801702c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8016ff8:	693b      	ldr	r3, [r7, #16]
 8016ffa:	681b      	ldr	r3, [r3, #0]
 8016ffc:	2b00      	cmp	r3, #0
 8016ffe:	d115      	bne.n	801702c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017000:	693b      	ldr	r3, [r7, #16]
 8017002:	685a      	ldr	r2, [r3, #4]
 8017004:	4b0b      	ldr	r3, [pc, #44]	@ (8017034 <vPortFree+0xb8>)
 8017006:	681b      	ldr	r3, [r3, #0]
 8017008:	43db      	mvns	r3, r3
 801700a:	401a      	ands	r2, r3
 801700c:	693b      	ldr	r3, [r7, #16]
 801700e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017010:	f7fe ff90 	bl	8015f34 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017014:	693b      	ldr	r3, [r7, #16]
 8017016:	685a      	ldr	r2, [r3, #4]
 8017018:	4b07      	ldr	r3, [pc, #28]	@ (8017038 <vPortFree+0xbc>)
 801701a:	681b      	ldr	r3, [r3, #0]
 801701c:	4413      	add	r3, r2
 801701e:	4a06      	ldr	r2, [pc, #24]	@ (8017038 <vPortFree+0xbc>)
 8017020:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017022:	6938      	ldr	r0, [r7, #16]
 8017024:	f000 f86c 	bl	8017100 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8017028:	f7fe ff92 	bl	8015f50 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801702c:	bf00      	nop
 801702e:	3718      	adds	r7, #24
 8017030:	46bd      	mov	sp, r7
 8017032:	bd80      	pop	{r7, pc}
 8017034:	20012c40 	.word	0x20012c40
 8017038:	20012c38 	.word	0x20012c38

0801703c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801703c:	b480      	push	{r7}
 801703e:	b085      	sub	sp, #20
 8017040:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8017042:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8017046:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017048:	4b27      	ldr	r3, [pc, #156]	@ (80170e8 <prvHeapInit+0xac>)
 801704a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801704c:	68fb      	ldr	r3, [r7, #12]
 801704e:	f003 0307 	and.w	r3, r3, #7
 8017052:	2b00      	cmp	r3, #0
 8017054:	d00c      	beq.n	8017070 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017056:	68fb      	ldr	r3, [r7, #12]
 8017058:	3307      	adds	r3, #7
 801705a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801705c:	68fb      	ldr	r3, [r7, #12]
 801705e:	f023 0307 	bic.w	r3, r3, #7
 8017062:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017064:	68ba      	ldr	r2, [r7, #8]
 8017066:	68fb      	ldr	r3, [r7, #12]
 8017068:	1ad3      	subs	r3, r2, r3
 801706a:	4a1f      	ldr	r2, [pc, #124]	@ (80170e8 <prvHeapInit+0xac>)
 801706c:	4413      	add	r3, r2
 801706e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8017070:	68fb      	ldr	r3, [r7, #12]
 8017072:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017074:	4a1d      	ldr	r2, [pc, #116]	@ (80170ec <prvHeapInit+0xb0>)
 8017076:	687b      	ldr	r3, [r7, #4]
 8017078:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801707a:	4b1c      	ldr	r3, [pc, #112]	@ (80170ec <prvHeapInit+0xb0>)
 801707c:	2200      	movs	r2, #0
 801707e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8017080:	687b      	ldr	r3, [r7, #4]
 8017082:	68ba      	ldr	r2, [r7, #8]
 8017084:	4413      	add	r3, r2
 8017086:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8017088:	2208      	movs	r2, #8
 801708a:	68fb      	ldr	r3, [r7, #12]
 801708c:	1a9b      	subs	r3, r3, r2
 801708e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017090:	68fb      	ldr	r3, [r7, #12]
 8017092:	f023 0307 	bic.w	r3, r3, #7
 8017096:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8017098:	68fb      	ldr	r3, [r7, #12]
 801709a:	4a15      	ldr	r2, [pc, #84]	@ (80170f0 <prvHeapInit+0xb4>)
 801709c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801709e:	4b14      	ldr	r3, [pc, #80]	@ (80170f0 <prvHeapInit+0xb4>)
 80170a0:	681b      	ldr	r3, [r3, #0]
 80170a2:	2200      	movs	r2, #0
 80170a4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80170a6:	4b12      	ldr	r3, [pc, #72]	@ (80170f0 <prvHeapInit+0xb4>)
 80170a8:	681b      	ldr	r3, [r3, #0]
 80170aa:	2200      	movs	r2, #0
 80170ac:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80170ae:	687b      	ldr	r3, [r7, #4]
 80170b0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80170b2:	683b      	ldr	r3, [r7, #0]
 80170b4:	68fa      	ldr	r2, [r7, #12]
 80170b6:	1ad2      	subs	r2, r2, r3
 80170b8:	683b      	ldr	r3, [r7, #0]
 80170ba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80170bc:	4b0c      	ldr	r3, [pc, #48]	@ (80170f0 <prvHeapInit+0xb4>)
 80170be:	681a      	ldr	r2, [r3, #0]
 80170c0:	683b      	ldr	r3, [r7, #0]
 80170c2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80170c4:	683b      	ldr	r3, [r7, #0]
 80170c6:	685b      	ldr	r3, [r3, #4]
 80170c8:	4a0a      	ldr	r2, [pc, #40]	@ (80170f4 <prvHeapInit+0xb8>)
 80170ca:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80170cc:	683b      	ldr	r3, [r7, #0]
 80170ce:	685b      	ldr	r3, [r3, #4]
 80170d0:	4a09      	ldr	r2, [pc, #36]	@ (80170f8 <prvHeapInit+0xbc>)
 80170d2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80170d4:	4b09      	ldr	r3, [pc, #36]	@ (80170fc <prvHeapInit+0xc0>)
 80170d6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80170da:	601a      	str	r2, [r3, #0]
}
 80170dc:	bf00      	nop
 80170de:	3714      	adds	r7, #20
 80170e0:	46bd      	mov	sp, r7
 80170e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170e6:	4770      	bx	lr
 80170e8:	20002c2c 	.word	0x20002c2c
 80170ec:	20012c2c 	.word	0x20012c2c
 80170f0:	20012c34 	.word	0x20012c34
 80170f4:	20012c3c 	.word	0x20012c3c
 80170f8:	20012c38 	.word	0x20012c38
 80170fc:	20012c40 	.word	0x20012c40

08017100 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017100:	b480      	push	{r7}
 8017102:	b085      	sub	sp, #20
 8017104:	af00      	add	r7, sp, #0
 8017106:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017108:	4b28      	ldr	r3, [pc, #160]	@ (80171ac <prvInsertBlockIntoFreeList+0xac>)
 801710a:	60fb      	str	r3, [r7, #12]
 801710c:	e002      	b.n	8017114 <prvInsertBlockIntoFreeList+0x14>
 801710e:	68fb      	ldr	r3, [r7, #12]
 8017110:	681b      	ldr	r3, [r3, #0]
 8017112:	60fb      	str	r3, [r7, #12]
 8017114:	68fb      	ldr	r3, [r7, #12]
 8017116:	681b      	ldr	r3, [r3, #0]
 8017118:	687a      	ldr	r2, [r7, #4]
 801711a:	429a      	cmp	r2, r3
 801711c:	d8f7      	bhi.n	801710e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801711e:	68fb      	ldr	r3, [r7, #12]
 8017120:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017122:	68fb      	ldr	r3, [r7, #12]
 8017124:	685b      	ldr	r3, [r3, #4]
 8017126:	68ba      	ldr	r2, [r7, #8]
 8017128:	4413      	add	r3, r2
 801712a:	687a      	ldr	r2, [r7, #4]
 801712c:	429a      	cmp	r2, r3
 801712e:	d108      	bne.n	8017142 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017130:	68fb      	ldr	r3, [r7, #12]
 8017132:	685a      	ldr	r2, [r3, #4]
 8017134:	687b      	ldr	r3, [r7, #4]
 8017136:	685b      	ldr	r3, [r3, #4]
 8017138:	441a      	add	r2, r3
 801713a:	68fb      	ldr	r3, [r7, #12]
 801713c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801713e:	68fb      	ldr	r3, [r7, #12]
 8017140:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8017142:	687b      	ldr	r3, [r7, #4]
 8017144:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017146:	687b      	ldr	r3, [r7, #4]
 8017148:	685b      	ldr	r3, [r3, #4]
 801714a:	68ba      	ldr	r2, [r7, #8]
 801714c:	441a      	add	r2, r3
 801714e:	68fb      	ldr	r3, [r7, #12]
 8017150:	681b      	ldr	r3, [r3, #0]
 8017152:	429a      	cmp	r2, r3
 8017154:	d118      	bne.n	8017188 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017156:	68fb      	ldr	r3, [r7, #12]
 8017158:	681a      	ldr	r2, [r3, #0]
 801715a:	4b15      	ldr	r3, [pc, #84]	@ (80171b0 <prvInsertBlockIntoFreeList+0xb0>)
 801715c:	681b      	ldr	r3, [r3, #0]
 801715e:	429a      	cmp	r2, r3
 8017160:	d00d      	beq.n	801717e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017162:	687b      	ldr	r3, [r7, #4]
 8017164:	685a      	ldr	r2, [r3, #4]
 8017166:	68fb      	ldr	r3, [r7, #12]
 8017168:	681b      	ldr	r3, [r3, #0]
 801716a:	685b      	ldr	r3, [r3, #4]
 801716c:	441a      	add	r2, r3
 801716e:	687b      	ldr	r3, [r7, #4]
 8017170:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8017172:	68fb      	ldr	r3, [r7, #12]
 8017174:	681b      	ldr	r3, [r3, #0]
 8017176:	681a      	ldr	r2, [r3, #0]
 8017178:	687b      	ldr	r3, [r7, #4]
 801717a:	601a      	str	r2, [r3, #0]
 801717c:	e008      	b.n	8017190 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801717e:	4b0c      	ldr	r3, [pc, #48]	@ (80171b0 <prvInsertBlockIntoFreeList+0xb0>)
 8017180:	681a      	ldr	r2, [r3, #0]
 8017182:	687b      	ldr	r3, [r7, #4]
 8017184:	601a      	str	r2, [r3, #0]
 8017186:	e003      	b.n	8017190 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017188:	68fb      	ldr	r3, [r7, #12]
 801718a:	681a      	ldr	r2, [r3, #0]
 801718c:	687b      	ldr	r3, [r7, #4]
 801718e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017190:	68fa      	ldr	r2, [r7, #12]
 8017192:	687b      	ldr	r3, [r7, #4]
 8017194:	429a      	cmp	r2, r3
 8017196:	d002      	beq.n	801719e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017198:	68fb      	ldr	r3, [r7, #12]
 801719a:	687a      	ldr	r2, [r7, #4]
 801719c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801719e:	bf00      	nop
 80171a0:	3714      	adds	r7, #20
 80171a2:	46bd      	mov	sp, r7
 80171a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171a8:	4770      	bx	lr
 80171aa:	bf00      	nop
 80171ac:	20012c2c 	.word	0x20012c2c
 80171b0:	20012c34 	.word	0x20012c34

080171b4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80171b4:	b580      	push	{r7, lr}
 80171b6:	b082      	sub	sp, #8
 80171b8:	af00      	add	r7, sp, #0
 80171ba:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80171bc:	687b      	ldr	r3, [r7, #4]
 80171be:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80171c2:	4618      	mov	r0, r3
 80171c4:	f7fa fe32 	bl	8011e2c <USBH_LL_IncTimer>
}
 80171c8:	bf00      	nop
 80171ca:	3708      	adds	r7, #8
 80171cc:	46bd      	mov	sp, r7
 80171ce:	bd80      	pop	{r7, pc}

080171d0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80171d0:	b580      	push	{r7, lr}
 80171d2:	b082      	sub	sp, #8
 80171d4:	af00      	add	r7, sp, #0
 80171d6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80171d8:	687b      	ldr	r3, [r7, #4]
 80171da:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80171de:	4618      	mov	r0, r3
 80171e0:	f7fa fe72 	bl	8011ec8 <USBH_LL_Connect>
}
 80171e4:	bf00      	nop
 80171e6:	3708      	adds	r7, #8
 80171e8:	46bd      	mov	sp, r7
 80171ea:	bd80      	pop	{r7, pc}

080171ec <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80171ec:	b580      	push	{r7, lr}
 80171ee:	b082      	sub	sp, #8
 80171f0:	af00      	add	r7, sp, #0
 80171f2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80171f4:	687b      	ldr	r3, [r7, #4]
 80171f6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80171fa:	4618      	mov	r0, r3
 80171fc:	f7fa fe7f 	bl	8011efe <USBH_LL_Disconnect>
}
 8017200:	bf00      	nop
 8017202:	3708      	adds	r7, #8
 8017204:	46bd      	mov	sp, r7
 8017206:	bd80      	pop	{r7, pc}

08017208 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8017208:	b580      	push	{r7, lr}
 801720a:	b082      	sub	sp, #8
 801720c:	af00      	add	r7, sp, #0
 801720e:	6078      	str	r0, [r7, #4]
 8017210:	460b      	mov	r3, r1
 8017212:	70fb      	strb	r3, [r7, #3]
 8017214:	4613      	mov	r3, r2
 8017216:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8017218:	687b      	ldr	r3, [r7, #4]
 801721a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801721e:	4618      	mov	r0, r3
 8017220:	f7fa febe 	bl	8011fa0 <USBH_LL_NotifyURBChange>
#endif
}
 8017224:	bf00      	nop
 8017226:	3708      	adds	r7, #8
 8017228:	46bd      	mov	sp, r7
 801722a:	bd80      	pop	{r7, pc}

0801722c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801722c:	b580      	push	{r7, lr}
 801722e:	b082      	sub	sp, #8
 8017230:	af00      	add	r7, sp, #0
 8017232:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8017234:	687b      	ldr	r3, [r7, #4]
 8017236:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801723a:	4618      	mov	r0, r3
 801723c:	f7fa fe20 	bl	8011e80 <USBH_LL_PortEnabled>
}
 8017240:	bf00      	nop
 8017242:	3708      	adds	r7, #8
 8017244:	46bd      	mov	sp, r7
 8017246:	bd80      	pop	{r7, pc}

08017248 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8017248:	b580      	push	{r7, lr}
 801724a:	b082      	sub	sp, #8
 801724c:	af00      	add	r7, sp, #0
 801724e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8017250:	687b      	ldr	r3, [r7, #4]
 8017252:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017256:	4618      	mov	r0, r3
 8017258:	f7fa fe24 	bl	8011ea4 <USBH_LL_PortDisabled>
}
 801725c:	bf00      	nop
 801725e:	3708      	adds	r7, #8
 8017260:	46bd      	mov	sp, r7
 8017262:	bd80      	pop	{r7, pc}

08017264 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8017264:	b580      	push	{r7, lr}
 8017266:	b084      	sub	sp, #16
 8017268:	af00      	add	r7, sp, #0
 801726a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801726c:	2300      	movs	r3, #0
 801726e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017270:	2300      	movs	r3, #0
 8017272:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801727a:	4618      	mov	r0, r3
 801727c:	f7f1 f869 	bl	8008352 <HAL_HCD_Stop>
 8017280:	4603      	mov	r3, r0
 8017282:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017284:	7bfb      	ldrb	r3, [r7, #15]
 8017286:	4618      	mov	r0, r3
 8017288:	f000 f808 	bl	801729c <USBH_Get_USB_Status>
 801728c:	4603      	mov	r3, r0
 801728e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017290:	7bbb      	ldrb	r3, [r7, #14]
}
 8017292:	4618      	mov	r0, r3
 8017294:	3710      	adds	r7, #16
 8017296:	46bd      	mov	sp, r7
 8017298:	bd80      	pop	{r7, pc}
	...

0801729c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801729c:	b480      	push	{r7}
 801729e:	b085      	sub	sp, #20
 80172a0:	af00      	add	r7, sp, #0
 80172a2:	4603      	mov	r3, r0
 80172a4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80172a6:	2300      	movs	r3, #0
 80172a8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80172aa:	79fb      	ldrb	r3, [r7, #7]
 80172ac:	2b03      	cmp	r3, #3
 80172ae:	d817      	bhi.n	80172e0 <USBH_Get_USB_Status+0x44>
 80172b0:	a201      	add	r2, pc, #4	@ (adr r2, 80172b8 <USBH_Get_USB_Status+0x1c>)
 80172b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80172b6:	bf00      	nop
 80172b8:	080172c9 	.word	0x080172c9
 80172bc:	080172cf 	.word	0x080172cf
 80172c0:	080172d5 	.word	0x080172d5
 80172c4:	080172db 	.word	0x080172db
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80172c8:	2300      	movs	r3, #0
 80172ca:	73fb      	strb	r3, [r7, #15]
    break;
 80172cc:	e00b      	b.n	80172e6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80172ce:	2302      	movs	r3, #2
 80172d0:	73fb      	strb	r3, [r7, #15]
    break;
 80172d2:	e008      	b.n	80172e6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80172d4:	2301      	movs	r3, #1
 80172d6:	73fb      	strb	r3, [r7, #15]
    break;
 80172d8:	e005      	b.n	80172e6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80172da:	2302      	movs	r3, #2
 80172dc:	73fb      	strb	r3, [r7, #15]
    break;
 80172de:	e002      	b.n	80172e6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80172e0:	2302      	movs	r3, #2
 80172e2:	73fb      	strb	r3, [r7, #15]
    break;
 80172e4:	bf00      	nop
  }
  return usb_status;
 80172e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80172e8:	4618      	mov	r0, r3
 80172ea:	3714      	adds	r7, #20
 80172ec:	46bd      	mov	sp, r7
 80172ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172f2:	4770      	bx	lr

080172f4 <sbrk_aligned>:
 80172f4:	b570      	push	{r4, r5, r6, lr}
 80172f6:	4e0f      	ldr	r6, [pc, #60]	@ (8017334 <sbrk_aligned+0x40>)
 80172f8:	460c      	mov	r4, r1
 80172fa:	6831      	ldr	r1, [r6, #0]
 80172fc:	4605      	mov	r5, r0
 80172fe:	b911      	cbnz	r1, 8017306 <sbrk_aligned+0x12>
 8017300:	f000 fab8 	bl	8017874 <_sbrk_r>
 8017304:	6030      	str	r0, [r6, #0]
 8017306:	4621      	mov	r1, r4
 8017308:	4628      	mov	r0, r5
 801730a:	f000 fab3 	bl	8017874 <_sbrk_r>
 801730e:	1c43      	adds	r3, r0, #1
 8017310:	d103      	bne.n	801731a <sbrk_aligned+0x26>
 8017312:	f04f 34ff 	mov.w	r4, #4294967295
 8017316:	4620      	mov	r0, r4
 8017318:	bd70      	pop	{r4, r5, r6, pc}
 801731a:	1cc4      	adds	r4, r0, #3
 801731c:	f024 0403 	bic.w	r4, r4, #3
 8017320:	42a0      	cmp	r0, r4
 8017322:	d0f8      	beq.n	8017316 <sbrk_aligned+0x22>
 8017324:	1a21      	subs	r1, r4, r0
 8017326:	4628      	mov	r0, r5
 8017328:	f000 faa4 	bl	8017874 <_sbrk_r>
 801732c:	3001      	adds	r0, #1
 801732e:	d1f2      	bne.n	8017316 <sbrk_aligned+0x22>
 8017330:	e7ef      	b.n	8017312 <sbrk_aligned+0x1e>
 8017332:	bf00      	nop
 8017334:	20013024 	.word	0x20013024

08017338 <_malloc_r>:
 8017338:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801733c:	1ccd      	adds	r5, r1, #3
 801733e:	f025 0503 	bic.w	r5, r5, #3
 8017342:	3508      	adds	r5, #8
 8017344:	2d0c      	cmp	r5, #12
 8017346:	bf38      	it	cc
 8017348:	250c      	movcc	r5, #12
 801734a:	2d00      	cmp	r5, #0
 801734c:	4606      	mov	r6, r0
 801734e:	db01      	blt.n	8017354 <_malloc_r+0x1c>
 8017350:	42a9      	cmp	r1, r5
 8017352:	d904      	bls.n	801735e <_malloc_r+0x26>
 8017354:	230c      	movs	r3, #12
 8017356:	6033      	str	r3, [r6, #0]
 8017358:	2000      	movs	r0, #0
 801735a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801735e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017434 <_malloc_r+0xfc>
 8017362:	f000 f869 	bl	8017438 <__malloc_lock>
 8017366:	f8d8 3000 	ldr.w	r3, [r8]
 801736a:	461c      	mov	r4, r3
 801736c:	bb44      	cbnz	r4, 80173c0 <_malloc_r+0x88>
 801736e:	4629      	mov	r1, r5
 8017370:	4630      	mov	r0, r6
 8017372:	f7ff ffbf 	bl	80172f4 <sbrk_aligned>
 8017376:	1c43      	adds	r3, r0, #1
 8017378:	4604      	mov	r4, r0
 801737a:	d158      	bne.n	801742e <_malloc_r+0xf6>
 801737c:	f8d8 4000 	ldr.w	r4, [r8]
 8017380:	4627      	mov	r7, r4
 8017382:	2f00      	cmp	r7, #0
 8017384:	d143      	bne.n	801740e <_malloc_r+0xd6>
 8017386:	2c00      	cmp	r4, #0
 8017388:	d04b      	beq.n	8017422 <_malloc_r+0xea>
 801738a:	6823      	ldr	r3, [r4, #0]
 801738c:	4639      	mov	r1, r7
 801738e:	4630      	mov	r0, r6
 8017390:	eb04 0903 	add.w	r9, r4, r3
 8017394:	f000 fa6e 	bl	8017874 <_sbrk_r>
 8017398:	4581      	cmp	r9, r0
 801739a:	d142      	bne.n	8017422 <_malloc_r+0xea>
 801739c:	6821      	ldr	r1, [r4, #0]
 801739e:	1a6d      	subs	r5, r5, r1
 80173a0:	4629      	mov	r1, r5
 80173a2:	4630      	mov	r0, r6
 80173a4:	f7ff ffa6 	bl	80172f4 <sbrk_aligned>
 80173a8:	3001      	adds	r0, #1
 80173aa:	d03a      	beq.n	8017422 <_malloc_r+0xea>
 80173ac:	6823      	ldr	r3, [r4, #0]
 80173ae:	442b      	add	r3, r5
 80173b0:	6023      	str	r3, [r4, #0]
 80173b2:	f8d8 3000 	ldr.w	r3, [r8]
 80173b6:	685a      	ldr	r2, [r3, #4]
 80173b8:	bb62      	cbnz	r2, 8017414 <_malloc_r+0xdc>
 80173ba:	f8c8 7000 	str.w	r7, [r8]
 80173be:	e00f      	b.n	80173e0 <_malloc_r+0xa8>
 80173c0:	6822      	ldr	r2, [r4, #0]
 80173c2:	1b52      	subs	r2, r2, r5
 80173c4:	d420      	bmi.n	8017408 <_malloc_r+0xd0>
 80173c6:	2a0b      	cmp	r2, #11
 80173c8:	d917      	bls.n	80173fa <_malloc_r+0xc2>
 80173ca:	1961      	adds	r1, r4, r5
 80173cc:	42a3      	cmp	r3, r4
 80173ce:	6025      	str	r5, [r4, #0]
 80173d0:	bf18      	it	ne
 80173d2:	6059      	strne	r1, [r3, #4]
 80173d4:	6863      	ldr	r3, [r4, #4]
 80173d6:	bf08      	it	eq
 80173d8:	f8c8 1000 	streq.w	r1, [r8]
 80173dc:	5162      	str	r2, [r4, r5]
 80173de:	604b      	str	r3, [r1, #4]
 80173e0:	4630      	mov	r0, r6
 80173e2:	f000 f82f 	bl	8017444 <__malloc_unlock>
 80173e6:	f104 000b 	add.w	r0, r4, #11
 80173ea:	1d23      	adds	r3, r4, #4
 80173ec:	f020 0007 	bic.w	r0, r0, #7
 80173f0:	1ac2      	subs	r2, r0, r3
 80173f2:	bf1c      	itt	ne
 80173f4:	1a1b      	subne	r3, r3, r0
 80173f6:	50a3      	strne	r3, [r4, r2]
 80173f8:	e7af      	b.n	801735a <_malloc_r+0x22>
 80173fa:	6862      	ldr	r2, [r4, #4]
 80173fc:	42a3      	cmp	r3, r4
 80173fe:	bf0c      	ite	eq
 8017400:	f8c8 2000 	streq.w	r2, [r8]
 8017404:	605a      	strne	r2, [r3, #4]
 8017406:	e7eb      	b.n	80173e0 <_malloc_r+0xa8>
 8017408:	4623      	mov	r3, r4
 801740a:	6864      	ldr	r4, [r4, #4]
 801740c:	e7ae      	b.n	801736c <_malloc_r+0x34>
 801740e:	463c      	mov	r4, r7
 8017410:	687f      	ldr	r7, [r7, #4]
 8017412:	e7b6      	b.n	8017382 <_malloc_r+0x4a>
 8017414:	461a      	mov	r2, r3
 8017416:	685b      	ldr	r3, [r3, #4]
 8017418:	42a3      	cmp	r3, r4
 801741a:	d1fb      	bne.n	8017414 <_malloc_r+0xdc>
 801741c:	2300      	movs	r3, #0
 801741e:	6053      	str	r3, [r2, #4]
 8017420:	e7de      	b.n	80173e0 <_malloc_r+0xa8>
 8017422:	230c      	movs	r3, #12
 8017424:	6033      	str	r3, [r6, #0]
 8017426:	4630      	mov	r0, r6
 8017428:	f000 f80c 	bl	8017444 <__malloc_unlock>
 801742c:	e794      	b.n	8017358 <_malloc_r+0x20>
 801742e:	6005      	str	r5, [r0, #0]
 8017430:	e7d6      	b.n	80173e0 <_malloc_r+0xa8>
 8017432:	bf00      	nop
 8017434:	20013028 	.word	0x20013028

08017438 <__malloc_lock>:
 8017438:	4801      	ldr	r0, [pc, #4]	@ (8017440 <__malloc_lock+0x8>)
 801743a:	f000 ba68 	b.w	801790e <__retarget_lock_acquire_recursive>
 801743e:	bf00      	nop
 8017440:	2001316c 	.word	0x2001316c

08017444 <__malloc_unlock>:
 8017444:	4801      	ldr	r0, [pc, #4]	@ (801744c <__malloc_unlock+0x8>)
 8017446:	f000 ba63 	b.w	8017910 <__retarget_lock_release_recursive>
 801744a:	bf00      	nop
 801744c:	2001316c 	.word	0x2001316c

08017450 <std>:
 8017450:	2300      	movs	r3, #0
 8017452:	b510      	push	{r4, lr}
 8017454:	4604      	mov	r4, r0
 8017456:	e9c0 3300 	strd	r3, r3, [r0]
 801745a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801745e:	6083      	str	r3, [r0, #8]
 8017460:	8181      	strh	r1, [r0, #12]
 8017462:	6643      	str	r3, [r0, #100]	@ 0x64
 8017464:	81c2      	strh	r2, [r0, #14]
 8017466:	6183      	str	r3, [r0, #24]
 8017468:	4619      	mov	r1, r3
 801746a:	2208      	movs	r2, #8
 801746c:	305c      	adds	r0, #92	@ 0x5c
 801746e:	f000 f99b 	bl	80177a8 <memset>
 8017472:	4b0d      	ldr	r3, [pc, #52]	@ (80174a8 <std+0x58>)
 8017474:	6263      	str	r3, [r4, #36]	@ 0x24
 8017476:	4b0d      	ldr	r3, [pc, #52]	@ (80174ac <std+0x5c>)
 8017478:	62a3      	str	r3, [r4, #40]	@ 0x28
 801747a:	4b0d      	ldr	r3, [pc, #52]	@ (80174b0 <std+0x60>)
 801747c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801747e:	4b0d      	ldr	r3, [pc, #52]	@ (80174b4 <std+0x64>)
 8017480:	6323      	str	r3, [r4, #48]	@ 0x30
 8017482:	4b0d      	ldr	r3, [pc, #52]	@ (80174b8 <std+0x68>)
 8017484:	6224      	str	r4, [r4, #32]
 8017486:	429c      	cmp	r4, r3
 8017488:	d006      	beq.n	8017498 <std+0x48>
 801748a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801748e:	4294      	cmp	r4, r2
 8017490:	d002      	beq.n	8017498 <std+0x48>
 8017492:	33d0      	adds	r3, #208	@ 0xd0
 8017494:	429c      	cmp	r4, r3
 8017496:	d105      	bne.n	80174a4 <std+0x54>
 8017498:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801749c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80174a0:	f000 ba34 	b.w	801790c <__retarget_lock_init_recursive>
 80174a4:	bd10      	pop	{r4, pc}
 80174a6:	bf00      	nop
 80174a8:	080176a9 	.word	0x080176a9
 80174ac:	080176cb 	.word	0x080176cb
 80174b0:	08017703 	.word	0x08017703
 80174b4:	08017727 	.word	0x08017727
 80174b8:	2001302c 	.word	0x2001302c

080174bc <stdio_exit_handler>:
 80174bc:	4a02      	ldr	r2, [pc, #8]	@ (80174c8 <stdio_exit_handler+0xc>)
 80174be:	4903      	ldr	r1, [pc, #12]	@ (80174cc <stdio_exit_handler+0x10>)
 80174c0:	4803      	ldr	r0, [pc, #12]	@ (80174d0 <stdio_exit_handler+0x14>)
 80174c2:	f000 b869 	b.w	8017598 <_fwalk_sglue>
 80174c6:	bf00      	nop
 80174c8:	20000078 	.word	0x20000078
 80174cc:	08018319 	.word	0x08018319
 80174d0:	20000088 	.word	0x20000088

080174d4 <cleanup_stdio>:
 80174d4:	6841      	ldr	r1, [r0, #4]
 80174d6:	4b0c      	ldr	r3, [pc, #48]	@ (8017508 <cleanup_stdio+0x34>)
 80174d8:	4299      	cmp	r1, r3
 80174da:	b510      	push	{r4, lr}
 80174dc:	4604      	mov	r4, r0
 80174de:	d001      	beq.n	80174e4 <cleanup_stdio+0x10>
 80174e0:	f000 ff1a 	bl	8018318 <_fflush_r>
 80174e4:	68a1      	ldr	r1, [r4, #8]
 80174e6:	4b09      	ldr	r3, [pc, #36]	@ (801750c <cleanup_stdio+0x38>)
 80174e8:	4299      	cmp	r1, r3
 80174ea:	d002      	beq.n	80174f2 <cleanup_stdio+0x1e>
 80174ec:	4620      	mov	r0, r4
 80174ee:	f000 ff13 	bl	8018318 <_fflush_r>
 80174f2:	68e1      	ldr	r1, [r4, #12]
 80174f4:	4b06      	ldr	r3, [pc, #24]	@ (8017510 <cleanup_stdio+0x3c>)
 80174f6:	4299      	cmp	r1, r3
 80174f8:	d004      	beq.n	8017504 <cleanup_stdio+0x30>
 80174fa:	4620      	mov	r0, r4
 80174fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017500:	f000 bf0a 	b.w	8018318 <_fflush_r>
 8017504:	bd10      	pop	{r4, pc}
 8017506:	bf00      	nop
 8017508:	2001302c 	.word	0x2001302c
 801750c:	20013094 	.word	0x20013094
 8017510:	200130fc 	.word	0x200130fc

08017514 <global_stdio_init.part.0>:
 8017514:	b510      	push	{r4, lr}
 8017516:	4b0b      	ldr	r3, [pc, #44]	@ (8017544 <global_stdio_init.part.0+0x30>)
 8017518:	4c0b      	ldr	r4, [pc, #44]	@ (8017548 <global_stdio_init.part.0+0x34>)
 801751a:	4a0c      	ldr	r2, [pc, #48]	@ (801754c <global_stdio_init.part.0+0x38>)
 801751c:	601a      	str	r2, [r3, #0]
 801751e:	4620      	mov	r0, r4
 8017520:	2200      	movs	r2, #0
 8017522:	2104      	movs	r1, #4
 8017524:	f7ff ff94 	bl	8017450 <std>
 8017528:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801752c:	2201      	movs	r2, #1
 801752e:	2109      	movs	r1, #9
 8017530:	f7ff ff8e 	bl	8017450 <std>
 8017534:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8017538:	2202      	movs	r2, #2
 801753a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801753e:	2112      	movs	r1, #18
 8017540:	f7ff bf86 	b.w	8017450 <std>
 8017544:	20013164 	.word	0x20013164
 8017548:	2001302c 	.word	0x2001302c
 801754c:	080174bd 	.word	0x080174bd

08017550 <__sfp_lock_acquire>:
 8017550:	4801      	ldr	r0, [pc, #4]	@ (8017558 <__sfp_lock_acquire+0x8>)
 8017552:	f000 b9dc 	b.w	801790e <__retarget_lock_acquire_recursive>
 8017556:	bf00      	nop
 8017558:	2001316d 	.word	0x2001316d

0801755c <__sfp_lock_release>:
 801755c:	4801      	ldr	r0, [pc, #4]	@ (8017564 <__sfp_lock_release+0x8>)
 801755e:	f000 b9d7 	b.w	8017910 <__retarget_lock_release_recursive>
 8017562:	bf00      	nop
 8017564:	2001316d 	.word	0x2001316d

08017568 <__sinit>:
 8017568:	b510      	push	{r4, lr}
 801756a:	4604      	mov	r4, r0
 801756c:	f7ff fff0 	bl	8017550 <__sfp_lock_acquire>
 8017570:	6a23      	ldr	r3, [r4, #32]
 8017572:	b11b      	cbz	r3, 801757c <__sinit+0x14>
 8017574:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017578:	f7ff bff0 	b.w	801755c <__sfp_lock_release>
 801757c:	4b04      	ldr	r3, [pc, #16]	@ (8017590 <__sinit+0x28>)
 801757e:	6223      	str	r3, [r4, #32]
 8017580:	4b04      	ldr	r3, [pc, #16]	@ (8017594 <__sinit+0x2c>)
 8017582:	681b      	ldr	r3, [r3, #0]
 8017584:	2b00      	cmp	r3, #0
 8017586:	d1f5      	bne.n	8017574 <__sinit+0xc>
 8017588:	f7ff ffc4 	bl	8017514 <global_stdio_init.part.0>
 801758c:	e7f2      	b.n	8017574 <__sinit+0xc>
 801758e:	bf00      	nop
 8017590:	080174d5 	.word	0x080174d5
 8017594:	20013164 	.word	0x20013164

08017598 <_fwalk_sglue>:
 8017598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801759c:	4607      	mov	r7, r0
 801759e:	4688      	mov	r8, r1
 80175a0:	4614      	mov	r4, r2
 80175a2:	2600      	movs	r6, #0
 80175a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80175a8:	f1b9 0901 	subs.w	r9, r9, #1
 80175ac:	d505      	bpl.n	80175ba <_fwalk_sglue+0x22>
 80175ae:	6824      	ldr	r4, [r4, #0]
 80175b0:	2c00      	cmp	r4, #0
 80175b2:	d1f7      	bne.n	80175a4 <_fwalk_sglue+0xc>
 80175b4:	4630      	mov	r0, r6
 80175b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80175ba:	89ab      	ldrh	r3, [r5, #12]
 80175bc:	2b01      	cmp	r3, #1
 80175be:	d907      	bls.n	80175d0 <_fwalk_sglue+0x38>
 80175c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80175c4:	3301      	adds	r3, #1
 80175c6:	d003      	beq.n	80175d0 <_fwalk_sglue+0x38>
 80175c8:	4629      	mov	r1, r5
 80175ca:	4638      	mov	r0, r7
 80175cc:	47c0      	blx	r8
 80175ce:	4306      	orrs	r6, r0
 80175d0:	3568      	adds	r5, #104	@ 0x68
 80175d2:	e7e9      	b.n	80175a8 <_fwalk_sglue+0x10>

080175d4 <iprintf>:
 80175d4:	b40f      	push	{r0, r1, r2, r3}
 80175d6:	b507      	push	{r0, r1, r2, lr}
 80175d8:	4906      	ldr	r1, [pc, #24]	@ (80175f4 <iprintf+0x20>)
 80175da:	ab04      	add	r3, sp, #16
 80175dc:	6808      	ldr	r0, [r1, #0]
 80175de:	f853 2b04 	ldr.w	r2, [r3], #4
 80175e2:	6881      	ldr	r1, [r0, #8]
 80175e4:	9301      	str	r3, [sp, #4]
 80175e6:	f000 fb6f 	bl	8017cc8 <_vfiprintf_r>
 80175ea:	b003      	add	sp, #12
 80175ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80175f0:	b004      	add	sp, #16
 80175f2:	4770      	bx	lr
 80175f4:	20000084 	.word	0x20000084

080175f8 <sniprintf>:
 80175f8:	b40c      	push	{r2, r3}
 80175fa:	b530      	push	{r4, r5, lr}
 80175fc:	4b18      	ldr	r3, [pc, #96]	@ (8017660 <sniprintf+0x68>)
 80175fe:	1e0c      	subs	r4, r1, #0
 8017600:	681d      	ldr	r5, [r3, #0]
 8017602:	b09d      	sub	sp, #116	@ 0x74
 8017604:	da08      	bge.n	8017618 <sniprintf+0x20>
 8017606:	238b      	movs	r3, #139	@ 0x8b
 8017608:	602b      	str	r3, [r5, #0]
 801760a:	f04f 30ff 	mov.w	r0, #4294967295
 801760e:	b01d      	add	sp, #116	@ 0x74
 8017610:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017614:	b002      	add	sp, #8
 8017616:	4770      	bx	lr
 8017618:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801761c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017620:	f04f 0300 	mov.w	r3, #0
 8017624:	931b      	str	r3, [sp, #108]	@ 0x6c
 8017626:	bf14      	ite	ne
 8017628:	f104 33ff 	addne.w	r3, r4, #4294967295
 801762c:	4623      	moveq	r3, r4
 801762e:	9304      	str	r3, [sp, #16]
 8017630:	9307      	str	r3, [sp, #28]
 8017632:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017636:	9002      	str	r0, [sp, #8]
 8017638:	9006      	str	r0, [sp, #24]
 801763a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801763e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8017640:	ab21      	add	r3, sp, #132	@ 0x84
 8017642:	a902      	add	r1, sp, #8
 8017644:	4628      	mov	r0, r5
 8017646:	9301      	str	r3, [sp, #4]
 8017648:	f000 fa18 	bl	8017a7c <_svfiprintf_r>
 801764c:	1c43      	adds	r3, r0, #1
 801764e:	bfbc      	itt	lt
 8017650:	238b      	movlt	r3, #139	@ 0x8b
 8017652:	602b      	strlt	r3, [r5, #0]
 8017654:	2c00      	cmp	r4, #0
 8017656:	d0da      	beq.n	801760e <sniprintf+0x16>
 8017658:	9b02      	ldr	r3, [sp, #8]
 801765a:	2200      	movs	r2, #0
 801765c:	701a      	strb	r2, [r3, #0]
 801765e:	e7d6      	b.n	801760e <sniprintf+0x16>
 8017660:	20000084 	.word	0x20000084

08017664 <siprintf>:
 8017664:	b40e      	push	{r1, r2, r3}
 8017666:	b510      	push	{r4, lr}
 8017668:	b09d      	sub	sp, #116	@ 0x74
 801766a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801766c:	9002      	str	r0, [sp, #8]
 801766e:	9006      	str	r0, [sp, #24]
 8017670:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8017674:	480a      	ldr	r0, [pc, #40]	@ (80176a0 <siprintf+0x3c>)
 8017676:	9107      	str	r1, [sp, #28]
 8017678:	9104      	str	r1, [sp, #16]
 801767a:	490a      	ldr	r1, [pc, #40]	@ (80176a4 <siprintf+0x40>)
 801767c:	f853 2b04 	ldr.w	r2, [r3], #4
 8017680:	9105      	str	r1, [sp, #20]
 8017682:	2400      	movs	r4, #0
 8017684:	a902      	add	r1, sp, #8
 8017686:	6800      	ldr	r0, [r0, #0]
 8017688:	9301      	str	r3, [sp, #4]
 801768a:	941b      	str	r4, [sp, #108]	@ 0x6c
 801768c:	f000 f9f6 	bl	8017a7c <_svfiprintf_r>
 8017690:	9b02      	ldr	r3, [sp, #8]
 8017692:	701c      	strb	r4, [r3, #0]
 8017694:	b01d      	add	sp, #116	@ 0x74
 8017696:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801769a:	b003      	add	sp, #12
 801769c:	4770      	bx	lr
 801769e:	bf00      	nop
 80176a0:	20000084 	.word	0x20000084
 80176a4:	ffff0208 	.word	0xffff0208

080176a8 <__sread>:
 80176a8:	b510      	push	{r4, lr}
 80176aa:	460c      	mov	r4, r1
 80176ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80176b0:	f000 f8ce 	bl	8017850 <_read_r>
 80176b4:	2800      	cmp	r0, #0
 80176b6:	bfab      	itete	ge
 80176b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80176ba:	89a3      	ldrhlt	r3, [r4, #12]
 80176bc:	181b      	addge	r3, r3, r0
 80176be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80176c2:	bfac      	ite	ge
 80176c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80176c6:	81a3      	strhlt	r3, [r4, #12]
 80176c8:	bd10      	pop	{r4, pc}

080176ca <__swrite>:
 80176ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80176ce:	461f      	mov	r7, r3
 80176d0:	898b      	ldrh	r3, [r1, #12]
 80176d2:	05db      	lsls	r3, r3, #23
 80176d4:	4605      	mov	r5, r0
 80176d6:	460c      	mov	r4, r1
 80176d8:	4616      	mov	r6, r2
 80176da:	d505      	bpl.n	80176e8 <__swrite+0x1e>
 80176dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80176e0:	2302      	movs	r3, #2
 80176e2:	2200      	movs	r2, #0
 80176e4:	f000 f8a2 	bl	801782c <_lseek_r>
 80176e8:	89a3      	ldrh	r3, [r4, #12]
 80176ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80176ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80176f2:	81a3      	strh	r3, [r4, #12]
 80176f4:	4632      	mov	r2, r6
 80176f6:	463b      	mov	r3, r7
 80176f8:	4628      	mov	r0, r5
 80176fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80176fe:	f000 b8c9 	b.w	8017894 <_write_r>

08017702 <__sseek>:
 8017702:	b510      	push	{r4, lr}
 8017704:	460c      	mov	r4, r1
 8017706:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801770a:	f000 f88f 	bl	801782c <_lseek_r>
 801770e:	1c43      	adds	r3, r0, #1
 8017710:	89a3      	ldrh	r3, [r4, #12]
 8017712:	bf15      	itete	ne
 8017714:	6560      	strne	r0, [r4, #84]	@ 0x54
 8017716:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801771a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801771e:	81a3      	strheq	r3, [r4, #12]
 8017720:	bf18      	it	ne
 8017722:	81a3      	strhne	r3, [r4, #12]
 8017724:	bd10      	pop	{r4, pc}

08017726 <__sclose>:
 8017726:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801772a:	f000 b86f 	b.w	801780c <_close_r>

0801772e <_vsniprintf_r>:
 801772e:	b530      	push	{r4, r5, lr}
 8017730:	4614      	mov	r4, r2
 8017732:	2c00      	cmp	r4, #0
 8017734:	b09b      	sub	sp, #108	@ 0x6c
 8017736:	4605      	mov	r5, r0
 8017738:	461a      	mov	r2, r3
 801773a:	da05      	bge.n	8017748 <_vsniprintf_r+0x1a>
 801773c:	238b      	movs	r3, #139	@ 0x8b
 801773e:	6003      	str	r3, [r0, #0]
 8017740:	f04f 30ff 	mov.w	r0, #4294967295
 8017744:	b01b      	add	sp, #108	@ 0x6c
 8017746:	bd30      	pop	{r4, r5, pc}
 8017748:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801774c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8017750:	f04f 0300 	mov.w	r3, #0
 8017754:	9319      	str	r3, [sp, #100]	@ 0x64
 8017756:	bf14      	ite	ne
 8017758:	f104 33ff 	addne.w	r3, r4, #4294967295
 801775c:	4623      	moveq	r3, r4
 801775e:	9302      	str	r3, [sp, #8]
 8017760:	9305      	str	r3, [sp, #20]
 8017762:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017766:	9100      	str	r1, [sp, #0]
 8017768:	9104      	str	r1, [sp, #16]
 801776a:	f8ad 300e 	strh.w	r3, [sp, #14]
 801776e:	4669      	mov	r1, sp
 8017770:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8017772:	f000 f983 	bl	8017a7c <_svfiprintf_r>
 8017776:	1c43      	adds	r3, r0, #1
 8017778:	bfbc      	itt	lt
 801777a:	238b      	movlt	r3, #139	@ 0x8b
 801777c:	602b      	strlt	r3, [r5, #0]
 801777e:	2c00      	cmp	r4, #0
 8017780:	d0e0      	beq.n	8017744 <_vsniprintf_r+0x16>
 8017782:	9b00      	ldr	r3, [sp, #0]
 8017784:	2200      	movs	r2, #0
 8017786:	701a      	strb	r2, [r3, #0]
 8017788:	e7dc      	b.n	8017744 <_vsniprintf_r+0x16>
	...

0801778c <vsniprintf>:
 801778c:	b507      	push	{r0, r1, r2, lr}
 801778e:	9300      	str	r3, [sp, #0]
 8017790:	4613      	mov	r3, r2
 8017792:	460a      	mov	r2, r1
 8017794:	4601      	mov	r1, r0
 8017796:	4803      	ldr	r0, [pc, #12]	@ (80177a4 <vsniprintf+0x18>)
 8017798:	6800      	ldr	r0, [r0, #0]
 801779a:	f7ff ffc8 	bl	801772e <_vsniprintf_r>
 801779e:	b003      	add	sp, #12
 80177a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80177a4:	20000084 	.word	0x20000084

080177a8 <memset>:
 80177a8:	4402      	add	r2, r0
 80177aa:	4603      	mov	r3, r0
 80177ac:	4293      	cmp	r3, r2
 80177ae:	d100      	bne.n	80177b2 <memset+0xa>
 80177b0:	4770      	bx	lr
 80177b2:	f803 1b01 	strb.w	r1, [r3], #1
 80177b6:	e7f9      	b.n	80177ac <memset+0x4>

080177b8 <strncpy>:
 80177b8:	b510      	push	{r4, lr}
 80177ba:	3901      	subs	r1, #1
 80177bc:	4603      	mov	r3, r0
 80177be:	b132      	cbz	r2, 80177ce <strncpy+0x16>
 80177c0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80177c4:	f803 4b01 	strb.w	r4, [r3], #1
 80177c8:	3a01      	subs	r2, #1
 80177ca:	2c00      	cmp	r4, #0
 80177cc:	d1f7      	bne.n	80177be <strncpy+0x6>
 80177ce:	441a      	add	r2, r3
 80177d0:	2100      	movs	r1, #0
 80177d2:	4293      	cmp	r3, r2
 80177d4:	d100      	bne.n	80177d8 <strncpy+0x20>
 80177d6:	bd10      	pop	{r4, pc}
 80177d8:	f803 1b01 	strb.w	r1, [r3], #1
 80177dc:	e7f9      	b.n	80177d2 <strncpy+0x1a>

080177de <strstr>:
 80177de:	780a      	ldrb	r2, [r1, #0]
 80177e0:	b570      	push	{r4, r5, r6, lr}
 80177e2:	b96a      	cbnz	r2, 8017800 <strstr+0x22>
 80177e4:	bd70      	pop	{r4, r5, r6, pc}
 80177e6:	429a      	cmp	r2, r3
 80177e8:	d109      	bne.n	80177fe <strstr+0x20>
 80177ea:	460c      	mov	r4, r1
 80177ec:	4605      	mov	r5, r0
 80177ee:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80177f2:	2b00      	cmp	r3, #0
 80177f4:	d0f6      	beq.n	80177e4 <strstr+0x6>
 80177f6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80177fa:	429e      	cmp	r6, r3
 80177fc:	d0f7      	beq.n	80177ee <strstr+0x10>
 80177fe:	3001      	adds	r0, #1
 8017800:	7803      	ldrb	r3, [r0, #0]
 8017802:	2b00      	cmp	r3, #0
 8017804:	d1ef      	bne.n	80177e6 <strstr+0x8>
 8017806:	4618      	mov	r0, r3
 8017808:	e7ec      	b.n	80177e4 <strstr+0x6>
	...

0801780c <_close_r>:
 801780c:	b538      	push	{r3, r4, r5, lr}
 801780e:	4d06      	ldr	r5, [pc, #24]	@ (8017828 <_close_r+0x1c>)
 8017810:	2300      	movs	r3, #0
 8017812:	4604      	mov	r4, r0
 8017814:	4608      	mov	r0, r1
 8017816:	602b      	str	r3, [r5, #0]
 8017818:	f7ed fce9 	bl	80051ee <_close>
 801781c:	1c43      	adds	r3, r0, #1
 801781e:	d102      	bne.n	8017826 <_close_r+0x1a>
 8017820:	682b      	ldr	r3, [r5, #0]
 8017822:	b103      	cbz	r3, 8017826 <_close_r+0x1a>
 8017824:	6023      	str	r3, [r4, #0]
 8017826:	bd38      	pop	{r3, r4, r5, pc}
 8017828:	20013168 	.word	0x20013168

0801782c <_lseek_r>:
 801782c:	b538      	push	{r3, r4, r5, lr}
 801782e:	4d07      	ldr	r5, [pc, #28]	@ (801784c <_lseek_r+0x20>)
 8017830:	4604      	mov	r4, r0
 8017832:	4608      	mov	r0, r1
 8017834:	4611      	mov	r1, r2
 8017836:	2200      	movs	r2, #0
 8017838:	602a      	str	r2, [r5, #0]
 801783a:	461a      	mov	r2, r3
 801783c:	f7ed fcfe 	bl	800523c <_lseek>
 8017840:	1c43      	adds	r3, r0, #1
 8017842:	d102      	bne.n	801784a <_lseek_r+0x1e>
 8017844:	682b      	ldr	r3, [r5, #0]
 8017846:	b103      	cbz	r3, 801784a <_lseek_r+0x1e>
 8017848:	6023      	str	r3, [r4, #0]
 801784a:	bd38      	pop	{r3, r4, r5, pc}
 801784c:	20013168 	.word	0x20013168

08017850 <_read_r>:
 8017850:	b538      	push	{r3, r4, r5, lr}
 8017852:	4d07      	ldr	r5, [pc, #28]	@ (8017870 <_read_r+0x20>)
 8017854:	4604      	mov	r4, r0
 8017856:	4608      	mov	r0, r1
 8017858:	4611      	mov	r1, r2
 801785a:	2200      	movs	r2, #0
 801785c:	602a      	str	r2, [r5, #0]
 801785e:	461a      	mov	r2, r3
 8017860:	f7ed fc8c 	bl	800517c <_read>
 8017864:	1c43      	adds	r3, r0, #1
 8017866:	d102      	bne.n	801786e <_read_r+0x1e>
 8017868:	682b      	ldr	r3, [r5, #0]
 801786a:	b103      	cbz	r3, 801786e <_read_r+0x1e>
 801786c:	6023      	str	r3, [r4, #0]
 801786e:	bd38      	pop	{r3, r4, r5, pc}
 8017870:	20013168 	.word	0x20013168

08017874 <_sbrk_r>:
 8017874:	b538      	push	{r3, r4, r5, lr}
 8017876:	4d06      	ldr	r5, [pc, #24]	@ (8017890 <_sbrk_r+0x1c>)
 8017878:	2300      	movs	r3, #0
 801787a:	4604      	mov	r4, r0
 801787c:	4608      	mov	r0, r1
 801787e:	602b      	str	r3, [r5, #0]
 8017880:	f7ed fcea 	bl	8005258 <_sbrk>
 8017884:	1c43      	adds	r3, r0, #1
 8017886:	d102      	bne.n	801788e <_sbrk_r+0x1a>
 8017888:	682b      	ldr	r3, [r5, #0]
 801788a:	b103      	cbz	r3, 801788e <_sbrk_r+0x1a>
 801788c:	6023      	str	r3, [r4, #0]
 801788e:	bd38      	pop	{r3, r4, r5, pc}
 8017890:	20013168 	.word	0x20013168

08017894 <_write_r>:
 8017894:	b538      	push	{r3, r4, r5, lr}
 8017896:	4d07      	ldr	r5, [pc, #28]	@ (80178b4 <_write_r+0x20>)
 8017898:	4604      	mov	r4, r0
 801789a:	4608      	mov	r0, r1
 801789c:	4611      	mov	r1, r2
 801789e:	2200      	movs	r2, #0
 80178a0:	602a      	str	r2, [r5, #0]
 80178a2:	461a      	mov	r2, r3
 80178a4:	f7ed fc87 	bl	80051b6 <_write>
 80178a8:	1c43      	adds	r3, r0, #1
 80178aa:	d102      	bne.n	80178b2 <_write_r+0x1e>
 80178ac:	682b      	ldr	r3, [r5, #0]
 80178ae:	b103      	cbz	r3, 80178b2 <_write_r+0x1e>
 80178b0:	6023      	str	r3, [r4, #0]
 80178b2:	bd38      	pop	{r3, r4, r5, pc}
 80178b4:	20013168 	.word	0x20013168

080178b8 <__errno>:
 80178b8:	4b01      	ldr	r3, [pc, #4]	@ (80178c0 <__errno+0x8>)
 80178ba:	6818      	ldr	r0, [r3, #0]
 80178bc:	4770      	bx	lr
 80178be:	bf00      	nop
 80178c0:	20000084 	.word	0x20000084

080178c4 <__libc_init_array>:
 80178c4:	b570      	push	{r4, r5, r6, lr}
 80178c6:	4d0d      	ldr	r5, [pc, #52]	@ (80178fc <__libc_init_array+0x38>)
 80178c8:	4c0d      	ldr	r4, [pc, #52]	@ (8017900 <__libc_init_array+0x3c>)
 80178ca:	1b64      	subs	r4, r4, r5
 80178cc:	10a4      	asrs	r4, r4, #2
 80178ce:	2600      	movs	r6, #0
 80178d0:	42a6      	cmp	r6, r4
 80178d2:	d109      	bne.n	80178e8 <__libc_init_array+0x24>
 80178d4:	4d0b      	ldr	r5, [pc, #44]	@ (8017904 <__libc_init_array+0x40>)
 80178d6:	4c0c      	ldr	r4, [pc, #48]	@ (8017908 <__libc_init_array+0x44>)
 80178d8:	f000 feae 	bl	8018638 <_init>
 80178dc:	1b64      	subs	r4, r4, r5
 80178de:	10a4      	asrs	r4, r4, #2
 80178e0:	2600      	movs	r6, #0
 80178e2:	42a6      	cmp	r6, r4
 80178e4:	d105      	bne.n	80178f2 <__libc_init_array+0x2e>
 80178e6:	bd70      	pop	{r4, r5, r6, pc}
 80178e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80178ec:	4798      	blx	r3
 80178ee:	3601      	adds	r6, #1
 80178f0:	e7ee      	b.n	80178d0 <__libc_init_array+0xc>
 80178f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80178f6:	4798      	blx	r3
 80178f8:	3601      	adds	r6, #1
 80178fa:	e7f2      	b.n	80178e2 <__libc_init_array+0x1e>
 80178fc:	0801bc1c 	.word	0x0801bc1c
 8017900:	0801bc1c 	.word	0x0801bc1c
 8017904:	0801bc1c 	.word	0x0801bc1c
 8017908:	0801bc20 	.word	0x0801bc20

0801790c <__retarget_lock_init_recursive>:
 801790c:	4770      	bx	lr

0801790e <__retarget_lock_acquire_recursive>:
 801790e:	4770      	bx	lr

08017910 <__retarget_lock_release_recursive>:
 8017910:	4770      	bx	lr

08017912 <memcpy>:
 8017912:	440a      	add	r2, r1
 8017914:	4291      	cmp	r1, r2
 8017916:	f100 33ff 	add.w	r3, r0, #4294967295
 801791a:	d100      	bne.n	801791e <memcpy+0xc>
 801791c:	4770      	bx	lr
 801791e:	b510      	push	{r4, lr}
 8017920:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017924:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017928:	4291      	cmp	r1, r2
 801792a:	d1f9      	bne.n	8017920 <memcpy+0xe>
 801792c:	bd10      	pop	{r4, pc}
	...

08017930 <_free_r>:
 8017930:	b538      	push	{r3, r4, r5, lr}
 8017932:	4605      	mov	r5, r0
 8017934:	2900      	cmp	r1, #0
 8017936:	d041      	beq.n	80179bc <_free_r+0x8c>
 8017938:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801793c:	1f0c      	subs	r4, r1, #4
 801793e:	2b00      	cmp	r3, #0
 8017940:	bfb8      	it	lt
 8017942:	18e4      	addlt	r4, r4, r3
 8017944:	f7ff fd78 	bl	8017438 <__malloc_lock>
 8017948:	4a1d      	ldr	r2, [pc, #116]	@ (80179c0 <_free_r+0x90>)
 801794a:	6813      	ldr	r3, [r2, #0]
 801794c:	b933      	cbnz	r3, 801795c <_free_r+0x2c>
 801794e:	6063      	str	r3, [r4, #4]
 8017950:	6014      	str	r4, [r2, #0]
 8017952:	4628      	mov	r0, r5
 8017954:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017958:	f7ff bd74 	b.w	8017444 <__malloc_unlock>
 801795c:	42a3      	cmp	r3, r4
 801795e:	d908      	bls.n	8017972 <_free_r+0x42>
 8017960:	6820      	ldr	r0, [r4, #0]
 8017962:	1821      	adds	r1, r4, r0
 8017964:	428b      	cmp	r3, r1
 8017966:	bf01      	itttt	eq
 8017968:	6819      	ldreq	r1, [r3, #0]
 801796a:	685b      	ldreq	r3, [r3, #4]
 801796c:	1809      	addeq	r1, r1, r0
 801796e:	6021      	streq	r1, [r4, #0]
 8017970:	e7ed      	b.n	801794e <_free_r+0x1e>
 8017972:	461a      	mov	r2, r3
 8017974:	685b      	ldr	r3, [r3, #4]
 8017976:	b10b      	cbz	r3, 801797c <_free_r+0x4c>
 8017978:	42a3      	cmp	r3, r4
 801797a:	d9fa      	bls.n	8017972 <_free_r+0x42>
 801797c:	6811      	ldr	r1, [r2, #0]
 801797e:	1850      	adds	r0, r2, r1
 8017980:	42a0      	cmp	r0, r4
 8017982:	d10b      	bne.n	801799c <_free_r+0x6c>
 8017984:	6820      	ldr	r0, [r4, #0]
 8017986:	4401      	add	r1, r0
 8017988:	1850      	adds	r0, r2, r1
 801798a:	4283      	cmp	r3, r0
 801798c:	6011      	str	r1, [r2, #0]
 801798e:	d1e0      	bne.n	8017952 <_free_r+0x22>
 8017990:	6818      	ldr	r0, [r3, #0]
 8017992:	685b      	ldr	r3, [r3, #4]
 8017994:	6053      	str	r3, [r2, #4]
 8017996:	4408      	add	r0, r1
 8017998:	6010      	str	r0, [r2, #0]
 801799a:	e7da      	b.n	8017952 <_free_r+0x22>
 801799c:	d902      	bls.n	80179a4 <_free_r+0x74>
 801799e:	230c      	movs	r3, #12
 80179a0:	602b      	str	r3, [r5, #0]
 80179a2:	e7d6      	b.n	8017952 <_free_r+0x22>
 80179a4:	6820      	ldr	r0, [r4, #0]
 80179a6:	1821      	adds	r1, r4, r0
 80179a8:	428b      	cmp	r3, r1
 80179aa:	bf04      	itt	eq
 80179ac:	6819      	ldreq	r1, [r3, #0]
 80179ae:	685b      	ldreq	r3, [r3, #4]
 80179b0:	6063      	str	r3, [r4, #4]
 80179b2:	bf04      	itt	eq
 80179b4:	1809      	addeq	r1, r1, r0
 80179b6:	6021      	streq	r1, [r4, #0]
 80179b8:	6054      	str	r4, [r2, #4]
 80179ba:	e7ca      	b.n	8017952 <_free_r+0x22>
 80179bc:	bd38      	pop	{r3, r4, r5, pc}
 80179be:	bf00      	nop
 80179c0:	20013028 	.word	0x20013028

080179c4 <__ssputs_r>:
 80179c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80179c8:	688e      	ldr	r6, [r1, #8]
 80179ca:	461f      	mov	r7, r3
 80179cc:	42be      	cmp	r6, r7
 80179ce:	680b      	ldr	r3, [r1, #0]
 80179d0:	4682      	mov	sl, r0
 80179d2:	460c      	mov	r4, r1
 80179d4:	4690      	mov	r8, r2
 80179d6:	d82d      	bhi.n	8017a34 <__ssputs_r+0x70>
 80179d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80179dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80179e0:	d026      	beq.n	8017a30 <__ssputs_r+0x6c>
 80179e2:	6965      	ldr	r5, [r4, #20]
 80179e4:	6909      	ldr	r1, [r1, #16]
 80179e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80179ea:	eba3 0901 	sub.w	r9, r3, r1
 80179ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80179f2:	1c7b      	adds	r3, r7, #1
 80179f4:	444b      	add	r3, r9
 80179f6:	106d      	asrs	r5, r5, #1
 80179f8:	429d      	cmp	r5, r3
 80179fa:	bf38      	it	cc
 80179fc:	461d      	movcc	r5, r3
 80179fe:	0553      	lsls	r3, r2, #21
 8017a00:	d527      	bpl.n	8017a52 <__ssputs_r+0x8e>
 8017a02:	4629      	mov	r1, r5
 8017a04:	f7ff fc98 	bl	8017338 <_malloc_r>
 8017a08:	4606      	mov	r6, r0
 8017a0a:	b360      	cbz	r0, 8017a66 <__ssputs_r+0xa2>
 8017a0c:	6921      	ldr	r1, [r4, #16]
 8017a0e:	464a      	mov	r2, r9
 8017a10:	f7ff ff7f 	bl	8017912 <memcpy>
 8017a14:	89a3      	ldrh	r3, [r4, #12]
 8017a16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8017a1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017a1e:	81a3      	strh	r3, [r4, #12]
 8017a20:	6126      	str	r6, [r4, #16]
 8017a22:	6165      	str	r5, [r4, #20]
 8017a24:	444e      	add	r6, r9
 8017a26:	eba5 0509 	sub.w	r5, r5, r9
 8017a2a:	6026      	str	r6, [r4, #0]
 8017a2c:	60a5      	str	r5, [r4, #8]
 8017a2e:	463e      	mov	r6, r7
 8017a30:	42be      	cmp	r6, r7
 8017a32:	d900      	bls.n	8017a36 <__ssputs_r+0x72>
 8017a34:	463e      	mov	r6, r7
 8017a36:	6820      	ldr	r0, [r4, #0]
 8017a38:	4632      	mov	r2, r6
 8017a3a:	4641      	mov	r1, r8
 8017a3c:	f000 fd28 	bl	8018490 <memmove>
 8017a40:	68a3      	ldr	r3, [r4, #8]
 8017a42:	1b9b      	subs	r3, r3, r6
 8017a44:	60a3      	str	r3, [r4, #8]
 8017a46:	6823      	ldr	r3, [r4, #0]
 8017a48:	4433      	add	r3, r6
 8017a4a:	6023      	str	r3, [r4, #0]
 8017a4c:	2000      	movs	r0, #0
 8017a4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017a52:	462a      	mov	r2, r5
 8017a54:	f000 fd36 	bl	80184c4 <_realloc_r>
 8017a58:	4606      	mov	r6, r0
 8017a5a:	2800      	cmp	r0, #0
 8017a5c:	d1e0      	bne.n	8017a20 <__ssputs_r+0x5c>
 8017a5e:	6921      	ldr	r1, [r4, #16]
 8017a60:	4650      	mov	r0, sl
 8017a62:	f7ff ff65 	bl	8017930 <_free_r>
 8017a66:	230c      	movs	r3, #12
 8017a68:	f8ca 3000 	str.w	r3, [sl]
 8017a6c:	89a3      	ldrh	r3, [r4, #12]
 8017a6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017a72:	81a3      	strh	r3, [r4, #12]
 8017a74:	f04f 30ff 	mov.w	r0, #4294967295
 8017a78:	e7e9      	b.n	8017a4e <__ssputs_r+0x8a>
	...

08017a7c <_svfiprintf_r>:
 8017a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a80:	4698      	mov	r8, r3
 8017a82:	898b      	ldrh	r3, [r1, #12]
 8017a84:	061b      	lsls	r3, r3, #24
 8017a86:	b09d      	sub	sp, #116	@ 0x74
 8017a88:	4607      	mov	r7, r0
 8017a8a:	460d      	mov	r5, r1
 8017a8c:	4614      	mov	r4, r2
 8017a8e:	d510      	bpl.n	8017ab2 <_svfiprintf_r+0x36>
 8017a90:	690b      	ldr	r3, [r1, #16]
 8017a92:	b973      	cbnz	r3, 8017ab2 <_svfiprintf_r+0x36>
 8017a94:	2140      	movs	r1, #64	@ 0x40
 8017a96:	f7ff fc4f 	bl	8017338 <_malloc_r>
 8017a9a:	6028      	str	r0, [r5, #0]
 8017a9c:	6128      	str	r0, [r5, #16]
 8017a9e:	b930      	cbnz	r0, 8017aae <_svfiprintf_r+0x32>
 8017aa0:	230c      	movs	r3, #12
 8017aa2:	603b      	str	r3, [r7, #0]
 8017aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8017aa8:	b01d      	add	sp, #116	@ 0x74
 8017aaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017aae:	2340      	movs	r3, #64	@ 0x40
 8017ab0:	616b      	str	r3, [r5, #20]
 8017ab2:	2300      	movs	r3, #0
 8017ab4:	9309      	str	r3, [sp, #36]	@ 0x24
 8017ab6:	2320      	movs	r3, #32
 8017ab8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017abc:	f8cd 800c 	str.w	r8, [sp, #12]
 8017ac0:	2330      	movs	r3, #48	@ 0x30
 8017ac2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8017c60 <_svfiprintf_r+0x1e4>
 8017ac6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017aca:	f04f 0901 	mov.w	r9, #1
 8017ace:	4623      	mov	r3, r4
 8017ad0:	469a      	mov	sl, r3
 8017ad2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017ad6:	b10a      	cbz	r2, 8017adc <_svfiprintf_r+0x60>
 8017ad8:	2a25      	cmp	r2, #37	@ 0x25
 8017ada:	d1f9      	bne.n	8017ad0 <_svfiprintf_r+0x54>
 8017adc:	ebba 0b04 	subs.w	fp, sl, r4
 8017ae0:	d00b      	beq.n	8017afa <_svfiprintf_r+0x7e>
 8017ae2:	465b      	mov	r3, fp
 8017ae4:	4622      	mov	r2, r4
 8017ae6:	4629      	mov	r1, r5
 8017ae8:	4638      	mov	r0, r7
 8017aea:	f7ff ff6b 	bl	80179c4 <__ssputs_r>
 8017aee:	3001      	adds	r0, #1
 8017af0:	f000 80a7 	beq.w	8017c42 <_svfiprintf_r+0x1c6>
 8017af4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017af6:	445a      	add	r2, fp
 8017af8:	9209      	str	r2, [sp, #36]	@ 0x24
 8017afa:	f89a 3000 	ldrb.w	r3, [sl]
 8017afe:	2b00      	cmp	r3, #0
 8017b00:	f000 809f 	beq.w	8017c42 <_svfiprintf_r+0x1c6>
 8017b04:	2300      	movs	r3, #0
 8017b06:	f04f 32ff 	mov.w	r2, #4294967295
 8017b0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017b0e:	f10a 0a01 	add.w	sl, sl, #1
 8017b12:	9304      	str	r3, [sp, #16]
 8017b14:	9307      	str	r3, [sp, #28]
 8017b16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017b1a:	931a      	str	r3, [sp, #104]	@ 0x68
 8017b1c:	4654      	mov	r4, sl
 8017b1e:	2205      	movs	r2, #5
 8017b20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017b24:	484e      	ldr	r0, [pc, #312]	@ (8017c60 <_svfiprintf_r+0x1e4>)
 8017b26:	f7e8 fb8b 	bl	8000240 <memchr>
 8017b2a:	9a04      	ldr	r2, [sp, #16]
 8017b2c:	b9d8      	cbnz	r0, 8017b66 <_svfiprintf_r+0xea>
 8017b2e:	06d0      	lsls	r0, r2, #27
 8017b30:	bf44      	itt	mi
 8017b32:	2320      	movmi	r3, #32
 8017b34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017b38:	0711      	lsls	r1, r2, #28
 8017b3a:	bf44      	itt	mi
 8017b3c:	232b      	movmi	r3, #43	@ 0x2b
 8017b3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017b42:	f89a 3000 	ldrb.w	r3, [sl]
 8017b46:	2b2a      	cmp	r3, #42	@ 0x2a
 8017b48:	d015      	beq.n	8017b76 <_svfiprintf_r+0xfa>
 8017b4a:	9a07      	ldr	r2, [sp, #28]
 8017b4c:	4654      	mov	r4, sl
 8017b4e:	2000      	movs	r0, #0
 8017b50:	f04f 0c0a 	mov.w	ip, #10
 8017b54:	4621      	mov	r1, r4
 8017b56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017b5a:	3b30      	subs	r3, #48	@ 0x30
 8017b5c:	2b09      	cmp	r3, #9
 8017b5e:	d94b      	bls.n	8017bf8 <_svfiprintf_r+0x17c>
 8017b60:	b1b0      	cbz	r0, 8017b90 <_svfiprintf_r+0x114>
 8017b62:	9207      	str	r2, [sp, #28]
 8017b64:	e014      	b.n	8017b90 <_svfiprintf_r+0x114>
 8017b66:	eba0 0308 	sub.w	r3, r0, r8
 8017b6a:	fa09 f303 	lsl.w	r3, r9, r3
 8017b6e:	4313      	orrs	r3, r2
 8017b70:	9304      	str	r3, [sp, #16]
 8017b72:	46a2      	mov	sl, r4
 8017b74:	e7d2      	b.n	8017b1c <_svfiprintf_r+0xa0>
 8017b76:	9b03      	ldr	r3, [sp, #12]
 8017b78:	1d19      	adds	r1, r3, #4
 8017b7a:	681b      	ldr	r3, [r3, #0]
 8017b7c:	9103      	str	r1, [sp, #12]
 8017b7e:	2b00      	cmp	r3, #0
 8017b80:	bfbb      	ittet	lt
 8017b82:	425b      	neglt	r3, r3
 8017b84:	f042 0202 	orrlt.w	r2, r2, #2
 8017b88:	9307      	strge	r3, [sp, #28]
 8017b8a:	9307      	strlt	r3, [sp, #28]
 8017b8c:	bfb8      	it	lt
 8017b8e:	9204      	strlt	r2, [sp, #16]
 8017b90:	7823      	ldrb	r3, [r4, #0]
 8017b92:	2b2e      	cmp	r3, #46	@ 0x2e
 8017b94:	d10a      	bne.n	8017bac <_svfiprintf_r+0x130>
 8017b96:	7863      	ldrb	r3, [r4, #1]
 8017b98:	2b2a      	cmp	r3, #42	@ 0x2a
 8017b9a:	d132      	bne.n	8017c02 <_svfiprintf_r+0x186>
 8017b9c:	9b03      	ldr	r3, [sp, #12]
 8017b9e:	1d1a      	adds	r2, r3, #4
 8017ba0:	681b      	ldr	r3, [r3, #0]
 8017ba2:	9203      	str	r2, [sp, #12]
 8017ba4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017ba8:	3402      	adds	r4, #2
 8017baa:	9305      	str	r3, [sp, #20]
 8017bac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8017c70 <_svfiprintf_r+0x1f4>
 8017bb0:	7821      	ldrb	r1, [r4, #0]
 8017bb2:	2203      	movs	r2, #3
 8017bb4:	4650      	mov	r0, sl
 8017bb6:	f7e8 fb43 	bl	8000240 <memchr>
 8017bba:	b138      	cbz	r0, 8017bcc <_svfiprintf_r+0x150>
 8017bbc:	9b04      	ldr	r3, [sp, #16]
 8017bbe:	eba0 000a 	sub.w	r0, r0, sl
 8017bc2:	2240      	movs	r2, #64	@ 0x40
 8017bc4:	4082      	lsls	r2, r0
 8017bc6:	4313      	orrs	r3, r2
 8017bc8:	3401      	adds	r4, #1
 8017bca:	9304      	str	r3, [sp, #16]
 8017bcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017bd0:	4824      	ldr	r0, [pc, #144]	@ (8017c64 <_svfiprintf_r+0x1e8>)
 8017bd2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017bd6:	2206      	movs	r2, #6
 8017bd8:	f7e8 fb32 	bl	8000240 <memchr>
 8017bdc:	2800      	cmp	r0, #0
 8017bde:	d036      	beq.n	8017c4e <_svfiprintf_r+0x1d2>
 8017be0:	4b21      	ldr	r3, [pc, #132]	@ (8017c68 <_svfiprintf_r+0x1ec>)
 8017be2:	bb1b      	cbnz	r3, 8017c2c <_svfiprintf_r+0x1b0>
 8017be4:	9b03      	ldr	r3, [sp, #12]
 8017be6:	3307      	adds	r3, #7
 8017be8:	f023 0307 	bic.w	r3, r3, #7
 8017bec:	3308      	adds	r3, #8
 8017bee:	9303      	str	r3, [sp, #12]
 8017bf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017bf2:	4433      	add	r3, r6
 8017bf4:	9309      	str	r3, [sp, #36]	@ 0x24
 8017bf6:	e76a      	b.n	8017ace <_svfiprintf_r+0x52>
 8017bf8:	fb0c 3202 	mla	r2, ip, r2, r3
 8017bfc:	460c      	mov	r4, r1
 8017bfe:	2001      	movs	r0, #1
 8017c00:	e7a8      	b.n	8017b54 <_svfiprintf_r+0xd8>
 8017c02:	2300      	movs	r3, #0
 8017c04:	3401      	adds	r4, #1
 8017c06:	9305      	str	r3, [sp, #20]
 8017c08:	4619      	mov	r1, r3
 8017c0a:	f04f 0c0a 	mov.w	ip, #10
 8017c0e:	4620      	mov	r0, r4
 8017c10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017c14:	3a30      	subs	r2, #48	@ 0x30
 8017c16:	2a09      	cmp	r2, #9
 8017c18:	d903      	bls.n	8017c22 <_svfiprintf_r+0x1a6>
 8017c1a:	2b00      	cmp	r3, #0
 8017c1c:	d0c6      	beq.n	8017bac <_svfiprintf_r+0x130>
 8017c1e:	9105      	str	r1, [sp, #20]
 8017c20:	e7c4      	b.n	8017bac <_svfiprintf_r+0x130>
 8017c22:	fb0c 2101 	mla	r1, ip, r1, r2
 8017c26:	4604      	mov	r4, r0
 8017c28:	2301      	movs	r3, #1
 8017c2a:	e7f0      	b.n	8017c0e <_svfiprintf_r+0x192>
 8017c2c:	ab03      	add	r3, sp, #12
 8017c2e:	9300      	str	r3, [sp, #0]
 8017c30:	462a      	mov	r2, r5
 8017c32:	4b0e      	ldr	r3, [pc, #56]	@ (8017c6c <_svfiprintf_r+0x1f0>)
 8017c34:	a904      	add	r1, sp, #16
 8017c36:	4638      	mov	r0, r7
 8017c38:	f3af 8000 	nop.w
 8017c3c:	1c42      	adds	r2, r0, #1
 8017c3e:	4606      	mov	r6, r0
 8017c40:	d1d6      	bne.n	8017bf0 <_svfiprintf_r+0x174>
 8017c42:	89ab      	ldrh	r3, [r5, #12]
 8017c44:	065b      	lsls	r3, r3, #25
 8017c46:	f53f af2d 	bmi.w	8017aa4 <_svfiprintf_r+0x28>
 8017c4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017c4c:	e72c      	b.n	8017aa8 <_svfiprintf_r+0x2c>
 8017c4e:	ab03      	add	r3, sp, #12
 8017c50:	9300      	str	r3, [sp, #0]
 8017c52:	462a      	mov	r2, r5
 8017c54:	4b05      	ldr	r3, [pc, #20]	@ (8017c6c <_svfiprintf_r+0x1f0>)
 8017c56:	a904      	add	r1, sp, #16
 8017c58:	4638      	mov	r0, r7
 8017c5a:	f000 f9bb 	bl	8017fd4 <_printf_i>
 8017c5e:	e7ed      	b.n	8017c3c <_svfiprintf_r+0x1c0>
 8017c60:	0801bbde 	.word	0x0801bbde
 8017c64:	0801bbe8 	.word	0x0801bbe8
 8017c68:	00000000 	.word	0x00000000
 8017c6c:	080179c5 	.word	0x080179c5
 8017c70:	0801bbe4 	.word	0x0801bbe4

08017c74 <__sfputc_r>:
 8017c74:	6893      	ldr	r3, [r2, #8]
 8017c76:	3b01      	subs	r3, #1
 8017c78:	2b00      	cmp	r3, #0
 8017c7a:	b410      	push	{r4}
 8017c7c:	6093      	str	r3, [r2, #8]
 8017c7e:	da08      	bge.n	8017c92 <__sfputc_r+0x1e>
 8017c80:	6994      	ldr	r4, [r2, #24]
 8017c82:	42a3      	cmp	r3, r4
 8017c84:	db01      	blt.n	8017c8a <__sfputc_r+0x16>
 8017c86:	290a      	cmp	r1, #10
 8017c88:	d103      	bne.n	8017c92 <__sfputc_r+0x1e>
 8017c8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017c8e:	f000 bb6b 	b.w	8018368 <__swbuf_r>
 8017c92:	6813      	ldr	r3, [r2, #0]
 8017c94:	1c58      	adds	r0, r3, #1
 8017c96:	6010      	str	r0, [r2, #0]
 8017c98:	7019      	strb	r1, [r3, #0]
 8017c9a:	4608      	mov	r0, r1
 8017c9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017ca0:	4770      	bx	lr

08017ca2 <__sfputs_r>:
 8017ca2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ca4:	4606      	mov	r6, r0
 8017ca6:	460f      	mov	r7, r1
 8017ca8:	4614      	mov	r4, r2
 8017caa:	18d5      	adds	r5, r2, r3
 8017cac:	42ac      	cmp	r4, r5
 8017cae:	d101      	bne.n	8017cb4 <__sfputs_r+0x12>
 8017cb0:	2000      	movs	r0, #0
 8017cb2:	e007      	b.n	8017cc4 <__sfputs_r+0x22>
 8017cb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017cb8:	463a      	mov	r2, r7
 8017cba:	4630      	mov	r0, r6
 8017cbc:	f7ff ffda 	bl	8017c74 <__sfputc_r>
 8017cc0:	1c43      	adds	r3, r0, #1
 8017cc2:	d1f3      	bne.n	8017cac <__sfputs_r+0xa>
 8017cc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017cc8 <_vfiprintf_r>:
 8017cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ccc:	460d      	mov	r5, r1
 8017cce:	b09d      	sub	sp, #116	@ 0x74
 8017cd0:	4614      	mov	r4, r2
 8017cd2:	4698      	mov	r8, r3
 8017cd4:	4606      	mov	r6, r0
 8017cd6:	b118      	cbz	r0, 8017ce0 <_vfiprintf_r+0x18>
 8017cd8:	6a03      	ldr	r3, [r0, #32]
 8017cda:	b90b      	cbnz	r3, 8017ce0 <_vfiprintf_r+0x18>
 8017cdc:	f7ff fc44 	bl	8017568 <__sinit>
 8017ce0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017ce2:	07d9      	lsls	r1, r3, #31
 8017ce4:	d405      	bmi.n	8017cf2 <_vfiprintf_r+0x2a>
 8017ce6:	89ab      	ldrh	r3, [r5, #12]
 8017ce8:	059a      	lsls	r2, r3, #22
 8017cea:	d402      	bmi.n	8017cf2 <_vfiprintf_r+0x2a>
 8017cec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017cee:	f7ff fe0e 	bl	801790e <__retarget_lock_acquire_recursive>
 8017cf2:	89ab      	ldrh	r3, [r5, #12]
 8017cf4:	071b      	lsls	r3, r3, #28
 8017cf6:	d501      	bpl.n	8017cfc <_vfiprintf_r+0x34>
 8017cf8:	692b      	ldr	r3, [r5, #16]
 8017cfa:	b99b      	cbnz	r3, 8017d24 <_vfiprintf_r+0x5c>
 8017cfc:	4629      	mov	r1, r5
 8017cfe:	4630      	mov	r0, r6
 8017d00:	f000 fb70 	bl	80183e4 <__swsetup_r>
 8017d04:	b170      	cbz	r0, 8017d24 <_vfiprintf_r+0x5c>
 8017d06:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017d08:	07dc      	lsls	r4, r3, #31
 8017d0a:	d504      	bpl.n	8017d16 <_vfiprintf_r+0x4e>
 8017d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8017d10:	b01d      	add	sp, #116	@ 0x74
 8017d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017d16:	89ab      	ldrh	r3, [r5, #12]
 8017d18:	0598      	lsls	r0, r3, #22
 8017d1a:	d4f7      	bmi.n	8017d0c <_vfiprintf_r+0x44>
 8017d1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017d1e:	f7ff fdf7 	bl	8017910 <__retarget_lock_release_recursive>
 8017d22:	e7f3      	b.n	8017d0c <_vfiprintf_r+0x44>
 8017d24:	2300      	movs	r3, #0
 8017d26:	9309      	str	r3, [sp, #36]	@ 0x24
 8017d28:	2320      	movs	r3, #32
 8017d2a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017d2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8017d32:	2330      	movs	r3, #48	@ 0x30
 8017d34:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8017ee4 <_vfiprintf_r+0x21c>
 8017d38:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017d3c:	f04f 0901 	mov.w	r9, #1
 8017d40:	4623      	mov	r3, r4
 8017d42:	469a      	mov	sl, r3
 8017d44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017d48:	b10a      	cbz	r2, 8017d4e <_vfiprintf_r+0x86>
 8017d4a:	2a25      	cmp	r2, #37	@ 0x25
 8017d4c:	d1f9      	bne.n	8017d42 <_vfiprintf_r+0x7a>
 8017d4e:	ebba 0b04 	subs.w	fp, sl, r4
 8017d52:	d00b      	beq.n	8017d6c <_vfiprintf_r+0xa4>
 8017d54:	465b      	mov	r3, fp
 8017d56:	4622      	mov	r2, r4
 8017d58:	4629      	mov	r1, r5
 8017d5a:	4630      	mov	r0, r6
 8017d5c:	f7ff ffa1 	bl	8017ca2 <__sfputs_r>
 8017d60:	3001      	adds	r0, #1
 8017d62:	f000 80a7 	beq.w	8017eb4 <_vfiprintf_r+0x1ec>
 8017d66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017d68:	445a      	add	r2, fp
 8017d6a:	9209      	str	r2, [sp, #36]	@ 0x24
 8017d6c:	f89a 3000 	ldrb.w	r3, [sl]
 8017d70:	2b00      	cmp	r3, #0
 8017d72:	f000 809f 	beq.w	8017eb4 <_vfiprintf_r+0x1ec>
 8017d76:	2300      	movs	r3, #0
 8017d78:	f04f 32ff 	mov.w	r2, #4294967295
 8017d7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017d80:	f10a 0a01 	add.w	sl, sl, #1
 8017d84:	9304      	str	r3, [sp, #16]
 8017d86:	9307      	str	r3, [sp, #28]
 8017d88:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017d8c:	931a      	str	r3, [sp, #104]	@ 0x68
 8017d8e:	4654      	mov	r4, sl
 8017d90:	2205      	movs	r2, #5
 8017d92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017d96:	4853      	ldr	r0, [pc, #332]	@ (8017ee4 <_vfiprintf_r+0x21c>)
 8017d98:	f7e8 fa52 	bl	8000240 <memchr>
 8017d9c:	9a04      	ldr	r2, [sp, #16]
 8017d9e:	b9d8      	cbnz	r0, 8017dd8 <_vfiprintf_r+0x110>
 8017da0:	06d1      	lsls	r1, r2, #27
 8017da2:	bf44      	itt	mi
 8017da4:	2320      	movmi	r3, #32
 8017da6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017daa:	0713      	lsls	r3, r2, #28
 8017dac:	bf44      	itt	mi
 8017dae:	232b      	movmi	r3, #43	@ 0x2b
 8017db0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017db4:	f89a 3000 	ldrb.w	r3, [sl]
 8017db8:	2b2a      	cmp	r3, #42	@ 0x2a
 8017dba:	d015      	beq.n	8017de8 <_vfiprintf_r+0x120>
 8017dbc:	9a07      	ldr	r2, [sp, #28]
 8017dbe:	4654      	mov	r4, sl
 8017dc0:	2000      	movs	r0, #0
 8017dc2:	f04f 0c0a 	mov.w	ip, #10
 8017dc6:	4621      	mov	r1, r4
 8017dc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017dcc:	3b30      	subs	r3, #48	@ 0x30
 8017dce:	2b09      	cmp	r3, #9
 8017dd0:	d94b      	bls.n	8017e6a <_vfiprintf_r+0x1a2>
 8017dd2:	b1b0      	cbz	r0, 8017e02 <_vfiprintf_r+0x13a>
 8017dd4:	9207      	str	r2, [sp, #28]
 8017dd6:	e014      	b.n	8017e02 <_vfiprintf_r+0x13a>
 8017dd8:	eba0 0308 	sub.w	r3, r0, r8
 8017ddc:	fa09 f303 	lsl.w	r3, r9, r3
 8017de0:	4313      	orrs	r3, r2
 8017de2:	9304      	str	r3, [sp, #16]
 8017de4:	46a2      	mov	sl, r4
 8017de6:	e7d2      	b.n	8017d8e <_vfiprintf_r+0xc6>
 8017de8:	9b03      	ldr	r3, [sp, #12]
 8017dea:	1d19      	adds	r1, r3, #4
 8017dec:	681b      	ldr	r3, [r3, #0]
 8017dee:	9103      	str	r1, [sp, #12]
 8017df0:	2b00      	cmp	r3, #0
 8017df2:	bfbb      	ittet	lt
 8017df4:	425b      	neglt	r3, r3
 8017df6:	f042 0202 	orrlt.w	r2, r2, #2
 8017dfa:	9307      	strge	r3, [sp, #28]
 8017dfc:	9307      	strlt	r3, [sp, #28]
 8017dfe:	bfb8      	it	lt
 8017e00:	9204      	strlt	r2, [sp, #16]
 8017e02:	7823      	ldrb	r3, [r4, #0]
 8017e04:	2b2e      	cmp	r3, #46	@ 0x2e
 8017e06:	d10a      	bne.n	8017e1e <_vfiprintf_r+0x156>
 8017e08:	7863      	ldrb	r3, [r4, #1]
 8017e0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8017e0c:	d132      	bne.n	8017e74 <_vfiprintf_r+0x1ac>
 8017e0e:	9b03      	ldr	r3, [sp, #12]
 8017e10:	1d1a      	adds	r2, r3, #4
 8017e12:	681b      	ldr	r3, [r3, #0]
 8017e14:	9203      	str	r2, [sp, #12]
 8017e16:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017e1a:	3402      	adds	r4, #2
 8017e1c:	9305      	str	r3, [sp, #20]
 8017e1e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017ef4 <_vfiprintf_r+0x22c>
 8017e22:	7821      	ldrb	r1, [r4, #0]
 8017e24:	2203      	movs	r2, #3
 8017e26:	4650      	mov	r0, sl
 8017e28:	f7e8 fa0a 	bl	8000240 <memchr>
 8017e2c:	b138      	cbz	r0, 8017e3e <_vfiprintf_r+0x176>
 8017e2e:	9b04      	ldr	r3, [sp, #16]
 8017e30:	eba0 000a 	sub.w	r0, r0, sl
 8017e34:	2240      	movs	r2, #64	@ 0x40
 8017e36:	4082      	lsls	r2, r0
 8017e38:	4313      	orrs	r3, r2
 8017e3a:	3401      	adds	r4, #1
 8017e3c:	9304      	str	r3, [sp, #16]
 8017e3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017e42:	4829      	ldr	r0, [pc, #164]	@ (8017ee8 <_vfiprintf_r+0x220>)
 8017e44:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017e48:	2206      	movs	r2, #6
 8017e4a:	f7e8 f9f9 	bl	8000240 <memchr>
 8017e4e:	2800      	cmp	r0, #0
 8017e50:	d03f      	beq.n	8017ed2 <_vfiprintf_r+0x20a>
 8017e52:	4b26      	ldr	r3, [pc, #152]	@ (8017eec <_vfiprintf_r+0x224>)
 8017e54:	bb1b      	cbnz	r3, 8017e9e <_vfiprintf_r+0x1d6>
 8017e56:	9b03      	ldr	r3, [sp, #12]
 8017e58:	3307      	adds	r3, #7
 8017e5a:	f023 0307 	bic.w	r3, r3, #7
 8017e5e:	3308      	adds	r3, #8
 8017e60:	9303      	str	r3, [sp, #12]
 8017e62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017e64:	443b      	add	r3, r7
 8017e66:	9309      	str	r3, [sp, #36]	@ 0x24
 8017e68:	e76a      	b.n	8017d40 <_vfiprintf_r+0x78>
 8017e6a:	fb0c 3202 	mla	r2, ip, r2, r3
 8017e6e:	460c      	mov	r4, r1
 8017e70:	2001      	movs	r0, #1
 8017e72:	e7a8      	b.n	8017dc6 <_vfiprintf_r+0xfe>
 8017e74:	2300      	movs	r3, #0
 8017e76:	3401      	adds	r4, #1
 8017e78:	9305      	str	r3, [sp, #20]
 8017e7a:	4619      	mov	r1, r3
 8017e7c:	f04f 0c0a 	mov.w	ip, #10
 8017e80:	4620      	mov	r0, r4
 8017e82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017e86:	3a30      	subs	r2, #48	@ 0x30
 8017e88:	2a09      	cmp	r2, #9
 8017e8a:	d903      	bls.n	8017e94 <_vfiprintf_r+0x1cc>
 8017e8c:	2b00      	cmp	r3, #0
 8017e8e:	d0c6      	beq.n	8017e1e <_vfiprintf_r+0x156>
 8017e90:	9105      	str	r1, [sp, #20]
 8017e92:	e7c4      	b.n	8017e1e <_vfiprintf_r+0x156>
 8017e94:	fb0c 2101 	mla	r1, ip, r1, r2
 8017e98:	4604      	mov	r4, r0
 8017e9a:	2301      	movs	r3, #1
 8017e9c:	e7f0      	b.n	8017e80 <_vfiprintf_r+0x1b8>
 8017e9e:	ab03      	add	r3, sp, #12
 8017ea0:	9300      	str	r3, [sp, #0]
 8017ea2:	462a      	mov	r2, r5
 8017ea4:	4b12      	ldr	r3, [pc, #72]	@ (8017ef0 <_vfiprintf_r+0x228>)
 8017ea6:	a904      	add	r1, sp, #16
 8017ea8:	4630      	mov	r0, r6
 8017eaa:	f3af 8000 	nop.w
 8017eae:	4607      	mov	r7, r0
 8017eb0:	1c78      	adds	r0, r7, #1
 8017eb2:	d1d6      	bne.n	8017e62 <_vfiprintf_r+0x19a>
 8017eb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017eb6:	07d9      	lsls	r1, r3, #31
 8017eb8:	d405      	bmi.n	8017ec6 <_vfiprintf_r+0x1fe>
 8017eba:	89ab      	ldrh	r3, [r5, #12]
 8017ebc:	059a      	lsls	r2, r3, #22
 8017ebe:	d402      	bmi.n	8017ec6 <_vfiprintf_r+0x1fe>
 8017ec0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017ec2:	f7ff fd25 	bl	8017910 <__retarget_lock_release_recursive>
 8017ec6:	89ab      	ldrh	r3, [r5, #12]
 8017ec8:	065b      	lsls	r3, r3, #25
 8017eca:	f53f af1f 	bmi.w	8017d0c <_vfiprintf_r+0x44>
 8017ece:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017ed0:	e71e      	b.n	8017d10 <_vfiprintf_r+0x48>
 8017ed2:	ab03      	add	r3, sp, #12
 8017ed4:	9300      	str	r3, [sp, #0]
 8017ed6:	462a      	mov	r2, r5
 8017ed8:	4b05      	ldr	r3, [pc, #20]	@ (8017ef0 <_vfiprintf_r+0x228>)
 8017eda:	a904      	add	r1, sp, #16
 8017edc:	4630      	mov	r0, r6
 8017ede:	f000 f879 	bl	8017fd4 <_printf_i>
 8017ee2:	e7e4      	b.n	8017eae <_vfiprintf_r+0x1e6>
 8017ee4:	0801bbde 	.word	0x0801bbde
 8017ee8:	0801bbe8 	.word	0x0801bbe8
 8017eec:	00000000 	.word	0x00000000
 8017ef0:	08017ca3 	.word	0x08017ca3
 8017ef4:	0801bbe4 	.word	0x0801bbe4

08017ef8 <_printf_common>:
 8017ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017efc:	4616      	mov	r6, r2
 8017efe:	4698      	mov	r8, r3
 8017f00:	688a      	ldr	r2, [r1, #8]
 8017f02:	690b      	ldr	r3, [r1, #16]
 8017f04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8017f08:	4293      	cmp	r3, r2
 8017f0a:	bfb8      	it	lt
 8017f0c:	4613      	movlt	r3, r2
 8017f0e:	6033      	str	r3, [r6, #0]
 8017f10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8017f14:	4607      	mov	r7, r0
 8017f16:	460c      	mov	r4, r1
 8017f18:	b10a      	cbz	r2, 8017f1e <_printf_common+0x26>
 8017f1a:	3301      	adds	r3, #1
 8017f1c:	6033      	str	r3, [r6, #0]
 8017f1e:	6823      	ldr	r3, [r4, #0]
 8017f20:	0699      	lsls	r1, r3, #26
 8017f22:	bf42      	ittt	mi
 8017f24:	6833      	ldrmi	r3, [r6, #0]
 8017f26:	3302      	addmi	r3, #2
 8017f28:	6033      	strmi	r3, [r6, #0]
 8017f2a:	6825      	ldr	r5, [r4, #0]
 8017f2c:	f015 0506 	ands.w	r5, r5, #6
 8017f30:	d106      	bne.n	8017f40 <_printf_common+0x48>
 8017f32:	f104 0a19 	add.w	sl, r4, #25
 8017f36:	68e3      	ldr	r3, [r4, #12]
 8017f38:	6832      	ldr	r2, [r6, #0]
 8017f3a:	1a9b      	subs	r3, r3, r2
 8017f3c:	42ab      	cmp	r3, r5
 8017f3e:	dc26      	bgt.n	8017f8e <_printf_common+0x96>
 8017f40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017f44:	6822      	ldr	r2, [r4, #0]
 8017f46:	3b00      	subs	r3, #0
 8017f48:	bf18      	it	ne
 8017f4a:	2301      	movne	r3, #1
 8017f4c:	0692      	lsls	r2, r2, #26
 8017f4e:	d42b      	bmi.n	8017fa8 <_printf_common+0xb0>
 8017f50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017f54:	4641      	mov	r1, r8
 8017f56:	4638      	mov	r0, r7
 8017f58:	47c8      	blx	r9
 8017f5a:	3001      	adds	r0, #1
 8017f5c:	d01e      	beq.n	8017f9c <_printf_common+0xa4>
 8017f5e:	6823      	ldr	r3, [r4, #0]
 8017f60:	6922      	ldr	r2, [r4, #16]
 8017f62:	f003 0306 	and.w	r3, r3, #6
 8017f66:	2b04      	cmp	r3, #4
 8017f68:	bf02      	ittt	eq
 8017f6a:	68e5      	ldreq	r5, [r4, #12]
 8017f6c:	6833      	ldreq	r3, [r6, #0]
 8017f6e:	1aed      	subeq	r5, r5, r3
 8017f70:	68a3      	ldr	r3, [r4, #8]
 8017f72:	bf0c      	ite	eq
 8017f74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017f78:	2500      	movne	r5, #0
 8017f7a:	4293      	cmp	r3, r2
 8017f7c:	bfc4      	itt	gt
 8017f7e:	1a9b      	subgt	r3, r3, r2
 8017f80:	18ed      	addgt	r5, r5, r3
 8017f82:	2600      	movs	r6, #0
 8017f84:	341a      	adds	r4, #26
 8017f86:	42b5      	cmp	r5, r6
 8017f88:	d11a      	bne.n	8017fc0 <_printf_common+0xc8>
 8017f8a:	2000      	movs	r0, #0
 8017f8c:	e008      	b.n	8017fa0 <_printf_common+0xa8>
 8017f8e:	2301      	movs	r3, #1
 8017f90:	4652      	mov	r2, sl
 8017f92:	4641      	mov	r1, r8
 8017f94:	4638      	mov	r0, r7
 8017f96:	47c8      	blx	r9
 8017f98:	3001      	adds	r0, #1
 8017f9a:	d103      	bne.n	8017fa4 <_printf_common+0xac>
 8017f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8017fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017fa4:	3501      	adds	r5, #1
 8017fa6:	e7c6      	b.n	8017f36 <_printf_common+0x3e>
 8017fa8:	18e1      	adds	r1, r4, r3
 8017faa:	1c5a      	adds	r2, r3, #1
 8017fac:	2030      	movs	r0, #48	@ 0x30
 8017fae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8017fb2:	4422      	add	r2, r4
 8017fb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8017fb8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8017fbc:	3302      	adds	r3, #2
 8017fbe:	e7c7      	b.n	8017f50 <_printf_common+0x58>
 8017fc0:	2301      	movs	r3, #1
 8017fc2:	4622      	mov	r2, r4
 8017fc4:	4641      	mov	r1, r8
 8017fc6:	4638      	mov	r0, r7
 8017fc8:	47c8      	blx	r9
 8017fca:	3001      	adds	r0, #1
 8017fcc:	d0e6      	beq.n	8017f9c <_printf_common+0xa4>
 8017fce:	3601      	adds	r6, #1
 8017fd0:	e7d9      	b.n	8017f86 <_printf_common+0x8e>
	...

08017fd4 <_printf_i>:
 8017fd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017fd8:	7e0f      	ldrb	r7, [r1, #24]
 8017fda:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8017fdc:	2f78      	cmp	r7, #120	@ 0x78
 8017fde:	4691      	mov	r9, r2
 8017fe0:	4680      	mov	r8, r0
 8017fe2:	460c      	mov	r4, r1
 8017fe4:	469a      	mov	sl, r3
 8017fe6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8017fea:	d807      	bhi.n	8017ffc <_printf_i+0x28>
 8017fec:	2f62      	cmp	r7, #98	@ 0x62
 8017fee:	d80a      	bhi.n	8018006 <_printf_i+0x32>
 8017ff0:	2f00      	cmp	r7, #0
 8017ff2:	f000 80d1 	beq.w	8018198 <_printf_i+0x1c4>
 8017ff6:	2f58      	cmp	r7, #88	@ 0x58
 8017ff8:	f000 80b8 	beq.w	801816c <_printf_i+0x198>
 8017ffc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018000:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018004:	e03a      	b.n	801807c <_printf_i+0xa8>
 8018006:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801800a:	2b15      	cmp	r3, #21
 801800c:	d8f6      	bhi.n	8017ffc <_printf_i+0x28>
 801800e:	a101      	add	r1, pc, #4	@ (adr r1, 8018014 <_printf_i+0x40>)
 8018010:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018014:	0801806d 	.word	0x0801806d
 8018018:	08018081 	.word	0x08018081
 801801c:	08017ffd 	.word	0x08017ffd
 8018020:	08017ffd 	.word	0x08017ffd
 8018024:	08017ffd 	.word	0x08017ffd
 8018028:	08017ffd 	.word	0x08017ffd
 801802c:	08018081 	.word	0x08018081
 8018030:	08017ffd 	.word	0x08017ffd
 8018034:	08017ffd 	.word	0x08017ffd
 8018038:	08017ffd 	.word	0x08017ffd
 801803c:	08017ffd 	.word	0x08017ffd
 8018040:	0801817f 	.word	0x0801817f
 8018044:	080180ab 	.word	0x080180ab
 8018048:	08018139 	.word	0x08018139
 801804c:	08017ffd 	.word	0x08017ffd
 8018050:	08017ffd 	.word	0x08017ffd
 8018054:	080181a1 	.word	0x080181a1
 8018058:	08017ffd 	.word	0x08017ffd
 801805c:	080180ab 	.word	0x080180ab
 8018060:	08017ffd 	.word	0x08017ffd
 8018064:	08017ffd 	.word	0x08017ffd
 8018068:	08018141 	.word	0x08018141
 801806c:	6833      	ldr	r3, [r6, #0]
 801806e:	1d1a      	adds	r2, r3, #4
 8018070:	681b      	ldr	r3, [r3, #0]
 8018072:	6032      	str	r2, [r6, #0]
 8018074:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018078:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801807c:	2301      	movs	r3, #1
 801807e:	e09c      	b.n	80181ba <_printf_i+0x1e6>
 8018080:	6833      	ldr	r3, [r6, #0]
 8018082:	6820      	ldr	r0, [r4, #0]
 8018084:	1d19      	adds	r1, r3, #4
 8018086:	6031      	str	r1, [r6, #0]
 8018088:	0606      	lsls	r6, r0, #24
 801808a:	d501      	bpl.n	8018090 <_printf_i+0xbc>
 801808c:	681d      	ldr	r5, [r3, #0]
 801808e:	e003      	b.n	8018098 <_printf_i+0xc4>
 8018090:	0645      	lsls	r5, r0, #25
 8018092:	d5fb      	bpl.n	801808c <_printf_i+0xb8>
 8018094:	f9b3 5000 	ldrsh.w	r5, [r3]
 8018098:	2d00      	cmp	r5, #0
 801809a:	da03      	bge.n	80180a4 <_printf_i+0xd0>
 801809c:	232d      	movs	r3, #45	@ 0x2d
 801809e:	426d      	negs	r5, r5
 80180a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80180a4:	4858      	ldr	r0, [pc, #352]	@ (8018208 <_printf_i+0x234>)
 80180a6:	230a      	movs	r3, #10
 80180a8:	e011      	b.n	80180ce <_printf_i+0xfa>
 80180aa:	6821      	ldr	r1, [r4, #0]
 80180ac:	6833      	ldr	r3, [r6, #0]
 80180ae:	0608      	lsls	r0, r1, #24
 80180b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80180b4:	d402      	bmi.n	80180bc <_printf_i+0xe8>
 80180b6:	0649      	lsls	r1, r1, #25
 80180b8:	bf48      	it	mi
 80180ba:	b2ad      	uxthmi	r5, r5
 80180bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80180be:	4852      	ldr	r0, [pc, #328]	@ (8018208 <_printf_i+0x234>)
 80180c0:	6033      	str	r3, [r6, #0]
 80180c2:	bf14      	ite	ne
 80180c4:	230a      	movne	r3, #10
 80180c6:	2308      	moveq	r3, #8
 80180c8:	2100      	movs	r1, #0
 80180ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80180ce:	6866      	ldr	r6, [r4, #4]
 80180d0:	60a6      	str	r6, [r4, #8]
 80180d2:	2e00      	cmp	r6, #0
 80180d4:	db05      	blt.n	80180e2 <_printf_i+0x10e>
 80180d6:	6821      	ldr	r1, [r4, #0]
 80180d8:	432e      	orrs	r6, r5
 80180da:	f021 0104 	bic.w	r1, r1, #4
 80180de:	6021      	str	r1, [r4, #0]
 80180e0:	d04b      	beq.n	801817a <_printf_i+0x1a6>
 80180e2:	4616      	mov	r6, r2
 80180e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80180e8:	fb03 5711 	mls	r7, r3, r1, r5
 80180ec:	5dc7      	ldrb	r7, [r0, r7]
 80180ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80180f2:	462f      	mov	r7, r5
 80180f4:	42bb      	cmp	r3, r7
 80180f6:	460d      	mov	r5, r1
 80180f8:	d9f4      	bls.n	80180e4 <_printf_i+0x110>
 80180fa:	2b08      	cmp	r3, #8
 80180fc:	d10b      	bne.n	8018116 <_printf_i+0x142>
 80180fe:	6823      	ldr	r3, [r4, #0]
 8018100:	07df      	lsls	r7, r3, #31
 8018102:	d508      	bpl.n	8018116 <_printf_i+0x142>
 8018104:	6923      	ldr	r3, [r4, #16]
 8018106:	6861      	ldr	r1, [r4, #4]
 8018108:	4299      	cmp	r1, r3
 801810a:	bfde      	ittt	le
 801810c:	2330      	movle	r3, #48	@ 0x30
 801810e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018112:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018116:	1b92      	subs	r2, r2, r6
 8018118:	6122      	str	r2, [r4, #16]
 801811a:	f8cd a000 	str.w	sl, [sp]
 801811e:	464b      	mov	r3, r9
 8018120:	aa03      	add	r2, sp, #12
 8018122:	4621      	mov	r1, r4
 8018124:	4640      	mov	r0, r8
 8018126:	f7ff fee7 	bl	8017ef8 <_printf_common>
 801812a:	3001      	adds	r0, #1
 801812c:	d14a      	bne.n	80181c4 <_printf_i+0x1f0>
 801812e:	f04f 30ff 	mov.w	r0, #4294967295
 8018132:	b004      	add	sp, #16
 8018134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018138:	6823      	ldr	r3, [r4, #0]
 801813a:	f043 0320 	orr.w	r3, r3, #32
 801813e:	6023      	str	r3, [r4, #0]
 8018140:	4832      	ldr	r0, [pc, #200]	@ (801820c <_printf_i+0x238>)
 8018142:	2778      	movs	r7, #120	@ 0x78
 8018144:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018148:	6823      	ldr	r3, [r4, #0]
 801814a:	6831      	ldr	r1, [r6, #0]
 801814c:	061f      	lsls	r7, r3, #24
 801814e:	f851 5b04 	ldr.w	r5, [r1], #4
 8018152:	d402      	bmi.n	801815a <_printf_i+0x186>
 8018154:	065f      	lsls	r7, r3, #25
 8018156:	bf48      	it	mi
 8018158:	b2ad      	uxthmi	r5, r5
 801815a:	6031      	str	r1, [r6, #0]
 801815c:	07d9      	lsls	r1, r3, #31
 801815e:	bf44      	itt	mi
 8018160:	f043 0320 	orrmi.w	r3, r3, #32
 8018164:	6023      	strmi	r3, [r4, #0]
 8018166:	b11d      	cbz	r5, 8018170 <_printf_i+0x19c>
 8018168:	2310      	movs	r3, #16
 801816a:	e7ad      	b.n	80180c8 <_printf_i+0xf4>
 801816c:	4826      	ldr	r0, [pc, #152]	@ (8018208 <_printf_i+0x234>)
 801816e:	e7e9      	b.n	8018144 <_printf_i+0x170>
 8018170:	6823      	ldr	r3, [r4, #0]
 8018172:	f023 0320 	bic.w	r3, r3, #32
 8018176:	6023      	str	r3, [r4, #0]
 8018178:	e7f6      	b.n	8018168 <_printf_i+0x194>
 801817a:	4616      	mov	r6, r2
 801817c:	e7bd      	b.n	80180fa <_printf_i+0x126>
 801817e:	6833      	ldr	r3, [r6, #0]
 8018180:	6825      	ldr	r5, [r4, #0]
 8018182:	6961      	ldr	r1, [r4, #20]
 8018184:	1d18      	adds	r0, r3, #4
 8018186:	6030      	str	r0, [r6, #0]
 8018188:	062e      	lsls	r6, r5, #24
 801818a:	681b      	ldr	r3, [r3, #0]
 801818c:	d501      	bpl.n	8018192 <_printf_i+0x1be>
 801818e:	6019      	str	r1, [r3, #0]
 8018190:	e002      	b.n	8018198 <_printf_i+0x1c4>
 8018192:	0668      	lsls	r0, r5, #25
 8018194:	d5fb      	bpl.n	801818e <_printf_i+0x1ba>
 8018196:	8019      	strh	r1, [r3, #0]
 8018198:	2300      	movs	r3, #0
 801819a:	6123      	str	r3, [r4, #16]
 801819c:	4616      	mov	r6, r2
 801819e:	e7bc      	b.n	801811a <_printf_i+0x146>
 80181a0:	6833      	ldr	r3, [r6, #0]
 80181a2:	1d1a      	adds	r2, r3, #4
 80181a4:	6032      	str	r2, [r6, #0]
 80181a6:	681e      	ldr	r6, [r3, #0]
 80181a8:	6862      	ldr	r2, [r4, #4]
 80181aa:	2100      	movs	r1, #0
 80181ac:	4630      	mov	r0, r6
 80181ae:	f7e8 f847 	bl	8000240 <memchr>
 80181b2:	b108      	cbz	r0, 80181b8 <_printf_i+0x1e4>
 80181b4:	1b80      	subs	r0, r0, r6
 80181b6:	6060      	str	r0, [r4, #4]
 80181b8:	6863      	ldr	r3, [r4, #4]
 80181ba:	6123      	str	r3, [r4, #16]
 80181bc:	2300      	movs	r3, #0
 80181be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80181c2:	e7aa      	b.n	801811a <_printf_i+0x146>
 80181c4:	6923      	ldr	r3, [r4, #16]
 80181c6:	4632      	mov	r2, r6
 80181c8:	4649      	mov	r1, r9
 80181ca:	4640      	mov	r0, r8
 80181cc:	47d0      	blx	sl
 80181ce:	3001      	adds	r0, #1
 80181d0:	d0ad      	beq.n	801812e <_printf_i+0x15a>
 80181d2:	6823      	ldr	r3, [r4, #0]
 80181d4:	079b      	lsls	r3, r3, #30
 80181d6:	d413      	bmi.n	8018200 <_printf_i+0x22c>
 80181d8:	68e0      	ldr	r0, [r4, #12]
 80181da:	9b03      	ldr	r3, [sp, #12]
 80181dc:	4298      	cmp	r0, r3
 80181de:	bfb8      	it	lt
 80181e0:	4618      	movlt	r0, r3
 80181e2:	e7a6      	b.n	8018132 <_printf_i+0x15e>
 80181e4:	2301      	movs	r3, #1
 80181e6:	4632      	mov	r2, r6
 80181e8:	4649      	mov	r1, r9
 80181ea:	4640      	mov	r0, r8
 80181ec:	47d0      	blx	sl
 80181ee:	3001      	adds	r0, #1
 80181f0:	d09d      	beq.n	801812e <_printf_i+0x15a>
 80181f2:	3501      	adds	r5, #1
 80181f4:	68e3      	ldr	r3, [r4, #12]
 80181f6:	9903      	ldr	r1, [sp, #12]
 80181f8:	1a5b      	subs	r3, r3, r1
 80181fa:	42ab      	cmp	r3, r5
 80181fc:	dcf2      	bgt.n	80181e4 <_printf_i+0x210>
 80181fe:	e7eb      	b.n	80181d8 <_printf_i+0x204>
 8018200:	2500      	movs	r5, #0
 8018202:	f104 0619 	add.w	r6, r4, #25
 8018206:	e7f5      	b.n	80181f4 <_printf_i+0x220>
 8018208:	0801bbef 	.word	0x0801bbef
 801820c:	0801bc00 	.word	0x0801bc00

08018210 <__sflush_r>:
 8018210:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018218:	0716      	lsls	r6, r2, #28
 801821a:	4605      	mov	r5, r0
 801821c:	460c      	mov	r4, r1
 801821e:	d454      	bmi.n	80182ca <__sflush_r+0xba>
 8018220:	684b      	ldr	r3, [r1, #4]
 8018222:	2b00      	cmp	r3, #0
 8018224:	dc02      	bgt.n	801822c <__sflush_r+0x1c>
 8018226:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8018228:	2b00      	cmp	r3, #0
 801822a:	dd48      	ble.n	80182be <__sflush_r+0xae>
 801822c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801822e:	2e00      	cmp	r6, #0
 8018230:	d045      	beq.n	80182be <__sflush_r+0xae>
 8018232:	2300      	movs	r3, #0
 8018234:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8018238:	682f      	ldr	r7, [r5, #0]
 801823a:	6a21      	ldr	r1, [r4, #32]
 801823c:	602b      	str	r3, [r5, #0]
 801823e:	d030      	beq.n	80182a2 <__sflush_r+0x92>
 8018240:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8018242:	89a3      	ldrh	r3, [r4, #12]
 8018244:	0759      	lsls	r1, r3, #29
 8018246:	d505      	bpl.n	8018254 <__sflush_r+0x44>
 8018248:	6863      	ldr	r3, [r4, #4]
 801824a:	1ad2      	subs	r2, r2, r3
 801824c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801824e:	b10b      	cbz	r3, 8018254 <__sflush_r+0x44>
 8018250:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8018252:	1ad2      	subs	r2, r2, r3
 8018254:	2300      	movs	r3, #0
 8018256:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8018258:	6a21      	ldr	r1, [r4, #32]
 801825a:	4628      	mov	r0, r5
 801825c:	47b0      	blx	r6
 801825e:	1c43      	adds	r3, r0, #1
 8018260:	89a3      	ldrh	r3, [r4, #12]
 8018262:	d106      	bne.n	8018272 <__sflush_r+0x62>
 8018264:	6829      	ldr	r1, [r5, #0]
 8018266:	291d      	cmp	r1, #29
 8018268:	d82b      	bhi.n	80182c2 <__sflush_r+0xb2>
 801826a:	4a2a      	ldr	r2, [pc, #168]	@ (8018314 <__sflush_r+0x104>)
 801826c:	40ca      	lsrs	r2, r1
 801826e:	07d6      	lsls	r6, r2, #31
 8018270:	d527      	bpl.n	80182c2 <__sflush_r+0xb2>
 8018272:	2200      	movs	r2, #0
 8018274:	6062      	str	r2, [r4, #4]
 8018276:	04d9      	lsls	r1, r3, #19
 8018278:	6922      	ldr	r2, [r4, #16]
 801827a:	6022      	str	r2, [r4, #0]
 801827c:	d504      	bpl.n	8018288 <__sflush_r+0x78>
 801827e:	1c42      	adds	r2, r0, #1
 8018280:	d101      	bne.n	8018286 <__sflush_r+0x76>
 8018282:	682b      	ldr	r3, [r5, #0]
 8018284:	b903      	cbnz	r3, 8018288 <__sflush_r+0x78>
 8018286:	6560      	str	r0, [r4, #84]	@ 0x54
 8018288:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801828a:	602f      	str	r7, [r5, #0]
 801828c:	b1b9      	cbz	r1, 80182be <__sflush_r+0xae>
 801828e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018292:	4299      	cmp	r1, r3
 8018294:	d002      	beq.n	801829c <__sflush_r+0x8c>
 8018296:	4628      	mov	r0, r5
 8018298:	f7ff fb4a 	bl	8017930 <_free_r>
 801829c:	2300      	movs	r3, #0
 801829e:	6363      	str	r3, [r4, #52]	@ 0x34
 80182a0:	e00d      	b.n	80182be <__sflush_r+0xae>
 80182a2:	2301      	movs	r3, #1
 80182a4:	4628      	mov	r0, r5
 80182a6:	47b0      	blx	r6
 80182a8:	4602      	mov	r2, r0
 80182aa:	1c50      	adds	r0, r2, #1
 80182ac:	d1c9      	bne.n	8018242 <__sflush_r+0x32>
 80182ae:	682b      	ldr	r3, [r5, #0]
 80182b0:	2b00      	cmp	r3, #0
 80182b2:	d0c6      	beq.n	8018242 <__sflush_r+0x32>
 80182b4:	2b1d      	cmp	r3, #29
 80182b6:	d001      	beq.n	80182bc <__sflush_r+0xac>
 80182b8:	2b16      	cmp	r3, #22
 80182ba:	d11e      	bne.n	80182fa <__sflush_r+0xea>
 80182bc:	602f      	str	r7, [r5, #0]
 80182be:	2000      	movs	r0, #0
 80182c0:	e022      	b.n	8018308 <__sflush_r+0xf8>
 80182c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80182c6:	b21b      	sxth	r3, r3
 80182c8:	e01b      	b.n	8018302 <__sflush_r+0xf2>
 80182ca:	690f      	ldr	r7, [r1, #16]
 80182cc:	2f00      	cmp	r7, #0
 80182ce:	d0f6      	beq.n	80182be <__sflush_r+0xae>
 80182d0:	0793      	lsls	r3, r2, #30
 80182d2:	680e      	ldr	r6, [r1, #0]
 80182d4:	bf08      	it	eq
 80182d6:	694b      	ldreq	r3, [r1, #20]
 80182d8:	600f      	str	r7, [r1, #0]
 80182da:	bf18      	it	ne
 80182dc:	2300      	movne	r3, #0
 80182de:	eba6 0807 	sub.w	r8, r6, r7
 80182e2:	608b      	str	r3, [r1, #8]
 80182e4:	f1b8 0f00 	cmp.w	r8, #0
 80182e8:	dde9      	ble.n	80182be <__sflush_r+0xae>
 80182ea:	6a21      	ldr	r1, [r4, #32]
 80182ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80182ee:	4643      	mov	r3, r8
 80182f0:	463a      	mov	r2, r7
 80182f2:	4628      	mov	r0, r5
 80182f4:	47b0      	blx	r6
 80182f6:	2800      	cmp	r0, #0
 80182f8:	dc08      	bgt.n	801830c <__sflush_r+0xfc>
 80182fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80182fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018302:	81a3      	strh	r3, [r4, #12]
 8018304:	f04f 30ff 	mov.w	r0, #4294967295
 8018308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801830c:	4407      	add	r7, r0
 801830e:	eba8 0800 	sub.w	r8, r8, r0
 8018312:	e7e7      	b.n	80182e4 <__sflush_r+0xd4>
 8018314:	20400001 	.word	0x20400001

08018318 <_fflush_r>:
 8018318:	b538      	push	{r3, r4, r5, lr}
 801831a:	690b      	ldr	r3, [r1, #16]
 801831c:	4605      	mov	r5, r0
 801831e:	460c      	mov	r4, r1
 8018320:	b913      	cbnz	r3, 8018328 <_fflush_r+0x10>
 8018322:	2500      	movs	r5, #0
 8018324:	4628      	mov	r0, r5
 8018326:	bd38      	pop	{r3, r4, r5, pc}
 8018328:	b118      	cbz	r0, 8018332 <_fflush_r+0x1a>
 801832a:	6a03      	ldr	r3, [r0, #32]
 801832c:	b90b      	cbnz	r3, 8018332 <_fflush_r+0x1a>
 801832e:	f7ff f91b 	bl	8017568 <__sinit>
 8018332:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018336:	2b00      	cmp	r3, #0
 8018338:	d0f3      	beq.n	8018322 <_fflush_r+0xa>
 801833a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801833c:	07d0      	lsls	r0, r2, #31
 801833e:	d404      	bmi.n	801834a <_fflush_r+0x32>
 8018340:	0599      	lsls	r1, r3, #22
 8018342:	d402      	bmi.n	801834a <_fflush_r+0x32>
 8018344:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018346:	f7ff fae2 	bl	801790e <__retarget_lock_acquire_recursive>
 801834a:	4628      	mov	r0, r5
 801834c:	4621      	mov	r1, r4
 801834e:	f7ff ff5f 	bl	8018210 <__sflush_r>
 8018352:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018354:	07da      	lsls	r2, r3, #31
 8018356:	4605      	mov	r5, r0
 8018358:	d4e4      	bmi.n	8018324 <_fflush_r+0xc>
 801835a:	89a3      	ldrh	r3, [r4, #12]
 801835c:	059b      	lsls	r3, r3, #22
 801835e:	d4e1      	bmi.n	8018324 <_fflush_r+0xc>
 8018360:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018362:	f7ff fad5 	bl	8017910 <__retarget_lock_release_recursive>
 8018366:	e7dd      	b.n	8018324 <_fflush_r+0xc>

08018368 <__swbuf_r>:
 8018368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801836a:	460e      	mov	r6, r1
 801836c:	4614      	mov	r4, r2
 801836e:	4605      	mov	r5, r0
 8018370:	b118      	cbz	r0, 801837a <__swbuf_r+0x12>
 8018372:	6a03      	ldr	r3, [r0, #32]
 8018374:	b90b      	cbnz	r3, 801837a <__swbuf_r+0x12>
 8018376:	f7ff f8f7 	bl	8017568 <__sinit>
 801837a:	69a3      	ldr	r3, [r4, #24]
 801837c:	60a3      	str	r3, [r4, #8]
 801837e:	89a3      	ldrh	r3, [r4, #12]
 8018380:	071a      	lsls	r2, r3, #28
 8018382:	d501      	bpl.n	8018388 <__swbuf_r+0x20>
 8018384:	6923      	ldr	r3, [r4, #16]
 8018386:	b943      	cbnz	r3, 801839a <__swbuf_r+0x32>
 8018388:	4621      	mov	r1, r4
 801838a:	4628      	mov	r0, r5
 801838c:	f000 f82a 	bl	80183e4 <__swsetup_r>
 8018390:	b118      	cbz	r0, 801839a <__swbuf_r+0x32>
 8018392:	f04f 37ff 	mov.w	r7, #4294967295
 8018396:	4638      	mov	r0, r7
 8018398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801839a:	6823      	ldr	r3, [r4, #0]
 801839c:	6922      	ldr	r2, [r4, #16]
 801839e:	1a98      	subs	r0, r3, r2
 80183a0:	6963      	ldr	r3, [r4, #20]
 80183a2:	b2f6      	uxtb	r6, r6
 80183a4:	4283      	cmp	r3, r0
 80183a6:	4637      	mov	r7, r6
 80183a8:	dc05      	bgt.n	80183b6 <__swbuf_r+0x4e>
 80183aa:	4621      	mov	r1, r4
 80183ac:	4628      	mov	r0, r5
 80183ae:	f7ff ffb3 	bl	8018318 <_fflush_r>
 80183b2:	2800      	cmp	r0, #0
 80183b4:	d1ed      	bne.n	8018392 <__swbuf_r+0x2a>
 80183b6:	68a3      	ldr	r3, [r4, #8]
 80183b8:	3b01      	subs	r3, #1
 80183ba:	60a3      	str	r3, [r4, #8]
 80183bc:	6823      	ldr	r3, [r4, #0]
 80183be:	1c5a      	adds	r2, r3, #1
 80183c0:	6022      	str	r2, [r4, #0]
 80183c2:	701e      	strb	r6, [r3, #0]
 80183c4:	6962      	ldr	r2, [r4, #20]
 80183c6:	1c43      	adds	r3, r0, #1
 80183c8:	429a      	cmp	r2, r3
 80183ca:	d004      	beq.n	80183d6 <__swbuf_r+0x6e>
 80183cc:	89a3      	ldrh	r3, [r4, #12]
 80183ce:	07db      	lsls	r3, r3, #31
 80183d0:	d5e1      	bpl.n	8018396 <__swbuf_r+0x2e>
 80183d2:	2e0a      	cmp	r6, #10
 80183d4:	d1df      	bne.n	8018396 <__swbuf_r+0x2e>
 80183d6:	4621      	mov	r1, r4
 80183d8:	4628      	mov	r0, r5
 80183da:	f7ff ff9d 	bl	8018318 <_fflush_r>
 80183de:	2800      	cmp	r0, #0
 80183e0:	d0d9      	beq.n	8018396 <__swbuf_r+0x2e>
 80183e2:	e7d6      	b.n	8018392 <__swbuf_r+0x2a>

080183e4 <__swsetup_r>:
 80183e4:	b538      	push	{r3, r4, r5, lr}
 80183e6:	4b29      	ldr	r3, [pc, #164]	@ (801848c <__swsetup_r+0xa8>)
 80183e8:	4605      	mov	r5, r0
 80183ea:	6818      	ldr	r0, [r3, #0]
 80183ec:	460c      	mov	r4, r1
 80183ee:	b118      	cbz	r0, 80183f8 <__swsetup_r+0x14>
 80183f0:	6a03      	ldr	r3, [r0, #32]
 80183f2:	b90b      	cbnz	r3, 80183f8 <__swsetup_r+0x14>
 80183f4:	f7ff f8b8 	bl	8017568 <__sinit>
 80183f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80183fc:	0719      	lsls	r1, r3, #28
 80183fe:	d422      	bmi.n	8018446 <__swsetup_r+0x62>
 8018400:	06da      	lsls	r2, r3, #27
 8018402:	d407      	bmi.n	8018414 <__swsetup_r+0x30>
 8018404:	2209      	movs	r2, #9
 8018406:	602a      	str	r2, [r5, #0]
 8018408:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801840c:	81a3      	strh	r3, [r4, #12]
 801840e:	f04f 30ff 	mov.w	r0, #4294967295
 8018412:	e033      	b.n	801847c <__swsetup_r+0x98>
 8018414:	0758      	lsls	r0, r3, #29
 8018416:	d512      	bpl.n	801843e <__swsetup_r+0x5a>
 8018418:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801841a:	b141      	cbz	r1, 801842e <__swsetup_r+0x4a>
 801841c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018420:	4299      	cmp	r1, r3
 8018422:	d002      	beq.n	801842a <__swsetup_r+0x46>
 8018424:	4628      	mov	r0, r5
 8018426:	f7ff fa83 	bl	8017930 <_free_r>
 801842a:	2300      	movs	r3, #0
 801842c:	6363      	str	r3, [r4, #52]	@ 0x34
 801842e:	89a3      	ldrh	r3, [r4, #12]
 8018430:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8018434:	81a3      	strh	r3, [r4, #12]
 8018436:	2300      	movs	r3, #0
 8018438:	6063      	str	r3, [r4, #4]
 801843a:	6923      	ldr	r3, [r4, #16]
 801843c:	6023      	str	r3, [r4, #0]
 801843e:	89a3      	ldrh	r3, [r4, #12]
 8018440:	f043 0308 	orr.w	r3, r3, #8
 8018444:	81a3      	strh	r3, [r4, #12]
 8018446:	6923      	ldr	r3, [r4, #16]
 8018448:	b94b      	cbnz	r3, 801845e <__swsetup_r+0x7a>
 801844a:	89a3      	ldrh	r3, [r4, #12]
 801844c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8018450:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018454:	d003      	beq.n	801845e <__swsetup_r+0x7a>
 8018456:	4621      	mov	r1, r4
 8018458:	4628      	mov	r0, r5
 801845a:	f000 f887 	bl	801856c <__smakebuf_r>
 801845e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018462:	f013 0201 	ands.w	r2, r3, #1
 8018466:	d00a      	beq.n	801847e <__swsetup_r+0x9a>
 8018468:	2200      	movs	r2, #0
 801846a:	60a2      	str	r2, [r4, #8]
 801846c:	6962      	ldr	r2, [r4, #20]
 801846e:	4252      	negs	r2, r2
 8018470:	61a2      	str	r2, [r4, #24]
 8018472:	6922      	ldr	r2, [r4, #16]
 8018474:	b942      	cbnz	r2, 8018488 <__swsetup_r+0xa4>
 8018476:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801847a:	d1c5      	bne.n	8018408 <__swsetup_r+0x24>
 801847c:	bd38      	pop	{r3, r4, r5, pc}
 801847e:	0799      	lsls	r1, r3, #30
 8018480:	bf58      	it	pl
 8018482:	6962      	ldrpl	r2, [r4, #20]
 8018484:	60a2      	str	r2, [r4, #8]
 8018486:	e7f4      	b.n	8018472 <__swsetup_r+0x8e>
 8018488:	2000      	movs	r0, #0
 801848a:	e7f7      	b.n	801847c <__swsetup_r+0x98>
 801848c:	20000084 	.word	0x20000084

08018490 <memmove>:
 8018490:	4288      	cmp	r0, r1
 8018492:	b510      	push	{r4, lr}
 8018494:	eb01 0402 	add.w	r4, r1, r2
 8018498:	d902      	bls.n	80184a0 <memmove+0x10>
 801849a:	4284      	cmp	r4, r0
 801849c:	4623      	mov	r3, r4
 801849e:	d807      	bhi.n	80184b0 <memmove+0x20>
 80184a0:	1e43      	subs	r3, r0, #1
 80184a2:	42a1      	cmp	r1, r4
 80184a4:	d008      	beq.n	80184b8 <memmove+0x28>
 80184a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80184aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80184ae:	e7f8      	b.n	80184a2 <memmove+0x12>
 80184b0:	4402      	add	r2, r0
 80184b2:	4601      	mov	r1, r0
 80184b4:	428a      	cmp	r2, r1
 80184b6:	d100      	bne.n	80184ba <memmove+0x2a>
 80184b8:	bd10      	pop	{r4, pc}
 80184ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80184be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80184c2:	e7f7      	b.n	80184b4 <memmove+0x24>

080184c4 <_realloc_r>:
 80184c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80184c8:	4607      	mov	r7, r0
 80184ca:	4614      	mov	r4, r2
 80184cc:	460d      	mov	r5, r1
 80184ce:	b921      	cbnz	r1, 80184da <_realloc_r+0x16>
 80184d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80184d4:	4611      	mov	r1, r2
 80184d6:	f7fe bf2f 	b.w	8017338 <_malloc_r>
 80184da:	b92a      	cbnz	r2, 80184e8 <_realloc_r+0x24>
 80184dc:	f7ff fa28 	bl	8017930 <_free_r>
 80184e0:	4625      	mov	r5, r4
 80184e2:	4628      	mov	r0, r5
 80184e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80184e8:	f000 f89e 	bl	8018628 <_malloc_usable_size_r>
 80184ec:	4284      	cmp	r4, r0
 80184ee:	4606      	mov	r6, r0
 80184f0:	d802      	bhi.n	80184f8 <_realloc_r+0x34>
 80184f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80184f6:	d8f4      	bhi.n	80184e2 <_realloc_r+0x1e>
 80184f8:	4621      	mov	r1, r4
 80184fa:	4638      	mov	r0, r7
 80184fc:	f7fe ff1c 	bl	8017338 <_malloc_r>
 8018500:	4680      	mov	r8, r0
 8018502:	b908      	cbnz	r0, 8018508 <_realloc_r+0x44>
 8018504:	4645      	mov	r5, r8
 8018506:	e7ec      	b.n	80184e2 <_realloc_r+0x1e>
 8018508:	42b4      	cmp	r4, r6
 801850a:	4622      	mov	r2, r4
 801850c:	4629      	mov	r1, r5
 801850e:	bf28      	it	cs
 8018510:	4632      	movcs	r2, r6
 8018512:	f7ff f9fe 	bl	8017912 <memcpy>
 8018516:	4629      	mov	r1, r5
 8018518:	4638      	mov	r0, r7
 801851a:	f7ff fa09 	bl	8017930 <_free_r>
 801851e:	e7f1      	b.n	8018504 <_realloc_r+0x40>

08018520 <__swhatbuf_r>:
 8018520:	b570      	push	{r4, r5, r6, lr}
 8018522:	460c      	mov	r4, r1
 8018524:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018528:	2900      	cmp	r1, #0
 801852a:	b096      	sub	sp, #88	@ 0x58
 801852c:	4615      	mov	r5, r2
 801852e:	461e      	mov	r6, r3
 8018530:	da0d      	bge.n	801854e <__swhatbuf_r+0x2e>
 8018532:	89a3      	ldrh	r3, [r4, #12]
 8018534:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8018538:	f04f 0100 	mov.w	r1, #0
 801853c:	bf14      	ite	ne
 801853e:	2340      	movne	r3, #64	@ 0x40
 8018540:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8018544:	2000      	movs	r0, #0
 8018546:	6031      	str	r1, [r6, #0]
 8018548:	602b      	str	r3, [r5, #0]
 801854a:	b016      	add	sp, #88	@ 0x58
 801854c:	bd70      	pop	{r4, r5, r6, pc}
 801854e:	466a      	mov	r2, sp
 8018550:	f000 f848 	bl	80185e4 <_fstat_r>
 8018554:	2800      	cmp	r0, #0
 8018556:	dbec      	blt.n	8018532 <__swhatbuf_r+0x12>
 8018558:	9901      	ldr	r1, [sp, #4]
 801855a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801855e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8018562:	4259      	negs	r1, r3
 8018564:	4159      	adcs	r1, r3
 8018566:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801856a:	e7eb      	b.n	8018544 <__swhatbuf_r+0x24>

0801856c <__smakebuf_r>:
 801856c:	898b      	ldrh	r3, [r1, #12]
 801856e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018570:	079d      	lsls	r5, r3, #30
 8018572:	4606      	mov	r6, r0
 8018574:	460c      	mov	r4, r1
 8018576:	d507      	bpl.n	8018588 <__smakebuf_r+0x1c>
 8018578:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801857c:	6023      	str	r3, [r4, #0]
 801857e:	6123      	str	r3, [r4, #16]
 8018580:	2301      	movs	r3, #1
 8018582:	6163      	str	r3, [r4, #20]
 8018584:	b003      	add	sp, #12
 8018586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018588:	ab01      	add	r3, sp, #4
 801858a:	466a      	mov	r2, sp
 801858c:	f7ff ffc8 	bl	8018520 <__swhatbuf_r>
 8018590:	9f00      	ldr	r7, [sp, #0]
 8018592:	4605      	mov	r5, r0
 8018594:	4639      	mov	r1, r7
 8018596:	4630      	mov	r0, r6
 8018598:	f7fe fece 	bl	8017338 <_malloc_r>
 801859c:	b948      	cbnz	r0, 80185b2 <__smakebuf_r+0x46>
 801859e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80185a2:	059a      	lsls	r2, r3, #22
 80185a4:	d4ee      	bmi.n	8018584 <__smakebuf_r+0x18>
 80185a6:	f023 0303 	bic.w	r3, r3, #3
 80185aa:	f043 0302 	orr.w	r3, r3, #2
 80185ae:	81a3      	strh	r3, [r4, #12]
 80185b0:	e7e2      	b.n	8018578 <__smakebuf_r+0xc>
 80185b2:	89a3      	ldrh	r3, [r4, #12]
 80185b4:	6020      	str	r0, [r4, #0]
 80185b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80185ba:	81a3      	strh	r3, [r4, #12]
 80185bc:	9b01      	ldr	r3, [sp, #4]
 80185be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80185c2:	b15b      	cbz	r3, 80185dc <__smakebuf_r+0x70>
 80185c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80185c8:	4630      	mov	r0, r6
 80185ca:	f000 f81d 	bl	8018608 <_isatty_r>
 80185ce:	b128      	cbz	r0, 80185dc <__smakebuf_r+0x70>
 80185d0:	89a3      	ldrh	r3, [r4, #12]
 80185d2:	f023 0303 	bic.w	r3, r3, #3
 80185d6:	f043 0301 	orr.w	r3, r3, #1
 80185da:	81a3      	strh	r3, [r4, #12]
 80185dc:	89a3      	ldrh	r3, [r4, #12]
 80185de:	431d      	orrs	r5, r3
 80185e0:	81a5      	strh	r5, [r4, #12]
 80185e2:	e7cf      	b.n	8018584 <__smakebuf_r+0x18>

080185e4 <_fstat_r>:
 80185e4:	b538      	push	{r3, r4, r5, lr}
 80185e6:	4d07      	ldr	r5, [pc, #28]	@ (8018604 <_fstat_r+0x20>)
 80185e8:	2300      	movs	r3, #0
 80185ea:	4604      	mov	r4, r0
 80185ec:	4608      	mov	r0, r1
 80185ee:	4611      	mov	r1, r2
 80185f0:	602b      	str	r3, [r5, #0]
 80185f2:	f7ec fe08 	bl	8005206 <_fstat>
 80185f6:	1c43      	adds	r3, r0, #1
 80185f8:	d102      	bne.n	8018600 <_fstat_r+0x1c>
 80185fa:	682b      	ldr	r3, [r5, #0]
 80185fc:	b103      	cbz	r3, 8018600 <_fstat_r+0x1c>
 80185fe:	6023      	str	r3, [r4, #0]
 8018600:	bd38      	pop	{r3, r4, r5, pc}
 8018602:	bf00      	nop
 8018604:	20013168 	.word	0x20013168

08018608 <_isatty_r>:
 8018608:	b538      	push	{r3, r4, r5, lr}
 801860a:	4d06      	ldr	r5, [pc, #24]	@ (8018624 <_isatty_r+0x1c>)
 801860c:	2300      	movs	r3, #0
 801860e:	4604      	mov	r4, r0
 8018610:	4608      	mov	r0, r1
 8018612:	602b      	str	r3, [r5, #0]
 8018614:	f7ec fe07 	bl	8005226 <_isatty>
 8018618:	1c43      	adds	r3, r0, #1
 801861a:	d102      	bne.n	8018622 <_isatty_r+0x1a>
 801861c:	682b      	ldr	r3, [r5, #0]
 801861e:	b103      	cbz	r3, 8018622 <_isatty_r+0x1a>
 8018620:	6023      	str	r3, [r4, #0]
 8018622:	bd38      	pop	{r3, r4, r5, pc}
 8018624:	20013168 	.word	0x20013168

08018628 <_malloc_usable_size_r>:
 8018628:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801862c:	1f18      	subs	r0, r3, #4
 801862e:	2b00      	cmp	r3, #0
 8018630:	bfbc      	itt	lt
 8018632:	580b      	ldrlt	r3, [r1, r0]
 8018634:	18c0      	addlt	r0, r0, r3
 8018636:	4770      	bx	lr

08018638 <_init>:
 8018638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801863a:	bf00      	nop
 801863c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801863e:	bc08      	pop	{r3}
 8018640:	469e      	mov	lr, r3
 8018642:	4770      	bx	lr

08018644 <_fini>:
 8018644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018646:	bf00      	nop
 8018648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801864a:	bc08      	pop	{r3}
 801864c:	469e      	mov	lr, r3
 801864e:	4770      	bx	lr
