-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_cols_V : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC;
    p_kernel_val_0_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_0_read : OUT STD_LOGIC;
    p_kernel_val_0_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_1_read : OUT STD_LOGIC;
    p_kernel_val_0_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_2_read : OUT STD_LOGIC;
    p_kernel_val_1_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_0_read : OUT STD_LOGIC;
    p_kernel_val_1_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_1_read : OUT STD_LOGIC;
    p_kernel_val_1_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_2_read : OUT STD_LOGIC;
    p_kernel_val_2_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_0_read : OUT STD_LOGIC;
    p_kernel_val_2_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_1_read : OUT STD_LOGIC;
    p_kernel_val_2_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_2_read : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond388_i_i_reg_1730 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond388_i_i_reg_1730_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_reg_1762 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1633 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_reg_1628 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal or_cond_i_i_reg_1758 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1758_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_kernel_val_0_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_0_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_0_V_2_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_2_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_2_blk_n : STD_LOGIC;
    signal t_V_1_reg_470 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_481 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op176_read_state7 : BOOLEAN;
    signal ap_predicate_op177_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_481_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_i_fu_488_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_fu_494_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg393_i_i_fu_500_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_i_fu_506_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_135_i_fu_518_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal OP2_V_0_i_fu_524_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_i_reg_1570 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_1_i_fu_528_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_1_i_reg_1575 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_2_i_fu_532_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_2_i_reg_1580 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_i_fu_536_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_i_reg_1585 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_1_i_fu_540_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_1_i_reg_1590 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_2_i_fu_544_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_2_i_reg_1595 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_i_fu_548_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_i_reg_1600 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_1_i_fu_552_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_1_i_reg_1605 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_2_i_fu_556_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_2_i_reg_1610 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_i_fu_566_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_fu_577_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_1623 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_2_i_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_i_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_i_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_i_reg_1638 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_1_i_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_1_i_reg_1642 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_i_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_i_reg_1646 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_i_fu_621_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_118_i_reg_1653 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_i_fu_641_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_i_reg_1660 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_1_i_fu_649_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_1_i_reg_1667 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_1_i_fu_669_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_1_i_reg_1674 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_2_i_fu_677_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_2_i_reg_1681 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_2_i_fu_697_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i425_i_2_i_reg_1688 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_i_fu_805_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_i_reg_1695 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal y_1_1_i_fu_819_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_1_i_reg_1700 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_2_i_fu_833_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_2_i_reg_1705 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_0_not_i_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_not_i_reg_1710 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_20_fu_849_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_reg_1715 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_fu_857_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_reg_1720 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_865_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_reg_1725 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond388_i_i_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal exitcond388_i_i_reg_1730_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond388_i_i_reg_1730_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond388_i_i_reg_1730_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_874_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ImagLoc_x_fu_896_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ImagLoc_x_reg_1739 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_reg_1745 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_i_fu_924_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_i_reg_1751 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i_i_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1758_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1758_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1758_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1758_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1758_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1758_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1758_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1758_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_fu_946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_reg_1762_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_reg_1762_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_984_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_1766 : STD_LOGIC_VECTOR (31 downto 0);
    signal brmerge_i_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_reg_1772 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_reg_1772_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_1779 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_26_fu_1006_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_reg_1785 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_4_addr_reg_1792 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_1792_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_1798 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_1798_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_load_reg_1804 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal col_buf_0_val_0_0_fu_1039_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_reg_1809 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_load_reg_1817 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1057_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_reg_1822 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1075_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_reg_1830 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_fu_1126_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_1838 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_1838_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_1838_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_1838_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_1140_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_1844 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_1844_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_1844_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_16_reg_1864 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_17_reg_1869 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_i_fu_1210_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_i_reg_1874 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_i_fu_1219_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_i_reg_1879 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_1_i_fu_1232_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_1_i_reg_1889 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1417_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_4_0_1_i_reg_1894 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal grp_fu_1424_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp9_reg_1900 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1431_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp13_reg_1906 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_4_1_i_fu_1276_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_4_1_i_reg_1911 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_2_1_2_i_fu_1285_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_2_i_reg_1916 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_1290_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_reg_1921 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_1294_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_reg_1926 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1438_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp14_reg_1931 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal tmp_31_fu_1301_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_reg_1936 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_reg_1936_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1319_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_1941 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_2_1_i_fu_1323_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_4_2_1_i_reg_1946 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_2_2_2_i_fu_1332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_2_i_reg_1951 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_1337_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_reg_1956 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_fu_1365_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_reg_1967 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i_i_i_fu_1380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i_i_reg_1972 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter3_state8 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_459 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal tmp_58_i_fu_1000_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1154_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_512_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_560_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_588_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_13_fu_627_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_i_fu_635_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_655_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_1_i_fu_663_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_683_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_2_i_fu_691_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_705_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_i_fu_718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_736_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_1_i_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_767_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_2_i_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_i_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_i_fu_732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i424_i_i_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_i_p_assig_fu_798_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_132_1_i_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_1_i_fu_763_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i424_i_1_i_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_1_i_p_ass_fu_812_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_132_2_i_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_2_i_fu_794_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i424_i_2_i_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_2_i_p_ass_fu_826_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_i_fu_845_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_1_i_fu_853_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_8_2_i_fu_861_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_880_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_25_fu_910_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_918_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp1_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_fu_942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_956_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_i_not_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_fu_952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_3_fu_960_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_1_fu_996_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_1028_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_1046_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_1064_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_1118_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_1132_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_1146_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_i_fu_1210_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_i_fu_1210_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_i_fu_1219_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_i_fu_1219_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_1_i_fu_1232_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_1_i_fu_1232_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_0_1_cast_s_fu_1266_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp19_cast_fu_1269_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_2_1_2_i_fu_1285_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_2_i_fu_1285_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_1272_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of tmp_s_fu_1272_p2 : signal is "no";
    signal tmp_140_1_2_cast_i_fu_1307_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_4_1_cast_i_fu_1304_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp12_fu_1310_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp23_cast_fu_1316_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_2_2_2_i_fu_1332_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_2_i_fu_1332_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_140_2_2_i_fu_1344_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_4_2_1_cast_s_fu_1341_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_2_fu_1351_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_2_fu_1347_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_i_i_i_fu_1370_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_i_i_i_fu_1386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_1391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i_fu_1404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_i_fu_1396_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1417_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1417_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1424_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1424_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1431_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1431_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1438_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1438_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1417_ce : STD_LOGIC;
    signal grp_fu_1424_ce : STD_LOGIC;
    signal grp_fu_1431_ce : STD_LOGIC;
    signal grp_fu_1438_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_1417_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1424_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1431_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1438_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_i_fu_1210_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_2_i_fu_1285_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_i_fu_1219_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_1_i_fu_1232_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_2_i_fu_1332_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_1268 : BOOLEAN;

    component filter2D_hls_mux_g8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component filter2D_hls_mac_hbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component filter2D_hls_mac_ibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component Filter2D_k_buf_0_dEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_1779,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => reg_481);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_1792_pp0_iter3_reg,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_1798_pp0_iter3_reg,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    filter2D_hls_mux_g8j_U25 : component filter2D_hls_mux_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_296,
        din1 => right_border_buf_0_1_fu_300,
        din2 => ap_const_lv8_0,
        din3 => tmp_26_reg_1785,
        dout => tmp_3_fu_1028_p5);

    filter2D_hls_mux_g8j_U26 : component filter2D_hls_mux_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_3_fu_308,
        din1 => right_border_buf_0_4_fu_312,
        din2 => ap_const_lv8_0,
        din3 => tmp_26_reg_1785,
        dout => tmp_4_fu_1046_p5);

    filter2D_hls_mux_g8j_U27 : component filter2D_hls_mux_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_5_fu_316,
        din1 => right_border_buf_0_2_fu_304,
        din2 => ap_const_lv8_0,
        din3 => tmp_26_reg_1785,
        dout => tmp_5_fu_1064_p5);

    filter2D_hls_mux_g8j_U28 : component filter2D_hls_mux_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_1809,
        din1 => col_buf_0_val_1_0_reg_1822,
        din2 => col_buf_0_val_2_0_reg_1830,
        din3 => tmp_20_reg_1715,
        dout => tmp_6_fu_1118_p5);

    filter2D_hls_mux_g8j_U29 : component filter2D_hls_mux_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_1809,
        din1 => col_buf_0_val_1_0_reg_1822,
        din2 => col_buf_0_val_2_0_reg_1830,
        din3 => tmp_21_reg_1720,
        dout => tmp_7_fu_1132_p5);

    filter2D_hls_mux_g8j_U30 : component filter2D_hls_mux_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_1809,
        din1 => col_buf_0_val_1_0_reg_1822,
        din2 => col_buf_0_val_2_0_reg_1830,
        din3 => tmp_22_reg_1725,
        dout => tmp_8_fu_1146_p5);

    filter2D_hls_mac_hbi_U31 : component filter2D_hls_mac_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1417_p0,
        din1 => grp_fu_1417_p1,
        din2 => r_V_2_0_i_reg_1874,
        ce => grp_fu_1417_ce,
        dout => grp_fu_1417_p3);

    filter2D_hls_mac_hbi_U32 : component filter2D_hls_mac_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1424_p0,
        din1 => grp_fu_1424_p1,
        din2 => r_V_2_1_i_reg_1879,
        ce => grp_fu_1424_ce,
        dout => grp_fu_1424_p3);

    filter2D_hls_mac_hbi_U33 : component filter2D_hls_mac_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1431_p0,
        din1 => grp_fu_1431_p1,
        din2 => r_V_2_2_1_i_reg_1889,
        ce => grp_fu_1431_ce,
        dout => grp_fu_1431_p3);

    filter2D_hls_mac_ibs_U34 : component filter2D_hls_mac_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1438_p0,
        din1 => grp_fu_1438_p1,
        din2 => tmp13_reg_1906,
        ce => grp_fu_1438_ce,
        dout => grp_fu_1438_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond389_i_i_fu_572_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond388_i_i_fu_869_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter3_state8)) then 
                        ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter2;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    t_V_1_reg_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_fu_869_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_1_reg_470 <= j_V_fu_874_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                t_V_1_reg_470 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                t_V_reg_459 <= i_V_reg_1623;
            elsif ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_459 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_fu_869_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ImagLoc_x_reg_1739 <= ImagLoc_x_fu_896_p2;
                or_cond_i_i_reg_1758 <= or_cond_i_i_fu_932_p2;
                p_p2_i_i_i_reg_1751 <= p_p2_i_i_i_fu_924_p3;
                tmp_24_reg_1745 <= ImagLoc_x_fu_896_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                OP2_V_0_1_i_reg_1575 <= OP2_V_0_1_i_fu_528_p1;
                OP2_V_0_2_i_reg_1580 <= OP2_V_0_2_i_fu_532_p1;
                OP2_V_0_i_reg_1570 <= OP2_V_0_i_fu_524_p1;
                OP2_V_1_1_i_reg_1590 <= OP2_V_1_1_i_fu_540_p1;
                OP2_V_1_2_i_reg_1595 <= OP2_V_1_2_i_fu_544_p1;
                OP2_V_1_i_reg_1585 <= OP2_V_1_i_fu_536_p1;
                OP2_V_2_1_i_reg_1605 <= OP2_V_2_1_i_fu_552_p1;
                OP2_V_2_2_i_reg_1610 <= OP2_V_2_2_i_fu_556_p1;
                OP2_V_2_i_reg_1600 <= OP2_V_2_i_fu_548_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_reg_1730 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_i_reg_1772 <= brmerge_i_fu_991_p2;
                or_cond_i_i_i_reg_1762 <= or_cond_i_i_i_fu_946_p2;
                x_reg_1766 <= x_fu_984_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                brmerge_i_reg_1772_pp0_iter2_reg <= brmerge_i_reg_1772;
                exitcond388_i_i_reg_1730_pp0_iter2_reg <= exitcond388_i_i_reg_1730_pp0_iter1_reg;
                exitcond388_i_i_reg_1730_pp0_iter3_reg <= exitcond388_i_i_reg_1730_pp0_iter2_reg;
                exitcond388_i_i_reg_1730_pp0_iter4_reg <= exitcond388_i_i_reg_1730_pp0_iter3_reg;
                k_buf_0_val_4_addr_reg_1792_pp0_iter3_reg <= k_buf_0_val_4_addr_reg_1792;
                k_buf_0_val_5_addr_reg_1798_pp0_iter3_reg <= k_buf_0_val_5_addr_reg_1798;
                or_cond_i_i_i_reg_1762_pp0_iter2_reg <= or_cond_i_i_i_reg_1762;
                or_cond_i_i_i_reg_1762_pp0_iter3_reg <= or_cond_i_i_i_reg_1762_pp0_iter2_reg;
                or_cond_i_i_reg_1758_pp0_iter2_reg <= or_cond_i_i_reg_1758_pp0_iter1_reg;
                or_cond_i_i_reg_1758_pp0_iter3_reg <= or_cond_i_i_reg_1758_pp0_iter2_reg;
                or_cond_i_i_reg_1758_pp0_iter4_reg <= or_cond_i_i_reg_1758_pp0_iter3_reg;
                or_cond_i_i_reg_1758_pp0_iter5_reg <= or_cond_i_i_reg_1758_pp0_iter4_reg;
                or_cond_i_i_reg_1758_pp0_iter6_reg <= or_cond_i_i_reg_1758_pp0_iter5_reg;
                or_cond_i_i_reg_1758_pp0_iter7_reg <= or_cond_i_i_reg_1758_pp0_iter6_reg;
                or_cond_i_i_reg_1758_pp0_iter8_reg <= or_cond_i_i_reg_1758_pp0_iter7_reg;
                or_cond_i_i_reg_1758_pp0_iter9_reg <= or_cond_i_i_reg_1758_pp0_iter8_reg;
                reg_481_pp0_iter3_reg <= reg_481;
                src_kernel_win_0_va_6_reg_1838 <= src_kernel_win_0_va_6_fu_1126_p3;
                src_kernel_win_0_va_6_reg_1838_pp0_iter5_reg <= src_kernel_win_0_va_6_reg_1838;
                src_kernel_win_0_va_6_reg_1838_pp0_iter6_reg <= src_kernel_win_0_va_6_reg_1838_pp0_iter5_reg;
                src_kernel_win_0_va_6_reg_1838_pp0_iter7_reg <= src_kernel_win_0_va_6_reg_1838_pp0_iter6_reg;
                src_kernel_win_0_va_7_reg_1844 <= src_kernel_win_0_va_7_fu_1140_p3;
                src_kernel_win_0_va_7_reg_1844_pp0_iter5_reg <= src_kernel_win_0_va_7_reg_1844;
                src_kernel_win_0_va_7_reg_1844_pp0_iter6_reg <= src_kernel_win_0_va_7_reg_1844_pp0_iter5_reg;
                tmp_31_reg_1936_pp0_iter8_reg <= tmp_31_reg_1936;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_reg_1730_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                col_buf_0_val_0_0_reg_1809 <= col_buf_0_val_0_0_fu_1039_p3;
                col_buf_0_val_1_0_reg_1822 <= col_buf_0_val_1_0_fu_1057_p3;
                col_buf_0_val_2_0_reg_1830 <= col_buf_0_val_2_0_fu_1075_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond388_i_i_reg_1730 <= exitcond388_i_i_fu_869_p2;
                exitcond388_i_i_reg_1730_pp0_iter1_reg <= exitcond388_i_i_reg_1730;
                or_cond_i_i_reg_1758_pp0_iter1_reg <= or_cond_i_i_reg_1758;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_1623 <= i_V_fu_577_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_i_fu_572_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_reg_1633 <= icmp_fu_598_p2;
                p_assign_6_1_i_reg_1667 <= p_assign_6_1_i_fu_649_p2;
                p_assign_6_2_i_reg_1681 <= p_assign_6_2_i_fu_677_p2;
                p_p2_i425_i_1_i_reg_1674 <= p_p2_i425_i_1_i_fu_669_p3;
                p_p2_i425_i_2_i_reg_1688 <= p_p2_i425_i_2_i_fu_697_p3;
                p_p2_i425_i_i_reg_1660 <= p_p2_i425_i_i_fu_641_p3;
                tmp_115_i_reg_1646 <= tmp_115_i_fu_616_p2;
                tmp_118_i_reg_1653 <= tmp_118_i_fu_621_p2;
                tmp_2_i_reg_1628 <= tmp_2_i_fu_583_p2;
                tmp_93_1_i_reg_1642 <= tmp_93_1_i_fu_610_p2;
                tmp_93_i_reg_1638 <= tmp_93_i_fu_604_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_1758_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                isneg_reg_1961 <= p_Val2_2_fu_1351_p2(19 downto 19);
                not_i_i_i_i_reg_1972 <= not_i_i_i_i_fu_1380_p2;
                p_Val2_1_reg_1967 <= p_Val2_1_fu_1365_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_reg_1730_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                k_buf_0_val_3_addr_reg_1779 <= tmp_58_i_fu_1000_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_1792 <= tmp_58_i_fu_1000_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_1798 <= tmp_58_i_fu_1000_p1(11 - 1 downto 0);
                tmp_26_reg_1785 <= tmp_26_fu_1006_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_reg_1730_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                k_buf_0_val_3_load_reg_1804 <= k_buf_0_val_3_q0;
                k_buf_0_val_4_load_reg_1817 <= k_buf_0_val_4_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_1758_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_4_0_1_i_reg_1894 <= grp_fu_1417_p3;
                tmp13_reg_1906 <= grp_fu_1431_p3;
                tmp9_reg_1900 <= grp_fu_1424_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_1758_pp0_iter6_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_4_1_i_reg_1911 <= p_Val2_4_1_i_fu_1276_p2;
                r_V_2_1_2_i_reg_1916 <= r_V_2_1_2_i_fu_1285_p2;
                tmp_29_reg_1921 <= tmp_29_fu_1290_p1;
                tmp_30_reg_1926 <= tmp_30_fu_1294_p1;
                tmp_31_reg_1936 <= tmp_31_fu_1301_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_1758_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_4_2_1_i_reg_1946 <= p_Val2_4_2_1_i_fu_1323_p2;
                r_V_2_2_2_i_reg_1951 <= r_V_2_2_2_i_fu_1332_p2;
                tmp_1_reg_1941 <= tmp_1_fu_1319_p2;
                tmp_32_reg_1956 <= tmp_32_fu_1337_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_1758_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_2_0_i_reg_1874 <= r_V_2_0_i_fu_1210_p2;
                r_V_2_1_i_reg_1879 <= r_V_2_1_i_fu_1219_p2;
                r_V_2_2_1_i_reg_1889 <= r_V_2_2_1_i_fu_1232_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_op177_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op176_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_481 <= p_src_data_stream_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_2_i_reg_1628 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1762_pp0_iter2_reg = ap_const_lv1_1) and (exitcond388_i_i_reg_1730_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_1_fu_300 <= right_border_buf_0_s_fu_296;
                right_border_buf_0_2_fu_304 <= right_border_buf_0_5_fu_316;
                right_border_buf_0_3_fu_308 <= col_buf_0_val_1_0_fu_1057_p3;
                right_border_buf_0_4_fu_312 <= right_border_buf_0_3_fu_308;
                right_border_buf_0_5_fu_316 <= col_buf_0_val_2_0_fu_1075_p3;
                right_border_buf_0_s_fu_296 <= col_buf_0_val_0_0_fu_1039_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_reg_1730_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_16_reg_1864 <= src_kernel_win_0_va_2_fu_280;
                src_kernel_win_0_va_17_reg_1869 <= src_kernel_win_0_va_4_fu_288;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_reg_1730_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_276 <= src_kernel_win_0_va_fu_272;
                src_kernel_win_0_va_3_fu_284 <= src_kernel_win_0_va_16_reg_1864;
                src_kernel_win_0_va_5_fu_292 <= src_kernel_win_0_va_17_reg_1869;
                src_kernel_win_0_va_fu_272 <= src_kernel_win_0_va_6_reg_1838;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond388_i_i_reg_1730_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_2_fu_280 <= src_kernel_win_0_va_7_fu_1140_p3;
                src_kernel_win_0_va_4_fu_288 <= src_kernel_win_0_va_8_fu_1154_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_1758_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp14_reg_1931 <= grp_fu_1438_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_115_i_reg_1646 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_20_reg_1715 <= tmp_20_fu_849_p1;
                tmp_21_reg_1720 <= tmp_21_fu_857_p1;
                tmp_22_reg_1725 <= tmp_22_fu_865_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                tmp_48_0_not_i_reg_1710 <= tmp_48_0_not_i_fu_840_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_115_i_reg_1646 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                y_1_1_i_reg_1700 <= y_1_1_i_fu_819_p3;
                y_1_2_i_reg_1705 <= y_1_2_i_fu_833_p3;
                y_1_i_reg_1695 <= y_1_i_fu_805_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter10, ap_CS_fsm_state2, exitcond389_i_i_fu_572_p2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond389_i_i_fu_572_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ImagLoc_x_fu_896_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_1_reg_470));
        OP2_V_0_1_i_fu_528_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_1_dout),16));

        OP2_V_0_2_i_fu_532_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_2_dout),16));

        OP2_V_0_i_fu_524_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_0_dout),16));

        OP2_V_1_1_i_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_1_dout),16));

        OP2_V_1_2_i_fu_544_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_2_dout),16));

        OP2_V_1_i_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_0_dout),16));

        OP2_V_2_1_i_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_1_dout),16));

        OP2_V_2_2_i_fu_556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_2_dout),16));

        OP2_V_2_i_fu_548_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_0_dout),16));

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state16 <= ap_CS_fsm(5);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter10, or_cond_i_i_reg_1758_pp0_iter9_reg, ap_predicate_op176_read_state7, ap_predicate_op177_read_state7)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op177_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op176_read_state7 = ap_const_boolean_1)))) or ((or_cond_i_i_reg_1758_pp0_iter9_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter10, or_cond_i_i_reg_1758_pp0_iter9_reg, ap_predicate_op176_read_state7, ap_predicate_op177_read_state7)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op177_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op176_read_state7 = ap_const_boolean_1)))) or ((or_cond_i_i_reg_1758_pp0_iter9_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter10, or_cond_i_i_reg_1758_pp0_iter9_reg, ap_predicate_op176_read_state7, ap_predicate_op177_read_state7)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op177_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op176_read_state7 = ap_const_boolean_1)))) or ((or_cond_i_i_reg_1758_pp0_iter9_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
                ap_block_state1 <= ((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state15_pp0_stage0_iter10_assign_proc : process(p_dst_data_stream_V_full_n, or_cond_i_i_reg_1758_pp0_iter9_reg)
    begin
                ap_block_state15_pp0_stage0_iter10 <= ((or_cond_i_i_reg_1758_pp0_iter9_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_V_empty_n, ap_predicate_op176_read_state7, ap_predicate_op177_read_state7)
    begin
                ap_block_state7_pp0_stage0_iter2 <= (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op177_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op176_read_state7 = ap_const_boolean_1)));
    end process;

        ap_block_state8_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1268_assign_proc : process(ap_block_pp0_stage0, or_cond_i_i_i_reg_1762_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
                ap_condition_1268 <= ((or_cond_i_i_i_reg_1762_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter3_state8_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_condition_pp0_exit_iter3_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter3_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, exitcond389_i_i_fu_572_p2)
    begin
        if (((exitcond389_i_i_fu_572_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op176_read_state7_assign_proc : process(exitcond388_i_i_reg_1730_pp0_iter1_reg, or_cond_i_i_i_reg_1762, icmp_reg_1633)
    begin
                ap_predicate_op176_read_state7 <= ((or_cond_i_i_i_reg_1762 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_0) and (exitcond388_i_i_reg_1730_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op177_read_state7_assign_proc : process(exitcond388_i_i_reg_1730_pp0_iter1_reg, or_cond_i_i_i_reg_1762, icmp_reg_1633, tmp_2_i_reg_1628)
    begin
                ap_predicate_op177_read_state7 <= ((tmp_2_i_reg_1628 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1762 = ap_const_lv1_1) and (exitcond388_i_i_reg_1730_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond389_i_i_fu_572_p2)
    begin
        if (((exitcond389_i_i_fu_572_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_fu_991_p2 <= (tmp_6_i_fu_942_p2 or tmp_48_0_not_i_reg_1710);
    col_assign_1_fu_996_p2 <= std_logic_vector(unsigned(tmp_11_i_fu_506_p2) - unsigned(x_reg_1766));
    col_buf_0_val_0_0_fu_1039_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_i_reg_1772_pp0_iter2_reg(0) = '1') else 
        tmp_3_fu_1028_p5;
    col_buf_0_val_1_0_fu_1057_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_i_reg_1772_pp0_iter2_reg(0) = '1') else 
        tmp_4_fu_1046_p5;
    col_buf_0_val_2_0_fu_1075_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_i_reg_1772_pp0_iter2_reg(0) = '1') else 
        tmp_5_fu_1064_p5;
    exitcond388_i_i_fu_869_p2 <= "1" when (t_V_1_reg_470 = tmp_i_fu_488_p2) else "0";
    exitcond389_i_i_fu_572_p2 <= "1" when (t_V_reg_459 = tmp_1_i_fu_494_p2) else "0";

    grp_fu_1417_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1417_ce <= ap_const_logic_1;
        else 
            grp_fu_1417_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1417_p0 <= grp_fu_1417_p00(8 - 1 downto 0);
    grp_fu_1417_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_4_fu_288),16));
    grp_fu_1417_p1 <= OP2_V_0_1_i_reg_1575(8 - 1 downto 0);

    grp_fu_1424_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1424_ce <= ap_const_logic_1;
        else 
            grp_fu_1424_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1424_p0 <= grp_fu_1424_p00(8 - 1 downto 0);
    grp_fu_1424_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_fu_1154_p3),16));
    grp_fu_1424_p1 <= OP2_V_0_2_i_reg_1580(8 - 1 downto 0);

    grp_fu_1431_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1431_ce <= ap_const_logic_1;
        else 
            grp_fu_1431_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1431_p0 <= grp_fu_1431_p00(8 - 1 downto 0);
    grp_fu_1431_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_2_fu_280),16));
    grp_fu_1431_p1 <= OP2_V_1_1_i_reg_1590(8 - 1 downto 0);

    grp_fu_1438_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1438_ce <= ap_const_logic_1;
        else 
            grp_fu_1438_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1438_p0 <= grp_fu_1438_p00(8 - 1 downto 0);
    grp_fu_1438_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_276),16));
    grp_fu_1438_p1 <= OP2_V_2_i_reg_1600(8 - 1 downto 0);
    i_V_fu_577_p2 <= std_logic_vector(unsigned(t_V_reg_459) + unsigned(ap_const_lv32_1));
    icmp1_fu_890_p2 <= "0" when (tmp_23_fu_880_p4 = ap_const_lv31_0) else "1";
    icmp_fu_598_p2 <= "0" when (tmp_11_fu_588_p4 = ap_const_lv31_0) else "1";
    j_V_fu_874_p2 <= std_logic_vector(unsigned(t_V_1_reg_470) + unsigned(ap_const_lv32_1));
    k_buf_0_val_3_address0 <= tmp_58_i_fu_1000_p1(11 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(icmp_reg_1633, tmp_2_i_reg_1628, ap_block_pp0_stage0_11001, tmp_93_i_reg_1638, exitcond388_i_i_reg_1730_pp0_iter2_reg, or_cond_i_i_i_reg_1762_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_2_i_reg_1628 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1762_pp0_iter2_reg = ap_const_lv1_1) and (exitcond388_i_i_reg_1730_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond_i_i_i_reg_1762_pp0_iter2_reg = ap_const_lv1_1) and (tmp_93_i_reg_1638 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_0) and (exitcond388_i_i_reg_1730_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(icmp_reg_1633, tmp_2_i_reg_1628, ap_block_pp0_stage0_11001, tmp_93_i_reg_1638, exitcond388_i_i_reg_1730_pp0_iter2_reg, or_cond_i_i_i_reg_1762_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_2_i_reg_1628 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1762_pp0_iter2_reg = ap_const_lv1_1) and (exitcond388_i_i_reg_1730_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond_i_i_i_reg_1762_pp0_iter2_reg = ap_const_lv1_1) and (tmp_93_i_reg_1638 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_0) and (exitcond388_i_i_reg_1730_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_58_i_fu_1000_p1(11 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(icmp_reg_1633, tmp_2_i_reg_1628, ap_block_pp0_stage0_11001, tmp_93_1_i_reg_1642, or_cond_i_i_i_reg_1762_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((tmp_2_i_reg_1628 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1762_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond_i_i_i_reg_1762_pp0_iter3_reg = ap_const_lv1_1) and (tmp_93_1_i_reg_1642 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(icmp_reg_1633, tmp_2_i_reg_1628, reg_481_pp0_iter3_reg, tmp_93_1_i_reg_1642, k_buf_0_val_3_load_reg_1804, ap_condition_1268)
    begin
        if ((ap_const_boolean_1 = ap_condition_1268)) then
            if (((tmp_2_i_reg_1628 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_load_reg_1804;
            elsif (((tmp_93_1_i_reg_1642 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_0))) then 
                k_buf_0_val_4_d1 <= reg_481_pp0_iter3_reg;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(icmp_reg_1633, tmp_2_i_reg_1628, ap_block_pp0_stage0_11001, tmp_93_1_i_reg_1642, or_cond_i_i_i_reg_1762_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((tmp_2_i_reg_1628 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1762_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond_i_i_i_reg_1762_pp0_iter3_reg = ap_const_lv1_1) and (tmp_93_1_i_reg_1642 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_58_i_fu_1000_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(icmp_reg_1633, tmp_2_i_reg_1628, ap_block_pp0_stage0_11001, tmp_93_i_reg_1638, or_cond_i_i_i_reg_1762_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((tmp_2_i_reg_1628 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1762_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond_i_i_i_reg_1762_pp0_iter3_reg = ap_const_lv1_1) and (tmp_93_i_reg_1638 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(icmp_reg_1633, tmp_2_i_reg_1628, reg_481_pp0_iter3_reg, tmp_93_i_reg_1638, k_buf_0_val_4_load_reg_1817, ap_condition_1268)
    begin
        if ((ap_const_boolean_1 = ap_condition_1268)) then
            if (((tmp_2_i_reg_1628 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_load_reg_1817;
            elsif (((tmp_93_i_reg_1638 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_0))) then 
                k_buf_0_val_5_d1 <= reg_481_pp0_iter3_reg;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(icmp_reg_1633, tmp_2_i_reg_1628, ap_block_pp0_stage0_11001, tmp_93_i_reg_1638, or_cond_i_i_i_reg_1762_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if ((((tmp_2_i_reg_1628 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1762_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond_i_i_i_reg_1762_pp0_iter3_reg = ap_const_lv1_1) and (tmp_93_i_reg_1638 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_i_i_fu_1380_p2 <= "0" when (p_Result_3_i_i_i_fu_1370_p4 = ap_const_lv12_0) else "1";
    or_cond_i424_i_1_i_fu_753_p2 <= (tmp_120_1_i_fu_749_p2 and rev1_fu_743_p2);
    or_cond_i424_i_2_i_fu_784_p2 <= (tmp_120_2_i_fu_780_p2 and rev2_fu_774_p2);
    or_cond_i424_i_i_fu_722_p2 <= (tmp_120_i_fu_718_p2 and rev_fu_712_p2);
    or_cond_i_i_fu_932_p2 <= (icmp_reg_1633 and icmp1_fu_890_p2);
    or_cond_i_i_i_fu_946_p2 <= (tmp_6_i_fu_942_p2 and rev3_fu_937_p2);
    overflow_fu_1391_p2 <= (tmp_2_i_i_i_fu_1386_p2 and not_i_i_i_i_reg_1972);
    p_Result_3_i_i_i_fu_1370_p4 <= p_Val2_2_fu_1351_p2(19 downto 8);
    p_Val2_1_fu_1365_p2 <= std_logic_vector(unsigned(tmp_32_reg_1956) + unsigned(tmp_2_fu_1347_p2));
    p_Val2_2_fu_1351_p2 <= std_logic_vector(signed(tmp_140_2_2_i_fu_1344_p1) + signed(p_Val2_4_2_1_cast_s_fu_1341_p1));
        p_Val2_4_0_1_cast_s_fu_1266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_0_1_i_reg_1894),18));

        p_Val2_4_1_cast_i_fu_1304_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_1_i_reg_1911),19));

    p_Val2_4_1_i_fu_1276_p2 <= std_logic_vector(signed(p_Val2_4_0_1_cast_s_fu_1266_p1) + signed(tmp19_cast_fu_1269_p1));
        p_Val2_4_2_1_cast_s_fu_1341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_2_1_i_reg_1946),20));

    p_Val2_4_2_1_i_fu_1323_p2 <= std_logic_vector(unsigned(tmp12_fu_1310_p2) + unsigned(tmp23_cast_fu_1316_p1));
    p_assign_1_fu_918_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_1_reg_470));
    p_assign_2_fu_956_p2 <= std_logic_vector(unsigned(tmp_10_i_fu_566_p2) - unsigned(p_p2_i_i_i_reg_1751));
    p_assign_3_fu_960_p3 <= 
        ImagLoc_x_reg_1739 when (or_cond_i_i_i_fu_946_p2(0) = '1') else 
        p_assign_2_fu_956_p2;
    p_assign_6_1_i_fu_649_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_459));
    p_assign_6_2_i_fu_677_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_459));
    p_assign_7_1_i_fu_663_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_reg_459));
    p_assign_7_2_i_fu_691_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_reg_459));
    p_assign_7_i_fu_635_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_reg_459));
    p_assign_8_1_i_fu_763_p2 <= std_logic_vector(unsigned(tmp_135_i_fu_518_p2) - unsigned(p_p2_i425_i_1_i_reg_1674));
    p_assign_8_2_i_fu_794_p2 <= std_logic_vector(unsigned(tmp_135_i_fu_518_p2) - unsigned(p_p2_i425_i_2_i_reg_1688));
    p_assign_8_i_fu_732_p2 <= std_logic_vector(unsigned(tmp_135_i_fu_518_p2) - unsigned(p_p2_i425_i_i_reg_1660));

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter10, or_cond_i_i_reg_1758_pp0_iter9_reg)
    begin
        if (((or_cond_i_i_reg_1758_pp0_iter9_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= 
        p_mux_i_i_cast_i_fu_1396_p3 when (tmp_i_i_i_fu_1404_p2(0) = '1') else 
        p_Val2_1_reg_1967;

    p_dst_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter10, or_cond_i_i_reg_1758_pp0_iter9_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_i_reg_1758_pp0_iter9_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_0_blk_n <= p_kernel_val_0_V_0_empty_n;
        else 
            p_kernel_val_0_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_1_blk_n <= p_kernel_val_0_V_1_empty_n;
        else 
            p_kernel_val_0_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_2_blk_n <= p_kernel_val_0_V_2_empty_n;
        else 
            p_kernel_val_0_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_0_blk_n <= p_kernel_val_1_V_0_empty_n;
        else 
            p_kernel_val_1_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_1_blk_n <= p_kernel_val_1_V_1_empty_n;
        else 
            p_kernel_val_1_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_2_blk_n <= p_kernel_val_1_V_2_empty_n;
        else 
            p_kernel_val_1_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_0_blk_n <= p_kernel_val_2_V_0_empty_n;
        else 
            p_kernel_val_2_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_1_blk_n <= p_kernel_val_2_V_1_empty_n;
        else 
            p_kernel_val_2_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_2_blk_n <= p_kernel_val_2_V_2_empty_n;
        else 
            p_kernel_val_2_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_2_read <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i_cast_i_fu_1396_p3 <= 
        ap_const_lv8_FF when (tmp_2_i_i_i_fu_1386_p2(0) = '1') else 
        ap_const_lv8_0;
    p_neg393_i_i_fu_500_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(p_src_rows_V));
    p_p2_i425_i_1_i_fu_669_p3 <= 
        p_assign_7_1_i_fu_663_p2 when (tmp_17_fu_655_p3(0) = '1') else 
        p_assign_6_1_i_fu_649_p2;
    p_p2_i425_i_1_i_p_ass_fu_812_p3 <= 
        p_p2_i425_i_1_i_reg_1674 when (tmp_132_1_i_fu_759_p2(0) = '1') else 
        p_assign_8_1_i_fu_763_p2;
    p_p2_i425_i_2_i_fu_697_p3 <= 
        p_assign_7_2_i_fu_691_p2 when (tmp_19_fu_683_p3(0) = '1') else 
        p_assign_6_2_i_fu_677_p2;
    p_p2_i425_i_2_i_p_ass_fu_826_p3 <= 
        p_p2_i425_i_2_i_reg_1688 when (tmp_132_2_i_fu_790_p2(0) = '1') else 
        p_assign_8_2_i_fu_794_p2;
    p_p2_i425_i_i_fu_641_p3 <= 
        p_assign_7_i_fu_635_p2 when (tmp_13_fu_627_p3(0) = '1') else 
        tmp_118_i_fu_621_p2;
    p_p2_i425_i_i_p_assig_fu_798_p3 <= 
        p_p2_i425_i_i_reg_1660 when (tmp_132_i_fu_728_p2(0) = '1') else 
        p_assign_8_i_fu_732_p2;
    p_p2_i_i_i_fu_924_p3 <= 
        p_assign_1_fu_918_p2 when (tmp_25_fu_910_p3(0) = '1') else 
        ImagLoc_x_fu_896_p2;

    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond388_i_i_reg_1730_pp0_iter1_reg, or_cond_i_i_i_reg_1762, icmp_reg_1633, tmp_2_i_reg_1628)
    begin
        if ((((tmp_2_i_reg_1628 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_1) and (or_cond_i_i_i_reg_1762 = ap_const_lv1_1) and (exitcond388_i_i_reg_1730_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_cond_i_i_i_reg_1762 = ap_const_lv1_1) and (icmp_reg_1633 = ap_const_lv1_0) and (exitcond388_i_i_reg_1730_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op176_read_state7, ap_predicate_op177_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op177_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op176_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_2_0_i_fu_1210_p0 <= r_V_2_0_i_fu_1210_p00(8 - 1 downto 0);
    r_V_2_0_i_fu_1210_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_292),16));
    r_V_2_0_i_fu_1210_p1 <= OP2_V_0_i_reg_1570(8 - 1 downto 0);
    r_V_2_0_i_fu_1210_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_2_0_i_fu_1210_p0) * signed(r_V_2_0_i_fu_1210_p1))), 16));
    r_V_2_1_2_i_fu_1285_p0 <= r_V_2_1_2_i_fu_1285_p00(8 - 1 downto 0);
    r_V_2_1_2_i_fu_1285_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_7_reg_1844_pp0_iter6_reg),16));
    r_V_2_1_2_i_fu_1285_p1 <= OP2_V_1_2_i_reg_1595(8 - 1 downto 0);
    r_V_2_1_2_i_fu_1285_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_2_1_2_i_fu_1285_p0) * signed(r_V_2_1_2_i_fu_1285_p1))), 16));
    r_V_2_1_i_fu_1219_p0 <= r_V_2_1_i_fu_1219_p00(8 - 1 downto 0);
    r_V_2_1_i_fu_1219_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_3_fu_284),16));
    r_V_2_1_i_fu_1219_p1 <= OP2_V_1_i_reg_1585(8 - 1 downto 0);
    r_V_2_1_i_fu_1219_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_2_1_i_fu_1219_p0) * signed(r_V_2_1_i_fu_1219_p1))), 16));
    r_V_2_2_1_i_fu_1232_p0 <= r_V_2_2_1_i_fu_1232_p00(8 - 1 downto 0);
    r_V_2_2_1_i_fu_1232_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_fu_272),16));
    r_V_2_2_1_i_fu_1232_p1 <= OP2_V_2_1_i_reg_1605(8 - 1 downto 0);
    r_V_2_2_1_i_fu_1232_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_2_2_1_i_fu_1232_p0) * signed(r_V_2_2_1_i_fu_1232_p1))), 16));
    r_V_2_2_2_i_fu_1332_p0 <= r_V_2_2_2_i_fu_1332_p00(8 - 1 downto 0);
    r_V_2_2_2_i_fu_1332_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_reg_1838_pp0_iter7_reg),16));
    r_V_2_2_2_i_fu_1332_p1 <= OP2_V_2_2_i_reg_1610(8 - 1 downto 0);
    r_V_2_2_2_i_fu_1332_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_2_2_2_i_fu_1332_p0) * signed(r_V_2_2_2_i_fu_1332_p1))), 16));
    rev1_fu_743_p2 <= (tmp_16_fu_736_p3 xor ap_const_lv1_1);
    rev2_fu_774_p2 <= (tmp_18_fu_767_p3 xor ap_const_lv1_1);
    rev3_fu_937_p2 <= (tmp_24_reg_1745 xor ap_const_lv1_1);
    rev_fu_712_p2 <= (tmp_12_fu_705_p3 xor ap_const_lv1_1);
    row_assign_8_1_i_fu_853_p2 <= std_logic_vector(unsigned(p_neg393_i_i_fu_500_p2) - unsigned(y_1_1_i_reg_1700));
    row_assign_8_2_i_fu_861_p2 <= std_logic_vector(unsigned(p_neg393_i_i_fu_500_p2) - unsigned(y_1_2_i_reg_1705));
    row_assign_8_i_fu_845_p2 <= std_logic_vector(unsigned(p_neg393_i_i_fu_500_p2) - unsigned(y_1_i_reg_1695));
    sel_tmp7_fu_973_p2 <= (tmp_6_i_not_fu_967_p2 or tmp_24_reg_1745);
    sel_tmp8_fu_978_p2 <= (tmp_8_i_fu_952_p2 and sel_tmp7_fu_973_p2);
    src_kernel_win_0_va_6_fu_1126_p3 <= 
        tmp_6_fu_1118_p5 when (tmp_115_i_reg_1646(0) = '1') else 
        col_buf_0_val_0_0_reg_1809;
    src_kernel_win_0_va_7_fu_1140_p3 <= 
        tmp_7_fu_1132_p5 when (tmp_115_i_reg_1646(0) = '1') else 
        col_buf_0_val_1_0_reg_1822;
    src_kernel_win_0_va_8_fu_1154_p3 <= 
        tmp_8_fu_1146_p5 when (tmp_115_i_reg_1646(0) = '1') else 
        col_buf_0_val_2_0_reg_1830;
    tmp12_fu_1310_p2 <= std_logic_vector(signed(tmp_140_1_2_cast_i_fu_1307_p1) + signed(p_Val2_4_1_cast_i_fu_1304_p1));
        tmp19_cast_fu_1269_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp9_reg_1900),18));

        tmp23_cast_fu_1316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp14_reg_1931),19));

    tmp_10_i_fu_566_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(tmp_9_fu_560_p2));
    tmp_115_i_fu_616_p2 <= "1" when (unsigned(t_V_reg_459) > unsigned(p_src_rows_V)) else "0";
    tmp_118_i_fu_621_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_459));
    tmp_11_fu_588_p4 <= t_V_reg_459(31 downto 1);
    tmp_11_i_fu_506_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) + unsigned(p_src_cols_V));
    tmp_120_1_i_fu_749_p2 <= "1" when (signed(p_assign_6_1_i_reg_1667) < signed(p_src_rows_V)) else "0";
    tmp_120_2_i_fu_780_p2 <= "1" when (signed(p_assign_6_2_i_reg_1681) < signed(p_src_rows_V)) else "0";
    tmp_120_i_fu_718_p2 <= "1" when (signed(tmp_118_i_reg_1653) < signed(p_src_rows_V)) else "0";
    tmp_12_fu_705_p3 <= tmp_118_i_reg_1653(31 downto 31);
    tmp_132_1_i_fu_759_p2 <= "1" when (signed(p_p2_i425_i_1_i_reg_1674) < signed(p_src_rows_V)) else "0";
    tmp_132_2_i_fu_790_p2 <= "1" when (signed(p_p2_i425_i_2_i_reg_1688) < signed(p_src_rows_V)) else "0";
    tmp_132_i_fu_728_p2 <= "1" when (signed(p_p2_i425_i_i_reg_1660) < signed(p_src_rows_V)) else "0";
    tmp_135_i_fu_518_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(tmp_fu_512_p2));
    tmp_13_fu_627_p3 <= tmp_118_i_fu_621_p2(31 downto 31);
        tmp_140_1_2_cast_i_fu_1307_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_2_i_reg_1916),19));

        tmp_140_2_2_i_fu_1344_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_2_i_reg_1951),20));

    tmp_16_fu_736_p3 <= p_assign_6_1_i_reg_1667(31 downto 31);
    tmp_17_fu_655_p3 <= p_assign_6_1_i_fu_649_p2(31 downto 31);
    tmp_18_fu_767_p3 <= p_assign_6_2_i_reg_1681(31 downto 31);
    tmp_19_fu_683_p3 <= p_assign_6_2_i_fu_677_p2(31 downto 31);
    tmp_1_fu_1319_p2 <= std_logic_vector(unsigned(tmp_29_reg_1921) + unsigned(tmp_30_reg_1926));
    tmp_1_i_fu_494_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(p_src_rows_V));
    tmp_20_fu_849_p1 <= row_assign_8_i_fu_845_p2(2 - 1 downto 0);
    tmp_21_fu_857_p1 <= row_assign_8_1_i_fu_853_p2(2 - 1 downto 0);
    tmp_22_fu_865_p1 <= row_assign_8_2_i_fu_861_p2(2 - 1 downto 0);
    tmp_23_fu_880_p4 <= t_V_1_reg_470(31 downto 1);
    tmp_25_fu_910_p3 <= ImagLoc_x_fu_896_p2(31 downto 31);
    tmp_26_fu_1006_p1 <= col_assign_1_fu_996_p2(2 - 1 downto 0);
    tmp_29_fu_1290_p1 <= tmp_s_fu_1272_p2(8 - 1 downto 0);
    tmp_2_fu_1347_p2 <= std_logic_vector(unsigned(tmp_31_reg_1936_pp0_iter8_reg) + unsigned(tmp_1_reg_1941));
    tmp_2_i_fu_583_p2 <= "1" when (unsigned(t_V_reg_459) < unsigned(p_src_rows_V)) else "0";
    tmp_2_i_i_i_fu_1386_p2 <= (isneg_reg_1961 xor ap_const_lv1_1);
    tmp_30_fu_1294_p1 <= r_V_2_1_2_i_fu_1285_p2(8 - 1 downto 0);
    tmp_31_fu_1301_p1 <= grp_fu_1438_p3(8 - 1 downto 0);
    tmp_32_fu_1337_p1 <= r_V_2_2_2_i_fu_1332_p2(8 - 1 downto 0);
    tmp_48_0_not_i_fu_840_p2 <= (tmp_2_i_reg_1628 xor ap_const_lv1_1);
    tmp_58_i_fu_1000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_1766),64));
    tmp_6_i_fu_942_p2 <= "1" when (signed(ImagLoc_x_reg_1739) < signed(p_src_cols_V)) else "0";
    tmp_6_i_not_fu_967_p2 <= (tmp_6_i_fu_942_p2 xor ap_const_lv1_1);
    tmp_8_i_fu_952_p2 <= "1" when (signed(p_p2_i_i_i_reg_1751) < signed(p_src_cols_V)) else "0";
    tmp_93_1_i_fu_610_p2 <= "1" when (t_V_reg_459 = ap_const_lv32_0) else "0";
    tmp_93_i_fu_604_p2 <= "1" when (t_V_reg_459 = ap_const_lv32_1) else "0";
    tmp_9_fu_560_p2 <= std_logic_vector(shift_left(unsigned(p_src_cols_V),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_fu_512_p2 <= std_logic_vector(shift_left(unsigned(p_src_rows_V),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_i_fu_488_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(p_src_cols_V));
    tmp_i_i_i_fu_1404_p2 <= (overflow_fu_1391_p2 or isneg_reg_1961);
    tmp_s_fu_1272_p2 <= std_logic_vector(signed(tmp9_reg_1900) + signed(p_Val2_4_0_1_i_reg_1894));
    x_fu_984_p3 <= 
        p_p2_i_i_i_reg_1751 when (sel_tmp8_fu_978_p2(0) = '1') else 
        p_assign_3_fu_960_p3;
    y_1_1_i_fu_819_p3 <= 
        p_assign_6_1_i_reg_1667 when (or_cond_i424_i_1_i_fu_753_p2(0) = '1') else 
        p_p2_i425_i_1_i_p_ass_fu_812_p3;
    y_1_2_i_fu_833_p3 <= 
        p_assign_6_2_i_reg_1681 when (or_cond_i424_i_2_i_fu_784_p2(0) = '1') else 
        p_p2_i425_i_2_i_p_ass_fu_826_p3;
    y_1_i_fu_805_p3 <= 
        tmp_118_i_reg_1653 when (or_cond_i424_i_i_fu_722_p2(0) = '1') else 
        p_p2_i425_i_i_p_assig_fu_798_p3;
end behav;
