0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/mohdf/final_UART/final_UART.sim/sim_1/impl/timing/xsim/top_module_tb_time_impl.v,1744665484,verilog,,C:/Users/mohdf/final_UART/final_UART.srcs/sim_1/new/top_module_tb.v,,glbl;loopback;top_module;uart_rx;uart_top;uart_tx,,,,,,,,
C:/Users/mohdf/final_UART/final_UART.srcs/sim_1/new/loopback_tb.v,1744628354,verilog,,,,loopback_tb,,,,,,,,
C:/Users/mohdf/final_UART/final_UART.srcs/sim_1/new/top_module_tb.v,1744629994,verilog,,C:/Users/mohdf/final_UART/final_UART.srcs/sim_1/new/loopback_tb.v,,top_module_tb,,,,,,,,
