
*** Running vivado
    with args -log alu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu.tcl



****** Vivado v2023.2.1 (64-bit)
  **** SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
  **** IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
  **** SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source alu.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 541.855 ; gain = 180.820
Command: synth_design -top alu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25248
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 988.102 ; gain = 442.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:14]
WARNING: [Synth 8-614] signal 'adder_out' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:70]
WARNING: [Synth 8-614] signal 'mult_out' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:70]
WARNING: [Synth 8-614] signal 'logic_out' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:70]
WARNING: [Synth 8-614] signal 'shift_out' is read in the process but is not in the sensitivity list [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:14]
WARNING: [Synth 8-3848] Net adder_out in module/entity alu does not have driver. [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:61]
WARNING: [Synth 8-3848] Net mult_out in module/entity alu does not have driver. [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:62]
WARNING: [Synth 8-3848] Net logic_out in module/entity alu does not have driver. [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:63]
WARNING: [Synth 8-3848] Net shift_out in module/entity alu does not have driver. [C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:64]
WARNING: [Synth 8-7129] Port a[5] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[4] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[3] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[3] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[2] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[1] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[0] in module alu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.555 ; gain = 548.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1094.555 ; gain = 548.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1094.555 ; gain = 548.723
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1094.777 ; gain = 548.945
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port a[5] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[4] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[3] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[3] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[2] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[1] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[0] in module alu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1293.195 ; gain = 747.363
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1293.195 ; gain = 747.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1293.195 ; gain = 747.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1293.195 ; gain = 747.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1293.195 ; gain = 747.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1293.195 ; gain = 747.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1293.195 ; gain = 747.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1293.195 ; gain = 747.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1293.195 ; gain = 747.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     6|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1293.195 ; gain = 747.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1293.195 ; gain = 747.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1293.195 ; gain = 747.363
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1298.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1396.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 625ca3db
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1396.082 ; gain = 854.227
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1396.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/bryner/Documents/GitHub/CDA-4240-Labs/Lab3/lab3/lab3.runs/synth_1/alu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_utilization_synth.rpt -pb alu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 12:42:26 2024...
