Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/march/opt/Xilinx/Vitis/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto b8ec0d1a165f40389b98441dbc3ab377 --incr --debug typical --relax --mt 8 -L gaisler -L grlib -L techmap -L work -L eth -L opencores -L esa -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav work.testbench work.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'mig' remains a black box since it has no binding entity [/home/march/tfm/grlib/lib/gaisler/ddr/ahb2mig_7series.vhd:692]
WARNING: [VRFC 10-4940] 'greth_gbitc' remains a black box since it has no binding entity [/home/march/tfm/grlib/lib/gaisler/greth/greth_gbit.vhd:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package grlib.config_types
Compiling package grlib.config
Compiling package grlib.version
Compiling package grlib.stdlib
Compiling package grlib.amba
Compiling package gaisler.uart
Compiling package grlib.devices
Compiling package techmap.gencomp
Compiling package gaisler.misc
Compiling package gaisler.libdcom
Compiling package grlib.stdio
Compiling package gaisler.sim
Compiling package work.debug
Compiling package work.config
Compiling package techmap.allclkgen
Compiling package gaisler.memctrl
Compiling package gaisler.leon3
Compiling package gaisler.spi
Compiling package gaisler.i2c
Compiling package gaisler.net
Compiling package gaisler.jtag
Compiling package gaisler.l2cache
Compiling package gaisler.subsys
Compiling package esa.memoryctrl
Compiling package techmap.allpads
Compiling package ieee.math_real
Compiling package grlib.testlib
Compiling package gaisler.leon4
Compiling package techmap.netcomp
Compiling package gaisler.libfpu
Compiling package gaisler.arith
Compiling package gaisler.mmuconfig
Compiling package gaisler.libiu
Compiling package gaisler.mmuiface
Compiling package gaisler.libcache
Compiling package gaisler.libleon3
Compiling package grlib.sparc
Compiling package grlib.sparc_disas
Compiling package grlib.multlib
Compiling package techmap.allmul
Compiling package ieee.std_logic_arith
Compiling package gaisler.libmmu
Compiling package techmap.allmem
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package gaisler.libjtagcom
Compiling package techmap.alltap
Compiling package gaisler.ahb2mig_7series_pkg
Compiling package gaisler.ethernet_mac
Compiling package eth.ethcomp
Compiling package eth.grethpkg
Compiling package techmap.allddr
Compiling package ieee.std_logic_unsigned
Compiling package opencores.i2coc
Compiling package vl.vl_types
Compiling module work.glbl
Compiling architecture sim of entity gaisler.ddr3ram [\ddr3ram(width=64,abits=14,rowbi...]
Compiling architecture behavioral of entity gaisler.phy [\phy(address=7,base100_t4=1,base...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture rtl of entity techmap.clkbuf_xilinx [\clkbuf_xilinx(buftype=2)\]
Compiling architecture rtl of entity techmap.techbuf [\techbuf(buftype=2,tech=50)\]
Compiling architecture rtl of entity techmap.grnand2 [\grnand2(tech=50)\]
Compiling architecture rtl of entity gaisler.jtagcom2 [\jtagcom2(gatetech=50,isel=1)\]
Compiling architecture rtl of entity grlib.ahbmst [\ahbmst(hindex=1,venid=1,devid=2...]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(1,5)\]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture rtl of entity techmap.artix7_tap [artix7_tap_default]
Compiling architecture rtl of entity techmap.tap [\tap(tech=50,irlen=6)\]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbjtag_AH...]
Compiling architecture struct of entity gaisler.ahbjtag [\ahbjtag(tech=50,hindex=1)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(iostandard="LVTTL")(1,9)(1...]
Compiling architecture rtl of entity techmap.unisim_inpad [\unisim_inpad(voltage=3)\]
Compiling architecture rtl of entity techmap.inpad [\inpad(tech=50,voltage=3)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(iostandard="LVTTL")(1,9)(1...]
Compiling architecture rtl of entity techmap.unisim_outpad [\unisim_outpad(voltage=3)\]
Compiling architecture rtl of entity techmap.outpad [\outpad(tech=50,voltage=3)\]
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(iostandard="LVTTL")(1,9)(...]
Compiling architecture rtl of entity techmap.unisim_toutpad [\unisim_toutpad(voltage=3)\]
Compiling architecture rtl of entity techmap.odpad [\odpad(tech=50,voltage=3)\]
Compiling architecture rtl of entity gaisler.ahb2mig_7series [\ahb2mig_7series(hindex=4,haddr=...]
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=16,clki...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="clkgen_vir...]
Compiling architecture struct of entity techmap.clkgen_virtex7 [\clkgen_virtex7(clk_mul=16,clk_d...]
Compiling architecture struct of entity techmap.clkgen [\clkgen(tech=50,clk_mul=16,clk_d...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=9)\]
Compiling architecture behav of entity techmap.unisim_syncram_2p [\unisim_syncram_2p(abits=9,dbits...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=9,dbit...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=9,dbits...]
Compiling architecture behav of entity techmap.unisim_syncram_2p [\unisim_syncram_2p(abits=9,dbits...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=9,dbit...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="greth2:_10...]
Compiling architecture rtl of entity gaisler.greth_gbit [\greth_gbit(hindex=2,pindex=14,p...]
Compiling architecture rtl of entity gaisler.grethm [\grethm(hindex=2,pindex=14,paddr...]
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture idelaye2_v of entity unisim.IDELAYE2 [\IDELAYE2(idelay_value=20)(1,5)(...]
Compiling architecture iodelaye1_v of entity unisim.IODELAYE1 [\IODELAYE1(idelay_type="FIXED",i...]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(ddr_clk_edge="SAME_EDGE")(...]
Compiling architecture rtl of entity techmap.unisim_oddr_reg [\unisim_oddr_reg(tech=50,arch=1)...]
Compiling architecture rtl of entity techmap.ddr_oreg [\ddr_oreg(tech=50,arch=1)\]
Compiling architecture rtl of entity techmap.clkmux [clkmux_default]
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="rgmii11:_R...]
Compiling architecture rtl of entity gaisler.rgmii_series7 [\rgmii_series7(pindex=11,paddr=1...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(iostandard="LVCMOS25",slew...]
Compiling architecture rtl of entity techmap.unisim_outpad [\unisim_outpad(level=1,slew=1,vo...]
Compiling architecture rtl of entity techmap.outpad [\outpad(tech=50,level=1,slew=1,v...]
Compiling architecture rtl of entity techmap.inpadv [\inpadv(tech=50,level=1,voltage=...]
Compiling architecture rtl of entity techmap.outpadv [\outpadv(tech=50,level=1,slew=1,...]
Compiling architecture rtl of entity techmap.outpadv [\outpadv(tech=50,level=1,voltage...]
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=16,clki...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="irqmp:_Mul...]
Compiling architecture rtl of entity gaisler.irqmp [\irqmp(pindex=2,paddr=2)\]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="gptimer3:_...]
Compiling architecture rtl of entity gaisler.gptimer [\gptimer(pindex=3,paddr=3,pirq=8...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="grgpio10:_...]
Compiling architecture rtl of entity gaisler.grgpio [\grgpio(pindex=10,paddr=10,nbits...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="apbuart1:_...]
Compiling architecture rtl of entity gaisler.apbuart [\apbuart(pindex=1,paddr=1,pirq=2...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbrom7:_3...]
Compiling architecture rtl of entity work.ahbrom [\ahbrom(hindex=7)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(iostandard="LVCMOS15")(1,9...]
Compiling architecture rtl of entity techmap.unisim_inpad [\unisim_inpad(level=1,voltage=15...]
Compiling architecture rtl of entity techmap.inpad [\inpad(tech=50,level=1,voltage=1...]
Compiling architecture rtl of entity techmap.grdff [\grdff(tech=0)\]
Compiling architecture tmap of entity techmap.syncreg [syncreg_default]
Compiling architecture rtl of entity gaisler.rstgen [\rstgen(acthigh=1,syncin=1)\]
Compiling architecture rtl of entity gaisler.rstgen [\rstgen(acthigh=1)\]
Compiling architecture rtl of entity grlib.ahbctrl [\ahbctrl(rrobin=1,nahbm=16,nahbs...]
Compiling architecture rtl of entity gaisler.tbufmem_2p [\tbufmem_2p(tech=50,tbuf=4)\]
Compiling architecture simple of entity techmap.gen_mult_pipe [\gen_mult_pipe(a_width=33,b_widt...]
Compiling architecture rtl of entity techmap.techmult [\techmult(tech=50,a_width=33,b_w...]
Compiling architecture rtl of entity gaisler.mul32 [\mul32(tech=50,multype=3,pipe=1)...]
Compiling architecture rtl of entity gaisler.div32 [div32_default]
Compiling architecture rtl of entity gaisler.iu3 [\iu3(v8=50,dsu=1,nwp=2,lddel=1,i...]
Compiling architecture rtl of entity gaisler.mmu_icache [\mmu_icache(fabtech=50,icen=1,is...]
Compiling architecture rtl of entity gaisler.mmu_dcache [\mmu_dcache(dsu=1,dcen=1,dsetsiz...]
Compiling architecture rtl of entity gaisler.mmu_acache [mmu_acache_default]
Compiling architecture rtl of entity gaisler.mmu_cache [\mmu_cache(fabtech=50,memtech=50...]
Compiling architecture rtl of entity gaisler.proc3 [\proc3(fabtech=50,memtech=50,dsu...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,read_w...]
Compiling architecture ramb16_s36_s36_v of entity unisim.RAMB16_S36_S36 [\RAMB16_S36_S36(sim_collision_ch...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=8)\]
Compiling architecture behav of entity techmap.unisim_syncram_2p [\unisim_syncram_2p(abits=8,dbits...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=8,dbit...]
Compiling architecture rtl of entity techmap.regfile_3p [\regfile_3p(tech=50,abits=8,dbit...]
Compiling architecture rtl of entity gaisler.regfile_3p_l3 [\regfile_3p_l3(tech=50,abits=8,d...]
Compiling architecture behav of entity techmap.unisim_syncram [\unisim_syncram(abits=8,dbits=24...]
Compiling architecture rtl of entity techmap.syncram [\syncram(tech=50,abits=8,dbits=2...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=18,sim_de...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(0,19)(0,19)(1,11)(0,...]
Compiling architecture behav of entity techmap.unisim_syncram [\unisim_syncram(abits=10)\]
Compiling architecture rtl of entity techmap.syncram [\syncram(tech=50,abits=10,dbits=...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=8,dbits...]
Compiling architecture behav of entity techmap.unisim_syncram_2p [\unisim_syncram_2p(abits=8,dbits...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=8,dbit...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=8,dbits...]
Compiling architecture behav of entity techmap.unisim_syncram_2p [\unisim_syncram_2p(abits=8,dbits...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=8,dbit...]
Compiling architecture rtl of entity gaisler.cachemem [\cachemem(tech=50,icen=1,isetsiz...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="leon3_0:_L...]
Compiling architecture rtl of entity gaisler.leon3x [\leon3x(fabtech=50,memtech=50,ds...]
Compiling architecture behav of entity techmap.unisim_syncram64 [\unisim_syncram64(abits=8)\]
Compiling architecture rtl of entity techmap.syncram64 [\syncram64(tech=50,abits=8,custo...]
Compiling architecture rtl of entity gaisler.tbufmem [\tbufmem(tech=50,tbuf=4)\]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="dsu3_2:_LE...]
Compiling architecture rtl of entity gaisler.dsu3x [\dsu3x(hindex=2,tech=50,kbytes=4...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="lstat_13:_...]
Compiling architecture rtl of entity gaisler.l3stat [\l3stat(pindex=13,paddr=256,pmas...]
Compiling architecture rtl of entity gaisler.leon_dsu_stat_base [\leon_dsu_stat_base(leon=3,fabte...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(iostandard="LVCMOS15")(1,9...]
Compiling architecture rtl of entity techmap.unisim_outpad [\unisim_outpad(level=1,voltage=1...]
Compiling architecture rtl of entity techmap.outpad [\outpad(tech=50,level=1,voltage=...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(iostandard="LVCMOS25")(1,9...]
Compiling architecture rtl of entity techmap.unisim_inpad [\unisim_inpad(level=1,voltage=2)...]
Compiling architecture rtl of entity techmap.inpad [\inpad(tech=50,level=1,voltage=2...]
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(iostandard="LVCMOS25")(1,...]
Compiling architecture rtl of entity techmap.unisim_iopad [\unisim_iopad(level=1,voltage=2)...]
Compiling architecture rtl of entity techmap.iopad [\iopad(tech=50,level=1,voltage=2...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(iostandard="LVCMOS25")(1,9...]
Compiling architecture rtl of entity techmap.unisim_outpad [\unisim_outpad(level=1,voltage=2...]
Compiling architecture rtl of entity techmap.outpad [\outpad(tech=50,level=1,voltage=...]
Compiling architecture structural of entity opencores.i2c_master_bit_ctrl [\i2c_master_bit_ctrl(filter=9,dy...]
Compiling architecture structural of entity opencores.i2c_master_byte_ctrl [\i2c_master_byte_ctrl(filter=9,d...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="i2cmst9:_A...]
Compiling architecture rtl of entity gaisler.i2cmst [\i2cmst(pindex=9,paddr=9,pirq=4,...]
Compiling architecture rtl of entity grlib.apbctrlx [\apbctrlx(hindex0=1,haddr0=2048,...]
Compiling architecture struct of entity grlib.apbctrl [\apbctrl(hindex=1,haddr=2048,nsl...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="testmod3:_...]
Compiling architecture rtl of entity gaisler.ahbrep [\ahbrep(hindex=3,haddr=512)\]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="LEON3_Xili...]
Compiling architecture beh of entity grlib.report_design [\report_design(msg1="LEON3_Xilin...]
Compiling architecture rtl of entity work.leon3mp [\leon3mp(fabtech=50,memtech=50,p...]
Compiling architecture behav of entity work.testbench
Built simulation snapshot testbench_behav
