# Digital-VLSI-Soc-design-and-planning
#Day 1
Simplified RTL to GDSII Model
