
// Library name: Lab8
// Cell name: inverter
// View name: schematic
subckt inverter IN OUT VDD VSS
    NM0 (OUT IN VSS VSS) gpdk090_nmos1v w=(120n) l=100n as=69.6f ad=69.6f \
        ps=1.16u pd=1.16u m=(1)*(1) simM=(1)*(1)
    PM0 (OUT IN VDD VDD) gpdk090_pmos1v w=(120n) l=100n as=69.6f ad=69.6f \
        ps=1.16u pd=1.16u m=(1)*(1) simM=(1)*(1)
ends inverter
// End of subcircuit definition.

// Library name: lab9
// Cell name: test2
// View name: schematic
I16 (a b VDD 0) inverter
I17 (b net12 VDD 0) inverter
I18 (net12 OUT VDD 0) inverter
I14 (IN net15 VDD 0) inverter
I15 (net15 a VDD 0) inverter
V2 (VDD 0) vsource dc=1.2 type=dc
V0 (IN 0) vsource type=pulse val0=0 val1=1.2 period=1n delay=50p rise=50p \
        fall=50p width=300p
