==============================================================
File generated on Tue Apr 23 17:50:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 17:50:48 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 17:51:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 19:50:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Apr 23 19:51:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 19:51:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 19:53:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 19:53:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 19:55:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 19:55:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 19:56:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 19:57:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 20:00:14 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 20:00:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 20:03:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 20:03:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 20:04:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 20:05:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 20:05:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 20:28:31 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 20:30:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 20:44:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 20:47:04 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 20:47:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 20:48:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 21:12:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/current_pool2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.633 ; gain = 18.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.633 ; gain = 18.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.293 ; gain = 18.941
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-22] c_cnn/load.cpp:11: memory copy is not supported unless used on bus interface possible cause(s): non-static/non-constant local array with initialization).
WARNING: [SYNCHK 200-77] The top function 'load_conv1_weight' (c_cnn/load.cpp:5) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Apr 23 21:14:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/current_pool2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.363 ; gain = 17.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.363 ; gain = 17.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.141 ; gain = 18.500
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-22] c_cnn/load.cpp:11: memory copy is not supported unless used on bus interface possible cause(s): non-static/non-constant local array with initialization).
WARNING: [SYNCHK 200-77] The top function 'load_conv1_weight' (c_cnn/load.cpp:5) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Apr 23 21:16:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/current_pool2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/current_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.273 ; gain = 18.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.273 ; gain = 18.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.141 ; gain = 19.277
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-22] c_cnn/load.cpp:11: memory copy is not supported unless used on bus interface possible cause(s): non-static/non-constant local array with initialization).
WARNING: [SYNCHK 200-77] The top function 'load_conv1_weight' (c_cnn/load.cpp:5) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Apr 23 21:56:56 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 21:58:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 22:01:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 22:02:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 22:02:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 22:03:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Apr 23 22:03:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 13:45:44 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 13:46:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 13:46:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 13:47:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 13:47:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 13:49:31 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 13:50:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 13:51:44 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 13:52:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 13:52:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 15:39:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 15:41:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 15:42:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 16:00:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 16:01:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 16:03:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 16:04:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 16:04:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 16:14:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 16:52:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 16:53:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 16:54:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 16:55:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 16:57:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 16:58:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 17:02:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:09:48 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:13:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:14:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:14:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:15:31 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:16:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:17:31 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:17:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:18:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:19:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:25:28 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:25:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:28:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:33:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:33:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:54:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:55:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:56:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:56:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:57:15 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:57:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:58:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:59:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:59:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 20:59:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:01:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:02:19 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:03:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:03:28 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:03:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:03:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:04:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:04:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:05:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:05:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:05:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:06:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:06:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:07:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:07:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:07:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:08:56 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:09:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:09:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:09:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:10:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:10:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:10:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:14:48 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:14:58 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:15:15 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:15:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:15:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:15:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:15:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 21:58:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 22:04:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 24 22:04:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 13:03:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 13:04:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:38:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:40:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:44:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:44:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:45:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:46:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:46:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:47:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:50:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:55:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:56:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:56:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:57:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:58:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:58:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 16:59:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:00:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:01:04 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:01:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:01:56 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:02:08 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:02:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:02:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:11:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:12:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:26:14 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:27:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:27:58 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:28:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:28:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:28:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:33:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:34:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:34:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 17:35:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 21:33:51 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 21:34:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 21:34:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 21:34:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 22:04:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 22:13:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 22:14:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 22:17:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 22:20:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 22:22:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 25 22:23:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:00:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:01:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:03:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:06:15 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:07:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:08:56 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:09:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:15:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:16:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:16:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:18:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:18:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:19:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:22:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:23:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:23:48 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:26:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:26:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Apr 26 14:50:31 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:51:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Apr 26 14:53:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Apr 26 14:54:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:55:04 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 14:58:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 15:01:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 15:03:04 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 15:04:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 15:07:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 15:07:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 15:08:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 15:13:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Apr 26 15:33:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 15:35:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 15:36:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 15:36:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Apr 26 15:39:56 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:19:51 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:20:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:21:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:29:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:29:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:32:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:32:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:33:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:36:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:37:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:37:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:39:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:39:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:49:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:50:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:52:04 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:53:58 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:55:14 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:55:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:55:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:56:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:56:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:56:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:58:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 20:59:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:00:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:01:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:03:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:04:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:04:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:05:31 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:10:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:18:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:19:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:19:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:26:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:29:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:30:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:31:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:32:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:32:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:33:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:34:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:39:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.270 ; gain = 18.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.270 ; gain = 18.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 111.902 ; gain = 26.746
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-31] c_cnn/conv_core.cpp:15: dynamic memory allocation/deallocation is not supported: variable 'feature_buffer'.
ERROR: [SYNCHK 200-61] c_cnn/conv_core.cpp:42: unsupported memory access on variable 'feature_buffer' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon Apr 29 21:40:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 29 21:41:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 15:39:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 15:42:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.027 ; gain = 17.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.027 ; gain = 17.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 111.957 ; gain = 26.461
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-31] c_cnn/conv_core.cpp:15: dynamic memory allocation/deallocation is not supported: variable 'feature_buffer'.
ERROR: [SYNCHK 200-61] c_cnn/conv_core.cpp:42: unsupported memory access on variable 'feature_buffer' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sun May 05 15:44:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 15:45:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.172 ; gain = 18.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.172 ; gain = 18.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.953 ; gain = 26.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.121 ; gain = 30.090
ERROR: [XFORM 203-733] An internal stream 'output_buffer.V' (c_cnn/conv_core.cpp:99) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'input_buffer.V' (c_cnn/conv_core.cpp:105) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'weight_buffer.V' (c_cnn/conv_core.cpp:106) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Sun May 05 15:47:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.906 ; gain = 17.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.906 ; gain = 17.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 111.867 ; gain = 26.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 114.980 ; gain = 29.965
ERROR: [XFORM 203-733] An internal stream 'output_buffer.V' (c_cnn/conv_core.cpp:99) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'input_buffer.V' (c_cnn/conv_core.cpp:106) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'weight_buffer.V' (c_cnn/conv_core.cpp:107) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Sun May 05 15:48:14 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.188 ; gain = 18.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.188 ; gain = 18.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.031 ; gain = 26.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.938 ; gain = 29.883
ERROR: [XFORM 203-733] An internal stream 'weight_buffer.V' (c_cnn/conv_core.cpp:109) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Sun May 05 15:48:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.961 ; gain = 17.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.961 ; gain = 17.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.875 ; gain = 26.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.750 ; gain = 29.379
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:79)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.598 ; gain = 56.227
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 143.102 ; gain = 57.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.834 seconds; current allocated memory: 102.292 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 102.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 103.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 103.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_13ns_14s_14_1_1' to 'conv_mul_mul_13nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_13nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 104.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 105.888 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32g8j_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d100_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 160.781 ; gain = 75.410
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.097 seconds; peak allocated memory: 105.888 MB.
==============================================================
File generated on Sun May 05 15:49:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.074 ; gain = 18.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.074 ; gain = 18.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.133 ; gain = 27.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.164 ; gain = 30.176
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:79)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 140.496 ; gain = 55.508
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 143.367 ; gain = 58.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.748 seconds; current allocated memory: 102.292 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 102.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 103.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 103.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_10ns_11s_11_1_1' to 'conv_mul_mul_10nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_10nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 104.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 105.904 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32g8j_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d100_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 161.355 ; gain = 76.367
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.985 seconds; peak allocated memory: 105.904 MB.
==============================================================
File generated on Sun May 05 15:52:04 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.094 ; gain = 18.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.094 ; gain = 18.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.703 ; gain = 26.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.980 ; gain = 30.148
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:79)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.730 ; gain = 56.898
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 143.707 ; gain = 58.875
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.773 seconds; current allocated memory: 102.292 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 102.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 103.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 103.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_10ns_11s_11_1_1' to 'conv_mul_mul_10nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_10nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 104.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 105.904 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32g8j_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d100_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 160.809 ; gain = 75.977
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.038 seconds; peak allocated memory: 105.904 MB.
==============================================================
File generated on Sun May 05 15:53:58 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.102 ; gain = 17.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.102 ; gain = 17.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.820 ; gain = 26.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 115.129 ; gain = 29.598
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:76)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.480 ; gain = 55.949
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 143.234 ; gain = 57.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.062 seconds; current allocated memory: 102.292 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 102.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 103.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 103.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_10ns_11s_11_1_1' to 'conv_mul_mul_10nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_10nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 104.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fifo_w32_d99999999_A' to 'fifo_w32_d9999999hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 105.905 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32g8j_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d9999999hbi)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d9999999hbi)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d9999999hbi)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 160.605 ; gain = 75.074
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.384 seconds; peak allocated memory: 105.905 MB.
==============================================================
File generated on Sun May 05 15:54:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.176 ; gain = 17.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.176 ; gain = 17.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.129 ; gain = 26.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 115.016 ; gain = 29.582
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:76)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.504 ; gain = 56.070
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 143.035 ; gain = 57.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.001 seconds; current allocated memory: 102.292 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 102.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 103.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 103.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_10ns_11s_11_1_1' to 'conv_mul_mul_10nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_10nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 104.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 105.904 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32g8j_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d9999_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d9999_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d9999_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 161.254 ; gain = 75.820
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.308 seconds; peak allocated memory: 105.904 MB.
==============================================================
File generated on Sun May 05 15:56:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'w_buffer_size': F:\Desktop\PRJ\current_cnn\hls\c_cnn\conv_core.cpp:108
ERROR: [HLS 214-124] use of undeclared identifier 'w_buffer_size': F:\Desktop\PRJ\current_cnn\hls\c_cnn\conv_core.cpp:109
==============================================================
File generated on Sun May 05 15:58:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.180 ; gain = 18.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.180 ; gain = 18.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.035 ; gain = 27.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.133 ; gain = 30.121
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:76)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.434 ; gain = 56.422
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 143.156 ; gain = 58.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.891 seconds; current allocated memory: 102.292 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 102.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 103.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 103.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_10ns_11s_11_1_1' to 'conv_mul_mul_10nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_10nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 104.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 105.904 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32g8j_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d9999_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d9999_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d9999_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 160.883 ; gain = 75.871
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.241 seconds; peak allocated memory: 105.904 MB.
==============================================================
File generated on Sun May 05 15:58:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.324 ; gain = 17.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.324 ; gain = 17.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.031 ; gain = 26.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.898 ; gain = 29.219
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:76)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 140.711 ; gain = 55.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 142.879 ; gain = 57.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.672 seconds; current allocated memory: 102.292 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 102.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 103.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 103.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_10ns_11s_11_1_1' to 'conv_mul_mul_10nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_10nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 104.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 105.918 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32g8j_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d9999_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d5000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d5000_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 160.566 ; gain = 74.887
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.967 seconds; peak allocated memory: 105.918 MB.
==============================================================
File generated on Sun May 05 16:00:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.188 ; gain = 18.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.188 ; gain = 18.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.922 ; gain = 26.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.262 ; gain = 30.145
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:76)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 141.051 ; gain = 55.934
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 143.098 ; gain = 57.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.785 seconds; current allocated memory: 102.291 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 102.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 103.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 103.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_10ns_11s_11_1_1' to 'conv_mul_mul_10nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_10nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 104.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 105.917 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32g8j_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d1000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d1000_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 161.047 ; gain = 75.930
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.136 seconds; peak allocated memory: 105.917 MB.
==============================================================
File generated on Sun May 05 16:02:56 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 16:09:58 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 16:12:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 16:14:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 16:19:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 16:27:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 16:30:15 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 16:31:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 16:31:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.316 ; gain = 18.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.316 ; gain = 18.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.039 ; gain = 27.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.016 ; gain = 30.016
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:50)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.613 ; gain = 56.613
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 142.973 ; gain = 57.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.852 seconds; current allocated memory: 102.168 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 102.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 103.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 103.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 104.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 105.637 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d1000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d1000_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 159.883 ; gain = 74.883
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.06 seconds; peak allocated memory: 105.637 MB.
==============================================================
File generated on Sun May 05 16:34:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.324 ; gain = 18.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.324 ; gain = 18.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.133 ; gain = 26.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.941 ; gain = 29.660
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:50)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.012 ; gain = 55.730
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 143.078 ; gain = 57.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.765 seconds; current allocated memory: 102.168 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 102.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 103.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 103.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 104.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 105.684 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 160.305 ; gain = 75.023
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.006 seconds; peak allocated memory: 105.684 MB.
==============================================================
File generated on Sun May 05 16:36:56 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.469 ; gain = 18.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.469 ; gain = 18.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.066 ; gain = 26.797
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.996 ; gain = 29.727
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:50)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.535 ; gain = 56.266
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 143.148 ; gain = 57.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.751 seconds; current allocated memory: 102.168 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 102.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 103.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 103.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 104.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 105.684 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 159.910 ; gain = 74.641
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 6.986 seconds; peak allocated memory: 105.684 MB.
==============================================================
File generated on Sun May 05 16:37:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 16:37:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 16:40:14 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 16:40:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 16:40:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.035 ; gain = 17.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.035 ; gain = 17.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.062 ; gain = 27.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.988 ; gain = 29.945
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:47)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.605 ; gain = 56.562
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 143.285 ; gain = 58.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.791 seconds; current allocated memory: 102.167 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 102.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 103.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 103.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 104.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 105.636 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 160.688 ; gain = 75.645
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.044 seconds; peak allocated memory: 105.636 MB.
==============================================================
File generated on Sun May 05 16:41:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.953 ; gain = 17.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.953 ; gain = 17.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.098 ; gain = 26.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.977 ; gain = 29.559
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:49)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.734 ; gain = 56.316
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/conv_core.cpp:24:23) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (c_cnn/conv_core.cpp:19:19) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 143.551 ; gain = 58.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.851 seconds; current allocated memory: 102.285 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 102.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 103.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 103.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 104.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32ns_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 106.072 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 161.320 ; gain = 75.902
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.16 seconds; peak allocated memory: 106.072 MB.
==============================================================
File generated on Sun May 05 16:46:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 16:51:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/conv_core.cpp:1:
c_cnn/conv_core.cpp:104:2: error: redefinition of label 'loop_kx'
 loop_kx:
 ^
c_cnn/conv_core.cpp:108:2: note: previous definition is here
 loop_kx:
 ^
1 error generated.
==============================================================
File generated on Sun May 05 16:52:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.449 ; gain = 18.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.449 ; gain = 18.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.242 ; gain = 27.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.930 ; gain = 29.895
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:56)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 140.660 ; gain = 55.625
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:27:33) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:105:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:101:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:89:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:85:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:81:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 144.078 ; gain = 59.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.937 seconds; current allocated memory: 102.751 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 103.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond_flatten1') to 'and' operation ('or_cond2') (combination delay: 13.0276 ns) to honor II or Latency constraint in region 'loop_chin_loop_ky_loop_kx'.
WARNING: [SCHED 204-21] Estimated clock period (14.9836ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conv' consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [120]  (0 ns)
	'icmp' operation ('exitcond_flatten1') [137]  (2.78 ns)
	'select' operation ('y_mid', c_cnn/conv_core.cpp:109) [138]  (0.733 ns)
	'add' operation ('y_1', c_cnn/conv_core.cpp:105) [142]  (2.52 ns)
	'add' operation ('yi_mid1', c_cnn/conv_core.cpp:114) [145]  (2.55 ns)
	'icmp' operation ('tmp_45_mid1', c_cnn/conv_core.cpp:116) [148]  (2.47 ns)
	'and' operation ('tmp2_mid1', c_cnn/conv_core.cpp:116) [149]  (0 ns)
	'select' operation ('tmp2_mid2', c_cnn/conv_core.cpp:116) [150]  (0.993 ns)
	'and' operation ('or_cond2', c_cnn/conv_core.cpp:116) [162]  (0.978 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 103.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 104.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 105.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_64ns_32ns_96_5_1' to 'conv_mul_64ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_mul_64ns_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 107.533 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_mul_64ns_32ng8j_MulnS_0'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 164.184 ; gain = 79.148
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.633 seconds; peak allocated memory: 107.533 MB.
==============================================================
File generated on Sun May 05 16:52:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.242 ; gain = 17.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.242 ; gain = 17.617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.832 ; gain = 26.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.113 ; gain = 29.488
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:58)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.422 ; gain = 55.797
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:27:33) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 143.660 ; gain = 58.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.034 seconds; current allocated memory: 102.753 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 103.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond_flatten1') to 'and' operation ('or_cond2') (combination delay: 13.0276 ns) to honor II or Latency constraint in region 'loop_chin_loop_ky_loop_kx'.
WARNING: [SCHED 204-21] Estimated clock period (14.9836ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conv' consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [120]  (0 ns)
	'icmp' operation ('exitcond_flatten1') [137]  (2.78 ns)
	'select' operation ('y_mid', c_cnn/conv_core.cpp:111) [138]  (0.733 ns)
	'add' operation ('y_1', c_cnn/conv_core.cpp:107) [142]  (2.52 ns)
	'add' operation ('yi_mid1', c_cnn/conv_core.cpp:116) [145]  (2.55 ns)
	'icmp' operation ('tmp_45_mid1', c_cnn/conv_core.cpp:118) [148]  (2.47 ns)
	'and' operation ('tmp2_mid1', c_cnn/conv_core.cpp:118) [149]  (0 ns)
	'select' operation ('tmp2_mid2', c_cnn/conv_core.cpp:118) [150]  (0.993 ns)
	'and' operation ('or_cond2', c_cnn/conv_core.cpp:118) [162]  (0.978 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 103.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 104.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 105.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_64ns_32ns_96_5_1' to 'conv_mul_64ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_mul_64ns_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 107.543 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_mul_64ns_32ng8j_MulnS_0'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 164.004 ; gain = 78.379
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.76 seconds; peak allocated memory: 107.543 MB.
==============================================================
File generated on Sun May 05 16:56:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.266 ; gain = 17.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.266 ; gain = 17.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.066 ; gain = 26.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.488 ; gain = 30.055
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_chin_' (c_cnn/conv_core.cpp:20) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky_' (c_cnn/conv_core.cpp:28) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx_' (c_cnn/conv_core.cpp:32) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:45) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:59)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.770 ; gain = 56.336
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 143.316 ; gain = 57.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.073 seconds; current allocated memory: 102.697 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 103.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond_flatten1') to 'and' operation ('or_cond2') (combination delay: 13.0276 ns) to honor II or Latency constraint in region 'loop_chin_loop_ky_loop_kx'.
WARNING: [SCHED 204-21] Estimated clock period (14.9836ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conv' consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [120]  (0 ns)
	'icmp' operation ('exitcond_flatten1') [137]  (2.78 ns)
	'select' operation ('y_mid', c_cnn/conv_core.cpp:111) [138]  (0.733 ns)
	'add' operation ('y_1', c_cnn/conv_core.cpp:107) [142]  (2.52 ns)
	'add' operation ('yi_mid1', c_cnn/conv_core.cpp:116) [145]  (2.55 ns)
	'icmp' operation ('tmp_45_mid1', c_cnn/conv_core.cpp:118) [148]  (2.47 ns)
	'and' operation ('tmp2_mid1', c_cnn/conv_core.cpp:118) [149]  (0 ns)
	'select' operation ('tmp2_mid2', c_cnn/conv_core.cpp:118) [150]  (0.993 ns)
	'and' operation ('or_cond2', c_cnn/conv_core.cpp:118) [162]  (0.978 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 103.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 104.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 105.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_64ns_32ns_96_5_1' to 'conv_mul_64ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_mul_64ns_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 107.311 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_mul_64ns_32ng8j_MulnS_0'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 162.988 ; gain = 77.555
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.74 seconds; peak allocated memory: 107.311 MB.
==============================================================
File generated on Sun May 05 16:57:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.312 ; gain = 18.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.312 ; gain = 18.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.258 ; gain = 26.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.512 ; gain = 29.473
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 140.730 ; gain = 55.691
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:27:33) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 140.730 ; gain = 55.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_pingpong' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.595 seconds; current allocated memory: 91.819 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 92.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/input_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/weight_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/output_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_pingpong' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fadd_32ns_32ns_32_5_full_dsp_1' to 'multiply_pingpongdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fmul_32ns_32ns_32_4_max_dsp_1' to 'multiply_pingpongeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/win' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/hin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/stride' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/padding' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 93.176 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 145.219 ; gain = 60.180
INFO: [SYSC 207-301] Generating SystemC RTL for multiply_pingpong.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply_pingpong.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply_pingpong.
INFO: [HLS 200-112] Total elapsed time: 6.365 seconds; peak allocated memory: 93.176 MB.
==============================================================
File generated on Sun May 05 17:00:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.113 ; gain = 18.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.336 ; gain = 18.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.648 ; gain = 26.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.512 ; gain = 29.434
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 140.816 ; gain = 55.738
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:27:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:42:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 140.816 ; gain = 55.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_pingpong' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum') to 'store' operation of variable 'sum' on local variable 'sum' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'loop_chin_.2'.
WARNING: [SCHED 204-21] Estimated clock period (9.025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'multiply_pingpong' consists of the following:
	'fadd' operation ('sum', c_cnn/conv_core.cpp:47) [130]  (7.26 ns)
	'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' [134]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.714 seconds; current allocated memory: 91.794 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 92.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/input_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/weight_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/output_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_pingpong' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fadd_32ns_32ns_32_5_full_dsp_1' to 'multiply_pingpongdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fmul_32ns_32ns_32_4_max_dsp_1' to 'multiply_pingpongeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/win' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/hin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/stride' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/padding' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 93.324 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 145.367 ; gain = 60.289
INFO: [SYSC 207-301] Generating SystemC RTL for multiply_pingpong.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply_pingpong.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply_pingpong.
INFO: [HLS 200-112] Total elapsed time: 6.515 seconds; peak allocated memory: 93.324 MB.
==============================================================
File generated on Sun May 05 17:01:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.863 ; gain = 17.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.863 ; gain = 17.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.746 ; gain = 26.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.414 ; gain = 29.090
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:42) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:45) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 140.242 ; gain = 54.918
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:27:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:42:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 140.703 ; gain = 55.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_pingpong' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum') to 'store' operation of variable 'sum' on local variable 'sum' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'loop_chin_.2'.
WARNING: [SCHED 204-21] Estimated clock period (9.025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'multiply_pingpong' consists of the following:
	'fadd' operation ('sum', c_cnn/conv_core.cpp:47) [131]  (7.26 ns)
	'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' [134]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.679 seconds; current allocated memory: 91.797 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 92.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/input_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/weight_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/output_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_pingpong' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fadd_32ns_32ns_32_5_full_dsp_1' to 'multiply_pingpongdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fmul_32ns_32ns_32_4_max_dsp_1' to 'multiply_pingpongeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/win' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/hin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/stride' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/padding' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 93.329 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 145.555 ; gain = 60.230
INFO: [SYSC 207-301] Generating SystemC RTL for multiply_pingpong.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply_pingpong.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply_pingpong.
INFO: [HLS 200-112] Total elapsed time: 6.506 seconds; peak allocated memory: 93.329 MB.
==============================================================
File generated on Sun May 05 17:02:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.312 ; gain = 17.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.312 ; gain = 17.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.672 ; gain = 26.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.188 ; gain = 28.535
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 140.691 ; gain = 55.039
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:27:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:42:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 140.691 ; gain = 55.039
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_pingpong' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum') to 'store' operation of variable 'sum' on local variable 'sum' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'loop_chin_.2'.
WARNING: [SCHED 204-21] Estimated clock period (9.025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'multiply_pingpong' consists of the following:
	'fadd' operation ('sum', c_cnn/conv_core.cpp:48) [130]  (7.26 ns)
	'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' [134]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.594 seconds; current allocated memory: 91.794 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 92.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/input_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/weight_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/output_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_pingpong' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fadd_32ns_32ns_32_5_full_dsp_1' to 'multiply_pingpongdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fmul_32ns_32ns_32_4_max_dsp_1' to 'multiply_pingpongeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/win' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/hin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/stride' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/padding' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 93.324 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 145.406 ; gain = 59.754
INFO: [SYSC 207-301] Generating SystemC RTL for multiply_pingpong.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply_pingpong.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply_pingpong.
INFO: [HLS 200-112] Total elapsed time: 6.385 seconds; peak allocated memory: 93.324 MB.
==============================================================
File generated on Sun May 05 17:02:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.301 ; gain = 18.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.301 ; gain = 18.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.488 ; gain = 26.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.816 ; gain = 29.824
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 139.660 ; gain = 54.668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 140.445 ; gain = 55.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_pingpong' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.574 seconds; current allocated memory: 91.661 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 92.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/input_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/weight_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/output_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_pingpong' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fadd_32ns_32ns_32_5_full_dsp_1' to 'multiply_pingpongdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fmul_32ns_32ns_32_4_max_dsp_1' to 'multiply_pingpongeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/win' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/hin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/stride' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/padding' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 92.879 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 144.324 ; gain = 59.332
INFO: [SYSC 207-301] Generating SystemC RTL for multiply_pingpong.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply_pingpong.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply_pingpong.
INFO: [HLS 200-112] Total elapsed time: 6.247 seconds; peak allocated memory: 92.879 MB.
==============================================================
File generated on Sun May 05 17:03:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.078 ; gain = 18.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.078 ; gain = 18.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.336 ; gain = 26.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.539 ; gain = 29.578
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 140.699 ; gain = 55.738
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:42:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 140.699 ; gain = 55.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_pingpong' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum') to 'store' operation of variable 'sum' on local variable 'sum' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'loop_chin_.2'.
WARNING: [SCHED 204-21] Estimated clock period (9.025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'multiply_pingpong' consists of the following:
	'fadd' operation ('sum', c_cnn/conv_core.cpp:47) [132]  (7.26 ns)
	'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' [136]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.57 seconds; current allocated memory: 91.768 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 92.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/input_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/weight_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/output_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_pingpong' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fadd_32ns_32ns_32_5_full_dsp_1' to 'multiply_pingpongdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fmul_32ns_32ns_32_4_max_dsp_1' to 'multiply_pingpongeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/win' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/hin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/stride' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/padding' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 93.221 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 144.664 ; gain = 59.703
INFO: [SYSC 207-301] Generating SystemC RTL for multiply_pingpong.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply_pingpong.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply_pingpong.
INFO: [HLS 200-112] Total elapsed time: 6.378 seconds; peak allocated memory: 93.221 MB.
==============================================================
File generated on Sun May 05 17:03:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.160 ; gain = 18.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.160 ; gain = 18.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.770 ; gain = 26.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.500 ; gain = 29.469
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:42) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:45) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 140.820 ; gain = 55.789
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:42:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 140.820 ; gain = 55.789
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_pingpong' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum') to 'store' operation of variable 'sum' on local variable 'sum' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'loop_chin_.2'.
WARNING: [SCHED 204-21] Estimated clock period (9.025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'multiply_pingpong' consists of the following:
	'fadd' operation ('sum', c_cnn/conv_core.cpp:47) [133]  (7.26 ns)
	'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' [136]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.684 seconds; current allocated memory: 91.772 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 92.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/input_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/weight_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/output_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_pingpong' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fadd_32ns_32ns_32_5_full_dsp_1' to 'multiply_pingpongdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fmul_32ns_32ns_32_4_max_dsp_1' to 'multiply_pingpongeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/win' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/hin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/stride' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/padding' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 93.227 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 144.578 ; gain = 59.547
INFO: [SYSC 207-301] Generating SystemC RTL for multiply_pingpong.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply_pingpong.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply_pingpong.
INFO: [HLS 200-112] Total elapsed time: 6.455 seconds; peak allocated memory: 93.227 MB.
==============================================================
File generated on Sun May 05 17:03:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.062 ; gain = 17.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.289 ; gain = 17.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.664 ; gain = 26.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.406 ; gain = 28.945
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:42) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:45) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 140.887 ; gain = 55.426
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:27:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:42:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 140.887 ; gain = 55.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_pingpong' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:47) on local variable 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum') to 'store' operation of variable 'sum' on local variable 'sum' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'loop_chin_.2'.
WARNING: [SCHED 204-21] Estimated clock period (9.025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'multiply_pingpong' consists of the following:
	'fadd' operation ('sum', c_cnn/conv_core.cpp:47) [131]  (7.26 ns)
	'store' operation (c_cnn/conv_core.cpp:47) of variable 'sum', c_cnn/conv_core.cpp:47 on local variable 'sum' [134]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.635 seconds; current allocated memory: 91.797 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 92.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/input_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/weight_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/output_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_pingpong' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fadd_32ns_32ns_32_5_full_dsp_1' to 'multiply_pingpongdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fmul_32ns_32ns_32_4_max_dsp_1' to 'multiply_pingpongeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/win' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/hin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/stride' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/padding' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 93.329 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 145.371 ; gain = 59.910
INFO: [SYSC 207-301] Generating SystemC RTL for multiply_pingpong.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply_pingpong.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply_pingpong.
INFO: [HLS 200-112] Total elapsed time: 6.425 seconds; peak allocated memory: 93.329 MB.
==============================================================
File generated on Sun May 05 17:05:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.082 ; gain = 17.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.309 ; gain = 18.062
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.543 ; gain = 26.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 114.633 ; gain = 29.387
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_chin_' (c_cnn/conv_core.cpp:20) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky_' (c_cnn/conv_core.cpp:28) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx_' (c_cnn/conv_core.cpp:32) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 140.422 ; gain = 55.176
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 140.422 ; gain = 55.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_pingpong' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum') to 'store' operation of variable 'sum' on local variable 'sum' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'loop_chin_.2'.
WARNING: [SCHED 204-21] Estimated clock period (9.025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'multiply_pingpong' consists of the following:
	'fadd' operation ('sum', c_cnn/conv_core.cpp:48) [132]  (7.26 ns)
	'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' [135]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.65 seconds; current allocated memory: 91.809 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 92.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/input_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/weight_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/output_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_pingpong' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fadd_32ns_32ns_32_5_full_dsp_1' to 'multiply_pingpongdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fmul_32ns_32ns_32_4_max_dsp_1' to 'multiply_pingpongeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/win' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/hin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/stride' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/padding' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 93.343 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 145.516 ; gain = 60.270
INFO: [SYSC 207-301] Generating SystemC RTL for multiply_pingpong.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply_pingpong.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply_pingpong.
INFO: [HLS 200-112] Total elapsed time: 6.442 seconds; peak allocated memory: 93.343 MB.
==============================================================
File generated on Sun May 05 17:06:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.230 ; gain = 17.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.230 ; gain = 17.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 111.805 ; gain = 26.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.109 ; gain = 29.395
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.688 ; gain = 55.973
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:109:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:105:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:94:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:90:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:86:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 143.680 ; gain = 57.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum') to 'store' operation of variable 'sum' on local variable 'sum' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'loop_chin_.2'.
WARNING: [SCHED 204-21] Estimated clock period (9.025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'multiply_pingpong' consists of the following:
	'fadd' operation ('sum', c_cnn/conv_core.cpp:48) [111]  (7.26 ns)
	'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' [114]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.107 seconds; current allocated memory: 102.739 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 103.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond_flatten1') to 'and' operation ('or_cond2') (combination delay: 13.0276 ns) to honor II or Latency constraint in region 'loop_chin_loop_ky_loop_kx'.
WARNING: [SCHED 204-21] Estimated clock period (14.9836ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conv' consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [120]  (0 ns)
	'icmp' operation ('exitcond_flatten1') [137]  (2.78 ns)
	'select' operation ('y_mid', c_cnn/conv_core.cpp:113) [138]  (0.733 ns)
	'add' operation ('y_1', c_cnn/conv_core.cpp:109) [142]  (2.52 ns)
	'add' operation ('yi_mid1', c_cnn/conv_core.cpp:118) [145]  (2.55 ns)
	'icmp' operation ('tmp_45_mid1', c_cnn/conv_core.cpp:120) [148]  (2.47 ns)
	'and' operation ('tmp2_mid1', c_cnn/conv_core.cpp:120) [149]  (0 ns)
	'select' operation ('tmp2_mid2', c_cnn/conv_core.cpp:120) [150]  (0.993 ns)
	'and' operation ('or_cond2', c_cnn/conv_core.cpp:120) [162]  (0.978 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 104.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 104.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 105.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_64ns_32ns_96_5_1' to 'conv_mul_64ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_mul_64ns_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 107.671 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_mul_64ns_32ng8j_MulnS_0'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 163.855 ; gain = 78.141
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.831 seconds; peak allocated memory: 107.671 MB.
==============================================================
File generated on Sun May 05 17:07:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.434 ; gain = 18.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.434 ; gain = 18.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.785 ; gain = 27.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.883 ; gain = 30.223
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 142.121 ; gain = 56.461
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:109:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:105:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:94:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:90:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:86:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 144.078 ; gain = 58.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.017 seconds; current allocated memory: 102.838 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 103.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 103.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 104.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 105.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 107.162 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 163.633 ; gain = 77.973
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.588 seconds; peak allocated memory: 107.162 MB.
==============================================================
File generated on Sun May 05 17:08:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.926 ; gain = 19.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.926 ; gain = 19.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 113.301 ; gain = 27.973
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.398 ; gain = 31.070
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 141.617 ; gain = 56.289
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:109:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:105:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:94:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:90:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:86:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 144.840 ; gain = 59.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum') to 'store' operation of variable 'sum' on local variable 'sum' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'loop_chin_.2'.
WARNING: [SCHED 204-21] Estimated clock period (9.025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'multiply_pingpong' consists of the following:
	'fadd' operation ('sum', c_cnn/conv_core.cpp:48) [111]  (7.26 ns)
	'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' [114]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.911 seconds; current allocated memory: 102.863 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 103.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond_flatten1') to 'and' operation ('or_cond2') (combination delay: 13.0276 ns) to honor II or Latency constraint in region 'loop_chin_loop_ky_loop_kx'.
WARNING: [SCHED 204-21] Estimated clock period (14.9836ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'conv' consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [120]  (0 ns)
	'icmp' operation ('exitcond_flatten1') [137]  (2.78 ns)
	'select' operation ('y_mid', c_cnn/conv_core.cpp:113) [138]  (0.733 ns)
	'add' operation ('y_1', c_cnn/conv_core.cpp:109) [142]  (2.52 ns)
	'add' operation ('yi_mid1', c_cnn/conv_core.cpp:118) [145]  (2.55 ns)
	'icmp' operation ('tmp_45_mid1', c_cnn/conv_core.cpp:120) [148]  (2.47 ns)
	'and' operation ('tmp2_mid1', c_cnn/conv_core.cpp:120) [149]  (0 ns)
	'select' operation ('tmp2_mid2', c_cnn/conv_core.cpp:120) [150]  (0.993 ns)
	'and' operation ('or_cond2', c_cnn/conv_core.cpp:120) [162]  (0.978 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 104.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 104.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 105.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_64ns_32ns_96_5_1' to 'conv_mul_64ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_mul_64ns_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 107.708 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'conv_mul_64ns_32ng8j_MulnS_0'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 165.047 ; gain = 79.719
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.596 seconds; peak allocated memory: 107.708 MB.
==============================================================
File generated on Sun May 05 17:08:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.586 ; gain = 18.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.586 ; gain = 18.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.848 ; gain = 27.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.102 ; gain = 30.414
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.754 ; gain = 56.066
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:109:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:105:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:94:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:90:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:86:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 144.129 ; gain = 58.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:48) of variable 'sum', c_cnn/conv_core.cpp:48 on local variable 'sum' and 'load' operation ('sum_1_load_1', c_cnn/conv_core.cpp:48) on local variable 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.985 seconds; current allocated memory: 102.829 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 103.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 103.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 104.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_4_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_4_no_dsp_1' to 'conv_fadd_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 105.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 107.342 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32g8j_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 164.301 ; gain = 78.613
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.662 seconds; peak allocated memory: 107.342 MB.
==============================================================
File generated on Sun May 05 17:09:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.766 ; gain = 19.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.766 ; gain = 19.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.816 ; gain = 27.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.273 ; gain = 30.633
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.867 ; gain = 56.227
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:109:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:105:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:94:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:90:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:86:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 144.293 ; gain = 58.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.965 seconds; current allocated memory: 102.839 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 103.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 103.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 104.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 105.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 107.162 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 164.121 ; gain = 78.480
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.558 seconds; peak allocated memory: 107.162 MB.
==============================================================
File generated on Sun May 05 17:13:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.367 ; gain = 18.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.367 ; gain = 18.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.531 ; gain = 27.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.305 ; gain = 29.844
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.441 ; gain = 55.980
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.441 ; gain = 55.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_pingpong' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.848 seconds; current allocated memory: 91.912 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 92.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/input_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/weight_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/output_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_pingpong' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fadd_32ns_32ns_32_1_full_dsp_1' to 'multiply_pingpongdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fmul_32ns_32ns_32_1_max_dsp_1' to 'multiply_pingpongeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/win' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/hin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/stride' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/padding' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 93.079 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 145.766 ; gain = 60.305
INFO: [SYSC 207-301] Generating SystemC RTL for multiply_pingpong.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply_pingpong.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply_pingpong.
INFO: [HLS 200-112] Total elapsed time: 6.635 seconds; peak allocated memory: 93.079 MB.
==============================================================
File generated on Sun May 05 17:14:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.422 ; gain = 18.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.422 ; gain = 18.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.684 ; gain = 27.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.172 ; gain = 29.715
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx_' (c_cnn/conv_core.cpp:32) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 140.312 ; gain = 54.855
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:44:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 140.801 ; gain = 55.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_pingpong' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.646 seconds; current allocated memory: 91.827 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 92.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/input_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/weight_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/output_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_pingpong' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fadd_32ns_32ns_32_1_full_dsp_1' to 'multiply_pingpongdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fmul_32ns_32ns_32_1_max_dsp_1' to 'multiply_pingpongeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/win' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/hin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/stride' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/padding' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 92.911 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 145.543 ; gain = 60.086
INFO: [SYSC 207-301] Generating SystemC RTL for multiply_pingpong.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply_pingpong.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply_pingpong.
INFO: [HLS 200-112] Total elapsed time: 6.379 seconds; peak allocated memory: 92.911 MB.
==============================================================
File generated on Sun May 05 17:15:19 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.750 ; gain = 19.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.750 ; gain = 19.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.543 ; gain = 26.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.297 ; gain = 29.570
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 141.148 ; gain = 55.422
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.148 ; gain = 55.422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_pingpong' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.65 seconds; current allocated memory: 91.834 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 92.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/input_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/weight_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/output_buffer_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/chin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/win' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/hin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/kx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/ky' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/stride' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/padding' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_pingpong/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_pingpong' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fadd_32ns_32ns_32_1_full_dsp_1' to 'multiply_pingpongdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_fmul_32ns_32ns_32_1_max_dsp_1' to 'multiply_pingpongeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/win' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/hin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/stride' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/padding' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_pingpong/h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_pingpongeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 93.016 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 145.398 ; gain = 59.672
INFO: [SYSC 207-301] Generating SystemC RTL for multiply_pingpong.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply_pingpong.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply_pingpong.
INFO: [HLS 200-112] Total elapsed time: 6.424 seconds; peak allocated memory: 93.016 MB.
==============================================================
File generated on Sun May 05 17:16:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.609 ; gain = 19.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.609 ; gain = 19.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 113.094 ; gain = 27.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.148 ; gain = 30.703
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.637 ; gain = 56.191
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:109:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:105:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:94:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:90:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:86:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 144.430 ; gain = 58.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.96 seconds; current allocated memory: 102.792 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 103.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 103.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 104.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 105.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 107.162 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 163.656 ; gain = 78.211
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.545 seconds; peak allocated memory: 107.162 MB.
==============================================================
File generated on Sun May 05 17:18:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.582 ; gain = 19.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.582 ; gain = 19.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.812 ; gain = 27.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.180 ; gain = 31.355
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'multiply_pingpong' (c_cnn/conv_core.cpp:5).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_wout' (c_cnn/conv_core.cpp:94) in function 'conv' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_chin_' (c_cnn/conv_core.cpp:20) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky_' (c_cnn/conv_core.cpp:28) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx_' (c_cnn/conv_core.cpp:32) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_chin' (c_cnn/conv_core.cpp:106) in function 'conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky' (c_cnn/conv_core.cpp:110) in function 'conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx' (c_cnn/conv_core.cpp:114) in function 'conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 141.637 ; gain = 56.812
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:110:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:106:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:94:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:90:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:86:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 143.934 ; gain = 59.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.05 seconds; current allocated memory: 102.835 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 103.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 103.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 104.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 105.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 107.022 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 163.434 ; gain = 78.609
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.693 seconds; peak allocated memory: 107.022 MB.
==============================================================
File generated on Sun May 05 17:19:04 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.836 ; gain = 19.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.836 ; gain = 19.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.824 ; gain = 27.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.055 ; gain = 30.844
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 142.609 ; gain = 57.398
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:110:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:106:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:94:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:90:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:86:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 144.148 ; gain = 58.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.021 seconds; current allocated memory: 102.807 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 103.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 103.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 104.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 105.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 107.131 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 163.648 ; gain = 78.438
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.674 seconds; peak allocated memory: 107.131 MB.
==============================================================
File generated on Sun May 05 17:22:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 17:23:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.434 ; gain = 19.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.434 ; gain = 19.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.691 ; gain = 28.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.195 ; gain = 31.527
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'multiply_pingpong' (c_cnn/conv_core.cpp:5).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_chout' (c_cnn/conv_core.cpp:86) in function 'conv' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_chin_' (c_cnn/conv_core.cpp:20) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky_' (c_cnn/conv_core.cpp:28) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx_' (c_cnn/conv_core.cpp:32) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_hout' (c_cnn/conv_core.cpp:90) in function 'conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_wout' (c_cnn/conv_core.cpp:94) in function 'conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_chin' (c_cnn/conv_core.cpp:106) in function 'conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky' (c_cnn/conv_core.cpp:110) in function 'conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx' (c_cnn/conv_core.cpp:114) in function 'conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 142.246 ; gain = 57.578
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:110:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:106:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:94:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:90:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:86:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 144.203 ; gain = 59.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.1 seconds; current allocated memory: 102.846 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 103.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 103.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 104.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 105.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 107.054 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 163.715 ; gain = 79.047
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.752 seconds; peak allocated memory: 107.054 MB.
==============================================================
File generated on Sun May 05 17:24:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.641 ; gain = 19.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.641 ; gain = 19.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.715 ; gain = 27.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.066 ; gain = 31.152
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 142.645 ; gain = 57.730
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:111:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:107:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chout' (c_cnn/conv_core.cpp:99:46) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:31) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 144.523 ; gain = 59.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.116 seconds; current allocated memory: 102.796 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 103.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 103.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 104.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 105.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 107.142 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 163.688 ; gain = 78.773
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.75 seconds; peak allocated memory: 107.142 MB.
==============================================================
File generated on Sun May 05 17:24:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.559 ; gain = 19.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.559 ; gain = 19.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.941 ; gain = 28.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.168 ; gain = 31.281
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'multiply_pingpong' (c_cnn/conv_core.cpp:5).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_chout' (c_cnn/conv_core.cpp:99) in function 'conv' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_chin_' (c_cnn/conv_core.cpp:20) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky_' (c_cnn/conv_core.cpp:28) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx_' (c_cnn/conv_core.cpp:32) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_chin' (c_cnn/conv_core.cpp:108) in function 'conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky' (c_cnn/conv_core.cpp:112) in function 'conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx' (c_cnn/conv_core.cpp:116) in function 'conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 142.277 ; gain = 57.391
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:112:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:108:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chout' (c_cnn/conv_core.cpp:99:46) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:31) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 144.336 ; gain = 59.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.159 seconds; current allocated memory: 102.825 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 103.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 103.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 104.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 105.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 107.033 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 163.910 ; gain = 79.023
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.797 seconds; peak allocated memory: 107.033 MB.
==============================================================
File generated on Sun May 05 17:25:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.465 ; gain = 19.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.465 ; gain = 19.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.793 ; gain = 27.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.805 ; gain = 30.453
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 142.117 ; gain = 56.766
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:112:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:108:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chout' (c_cnn/conv_core.cpp:99:46) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:31) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 144.152 ; gain = 58.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.059 seconds; current allocated memory: 102.796 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 103.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 103.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 104.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 105.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 107.142 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 163.738 ; gain = 78.387
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.725 seconds; peak allocated memory: 107.142 MB.
==============================================================
File generated on Sun May 05 17:25:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.445 ; gain = 19.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.445 ; gain = 19.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.801 ; gain = 27.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.043 ; gain = 30.766
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 142.484 ; gain = 57.207
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:112:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:108:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chout' (c_cnn/conv_core.cpp:99:46) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:31) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 144.375 ; gain = 59.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.971 seconds; current allocated memory: 102.796 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 103.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 103.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 104.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 105.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 107.142 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 163.629 ; gain = 78.352
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.529 seconds; peak allocated memory: 107.142 MB.
==============================================================
File generated on Sun May 05 17:26:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.512 ; gain = 18.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.512 ; gain = 18.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.652 ; gain = 27.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.172 ; gain = 30.594
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 142.332 ; gain = 56.754
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:113:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:109:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:95:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:91:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:86:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 144.070 ; gain = 58.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.044 seconds; current allocated memory: 102.839 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 103.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 103.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 104.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 105.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 107.147 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 163.590 ; gain = 78.012
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.664 seconds; peak allocated memory: 107.147 MB.
==============================================================
File generated on Sun May 05 17:32:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 17:33:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 17:33:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.703 ; gain = 19.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.703 ; gain = 19.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.812 ; gain = 27.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.039 ; gain = 30.559
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 142.074 ; gain = 56.594
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:113:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:109:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:95:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:91:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:86:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 144.613 ; gain = 59.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.977 seconds; current allocated memory: 102.839 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 103.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 103.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 104.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 105.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 107.147 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 164.215 ; gain = 78.734
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.551 seconds; peak allocated memory: 107.147 MB.
==============================================================
File generated on Sun May 05 17:34:04 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.711 ; gain = 19.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.711 ; gain = 19.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.523 ; gain = 27.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.898 ; gain = 30.457
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 142.512 ; gain = 57.070
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:113:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:109:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:95:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:91:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:86:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 144.422 ; gain = 58.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.064 seconds; current allocated memory: 102.807 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 103.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 103.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 104.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 105.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 107.131 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w32_d10000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 164.074 ; gain = 78.633
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.665 seconds; peak allocated memory: 107.131 MB.
==============================================================
File generated on Sun May 05 17:34:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 05 17:35:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:13:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:26:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:27:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:28:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:29:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:30:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:31:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:32:15 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:33:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:34:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:35:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:36:48 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:38:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:39:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:42:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:42:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.320 ; gain = 18.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.320 ; gain = 18.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 112.645 ; gain = 27.211
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-92] Port 'output' (c_cnn/conv_core.cpp:62) of function 'conv' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (c_cnn/conv_core.cpp:57:2) and read (c_cnn/conv_core.cpp:57:2) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon May 06 14:42:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.312 ; gain = 18.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.312 ; gain = 18.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.672 ; gain = 27.168
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-92] Port 'output' (c_cnn/conv_core.cpp:62) of function 'conv' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (c_cnn/conv_core.cpp:57:2) and read (c_cnn/conv_core.cpp:57:2) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon May 06 14:44:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.312 ; gain = 18.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.312 ; gain = 18.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.918 ; gain = 27.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.891 ; gain = 30.453
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:62)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 142.305 ; gain = 56.867
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:44:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:113:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:109:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:95:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:91:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:87:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 144.891 ; gain = 59.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.871 seconds; current allocated memory: 103.201 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 103.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 104.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 105.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 106.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'output_r', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 108.200 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 166.602 ; gain = 81.164
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.642 seconds; peak allocated memory: 108.200 MB.
==============================================================
File generated on Mon May 06 14:46:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.238 ; gain = 19.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.238 ; gain = 19.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 113.098 ; gain = 27.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.016 ; gain = 30.906
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 141.996 ; gain = 56.887
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:44:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:115:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:111:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:97:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:93:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:89:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 145.238 ; gain = 60.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.968 seconds; current allocated memory: 103.472 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 103.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (c_cnn/conv_core.cpp:132) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 104.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 105.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 106.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'bias', 'output_r', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 109.249 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 169.266 ; gain = 84.156
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.942 seconds; peak allocated memory: 109.249 MB.
==============================================================
File generated on Mon May 06 14:48:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.484 ; gain = 19.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.484 ; gain = 19.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 113.016 ; gain = 28.039
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-92] Port 'output' (c_cnn/conv_core.cpp:61) of function 'conv' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (c_cnn/conv_core.cpp:57:2) and read (c_cnn/conv_core.cpp:57:2) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon May 06 14:49:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.242 ; gain = 18.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.242 ; gain = 18.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.930 ; gain = 27.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.902 ; gain = 30.422
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 142.355 ; gain = 56.875
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:44:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:113:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:109:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:95:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:91:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:87:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 144.383 ; gain = 58.902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.885 seconds; current allocated memory: 103.073 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 103.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 104.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 104.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 105.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 107.468 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 164.301 ; gain = 78.820
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.536 seconds; peak allocated memory: 107.468 MB.
==============================================================
File generated on Mon May 06 14:53:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 14:59:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 15:00:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.234 ; gain = 18.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.234 ; gain = 18.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.824 ; gain = 27.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.145 ; gain = 30.555
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_wout' (c_cnn/conv_core.cpp:93) in function 'conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'multiply_pingpong' (c_cnn/conv_core.cpp:5).
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_chin' (c_cnn/conv_core.cpp:106) in function 'conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky' (c_cnn/conv_core.cpp:110) in function 'conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx' (c_cnn/conv_core.cpp:114) in function 'conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_chin_' (c_cnn/conv_core.cpp:21) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky_' (c_cnn/conv_core.cpp:29) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx_' (c_cnn/conv_core.cpp:33) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:62)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 141.898 ; gain = 56.309
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:44:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:110:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:106:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:93:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:89:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:85:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 144.070 ; gain = 58.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.854 seconds; current allocated memory: 103.054 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 103.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 104.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 104.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 105.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 107.277 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 164.066 ; gain = 78.477
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.474 seconds; peak allocated memory: 107.277 MB.
==============================================================
File generated on Mon May 06 15:02:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 15:02:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.297 ; gain = 19.312
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.297 ; gain = 19.312
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.816 ; gain = 27.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 115.941 ; gain = 30.957
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_wout' (c_cnn/conv_core.cpp:93) in function 'conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'multiply_pingpong' (c_cnn/conv_core.cpp:5).
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_chin' (c_cnn/conv_core.cpp:106) in function 'conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky' (c_cnn/conv_core.cpp:110) in function 'conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx' (c_cnn/conv_core.cpp:114) in function 'conv': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_chin_' (c_cnn/conv_core.cpp:21) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky_' (c_cnn/conv_core.cpp:29) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx_' (c_cnn/conv_core.cpp:33) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:62)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 142.156 ; gain = 57.172
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:44:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:93:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:89:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:85:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 144.355 ; gain = 59.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.887 seconds; current allocated memory: 102.857 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 103.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 103.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 104.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 105.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 106.761 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 162.758 ; gain = 77.773
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.373 seconds; peak allocated memory: 106.761 MB.
==============================================================
File generated on Mon May 06 15:03:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.316 ; gain = 19.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.316 ; gain = 19.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 112.828 ; gain = 27.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.020 ; gain = 30.965
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:62)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 141.469 ; gain = 56.414
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:44:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:109:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:105:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:93:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:89:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:85:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 143.926 ; gain = 58.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.757 seconds; current allocated memory: 103.073 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 103.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 104.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 104.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 105.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 107.468 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 164.012 ; gain = 78.957
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.386 seconds; peak allocated memory: 107.468 MB.
==============================================================
File generated on Mon May 06 15:08:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 15:11:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 15:13:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.332 ; gain = 19.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.332 ; gain = 19.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 113.238 ; gain = 28.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.258 ; gain = 31.309
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 142.430 ; gain = 57.480
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:44:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 144.742 ; gain = 59.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.874 seconds; current allocated memory: 103.057 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 103.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 104.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 104.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 105.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 107.437 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 164.219 ; gain = 79.270
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 7.5 seconds; peak allocated memory: 107.437 MB.
==============================================================
File generated on Mon May 06 15:15:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 15:16:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 15:16:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 15:16:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 15:17:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 15:17:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 16:08:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.355 ; gain = 18.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.355 ; gain = 18.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 128.832 ; gain = 43.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 137.684 ; gain = 52.023
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 170.504 ; gain = 84.844
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 172.617 ; gain = 86.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.944 seconds; current allocated memory: 121.510 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 122.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/CHin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Hin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Win_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Kx_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Ky_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/mode_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'CHin_V', 'Hin_V', 'Win_V', 'Kx_V', 'Ky_V', 'mode_V', 'feature_in' and 'feature_out' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'pool_fadd_32ns_32ns_32_1_full_dsp_1' to 'pool_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_fdiv_32ns_32ns_32_5_1' to 'pool_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_uitofp_32ns_32_1_1' to 'pool_uitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_fcmp_32ns_32ns_1_1_1' to 'pool_fcmp_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_udiv_16ns_8ns_16_20_seq_1' to 'pool_udiv_16ns_8nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mul_mul_16s_16ns_32_1_1' to 'pool_mul_mul_16s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mac_muladd_16s_16s_48ns_48_1_1' to 'pool_mac_muladd_1hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_fcmp_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mac_muladd_1hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mul_mul_16s_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_udiv_16ns_8nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_uitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 123.839 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_udiv_16ns_8nfYi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 181.074 ; gain = 95.414
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 19.237 seconds; peak allocated memory: 123.839 MB.
==============================================================
File generated on Mon May 06 16:23:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 06 16:23:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.766 ; gain = 20.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.766 ; gain = 20.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 129.023 ; gain = 44.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 138.734 ; gain = 54.020
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 170.914 ; gain = 86.199
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 173.551 ; gain = 88.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.201 seconds; current allocated memory: 121.576 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 122.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/CHin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Hin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Win_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Kx_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Ky_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/mode_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'CHin_V', 'Hin_V', 'Win_V', 'Kx_V', 'Ky_V', 'mode_V', 'feature_in' and 'feature_out' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'pool_fadd_32ns_32ns_32_1_full_dsp_1' to 'pool_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_fdiv_32ns_32ns_32_5_1' to 'pool_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_uitofp_32ns_32_1_1' to 'pool_uitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_fcmp_32ns_32ns_1_1_1' to 'pool_fcmp_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_udiv_16ns_8ns_16_20_seq_1' to 'pool_udiv_16ns_8nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mul_mul_16ns_16s_32_1_1' to 'pool_mul_mul_16nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mac_muladd_16s_16s_48ns_48_1_1' to 'pool_mac_muladd_1hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_fcmp_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mac_muladd_1hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mul_mul_16nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_udiv_16ns_8nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_uitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 123.920 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_udiv_16ns_8nfYi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 181.355 ; gain = 96.641
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 16.234 seconds; peak allocated memory: 123.920 MB.
==============================================================
File generated on Mon May 06 16:26:14 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.699 ; gain = 18.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.699 ; gain = 18.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 128.887 ; gain = 43.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 138.902 ; gain = 53.188
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:27) in function 'pool' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:39) in function 'pool': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1.1' (c_cnn/pool_core.cpp:41) in function 'pool': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 171.891 ; gain = 86.176
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (c_cnn/pool_core.cpp:27:14) in function 'pool' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:25:14) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:23:14) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 174.527 ; gain = 88.812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.682 seconds; current allocated memory: 121.675 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 122.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/CHin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Hin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Win_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Kx_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Ky_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/mode_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'CHin_V', 'Hin_V', 'Win_V', 'Kx_V', 'Ky_V', 'mode_V', 'feature_in' and 'feature_out' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'pool_fadd_32ns_32ns_32_1_full_dsp_1' to 'pool_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_fdiv_32ns_32ns_32_5_1' to 'pool_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_uitofp_32ns_32_1_1' to 'pool_uitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_fcmp_32ns_32ns_1_1_1' to 'pool_fcmp_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_udiv_16ns_8ns_16_20_seq_1' to 'pool_udiv_16ns_8nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mul_mul_16ns_16ns_32_1_1' to 'pool_mul_mul_16nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mul_mul_16s_8ns_16_1_1' to 'pool_mul_mul_16s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mul_mul_8ns_16s_16_1_1' to 'pool_mul_mul_8ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mul_mul_16ns_16s_32_1_1' to 'pool_mul_mul_16nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mac_muladd_16s_16s_48ns_48_1_1' to 'pool_mac_muladd_1kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mac_muladd_16s_16ns_15ns_32_1_1' to 'pool_mac_muladd_1lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_fcmp_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mac_muladd_1kbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mac_muladd_1lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mul_mul_16nsg8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mul_mul_16nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mul_mul_16s_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mul_mul_8ns_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_udiv_16ns_8nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_uitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 124.395 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_udiv_16ns_8nfYi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 182.711 ; gain = 96.996
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 16.965 seconds; peak allocated memory: 124.395 MB.
==============================================================
File generated on Mon May 06 16:27:14 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.496 ; gain = 19.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.496 ; gain = 19.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 128.422 ; gain = 43.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 139.113 ; gain = 54.094
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:27) in function 'pool' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:39) in function 'pool': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1.1' (c_cnn/pool_core.cpp:41) in function 'pool': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 171.492 ; gain = 86.473
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (c_cnn/pool_core.cpp:27:14) in function 'pool' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:25:14) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:23:14) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 173.344 ; gain = 88.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.77 seconds; current allocated memory: 121.676 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 122.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/CHin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Hin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Win_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Kx_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/Ky_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/mode_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'CHin_V', 'Hin_V', 'Win_V', 'Kx_V', 'Ky_V', 'mode_V', 'feature_in' and 'feature_out' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'pool_fadd_32ns_32ns_32_1_full_dsp_1' to 'pool_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_fdiv_32ns_32ns_32_5_1' to 'pool_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_uitofp_32ns_32_1_1' to 'pool_uitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_fcmp_32ns_32ns_1_1_1' to 'pool_fcmp_32ns_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_udiv_16ns_8ns_16_20_seq_1' to 'pool_udiv_16ns_8nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mul_mul_16ns_16ns_32_1_1' to 'pool_mul_mul_16nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mul_mul_16s_8ns_16_1_1' to 'pool_mul_mul_16s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mul_mul_8ns_16s_16_1_1' to 'pool_mul_mul_8ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mul_mul_16ns_16s_32_1_1' to 'pool_mul_mul_16nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mac_muladd_16s_16s_48ns_48_1_1' to 'pool_mac_muladd_1kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pool_mac_muladd_16s_16ns_15ns_32_1_1' to 'pool_mac_muladd_1lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_fcmp_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mac_muladd_1kbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mac_muladd_1lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mul_mul_16nsg8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mul_mul_16nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mul_mul_16s_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_mul_mul_8ns_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_udiv_16ns_8nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pool_uitofp_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 124.396 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_udiv_16ns_8nfYi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 182.066 ; gain = 97.047
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 17.017 seconds; peak allocated memory: 124.396 MB.
==============================================================
File generated on Mon May 06 16:29:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.465 ; gain = 19.684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.465 ; gain = 19.684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 127.707 ; gain = 42.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 137.875 ; gain = 53.094
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:79) in function 'max_pool' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:85) in function 'max_pool': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1.1' (c_cnn/pool_core.cpp:87) in function 'max_pool': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 170.816 ; gain = 86.035
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (c_cnn/pool_core.cpp:79:14) in function 'max_pool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:77:14) in function 'max_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:75:14) in function 'max_pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 171.887 ; gain = 87.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.461 seconds; current allocated memory: 120.206 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 120.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/CHin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/Hin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/Win_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/Kx_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/Ky_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'CHin_V', 'Hin_V', 'Win_V', 'Kx_V', 'Ky_V', 'feature_in' and 'feature_out' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool_fcmp_32ns_32ns_1_1_1' to 'max_pool_fcmp_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool_udiv_16ns_8ns_16_20_seq_1' to 'max_pool_udiv_16ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool_mul_mul_16ns_16ns_32_1_1' to 'max_pool_mul_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool_mul_mul_16s_8ns_16_1_1' to 'max_pool_mul_mul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool_mul_mul_8ns_16s_16_1_1' to 'max_pool_mul_mul_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool_mul_mul_16ns_16s_32_1_1' to 'max_pool_mul_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool_mac_muladd_16s_16ns_15ns_32_1_1' to 'max_pool_mac_mulahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool_ama_addmuladd_8ns_16s_16s_48ns_48_1_1' to 'max_pool_ama_addmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_ama_addmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool_fcmp_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool_mul_mul_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool_mul_mul_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool_mul_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool_udiv_16ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 122.302 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pool_udiv_16ncud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.551 ; gain = 93.770
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool.
INFO: [HLS 200-112] Total elapsed time: 16.473 seconds; peak allocated memory: 122.302 MB.
==============================================================
File generated on Mon May 06 16:40:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.574 ; gain = 18.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.574 ; gain = 18.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 115.184 ; gain = 29.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 119.734 ; gain = 34.074
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:23) in function 'max_pool2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:28) in function 'max_pool2' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 145.605 ; gain = 59.945
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:20:13) in function 'max_pool2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:17:16) in function 'max_pool2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 145.605 ; gain = 59.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool2' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool2/in' to 'max_pool2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool2/out' to 'max_pool2/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (c_cnn/pool_core.cpp:31) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.131 seconds; current allocated memory: 96.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 97.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/ch_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'h', 'w', 'ch_in', 'in_r' and 'out_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool2_fcmp_32ns_32ns_1_1_1' to 'max_pool2_fcmp_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool2_fcmp_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 99.197 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 155.230 ; gain = 69.570
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool2.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool2.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool2.
INFO: [HLS 200-112] Total elapsed time: 14.195 seconds; peak allocated memory: 99.197 MB.
==============================================================
File generated on Mon May 06 16:43:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.578 ; gain = 18.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.578 ; gain = 18.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 115.590 ; gain = 29.891
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 119.457 ; gain = 33.758
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:23) in function 'max_pool2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:28) in function 'max_pool2' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 145.531 ; gain = 59.832
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:20:13) in function 'max_pool2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:17:16) in function 'max_pool2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 145.531 ; gain = 59.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool2' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool2/in' to 'max_pool2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool2/out' to 'max_pool2/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (c_cnn/pool_core.cpp:31) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.929 seconds; current allocated memory: 96.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 97.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/ch_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'h', 'w', 'ch_in', 'in_r' and 'out_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool2_fcmp_32ns_32ns_1_1_1' to 'max_pool2_fcmp_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool2_fcmp_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 99.166 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 155.461 ; gain = 69.762
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool2.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool2.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool2.
INFO: [HLS 200-112] Total elapsed time: 14.033 seconds; peak allocated memory: 99.166 MB.
==============================================================
File generated on Mon May 06 16:59:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/pool_core.cpp:1:
c_cnn/pool_core.cpp:45:68: error: expected parameter declarator
void pool(data_t in[], data_t output[], int chin, int hin, int win,)
                                                                   ^
1 error generated.
==============================================================
File generated on Mon May 06 17:00:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon May 06 17:00:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/pool_core.cpp:1:
c_cnn/pool_core.cpp:45:68: error: expected parameter declarator
void pool(data_t in[], data_t output[], int chin, int hin, int win,)
                                                                   ^
1 error generated.
==============================================================
File generated on Mon May 06 17:00:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.676 ; gain = 18.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.676 ; gain = 18.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 118.020 ; gain = 32.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.121 ; gain = 37.352
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.766 ; gain = 64.996
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:58:13) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:55:13) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.766 ; gain = 64.996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/output' to 'pool/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (c_cnn/pool_core.cpp:66) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.999 seconds; current allocated memory: 100.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 101.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'pool_fcmp_32ns_32ns_1_1_1' to 'pool_fcmp_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_fcmp_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 103.529 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 159.660 ; gain = 73.891
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 16.078 seconds; peak allocated memory: 103.529 MB.
==============================================================
File generated on Mon May 06 17:01:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.445 ; gain = 18.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.445 ; gain = 18.746
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'pool' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon May 06 17:02:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.527 ; gain = 19.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.527 ; gain = 19.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 117.477 ; gain = 32.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 122.746 ; gain = 37.305
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.082 ; gain = 64.641
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 150.082 ; gain = 64.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/in' to 'max_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/output' to 'max_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.815 seconds; current allocated memory: 100.431 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 101.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool_2D_fcmp_32ns_32ns_1_1_1' to 'max_pool_2D_fcmp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_2D_fcmp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 102.455 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 157.105 ; gain = 71.664
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 15.661 seconds; peak allocated memory: 102.455 MB.
==============================================================
File generated on Mon May 06 17:06:56 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.621 ; gain = 19.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.621 ; gain = 19.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 118.062 ; gain = 33.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.328 ; gain = 38.488
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:55) in function 'max_pool_2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:68) in function 'max_pool_2D' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:60) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 150.270 ; gain = 65.430
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:52:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:49:13) in function 'max_pool_2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 150.270 ; gain = 65.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/in' to 'max_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/output' to 'max_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (c_cnn/pool_core.cpp:63) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 7, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.702 seconds; current allocated memory: 100.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 101.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool_2D_fcmp_32ns_32ns_1_1_1' to 'max_pool_2D_fcmp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_2D_fcmp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 103.182 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 158.258 ; gain = 73.418
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 16.745 seconds; peak allocated memory: 103.182 MB.
==============================================================
File generated on Mon May 06 17:11:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.410 ; gain = 18.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.410 ; gain = 18.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 118.344 ; gain = 32.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.254 ; gain = 37.797
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (c_cnn/pool_core.cpp:96) in function 'max_pool_2D' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:100) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:100) in function 'max_pool_2D': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:113) in function 'max_pool_2D' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:105) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 151.277 ; gain = 65.820
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:96:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:93:13) in function 'max_pool_2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 151.500 ; gain = 66.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/in' to 'max_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/output' to 'max_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (c_cnn/pool_core.cpp:107) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.875 seconds; current allocated memory: 100.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 101.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool_2D_fcmp_32ns_32ns_1_1_1' to 'max_pool_2D_fcmp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_2D_fcmp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 103.214 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 159.594 ; gain = 74.137
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 15.952 seconds; peak allocated memory: 103.214 MB.
==============================================================
File generated on Mon May 06 17:12:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.590 ; gain = 19.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.590 ; gain = 19.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 118.402 ; gain = 33.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 123.406 ; gain = 38.438
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:55) in function 'max_pool_2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:69) in function 'max_pool_2D' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:60) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 151.000 ; gain = 66.031
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:52:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:49:13) in function 'max_pool_2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 151.000 ; gain = 66.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/in' to 'max_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/output' to 'max_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (c_cnn/pool_core.cpp:63) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 7, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.837 seconds; current allocated memory: 100.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 101.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool_2D_fcmp_32ns_32ns_1_1_1' to 'max_pool_2D_fcmp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_2D_fcmp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 103.204 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 159.109 ; gain = 74.141
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 15.894 seconds; peak allocated memory: 103.204 MB.
==============================================================
File generated on Mon May 06 17:13:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.629 ; gain = 18.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.629 ; gain = 18.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 118.281 ; gain = 32.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.191 ; gain = 37.504
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.086 ; gain = 64.398
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.086 ; gain = 64.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/in' to 'max_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/output' to 'max_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.165 seconds; current allocated memory: 100.457 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 101.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool_2D_fcmp_32ns_32ns_1_1_1' to 'max_pool_2D_fcmp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_2D_fcmp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 102.511 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 157.324 ; gain = 71.637
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 15.998 seconds; peak allocated memory: 102.511 MB.
==============================================================
File generated on Mon May 06 17:13:48 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.621 ; gain = 19.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.621 ; gain = 19.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 118.219 ; gain = 33.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.305 ; gain = 38.086
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 150.828 ; gain = 65.609
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:17:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:14:13) in function 'max_pool_2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 150.828 ; gain = 65.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/in' to 'max_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/output' to 'max_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (c_cnn/pool_core.cpp:25) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.818 seconds; current allocated memory: 100.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool_2D_fcmp_32ns_32ns_1_1_1' to 'max_pool_2D_fcmp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_2D_fcmp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 103.523 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 159.625 ; gain = 74.406
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 15.872 seconds; peak allocated memory: 103.523 MB.
==============================================================
File generated on Mon May 06 17:14:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.633 ; gain = 19.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.633 ; gain = 19.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 118.277 ; gain = 32.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 123.289 ; gain = 37.832
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:54) in function 'max_pool_2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:66) in function 'max_pool_2D' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.961 ; gain = 65.504
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:51:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:48:13) in function 'max_pool_2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 150.961 ; gain = 65.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/in' to 'max_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/output' to 'max_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (c_cnn/pool_core.cpp:61) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 7, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.802 seconds; current allocated memory: 100.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 101.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool_2D_fcmp_32ns_32ns_1_1_1' to 'max_pool_2D_fcmp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_2D_fcmp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 103.182 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 158.871 ; gain = 73.414
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 15.822 seconds; peak allocated memory: 103.182 MB.
==============================================================
File generated on Mon May 06 17:17:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.660 ; gain = 18.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.660 ; gain = 18.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 118.469 ; gain = 32.734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.926 ; gain = 38.191
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (c_cnn/pool_core.cpp:107) in function 'max_pool_2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (c_cnn/pool_core.cpp:118) in function 'max_pool_2D' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:111) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.816 ; gain = 65.082
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (c_cnn/pool_core.cpp:104:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (c_cnn/pool_core.cpp:101:16) in function 'max_pool_2D'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (c_cnn/pool_core.cpp:98:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (c_cnn/pool_core.cpp:131:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 151.031 ; gain = 65.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/in' to 'max_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/output' to 'max_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:90 (c_cnn/pool_core.cpp:113) and fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:90 (c_cnn/pool_core.cpp:112).
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:90 (c_cnn/pool_core.cpp:114) and fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:90 (c_cnn/pool_core.cpp:112).
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:90 (c_cnn/pool_core.cpp:115) and fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:90 (c_cnn/pool_core.cpp:112).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.976 seconds; current allocated memory: 100.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 100.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool_2D_fcmp_32ns_32ns_1_1_1' to 'max_pool_2D_fcmp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_2D_fcmp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 102.260 MB.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream_V_U(fifo_w32_d512_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_V_U(fifo_w32_d512_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 156.582 ; gain = 70.848
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 15.786 seconds; peak allocated memory: 102.260 MB.
==============================================================
File generated on Mon May 06 17:19:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.512 ; gain = 19.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.512 ; gain = 19.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 118.188 ; gain = 32.676
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.387 ; gain = 37.875
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (c_cnn/pool_core.cpp:108) in function 'max_pool_2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (c_cnn/pool_core.cpp:119) in function 'max_pool_2D' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:112) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 150.629 ; gain = 65.117
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (c_cnn/pool_core.cpp:105:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (c_cnn/pool_core.cpp:102:16) in function 'max_pool_2D'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (c_cnn/pool_core.cpp:99:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (c_cnn/pool_core.cpp:133:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 150.629 ; gain = 65.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/in' to 'max_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/output' to 'max_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:90 (c_cnn/pool_core.cpp:114) and fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:90 (c_cnn/pool_core.cpp:113).
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:90 (c_cnn/pool_core.cpp:115) and fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:90 (c_cnn/pool_core.cpp:113).
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:90 (c_cnn/pool_core.cpp:116) and fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:90 (c_cnn/pool_core.cpp:113).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.985 seconds; current allocated memory: 100.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 100.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool_2D_fcmp_32ns_32ns_1_1_1' to 'max_pool_2D_fcmp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_2D_fcmp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 102.226 MB.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream_V_U(fifo_w32_d512_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_V_U(fifo_w32_d512_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 156.082 ; gain = 70.570
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 15.792 seconds; peak allocated memory: 102.226 MB.
==============================================================
File generated on Mon May 06 17:22:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.617 ; gain = 18.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.617 ; gain = 18.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 118.312 ; gain = 32.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.871 ; gain = 38.199
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (c_cnn/pool_core.cpp:115) in function 'max_pool_2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (c_cnn/pool_core.cpp:126) in function 'max_pool_2D' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:119) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 151.785 ; gain = 66.113
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:98:23) in function 'max_pool_2D' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (c_cnn/pool_core.cpp:97:16) in function 'max_pool_2D' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (c_cnn/pool_core.cpp:112:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (c_cnn/pool_core.cpp:109:16) in function 'max_pool_2D'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (c_cnn/pool_core.cpp:139:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 151.785 ; gain = 66.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/in' to 'max_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/output' to 'max_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:102) and fifo write on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:101).
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:103) and fifo write on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:101).
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:104) and fifo write on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:101).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:121) and fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:120).
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:122) and fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:120).
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:123) and fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:120).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.442 seconds; current allocated memory: 101.099 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 101.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool_2D_fcmp_32ns_32ns_1_1_1' to 'max_pool_2D_fcmp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_2D_fcmp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 103.482 MB.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream_V_U(fifo_w32_d512_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_V_U(fifo_w32_d512_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 159.129 ; gain = 73.457
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 16.525 seconds; peak allocated memory: 103.482 MB.
==============================================================
File generated on Mon May 06 17:23:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.836 ; gain = 19.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.836 ; gain = 19.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 118.855 ; gain = 33.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 124.152 ; gain = 38.621
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (c_cnn/pool_core.cpp:118) in function 'max_pool_2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (c_cnn/pool_core.cpp:129) in function 'max_pool_2D' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:122) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 151.754 ; gain = 66.223
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:99:16) in function 'max_pool_2D' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (c_cnn/pool_core.cpp:97:16) in function 'max_pool_2D' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (c_cnn/pool_core.cpp:115:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (c_cnn/pool_core.cpp:112:16) in function 'max_pool_2D'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (c_cnn/pool_core.cpp:143:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 151.754 ; gain = 66.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/in' to 'max_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/output' to 'max_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:105) and fifo write on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:104).
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:106) and fifo write on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:104).
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:107) and fifo write on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:104).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:124) and fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:123).
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:125) and fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:123).
WARNING: [SCHED 204-68] The II Violation in module 'max_pool_2D': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:126) and fifo read on port 'in_stream.V', c_cnn/pool_core.cpp:91 (c_cnn/pool_core.cpp:123).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.262 seconds; current allocated memory: 101.144 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 101.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool_2D_fcmp_32ns_32ns_1_1_1' to 'max_pool_2D_fcmp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_2D_fcmp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 103.555 MB.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream_V_U(fifo_w32_d512_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_V_U(fifo_w32_d512_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 159.492 ; gain = 73.961
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 16.236 seconds; peak allocated memory: 103.555 MB.
==============================================================
File generated on Mon May 06 17:32:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.555 ; gain = 19.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.555 ; gain = 19.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 117.660 ; gain = 32.105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 122.766 ; gain = 37.211
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:19) in function 'max_pool_2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:31) in function 'max_pool_2D' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:23) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.750 ; gain = 65.195
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:16:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:13:13) in function 'max_pool_2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.750 ; gain = 65.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/in' to 'max_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/output' to 'max_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (c_cnn/pool_core.cpp:26) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 7, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.829 seconds; current allocated memory: 100.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool_2D_fcmp_32ns_32ns_1_1_1' to 'max_pool_2D_fcmp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_2D_fcmp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 103.162 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 158.734 ; gain = 73.180
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 15.86 seconds; peak allocated memory: 103.162 MB.
==============================================================
File generated on Mon May 06 17:35:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.441 ; gain = 19.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.441 ; gain = 19.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 117.910 ; gain = 32.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.102 ; gain = 38.141
INFO: [XFORM 203-11] Balancing expressions in function 'avg_pool_2D' (c_cnn/pool_core.cpp:44)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 149.961 ; gain = 65.000
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:57:13) in function 'avg_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:54:13) in function 'avg_pool_2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.195 ; gain = 65.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'avg_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'avg_pool_2D/in' to 'avg_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'avg_pool_2D/output' to 'avg_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'avg_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (c_cnn/pool_core.cpp:67) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.951 seconds; current allocated memory: 100.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 101.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'avg_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'avg_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'avg_pool_2D_fadd_32ns_32ns_32_1_full_dsp_1' to 'avg_pool_2D_fadd_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'avg_pool_2D_fmul_32ns_32ns_32_1_max_dsp_1' to 'avg_pool_2D_fmul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'avg_pool_2D_fadd_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'avg_pool_2D_fmul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'avg_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 102.578 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 157.672 ; gain = 72.711
INFO: [SYSC 207-301] Generating SystemC RTL for avg_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for avg_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for avg_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 15.986 seconds; peak allocated memory: 102.578 MB.
==============================================================
File generated on Mon May 06 17:37:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
WARNING: [HLS 200-40] In file included from c_cnn/pool_core.cpp:1:
c_cnn/pool_core.cpp:68:17: warning: array index 3 is past the end of the array (which contains 3 elements) [-Warray-bounds]
                sum[3] += in[n*hin*win + (2*i+1)*win + 2*j + 1];
                ^   ~
c_cnn/pool_core.cpp:64:2: note: array 'sum' declared here
 float sum[3] = {0};
 ^
c_cnn/pool_core.cpp:71:55: warning: array index 3 is past the end of the array (which contains 3 elements) [-Warray-bounds]
                float avg_val = (sum[0]+sum[1]+sum[2]+sum[3]) / 4.0;
                                                      ^   ~
c_cnn/pool_core.cpp:64:2: note: array 'sum' declared here
 float sum[3] = {0};
 ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.586 ; gain = 19.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.586 ; gain = 19.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 118.195 ; gain = 32.797
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 123.184 ; gain = 37.785
INFO: [XFORM 203-11] Balancing expressions in function 'avg_pool_2D' (c_cnn/pool_core.cpp:44)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 150.242 ; gain = 64.844
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:57:13) in function 'avg_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:54:13) in function 'avg_pool_2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 150.242 ; gain = 64.844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'avg_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'avg_pool_2D/in' to 'avg_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'avg_pool_2D/output' to 'avg_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'avg_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (c_cnn/pool_core.cpp:67) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.462 seconds; current allocated memory: 100.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 101.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'avg_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'avg_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'avg_pool_2D_fadd_32ns_32ns_32_1_full_dsp_1' to 'avg_pool_2D_fadd_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'avg_pool_2D_fmul_32ns_32ns_32_1_max_dsp_1' to 'avg_pool_2D_fmul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'avg_pool_2D_fadd_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'avg_pool_2D_fmul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'avg_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 102.641 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 157.762 ; gain = 72.363
INFO: [SYSC 207-301] Generating SystemC RTL for avg_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for avg_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for avg_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 18.687 seconds; peak allocated memory: 102.641 MB.
==============================================================
File generated on Mon May 06 17:39:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.312 ; gain = 19.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.312 ; gain = 19.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 117.688 ; gain = 32.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 122.539 ; gain = 37.574
INFO: [XFORM 203-11] Balancing expressions in function 'avg_pool_2D' (c_cnn/pool_core.cpp:44)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.188 ; gain = 65.223
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:57:13) in function 'avg_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:54:13) in function 'avg_pool_2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 150.387 ; gain = 65.422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'avg_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'avg_pool_2D/in' to 'avg_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'avg_pool_2D/output' to 'avg_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'avg_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (c_cnn/pool_core.cpp:67) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.183 seconds; current allocated memory: 100.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 101.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'avg_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'avg_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'avg_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'avg_pool_2D_fadd_32ns_32ns_32_1_full_dsp_1' to 'avg_pool_2D_fadd_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'avg_pool_2D_fmul_32ns_32ns_32_1_max_dsp_1' to 'avg_pool_2D_fmul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'avg_pool_2D_fadd_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'avg_pool_2D_fmul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'avg_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 102.563 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 157.602 ; gain = 72.637
INFO: [SYSC 207-301] Generating SystemC RTL for avg_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for avg_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for avg_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 16.208 seconds; peak allocated memory: 102.563 MB.
==============================================================
File generated on Mon May 06 17:39:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.832 ; gain = 19.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.832 ; gain = 19.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 118.637 ; gain = 33.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.641 ; gain = 38.188
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 151.914 ; gain = 66.461
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:44:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 153.379 ; gain = 67.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.225 seconds; current allocated memory: 111.799 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 112.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 112.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 113.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 114.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 116.180 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32fYi_div'
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 173.434 ; gain = 87.980
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 16.808 seconds; peak allocated memory: 116.180 MB.
==============================================================
File generated on Mon May 06 17:41:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.594 ; gain = 19.312
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.594 ; gain = 19.312
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.988 ; gain = 32.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 122.934 ; gain = 37.652
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:19) in function 'max_pool_2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:31) in function 'max_pool_2D' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:23) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 150.590 ; gain = 65.309
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:16:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:13:13) in function 'max_pool_2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 150.590 ; gain = 65.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool_2D' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/in' to 'max_pool_2D/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool_2D/output' to 'max_pool_2D/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (c_cnn/pool_core.cpp:26) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 7, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.887 seconds; current allocated memory: 100.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 101.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_2D/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool_2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r', 'output_r', 'chin', 'hin' and 'win' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool_2D_fcmp_32ns_32ns_1_1_1' to 'max_pool_2D_fcmp_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_2D_fcmp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 103.195 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 159.148 ; gain = 73.867
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool_2D.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool_2D.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool_2D.
INFO: [HLS 200-112] Total elapsed time: 15.908 seconds; peak allocated memory: 103.195 MB.
==============================================================
File generated on Tue May 07 11:11:28 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 11:12:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 11:25:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 11:41:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 12:33:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:24:9: error: definition of variable with array type needs an explicit size or an initializer
 data_t c1_weight[];
        ^
c_cnn/top.cpp:25:9: error: definition of variable with array type needs an explicit size or an initializer
 data_t c2_weight[];
        ^
c_cnn/top.cpp:26:9: error: definition of variable with array type needs an explicit size or an initializer
 data_t c3_weight[];
        ^
c_cnn/top.cpp:27:9: error: definition of variable with array type needs an explicit size or an initializer
 data_t c4_weight[];
        ^
c_cnn/top.cpp:28:9: error: definition of variable with array type needs an explicit size or an initializer
 data_t c5_weight[];
        ^
c_cnn/top.cpp:30:9: error: definition of variable with array type needs an explicit size or an initializer
 data_t c1_bias[];
        ^
c_cnn/top.cpp:31:9: error: definition of variable with array type needs an explicit size or an initializer
 data_t c2_bias[];
        ^
c_cnn/top.cpp:32:9: error: definition of variable with array type needs an explicit size or an initializer
 data_t c3_bias[];
        ^
c_cnn/top.cpp:33:9: error: definition of variable with array type needs an explicit size or an initializer
 data_t c4_bias[];
        ^
c_cnn/top.cpp:34:9: error: definition of variable with array type needs an explicit size or an initializer
 data_t c5_bias[];
        ^
10 errors generated.
==============================================================
File generated on Tue May 07 12:34:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.555 ; gain = 19.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.555 ; gain = 19.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:41 . Memory (MB): peak = 134.145 ; gain = 48.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:01:10 . Memory (MB): peak = 138.992 ; gain = 53.590
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:67:1) on argument 'in' (c_cnn/conv_core.cpp:61). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:68:1) on argument 'weight' (c_cnn/conv_core.cpp:61). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:66:1) on argument 'bias' (c_cnn/conv_core.cpp:61). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:67:1) on argument 'in' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:68:1) on argument 'weight' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:66:1) on argument 'bias' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:65:1) on argument 'output' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:67:1) on argument 'in' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:68:1) on argument 'weight' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:66:1) on argument 'bias' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:65:1) on argument 'output' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:67:1) on argument 'in' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:68:1) on argument 'weight' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:66:1) on argument 'bias' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:65:1) on argument 'output' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:68:1) on argument 'weight' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:66:1) on argument 'bias' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (c_cnn/conv_core.cpp:65:1) on argument 'output' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'output_buffer' (c_cnn/conv_core.cpp:6). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'output_buffer' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'output_buffer' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'output_buffer' . This interface directive will be discarded. Please apply it on an argument of top module.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong.4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong.4': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx_' (c_cnn/conv_core.cpp:34:1) in function 'multiply_pingpong.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx_' (c_cnn/conv_core.cpp:34:1) in function 'multiply_pingpong.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky_' (c_cnn/conv_core.cpp:30:1) in function 'multiply_pingpong.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky_' (c_cnn/conv_core.cpp:30:1) in function 'multiply_pingpong.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'Loop-0-1-0' (c_cnn/conv_core.cpp:48:1) in function 'multiply_pingpong.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'Loop-0-1-0' (c_cnn/conv_core.cpp:48:1) in function 'multiply_pingpong.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'Loop-0-1' (c_cnn/conv_core.cpp:46:1) in function 'multiply_pingpong.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'Loop-0-1' (c_cnn/conv_core.cpp:46:1) in function 'multiply_pingpong.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin_' (c_cnn/conv_core.cpp:23:1) in function 'multiply_pingpong.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin_' (c_cnn/conv_core.cpp:23:1) in function 'multiply_pingpong.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx_' (c_cnn/conv_core.cpp:34:1) in function 'multiply_pingpong.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx_' (c_cnn/conv_core.cpp:34:1) in function 'multiply_pingpong.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky_' (c_cnn/conv_core.cpp:30:1) in function 'multiply_pingpong.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky_' (c_cnn/conv_core.cpp:30:1) in function 'multiply_pingpong.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'Loop-0-1-0' (c_cnn/conv_core.cpp:48:1) in function 'multiply_pingpong.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'Loop-0-1-0' (c_cnn/conv_core.cpp:48:1) in function 'multiply_pingpong.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'Loop-0-1' (c_cnn/conv_core.cpp:46:1) in function 'multiply_pingpong.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'Loop-0-1' (c_cnn/conv_core.cpp:46:1) in function 'multiply_pingpong.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin_' (c_cnn/conv_core.cpp:23:1) in function 'multiply_pingpong.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin_' (c_cnn/conv_core.cpp:23:1) in function 'multiply_pingpong.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin_' (c_cnn/conv_core.cpp:23:1) in function 'multiply_pingpong.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin_' (c_cnn/conv_core.cpp:23:1) in function 'multiply_pingpong.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin_' (c_cnn/conv_core.cpp:23:1) in function 'multiply_pingpong.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin_' (c_cnn/conv_core.cpp:23:1) in function 'multiply_pingpong.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'bias' in function 'conv' (c_cnn/conv_core.cpp:129:5).
INFO: [XFORM 203-11] Balancing expressions in function 'conv.4' (c_cnn/conv_core.cpp:64:27)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.2' (c_cnn/conv_core.cpp:64:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:64:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:61)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:42 . Memory (MB): peak = 165.336 ; gain = 79.934
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:44:18) in function 'multiply_pingpong.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:44:18) in function 'multiply_pingpong.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:44:18) in function 'multiply_pingpong.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:44:18) in function 'multiply_pingpong.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:44:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv'.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'c1_output' (c_cnn/top.cpp:17) is incompatible with the mode 'm_axi' on the formal argument 'in' for function 'max_pool_2D.1' (c_cnn/pool_core.cpp:7:23). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'p1_output' (c_cnn/top.cpp:18) is incompatible with the mode 'm_axi' on the formal argument 'output' for function 'max_pool_2D.1' (c_cnn/pool_core.cpp:7:23). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'c2_output' (c_cnn/top.cpp:19) is incompatible with the mode 'm_axi' on the formal argument 'in' (c_cnn/pool_core.cpp:5) for function 'max_pool_2D' (c_cnn/pool_core.cpp:5). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'p2_output' (c_cnn/top.cpp:20) is incompatible with the mode 'm_axi' on the formal argument 'output' (c_cnn/pool_core.cpp:5) for function 'max_pool_2D' (c_cnn/pool_core.cpp:5). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
File generated on Tue May 07 12:37:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.617 ; gain = 19.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.617 ; gain = 19.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 134.320 ; gain = 48.922
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] c_cnn/conv_core.cpp:129: unsupported memory access on variable 'output' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue May 07 12:42:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.391 ; gain = 19.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.391 ; gain = 19.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 133.805 ; gain = 48.703
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] c_cnn/conv_core.cpp:129: unsupported memory access on variable 'output' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue May 07 12:44:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/conv_core.cpp:1:
c_cnn/conv_core.cpp:129:5: error: no matching function for call to 'multiply_pingpong'
    multiply_pingpong(input_buffer, weight_buffer, output_buffer, bias[cout],
    ^~~~~~~~~~~~~~~~~
c_cnn/conv_core.cpp:5:6: note: candidate function not viable: no known conversion from 'data_t' (aka 'float') to 'data_t *' (aka 'float *') for 3rd argument; take the address of the argument with &
void multiply_pingpong(hls::stream<data_t>& input_buffer, hls::stream<data_t>& weight_buffer,
     ^
1 error generated.
==============================================================
File generated on Tue May 07 12:46:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue May 07 12:46:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.801 ; gain = 19.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.801 ; gain = 19.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 134.449 ; gain = 49.375
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'top_net' (c_cnn/top.cpp:10) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:01:06 . Memory (MB): peak = 139.320 ; gain = 54.246
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:61) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.5'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'bias' in function 'conv.5' (c_cnn/conv_core.cpp:129:5).
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.5' (c_cnn/conv_core.cpp:84:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.4' (c_cnn/conv_core.cpp:84:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:84:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:84:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:36 . Memory (MB): peak = 164.840 ; gain = 79.766
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:41 . Memory (MB): peak = 242.371 ; gain = 157.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv.4' to 'conv_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv.5' to 'conv_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.29 seconds; current allocated memory: 197.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 197.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 198.107 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 198.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 198.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 199.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 199.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 200.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 200.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 200.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 201.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 201.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 202.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 202.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 202.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 202.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 203.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 203.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 204.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 205.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 206.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 207.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 208.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 209.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_4'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 210.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_5'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 210.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/output_r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 211.930 MB.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
WARNING: [RTMG 210-274] Memory 'top_net_c1_output' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c1_output_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'top_net_c2_output' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c2_output_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'top_net_c3_output' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c3_output_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c4_output' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c4_output_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c1_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c1_weight_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c2_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c2_weight_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c3_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c3_weight_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c4_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c4_weight_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c5_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c5_weight_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:46 . Memory (MB): peak = 281.457 ; gain = 196.383
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 106.173 seconds; peak allocated memory: 211.930 MB.
==============================================================
File generated on Tue May 07 14:07:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.566 ; gain = 19.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.566 ; gain = 19.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:51 . Memory (MB): peak = 1416.914 ; gain = 1331.527
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'top_net' (c_cnn/top.cpp:10) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:01:21 . Memory (MB): peak = 1416.914 ; gain = 1331.527
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:61) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.5' (c_cnn/conv_core.cpp:84:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.4' (c_cnn/conv_core.cpp:84:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:84:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:84:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:51 . Memory (MB): peak = 1416.914 ; gain = 1331.527
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:51 . Memory (MB): peak = 1416.914 ; gain = 1331.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv.4' to 'conv_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv.5' to 'conv_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 111.288 seconds; current allocated memory: 187.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 187.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 188.363 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 188.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 189.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 189.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 190.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 190.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 190.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 191.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 191.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 191.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 191.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 192.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 192.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 193.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 195.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 196.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_4'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 197.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_5'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 197.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/output_r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 198.623 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_p1_output_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_p2_output_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c3_output_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c4_weight_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c4_output_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c5_weight_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_weight_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:55 . Memory (MB): peak = 1416.914 ; gain = 1331.527
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 115.233 seconds; peak allocated memory: 198.623 MB.
==============================================================
File generated on Tue May 07 14:11:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue May 07 14:11:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue May 07 14:12:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.445 ; gain = 19.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.445 ; gain = 19.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:47 . Memory (MB): peak = 1170.832 ; gain = 1086.113
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'top_net' (c_cnn/top.cpp:10) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:01:16 . Memory (MB): peak = 1170.832 ; gain = 1086.113
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:61) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:44) in function 'multiply_pingpong' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:47) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:112:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:108:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:104:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:93:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:89:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:85:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.5' (c_cnn/conv_core.cpp:84:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.4' (c_cnn/conv_core.cpp:84:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:84:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:84:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:01:45 . Memory (MB): peak = 1170.832 ; gain = 1086.113
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:29:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:21:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:107:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:103:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:92:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:88:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:84:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:01:51 . Memory (MB): peak = 1170.832 ; gain = 1086.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv.4' to 'conv_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv.5' to 'conv_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 110.732 seconds; current allocated memory: 212.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 212.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 212.963 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 213.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 213.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 214.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 214.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 215.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 215.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 215.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 216.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 216.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 216.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 217.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 217.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 217.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 217.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 218.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 219.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 220.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 221.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 222.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 223.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 224.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_4'.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 225.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_5'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 225.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/output_r_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/output_r_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/output_r_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 226.851 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c4_weight_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c5_weight_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
WARNING: [RTMG 210-274] Memory 'top_net_c1_output' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c1_output_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'top_net_c2_output' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c2_output_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'top_net_c3_output' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c3_output_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c4_output' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c4_output_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_weight_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:56 . Memory (MB): peak = 1170.832 ; gain = 1086.113
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 115.996 seconds; peak allocated memory: 226.851 MB.
==============================================================
File generated on Tue May 07 14:16:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 14:18:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 14:20:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 14:24:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 14:25:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 14:26:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 14:26:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.812 ; gain = 19.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.812 ; gain = 19.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 134.223 ; gain = 49.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:01:03 . Memory (MB): peak = 139.508 ; gain = 54.668
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:60) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:83:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:83:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:83:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:83:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:01:31 . Memory (MB): peak = 165.551 ; gain = 80.711
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:01:39 . Memory (MB): peak = 246.363 ; gain = 161.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.373 seconds; current allocated memory: 199.953 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 200.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 200.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 201.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 201.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 202.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 202.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 203.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 203.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 203.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 204.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 204.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 205.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 205.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 205.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 206.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 206.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 207.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_ama_addmuladd_3ns_10ns_5ns_3ns_12_1_1' to 'top_net_ama_addmufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_ama_addmufYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 208.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 209.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 210.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 212.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 213.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 214.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 215.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 216.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 217.369 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'top_net_c1_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c1_weight_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c2_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c2_weight_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c3_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c3_weight_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c4_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c4_weight_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c5_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c5_weight_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c1_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c1_bias_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c2_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c2_bias_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c3_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c3_bias_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c4_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c4_bias_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c5_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c5_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:01:46 . Memory (MB): peak = 291.223 ; gain = 206.383
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 105.614 seconds; peak allocated memory: 217.369 MB.
==============================================================
File generated on Tue May 07 14:39:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.355 ; gain = 18.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.355 ; gain = 18.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 151.422 ; gain = 65.973
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:01:32 . Memory (MB): peak = 157.363 ; gain = 71.914
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:60) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:83:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:83:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:83:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:83:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:02:04 . Memory (MB): peak = 172.359 ; gain = 86.910
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:02:12 . Memory (MB): peak = 248.629 ; gain = 163.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 132.105 seconds; current allocated memory: 201.761 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 202.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 202.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 203.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 203.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 203.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 204.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 204.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 205.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 205.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 205.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 206.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 206.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 206.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 206.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 207.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 207.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 208.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_ama_addmuladd_3ns_10ns_5ns_3ns_12_1_1' to 'top_net_ama_addmufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_ama_addmufYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 209.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 210.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 211.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 212.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 213.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 214.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 215.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 216.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 217.387 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'top_net_c1_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c1_bias_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c2_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c2_bias_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c3_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c3_bias_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c4_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c4_bias_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c5_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c5_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:02:18 . Memory (MB): peak = 288.902 ; gain = 203.453
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 137.908 seconds; peak allocated memory: 217.387 MB.
==============================================================
File generated on Tue May 07 15:00:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.398 ; gain = 18.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.398 ; gain = 18.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 151.430 ; gain = 65.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:01:04 . Memory (MB): peak = 157.574 ; gain = 72.109
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:60) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_wout' (c_cnn/conv_core.cpp:91) in function 'conv.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_wout' (c_cnn/conv_core.cpp:91) in function 'conv.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_wout' (c_cnn/conv_core.cpp:91) in function 'conv.36': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_wout' (c_cnn/conv_core.cpp:91) in function 'conv.37': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_wout' (c_cnn/conv_core.cpp:91) in function 'conv.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:83:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:83:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:83:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:83:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:01:32 . Memory (MB): peak = 170.539 ; gain = 85.074
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:01:40 . Memory (MB): peak = 248.012 ; gain = 162.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.691 seconds; current allocated memory: 201.765 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 202.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 202.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 203.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 203.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 203.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 204.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 204.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 205.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 205.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 205.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 206.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 206.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 206.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 206.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 207.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 207.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 208.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_ama_addmuladd_3ns_10ns_5ns_3ns_12_1_1' to 'top_net_ama_addmufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_ama_addmufYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 209.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 210.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 211.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 212.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 213.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 214.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 215.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 216.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 217.392 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'top_net_c1_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c1_bias_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c2_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c2_bias_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c3_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c3_bias_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c4_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c4_bias_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c5_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c5_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:01:45 . Memory (MB): peak = 288.738 ; gain = 203.273
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 105.415 seconds; peak allocated memory: 217.392 MB.
==============================================================
File generated on Tue May 07 15:04:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 15:04:51 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 15:05:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 15:05:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.461 ; gain = 18.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.461 ; gain = 18.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 151.316 ; gain = 65.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:01:04 . Memory (MB): peak = 157.387 ; gain = 71.918
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:60) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:83:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:83:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:83:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:83:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:01:33 . Memory (MB): peak = 171.297 ; gain = 85.828
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:01:42 . Memory (MB): peak = 248.711 ; gain = 163.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 102.203 seconds; current allocated memory: 201.760 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 202.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 202.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 203.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 203.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 203.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 204.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 204.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 205.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 205.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 205.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 206.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 206.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 206.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 206.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 207.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 207.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.506 seconds; current allocated memory: 208.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_ama_addmuladd_3ns_10ns_5ns_3ns_12_1_1' to 'top_net_ama_addmufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_ama_addmufYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 209.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 210.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 211.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 212.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 213.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 214.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 215.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 216.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 217.372 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'top_net_c1_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c1_bias_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c2_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c2_bias_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c3_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c3_bias_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c4_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c4_bias_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c5_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c5_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:55 . Memory (MB): peak = 289.004 ; gain = 203.535
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 114.596 seconds; peak allocated memory: 217.372 MB.
==============================================================
File generated on Tue May 07 15:08:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.484 ; gain = 19.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.484 ; gain = 19.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 151.496 ; gain = 66.500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 157.414 ; gain = 72.418
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:60) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:83:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:83:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:83:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:83:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:33 . Memory (MB): peak = 172.863 ; gain = 87.867
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:01:40 . Memory (MB): peak = 248.902 ; gain = 163.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.598 seconds; current allocated memory: 201.756 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 202.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 202.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 203.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 203.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 203.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 204.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 204.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 205.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 205.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 205.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 206.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 206.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 206.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 206.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 207.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 207.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 208.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_ama_addmuladd_3ns_10ns_5ns_3ns_12_1_1' to 'top_net_ama_addmufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_ama_addmufYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 209.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 210.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 211.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 212.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 213.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 214.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 215.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 216.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 217.384 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'top_net_c1_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c1_bias_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c2_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c2_bias_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c3_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c3_bias_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c4_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c4_bias_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c5_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c5_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:01:46 . Memory (MB): peak = 289.016 ; gain = 204.020
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 106.27 seconds; peak allocated memory: 217.384 MB.
==============================================================
File generated on Tue May 07 15:14:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.484 ; gain = 19.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.484 ; gain = 19.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 134.020 ; gain = 48.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 139.559 ; gain = 54.348
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:60) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:83:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:83:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:83:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:83:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:02:05 . Memory (MB): peak = 165.707 ; gain = 80.496
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:02:22 . Memory (MB): peak = 245.625 ; gain = 160.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 142.792 seconds; current allocated memory: 199.949 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 200.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 200.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 201.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 201.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 202.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 202.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 203.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 203.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 203.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 204.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 204.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 205.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 205.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 205.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 206.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 206.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.554 seconds; current allocated memory: 207.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_ama_addmuladd_3ns_10ns_5ns_3ns_12_1_1' to 'top_net_ama_addmufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_ama_addmufYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.852 seconds; current allocated memory: 208.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 209.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 210.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 212.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 213.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 214.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 215.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 216.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 217.364 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'top_net_c1_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c1_weight_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c2_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c2_weight_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c3_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c3_weight_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c4_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c4_weight_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c5_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c5_weight_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c1_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c1_bias_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c2_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c2_bias_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c3_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c3_bias_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c4_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c4_bias_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'top_net_c5_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'top_net_c5_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:02:37 . Memory (MB): peak = 291.262 ; gain = 206.051
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 157.416 seconds; peak allocated memory: 217.364 MB.
==============================================================
File generated on Tue May 07 15:20:08 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.375 ; gain = 18.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.375 ; gain = 18.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:01:00 . Memory (MB): peak = 151.688 ; gain = 66.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:01:45 . Memory (MB): peak = 158.031 ; gain = 72.613
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:60) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:43) in function 'multiply_pingpong' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:46) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:111:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:107:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:103:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:92:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:88:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:84:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:83:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:83:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:83:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:83:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:02:14 . Memory (MB): peak = 172.273 ; gain = 86.855
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:43:18) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:106:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:102:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:91:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:87:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:83:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:02:22 . Memory (MB): peak = 248.355 ; gain = 162.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 141.803 seconds; current allocated memory: 201.597 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 202.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 202.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 202.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 203.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 203.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 204.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 204.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 204.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 205.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 205.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 205.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 206.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 206.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 206.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 206.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 207.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 208.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_feature_buffer' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_weight' to 'multiply_pingpongcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_ama_addmuladd_3ns_10ns_5ns_3ns_12_1_1' to 'top_net_ama_addmufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_ama_addmufYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 209.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 210.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 211.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 212.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 213.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 214.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 214.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 215.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 216.742 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:02:28 . Memory (MB): peak = 287.980 ; gain = 202.562
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 147.624 seconds; peak allocated memory: 216.742 MB.
==============================================================
File generated on Tue May 07 15:36:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.273 ; gain = 19.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.273 ; gain = 19.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 117.559 ; gain = 32.297
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] c_cnn/conv_core.cpp:78: unsupported memory access on variable 'weight' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue May 07 15:38:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.535 ; gain = 18.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.535 ; gain = 18.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 118.051 ; gain = 32.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.152 ; gain = 37.461
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (c_cnn/conv_core.cpp:86) in function 'multiply' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (c_cnn/conv_core.cpp:89) in function 'multiply': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 149.711 ; gain = 64.020
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/conv_core.cpp:86:16) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:81:34) in function 'multiply'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.188 ; gain = 64.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
WARNING: [SYN 201-107] Renaming port name 'multiply/input' to 'multiply/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.109 seconds; current allocated memory: 99.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 99.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'bias', 'chin', 'win', 'hin', 'kx', 'ky', 'stride', 'padding', 'w' and 'h' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'multiply_fadd_32ns_32ns_32_1_full_dsp_1' to 'multiply_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_fmul_32ns_32ns_32_1_max_dsp_1' to 'multiply_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'multiply_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 100.369 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 152.348 ; gain = 66.656
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 15.7 seconds; peak allocated memory: 100.369 MB.
==============================================================
File generated on Tue May 07 15:47:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
WARNING: [HLS 200-40] In file included from c_cnn/conv_core.cpp:1:
c_cnn/conv_core.cpp:76:25: error: use of undeclared identifier 'weight'
_ssdm_op_SpecInterface(&weight, "axis", 1, 1, "both", 0, 0, "", "", "", 0, 0, 0, 0, "", "");
                        ^
c_cnn/conv_core.cpp:77:25: error: use of undeclared identifier 'input'
_ssdm_op_SpecInterface(&input, "axis", 1, 1, "both", 0, 0, "", "", "", 0, 0, 0, 0, "", "");
                        ^
2 errors generated.
==============================================================
File generated on Tue May 07 15:47:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.574 ; gain = 19.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 104.574 ; gain = 19.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 118.543 ; gain = 33.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.574 ; gain = 38.203
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:108) in function 'multiply' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:111) in function 'multiply': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.145 ; gain = 64.773
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:95:33) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:108:18) in function 'multiply'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:88:34) in function 'multiply' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 150.625 ; gain = 65.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.316 seconds; current allocated memory: 99.940 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 100.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/input_buffer' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'bias', 'chin', 'win', 'hin', 'kx', 'ky', 'stride', 'padding', 'w' and 'h' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'multiply_fadd_32ns_32ns_32_1_full_dsp_1' to 'multiply_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_fmul_32ns_32ns_32_1_max_dsp_1' to 'multiply_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'multiply_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 100.760 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 153.086 ; gain = 67.715
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 15.979 seconds; peak allocated memory: 100.760 MB.
==============================================================
File generated on Tue May 07 15:48:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.434 ; gain = 19.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.434 ; gain = 19.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 118.445 ; gain = 33.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.371 ; gain = 38.402
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (c_cnn/conv_core.cpp:108) in function 'multiply' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx_' (c_cnn/conv_core.cpp:99) in function 'multiply': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (c_cnn/conv_core.cpp:111) in function 'multiply': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.891 ; gain = 65.922
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (c_cnn/conv_core.cpp:108:18) in function 'multiply'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:88:34) in function 'multiply' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 150.891 ; gain = 65.922
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.247 seconds; current allocated memory: 99.999 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 100.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/input_buffer' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'bias', 'chin', 'win', 'hin', 'kx', 'ky', 'stride', 'padding', 'w' and 'h' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'multiply_fadd_32ns_32ns_32_1_full_dsp_1' to 'multiply_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_fmul_32ns_32ns_32_1_max_dsp_1' to 'multiply_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'multiply_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 100.868 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 153.094 ; gain = 68.125
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 15.921 seconds; peak allocated memory: 100.868 MB.
==============================================================
File generated on Tue May 07 15:50:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.512 ; gain = 19.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.512 ; gain = 19.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 118.148 ; gain = 32.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.148 ; gain = 37.887
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx_' (c_cnn/conv_core.cpp:99) in function 'multiply': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 149.832 ; gain = 64.570
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 149.832 ; gain = 64.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.172 seconds; current allocated memory: 99.661 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.027 seconds; current allocated memory: 99.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/input_buffer' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'bias', 'chin', 'win', 'hin', 'kx', 'ky', 'stride', 'padding', 'w' and 'h' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'multiply_fadd_32ns_32ns_32_1_full_dsp_1' to 'multiply_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_fmul_32ns_32ns_32_1_max_dsp_1' to 'multiply_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'multiply_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 100.403 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 152.531 ; gain = 67.270
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 15.833 seconds; peak allocated memory: 100.403 MB.
==============================================================
File generated on Tue May 07 15:51:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.617 ; gain = 19.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.617 ; gain = 19.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 117.945 ; gain = 32.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.137 ; gain = 37.723
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 149.395 ; gain = 63.980
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:95:33) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:88:34) in function 'multiply'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 149.625 ; gain = 64.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.039 seconds; current allocated memory: 99.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.028 seconds; current allocated memory: 99.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/input_buffer' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'bias', 'chin', 'win', 'hin', 'kx', 'ky', 'stride', 'padding', 'w' and 'h' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'multiply_fadd_32ns_32ns_32_1_full_dsp_1' to 'multiply_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_fmul_32ns_32ns_32_1_max_dsp_1' to 'multiply_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'multiply_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 100.351 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 152.258 ; gain = 66.844
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 15.609 seconds; peak allocated memory: 100.351 MB.
==============================================================
File generated on Tue May 07 15:51:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.473 ; gain = 19.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.473 ; gain = 19.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 118.094 ; gain = 32.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.367 ; gain = 38.184
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 149.902 ; gain = 64.719
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:95:33) in function 'multiply'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:88:34) in function 'multiply'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 149.902 ; gain = 64.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.105 seconds; current allocated memory: 99.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.031 seconds; current allocated memory: 99.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/input_buffer' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/weight_buffer' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'bias', 'chin', 'win', 'hin', 'kx', 'ky', 'stride', 'padding', 'w' and 'h' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'multiply_fadd_32ns_32ns_32_1_full_dsp_1' to 'multiply_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'multiply_fmul_32ns_32ns_32_1_max_dsp_1' to 'multiply_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'multiply_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'multiply_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 100.351 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 152.172 ; gain = 66.988
INFO: [SYSC 207-301] Generating SystemC RTL for multiply.
INFO: [VHDL 208-304] Generating VHDL RTL for multiply.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply.
INFO: [HLS 200-112] Total elapsed time: 15.685 seconds; peak allocated memory: 100.351 MB.
==============================================================
File generated on Tue May 07 15:55:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 15:55:51 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 15:59:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.449 ; gain = 19.668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.449 ; gain = 19.668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 148.832 ; gain = 64.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:01:05 . Memory (MB): peak = 154.707 ; gain = 69.926
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:118) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:169:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:169:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:165:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:165:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:161:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:161:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:150:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:150:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:146:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:146:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:142:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:142:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:161:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:161:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:150:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:150:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:146:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:146:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:142:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:142:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:169:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:169:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:165:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:165:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:161:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:161:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:150:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:150:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:146:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:146:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:142:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:142:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:161:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:161:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:142:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:142:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:150:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:150:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:146:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:146:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:142:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:142:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:141:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:141:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:141:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:141:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:01:33 . Memory (MB): peak = 170.242 ; gain = 85.461
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:28:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:20:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:164:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:160:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:149:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:145:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:141:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:164:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:160:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:149:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:145:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:141:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:164:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:160:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:149:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:145:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:141:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:164:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:160:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:149:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:145:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:141:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:164:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:160:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:149:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:145:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:141:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:39 . Memory (MB): peak = 246.680 ; gain = 161.898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.545 seconds; current allocated memory: 200.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 200.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 201.315 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 201.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 202.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 202.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 202.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 203.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 203.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 204.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 204.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 204.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 205.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 205.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 205.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 205.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 205.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 206.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 207.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 208.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 209.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 210.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 211.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 212.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 212.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 213.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 214.612 MB.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:44 . Memory (MB): peak = 283.371 ; gain = 198.590
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 104.341 seconds; peak allocated memory: 214.612 MB.
==============================================================
File generated on Tue May 07 16:22:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 16:23:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 16:23:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 16:24:14 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 16:25:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 16:25:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 16:26:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 16:26:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 16:27:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/conv_core.cpp:1:
c_cnn/conv_core.cpp:17:16: error: variable-sized object may not be initialized
    data_t sum[chin]={0};
               ^~~~
1 error generated.
==============================================================
File generated on Tue May 07 16:28:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.445 ; gain = 19.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.445 ; gain = 19.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:01:42 . Memory (MB): peak = 1309.078 ; gain = 1224.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:03:17 . Memory (MB): peak = 1320.730 ; gain = 1235.762
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:111) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:162:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:162:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:158:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:158:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:154:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:154:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:143:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:143:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:139:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:139:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:135:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:135:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:154:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:154:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:143:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:143:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:139:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:139:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:135:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:135:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:162:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:162:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:158:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:158:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:154:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:154:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:143:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:143:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:139:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:139:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:135:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:135:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:154:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:154:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:135:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:135:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:143:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:143:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:139:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:139:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:135:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:135:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:134:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:134:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:134:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:134:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:04:53 . Memory (MB): peak = 1325.598 ; gain = 1240.629
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:30:33) in function 'multiply_pingpong'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:22:34) in function 'multiply_pingpong' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:157:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:153:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:142:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:138:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:134:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:157:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:153:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:142:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:138:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:134:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:157:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:153:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:142:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:138:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:134:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:157:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:153:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:142:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:138:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:134:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:157:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:153:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:142:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:138:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:134:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:05:06 . Memory (MB): peak = 1325.598 ; gain = 1240.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ky__loop_kx_'.
WARNING: [SCHED 204-68] The II Violation in module 'multiply_pingpong': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (c_cnn/conv_core.cpp:40) of variable 'tmp_7', c_cnn/conv_core.cpp:40 on array 'sum', c_cnn/conv_core.cpp:17 and 'load' operation ('sum_load_1', c_cnn/conv_core.cpp:40) on array 'sum', c_cnn/conv_core.cpp:17.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 306.581 seconds; current allocated memory: 201.159 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 201.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 201.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 202.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 202.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 202.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 203.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 203.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 204.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 204.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 204.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 205.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 205.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 205.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 205.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 206.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 206.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 207.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'multiply_pingpong_sum' to 'multiply_pingpongbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 207.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 208.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 209.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 210.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 211.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 212.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 213.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 214.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 215.149 MB.
INFO: [RTMG 210-278] Implementing memory 'multiply_pingpongbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:05:12 . Memory (MB): peak = 1325.598 ; gain = 1240.629
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 311.934 seconds; peak allocated memory: 215.149 MB.
==============================================================
File generated on Tue May 07 16:34:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.512 ; gain = 19.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.512 ; gain = 19.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 148.598 ; gain = 63.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:01:05 . Memory (MB): peak = 154.402 ; gain = 69.199
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:110) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:161:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:161:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:157:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:157:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:153:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:153:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:142:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:142:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:138:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:138:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:134:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:134:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:153:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:153:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:142:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:142:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:138:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:138:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:134:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:134:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:161:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:161:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:157:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:157:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:153:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:153:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:142:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:142:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:138:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:138:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:134:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:134:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:153:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:153:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:134:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:134:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:142:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:142:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:138:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:138:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:134:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:134:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:133:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:133:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:133:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:133:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:01:34 . Memory (MB): peak = 172.719 ; gain = 87.516
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:30:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:22:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:156:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:152:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:141:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:137:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:133:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:156:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:152:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:141:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:137:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:133:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:156:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:152:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:141:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:137:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:133:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:156:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:152:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:141:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:137:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:133:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:156:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:152:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:141:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:137:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:133:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:01:40 . Memory (MB): peak = 246.742 ; gain = 161.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.038 seconds; current allocated memory: 200.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 200.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 201.312 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 201.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 202.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 202.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 202.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 203.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 203.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 204.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 204.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 204.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 205.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 205.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 205.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 205.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 205.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 206.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 207.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 208.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 209.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 210.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 211.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 212.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 212.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 213.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 214.608 MB.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:45 . Memory (MB): peak = 283.633 ; gain = 198.430
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 105.007 seconds; peak allocated memory: 214.608 MB.
==============================================================
File generated on Tue May 07 16:51:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 16:52:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.547 ; gain = 19.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.547 ; gain = 19.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:37 . Memory (MB): peak = 148.629 ; gain = 63.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 154.367 ; gain = 68.914
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_chin_' (c_cnn/conv_core.cpp:23) in function 'multiply_pingpong' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky_' (c_cnn/conv_core.cpp:32) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx_' (c_cnn/conv_core.cpp:36) in function 'multiply_pingpong': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:01:34 . Memory (MB): peak = 171.059 ; gain = 85.605
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:01:41 . Memory (MB): peak = 246.859 ; gain = 161.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.71 seconds; current allocated memory: 200.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 200.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 201.337 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 201.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 202.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 202.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 202.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 203.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 203.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 204.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 204.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 204.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 205.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 205.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 205.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 205.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 205.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 206.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 207.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 208.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 209.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 210.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 211.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 212.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 212.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 213.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 214.633 MB.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:46 . Memory (MB): peak = 282.953 ; gain = 197.500
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 105.609 seconds; peak allocated memory: 214.633 MB.
==============================================================
File generated on Tue May 07 16:55:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue May 07 16:55:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.625 ; gain = 18.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.625 ; gain = 18.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:37 . Memory (MB): peak = 149.078 ; gain = 63.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 154.672 ; gain = 68.949
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:33 . Memory (MB): peak = 170.820 ; gain = 85.098
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:01:40 . Memory (MB): peak = 246.574 ; gain = 160.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.736 seconds; current allocated memory: 200.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 200.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 201.312 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 201.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 202.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 202.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 202.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 203.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 203.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 204.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 204.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 204.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 205.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 205.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 205.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 205.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 205.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 206.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 207.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 208.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 209.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 210.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 211.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 212.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 212.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 213.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 214.608 MB.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:45 . Memory (MB): peak = 282.727 ; gain = 197.004
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 104.591 seconds; peak allocated memory: 214.608 MB.
==============================================================
File generated on Tue May 07 16:58:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.523 ; gain = 19.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.523 ; gain = 19.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 126.918 ; gain = 41.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 140.934 ; gain = 55.648
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.364'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.364'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.364'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.364'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.363'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.363'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.363'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.363'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.363'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.363'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.363'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.363'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (c_cnn/pool_core.cpp:21:29) to (c_cnn/pool_core.cpp:21:23) in function 'max_pool_2D.1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (c_cnn/pool_core.cpp:21:29) to (c_cnn/pool_core.cpp:21:23) in function 'max_pool_2D'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.363' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.2' (c_cnn/conv_core.cpp:78:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 191.371 ; gain = 106.086
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.364'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.364'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.364' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.364'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.364'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.363'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.363'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.363' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.363'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.363'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 265.988 ; gain = 180.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.364' to 'conv_364'.
WARNING: [SYN 201-103] Legalizing function name 'conv.363' to 'conv_363'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.761 seconds; current allocated memory: 218.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 218.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 219.387 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 219.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 220.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 220.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 221.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 221.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 222.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 222.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 223.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 223.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 223.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 223.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 224.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 224.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 224.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 225.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_mac_muladd_16s_16s_16ns_16_1_1' to 'top_net_mac_muladbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_mac_muladbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 225.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 226.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_sitofp_32s_32_1_1' to 'top_net_sitofp_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_sitofp_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 228.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d500_A' is changed to 'fifo_w16_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_364'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 229.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_sitofp_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 230.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d500_A' is changed to 'fifo_w16_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_363'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 231.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d500_A' is changed to 'fifo_w16_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 232.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d500_A' is changed to 'fifo_w16_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 232.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 234.049 MB.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_V_U(fifo_w16_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_V_U(fifo_w16_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_V_U(fifo_w16_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_V_U(fifo_w16_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_V_U(fifo_w16_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_V_U(fifo_w16_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_V_U(fifo_w16_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_V_U(fifo_w16_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_V_U(fifo_w16_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_V_U(fifo_w16_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:55 . Memory (MB): peak = 304.684 ; gain = 219.398
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 54.877 seconds; peak allocated memory: 234.049 MB.
==============================================================
File generated on Tue May 07 17:00:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.492 ; gain = 18.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.492 ; gain = 18.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 148.383 ; gain = 62.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:01:05 . Memory (MB): peak = 154.488 ; gain = 68.832
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:34 . Memory (MB): peak = 170.340 ; gain = 84.684
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:01:40 . Memory (MB): peak = 246.320 ; gain = 160.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.812 seconds; current allocated memory: 200.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 200.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 201.312 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 201.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 202.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 202.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 202.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 203.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 203.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 204.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 204.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 204.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 205.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 205.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 205.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 205.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 205.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 206.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 207.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 208.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 209.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 210.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 211.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 212.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 212.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 213.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 214.608 MB.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:45 . Memory (MB): peak = 282.801 ; gain = 197.145
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 104.579 seconds; peak allocated memory: 214.608 MB.
==============================================================
File generated on Wed May 08 14:44:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
WARNING: [HLS 200-40] c_cnn/top.cpp:26:13: fatal error: 'c1_w.h' file not found
                        #include "c1_w.h"
                                 ^
1 error generated.
==============================================================
File generated on Wed May 08 14:46:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
WARNING: [HLS 200-40] c_cnn/top.cpp:29:13: fatal error: 'c2_w.h' file not found
                        #include "c2_w.h"
                                 ^
1 error generated.
==============================================================
File generated on Wed May 08 14:47:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 110.070 ; gain = 24.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 110.070 ; gain = 24.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 157.207 ; gain = 71.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:01:07 . Memory (MB): peak = 163.148 ; gain = 77.723
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:37 . Memory (MB): peak = 179.758 ; gain = 94.332
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:01:45 . Memory (MB): peak = 256.188 ; gain = 170.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 104.63 seconds; current allocated memory: 208.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 208.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 209.084 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 209.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 210.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 210.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 210.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 211.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 211.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 212.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 212.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 212.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 213.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 213.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 213.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 214.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 214.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 215.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 215.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 216.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 217.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 219.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 220.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 221.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 222.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 223.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 224.175 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:53 . Memory (MB): peak = 314.285 ; gain = 228.859
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 112.552 seconds; peak allocated memory: 224.175 MB.
==============================================================
File generated on Wed May 08 14:55:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:60:2: error: no matching function for call to 'conv'
 conv(in, c1_weight, c1_bias, c1_output, 28, 28, 1, 6, 5, 5, 1, 2);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [150]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:63:2: error: no matching function for call to 'conv'
 conv(p1_output, c2_weight, c2_bias, c2_output, 14, 14, 6, 16, 5, 5, 1, 0);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [2400]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:66:2: error: no matching function for call to 'conv'
 conv(p2_output, c3_weight, c3_bias, c3_output, 5, 5, 16, 120, 5, 5, 1, 0);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [48000]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:68:2: error: no matching function for call to 'conv'
 conv(c3_output, c4_weight, c4_bias, c4_output, 1, 1, 120, 84, 1, 1, 1, 0);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [10080]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:69:2: error: no matching function for call to 'conv'
 conv(c4_output, c5_weight, c5_bias, output, 1, 1, 84, 10, 1, 1, 1, 0);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [840]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
5 errors generated.
==============================================================
File generated on Wed May 08 14:59:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:61:2: error: no matching function for call to 'conv'
 conv(in, c1_weight, c1_bias, c1_output, 28, 28, 1, 6, 5, 5, 1, 2);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [150]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:64:2: error: no matching function for call to 'conv'
 conv(p1_output, c2_weight, c2_bias, c2_output, 14, 14, 6, 16, 5, 5, 1, 0);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [2400]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:67:2: error: no matching function for call to 'conv'
 conv(p2_output, c3_weight, c3_bias, c3_output, 5, 5, 16, 120, 5, 5, 1, 0);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [48000]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:69:2: error: no matching function for call to 'conv'
 conv(c3_output, c4_weight, c4_bias, c4_output, 1, 1, 120, 84, 1, 1, 1, 0);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [10080]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:70:2: error: no matching function for call to 'conv'
 conv(c4_output, c5_weight, c5_bias, output, 1, 1, 84, 10, 1, 1, 1, 0);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [840]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
5 errors generated.
==============================================================
File generated on Wed May 08 15:00:08 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 08 15:00:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 110.152 ; gain = 24.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 110.152 ; gain = 24.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 156.562 ; gain = 71.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:10 . Memory (MB): peak = 163.094 ; gain = 77.934
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:38 . Memory (MB): peak = 178.473 ; gain = 93.312
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:46 . Memory (MB): peak = 256.484 ; gain = 171.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 105.594 seconds; current allocated memory: 208.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 208.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 209.084 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 209.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 210.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 210.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 210.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 211.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 211.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 212.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 212.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 212.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 213.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 213.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 213.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 214.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 214.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.259 seconds; current allocated memory: 215.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 215.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 216.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 217.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 219.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 220.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 221.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 222.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 223.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 224.175 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:02:02 . Memory (MB): peak = 314.480 ; gain = 229.320
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 122.237 seconds; peak allocated memory: 224.175 MB.
==============================================================
File generated on Wed May 08 15:02:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:51:2: error: no matching function for call to 'conv'
 conv(in, c1_weight, c1_bias, c1_output, 28, 28, 1, 6, 5, 5, 1, 2);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [150]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:54:2: error: no matching function for call to 'conv'
 conv(p1_output, c2_weight, c2_bias, c2_output, 14, 14, 6, 16, 5, 5, 1, 0);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [2400]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:57:2: error: no matching function for call to 'conv'
 conv(p2_output, c3_weight, c3_bias, c3_output, 5, 5, 16, 120, 5, 5, 1, 0);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [48000]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:59:2: error: no matching function for call to 'conv'
 conv(c3_output, c4_weight, c4_bias, c4_output, 1, 1, 120, 84, 1, 1, 1, 0);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [10080]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:60:2: error: no matching function for call to 'conv'
 conv(c4_output, c5_weight, c5_bias, output, 1, 1, 84, 10, 1, 1, 1, 0);
 ^~~~
c_cnn/utils.h:55:6: note: candidate function not viable: no known conversion from 'const data_t [840]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv(data_t in[], data_t weight[], data_t bias[], data_t* output, int win, int hin,
     ^
5 errors generated.
==============================================================
File generated on Wed May 08 15:07:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 110.383 ; gain = 25.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 110.383 ; gain = 25.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 160.020 ; gain = 75.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:01:11 . Memory (MB): peak = 166.297 ; gain = 81.371
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:40 . Memory (MB): peak = 181.852 ; gain = 96.926
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:01:47 . Memory (MB): peak = 259.512 ; gain = 174.586
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 107.173 seconds; current allocated memory: 210.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 210.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 211.135 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 211.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 212.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 212.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 212.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 213.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 213.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 214.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 214.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 214.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 215.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 215.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 215.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 216.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 216.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 217.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 217.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 218.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 220.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 221.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 222.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 223.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 224.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 225.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 226.242 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:55 . Memory (MB): peak = 317.191 ; gain = 232.266
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 115.258 seconds; peak allocated memory: 226.242 MB.
==============================================================
File generated on Wed May 08 15:10:08 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 110.191 ; gain = 24.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 110.191 ; gain = 24.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 157.012 ; gain = 71.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:01:07 . Memory (MB): peak = 163.633 ; gain = 78.375
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:01:36 . Memory (MB): peak = 180.828 ; gain = 95.570
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:43 . Memory (MB): peak = 256.000 ; gain = 170.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 103.202 seconds; current allocated memory: 208.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 208.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 209.058 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 209.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 210.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 210.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 210.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 211.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 211.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 212.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 212.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 212.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 213.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 213.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 213.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 214.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 214.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 215.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 215.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 216.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 217.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 219.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 220.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 221.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 222.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 222.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 224.149 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:51 . Memory (MB): peak = 314.609 ; gain = 229.352
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 110.88 seconds; peak allocated memory: 224.149 MB.
==============================================================
File generated on Wed May 08 15:12:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 15:17:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 110.273 ; gain = 24.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 110.273 ; gain = 24.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 157.305 ; gain = 71.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:01:10 . Memory (MB): peak = 163.117 ; gain = 77.629
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:01:42 . Memory (MB): peak = 179.133 ; gain = 93.645
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:50 . Memory (MB): peak = 256.641 ; gain = 171.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 109.663 seconds; current allocated memory: 208.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 208.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 209.068 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 209.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 210.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 210.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 210.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 211.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 211.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 212.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 212.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 212.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 213.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 213.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 213.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 214.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 214.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 215.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 215.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 216.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 217.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 219.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 220.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 221.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 222.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 223.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 224.159 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:58 . Memory (MB): peak = 315.305 ; gain = 229.816
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 117.541 seconds; peak allocated memory: 224.159 MB.
==============================================================
File generated on Wed May 08 15:25:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 110.055 ; gain = 24.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 110.055 ; gain = 24.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 156.715 ; gain = 71.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:01:06 . Memory (MB): peak = 162.527 ; gain = 76.898
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:01:35 . Memory (MB): peak = 179.555 ; gain = 93.926
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:01:42 . Memory (MB): peak = 256.293 ; gain = 170.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 102.397 seconds; current allocated memory: 208.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 208.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 209.083 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 209.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 210.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 210.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 210.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 211.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 211.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 212.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 212.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 212.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 213.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 213.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 213.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 214.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 214.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 215.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 215.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 216.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 217.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 219.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 220.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 221.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 222.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 223.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 224.174 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:50 . Memory (MB): peak = 315.086 ; gain = 229.457
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 110.229 seconds; peak allocated memory: 224.174 MB.
==============================================================
File generated on Wed May 08 15:30:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 109.855 ; gain = 24.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 109.855 ; gain = 24.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 156.781 ; gain = 71.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:01:13 . Memory (MB): peak = 163.125 ; gain = 77.902
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:52 . Memory (MB): peak = 179.027 ; gain = 93.805
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:01:59 . Memory (MB): peak = 256.227 ; gain = 171.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 119.042 seconds; current allocated memory: 208.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 208.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 209.204 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 209.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 210.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 210.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 210.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 211.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 211.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 212.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 212.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 213.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 213.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 213.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 213.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 214.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 214.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 215.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 215.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 217.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 218.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 219.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 220.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 221.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 222.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 223.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 224.356 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:02:07 . Memory (MB): peak = 315.188 ; gain = 229.965
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 126.827 seconds; peak allocated memory: 224.356 MB.
==============================================================
File generated on Wed May 08 15:35:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
ERROR: [HLS 214-123] expected unqualified-id: F:\Desktop\PRJ\current_cnn\hls\c_cnn\top.cpp:6
ERROR: [HLS 214-123] expected unqualified-id: F:\Desktop\PRJ\current_cnn\hls\c_cnn\top.cpp:11
ERROR: [HLS 214-123] expected unqualified-id: F:\Desktop\PRJ\current_cnn\hls\c_cnn\top.cpp:16
ERROR: [HLS 214-123] expected unqualified-id: F:\Desktop\PRJ\current_cnn\hls\c_cnn\top.cpp:21
ERROR: [HLS 214-123] expected unqualified-id: F:\Desktop\PRJ\current_cnn\hls\c_cnn\top.cpp:26
ERROR: [HLS 214-124] use of undeclared identifier 'c1_bias': F:\Desktop\PRJ\current_cnn\hls\c_cnn\top.cpp:61
==============================================================
File generated on Wed May 08 15:39:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 109.953 ; gain = 24.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 109.953 ; gain = 24.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 159.738 ; gain = 74.320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:01:09 . Memory (MB): peak = 165.902 ; gain = 80.484
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:39 . Memory (MB): peak = 181.668 ; gain = 96.250
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:01:46 . Memory (MB): peak = 259.379 ; gain = 173.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 106.424 seconds; current allocated memory: 210.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 210.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 211.255 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 211.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 212.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 212.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 213.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 213.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 213.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 214.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 214.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 215.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 215.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 215.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 216.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 216.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 216.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 217.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 217.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 219.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 220.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 221.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 222.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 223.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 224.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 225.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 226.407 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_bias_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:54 . Memory (MB): peak = 317.613 ; gain = 232.195
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 114.046 seconds; peak allocated memory: 226.407 MB.
==============================================================
File generated on Wed May 08 15:44:51 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 110.020 ; gain = 24.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 110.020 ; gain = 24.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 159.219 ; gain = 73.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:01:09 . Memory (MB): peak = 165.793 ; gain = 80.281
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:38 . Memory (MB): peak = 180.852 ; gain = 95.340
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:01:46 . Memory (MB): peak = 259.453 ; gain = 173.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 105.689 seconds; current allocated memory: 210.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 210.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 211.351 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 211.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 212.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 212.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 213.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 213.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 214.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 214.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 214.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 215.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 215.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 215.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 216.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 216.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 216.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 217.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 218.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 219.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 220.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 221.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 222.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 223.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 224.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 225.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 226.539 MB.
WARNING: [RTMG 210-274] Memory 'conv_1_c1_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'conv_1_c1_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
WARNING: [RTMG 210-274] Memory 'conv_2_c2_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'conv_2_c2_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
WARNING: [RTMG 210-274] Memory 'conv_36_c3_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_weight_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'conv_36_c3_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
WARNING: [RTMG 210-274] Memory 'conv_37_c4_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_weight_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'conv_37_c4_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
WARNING: [RTMG 210-274] Memory 'conv_3_c5_weight' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_weight_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'conv_3_c5_bias' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:54 . Memory (MB): peak = 317.082 ; gain = 231.570
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 113.608 seconds; peak allocated memory: 226.539 MB.
==============================================================
File generated on Wed May 08 15:50:19 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 110.141 ; gain = 24.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 110.141 ; gain = 24.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 159.184 ; gain = 73.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:01:10 . Memory (MB): peak = 165.727 ; gain = 80.266
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:40 . Memory (MB): peak = 181.652 ; gain = 96.191
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:01:47 . Memory (MB): peak = 259.289 ; gain = 173.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 107.165 seconds; current allocated memory: 210.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 211.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 211.502 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 212.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 212.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 212.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 213.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 213.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 214.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 214.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 214.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 215.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 215.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 216.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 216.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 216.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 216.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 217.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 218.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 219.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 220.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 221.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 222.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 223.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 224.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 225.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/weight_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_net/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 226.817 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:55 . Memory (MB): peak = 316.887 ; gain = 231.426
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 115.082 seconds; peak allocated memory: 226.817 MB.
==============================================================
File generated on Wed May 08 15:54:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 15:55:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 15:56:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 15:57:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 109.988 ; gain = 24.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 109.988 ; gain = 24.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 160.121 ; gain = 74.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:01:07 . Memory (MB): peak = 166.629 ; gain = 80.926
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:36 . Memory (MB): peak = 182.371 ; gain = 96.668
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:01:43 . Memory (MB): peak = 259.227 ; gain = 173.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 103.002 seconds; current allocated memory: 210.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 210.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 211.444 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 212.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 212.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 212.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 213.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 213.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 214.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 214.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 214.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 215.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 215.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 216.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 216.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 216.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 216.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 217.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 218.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 219.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 220.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 221.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 222.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 223.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 224.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 225.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 226.624 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:51 . Memory (MB): peak = 317.941 ; gain = 232.238
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 110.65 seconds; peak allocated memory: 226.624 MB.
==============================================================
File generated on Wed May 08 16:14:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 110.059 ; gain = 24.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 110.059 ; gain = 24.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 119.141 ; gain = 33.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 124.336 ; gain = 39.078
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (c_cnn/conv_core.cpp:189)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 151.941 ; gain = 66.684
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:229:31) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:225:41) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 151.941 ; gain = 66.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv1' ...
WARNING: [SYN 201-107] Renaming port name 'conv1/in' to 'conv1/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv1/output' to 'conv1/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chout_loop_wout_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.705 seconds; current allocated memory: 102.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 103.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv1_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv1_fmul_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_sdiv_32ns_32s_32_36_seq_1' to 'conv1_sdiv_32ns_3cud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv1/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv1/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv1/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv1_fmul_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv1_sdiv_32ns_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 105.057 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv1_sdiv_32ns_3cud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 159.773 ; gain = 74.516
INFO: [SYSC 207-301] Generating SystemC RTL for conv1.
INFO: [VHDL 208-304] Generating VHDL RTL for conv1.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1.
INFO: [HLS 200-112] Total elapsed time: 17.923 seconds; peak allocated memory: 105.057 MB.
==============================================================
File generated on Wed May 08 16:16:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 16:16:56 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 16:18:15 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 16:18:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 110.113 ; gain = 24.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 110.113 ; gain = 24.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 119.477 ; gain = 33.891
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-92] Port 'output' (c_cnn/conv_core.cpp:189) of function 'conv1' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (c_cnn/conv_core.cpp:246:7) and read (c_cnn/conv_core.cpp:246:7) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Wed May 08 16:19:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 16:19:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 110.070 ; gain = 25.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 110.070 ; gain = 25.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 119.348 ; gain = 34.320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 124.223 ; gain = 39.195
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (c_cnn/conv_core.cpp:189)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 152.535 ; gain = 67.508
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:229:31) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:225:41) in function 'conv1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 152.535 ; gain = 67.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv1' ...
WARNING: [SYN 201-107] Renaming port name 'conv1/in' to 'conv1/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv1/output' to 'conv1/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.722 seconds; current allocated memory: 101.971 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 102.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv1_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv1_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv1_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_sdiv_32ns_32s_32_36_seq_1' to 'conv1_sdiv_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv1/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv1/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv1/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv1_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv1_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv1_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 104.241 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv1_sdiv_32ns_3dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 158.668 ; gain = 73.641
INFO: [SYSC 207-301] Generating SystemC RTL for conv1.
INFO: [VHDL 208-304] Generating VHDL RTL for conv1.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1.
INFO: [HLS 200-112] Total elapsed time: 17.793 seconds; peak allocated memory: 104.241 MB.
==============================================================
File generated on Wed May 08 16:20:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 16:20:56 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 16:21:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 16:21:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 110.070 ; gain = 25.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 110.070 ; gain = 25.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 119.586 ; gain = 34.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 124.234 ; gain = 39.340
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (c_cnn/conv_core.cpp:189)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 152.613 ; gain = 67.719
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:229:31) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:225:41) in function 'conv1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:220:33) in function 'conv1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:216:32) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:212:43) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 152.613 ; gain = 67.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv1' ...
WARNING: [SYN 201-107] Renaming port name 'conv1/in' to 'conv1/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv1/output' to 'conv1/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.718 seconds; current allocated memory: 101.951 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 102.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv1_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv1_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv1_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_sdiv_32ns_32s_32_36_seq_1' to 'conv1_sdiv_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv1/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv1/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv1/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv1_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv1_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv1_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 104.214 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv1_sdiv_32ns_3dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 158.473 ; gain = 73.578
INFO: [SYSC 207-301] Generating SystemC RTL for conv1.
INFO: [VHDL 208-304] Generating VHDL RTL for conv1.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1.
INFO: [HLS 200-112] Total elapsed time: 17.802 seconds; peak allocated memory: 104.214 MB.
==============================================================
File generated on Wed May 08 16:22:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 16:27:19 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:77:2: error: no matching function for call to 'conv1'
 conv1(in, c1_weight, c1_bias, c1_output, 28, 28, 1, 6, 5, 5, 1, 2);
 ^~~~~
c_cnn/utils.h:58:6: note: candidate function not viable: no known conversion from 'const data_t [150]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv1(data_t in[], data_t weight[], data_t bias[], data_t output[], int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:80:2: error: no matching function for call to 'conv1'
 conv1(p1_output, c2_weight, c2_bias, c2_output, 14, 14, 6, 16, 5, 5, 1, 0);
 ^~~~~
c_cnn/utils.h:58:6: note: candidate function not viable: no known conversion from 'const data_t [2400]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv1(data_t in[], data_t weight[], data_t bias[], data_t output[], int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:83:2: error: no matching function for call to 'conv1'
 conv1(p2_output, c3_weight, c3_bias, c3_output, 5, 5, 16, 120, 5, 5, 1, 0);
 ^~~~~
c_cnn/utils.h:58:6: note: candidate function not viable: no known conversion from 'const data_t [48000]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv1(data_t in[], data_t weight[], data_t bias[], data_t output[], int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:85:2: error: no matching function for call to 'conv1'
 conv1(c3_output, c4_weight, c4_bias, c4_output, 1, 1, 120, 84, 1, 1, 1, 0);
 ^~~~~
c_cnn/utils.h:58:6: note: candidate function not viable: no known conversion from 'const data_t [10080]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv1(data_t in[], data_t weight[], data_t bias[], data_t output[], int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:86:2: error: no matching function for call to 'conv1'
 conv1(c4_output, c5_weight, c5_bias, output, 1, 1, 84, 10, 1, 1, 1, 0);
 ^~~~~
c_cnn/utils.h:58:6: note: candidate function not viable: no known conversion from 'const data_t [840]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv1(data_t in[], data_t weight[], data_t bias[], data_t output[], int win, int hin,
     ^
5 errors generated.
==============================================================
File generated on Wed May 08 16:27:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:77:2: error: no matching function for call to 'conv1'
 conv1(in, c1_weight, c1_bias, c1_output, 28, 28, 1, 6, 5, 5, 1, 2);
 ^~~~~
c_cnn/utils.h:58:6: note: candidate function not viable: no known conversion from 'const data_t [150]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv1(data_t in[], data_t weight[], data_t bias[], data_t output[], int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:80:2: error: no matching function for call to 'conv1'
 conv1(p1_output, c2_weight, c2_bias, c2_output, 14, 14, 6, 16, 5, 5, 1, 0);
 ^~~~~
c_cnn/utils.h:58:6: note: candidate function not viable: no known conversion from 'const data_t [2400]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv1(data_t in[], data_t weight[], data_t bias[], data_t output[], int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:83:2: error: no matching function for call to 'conv1'
 conv1(p2_output, c3_weight, c3_bias, c3_output, 5, 5, 16, 120, 5, 5, 1, 0);
 ^~~~~
c_cnn/utils.h:58:6: note: candidate function not viable: no known conversion from 'const data_t [48000]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv1(data_t in[], data_t weight[], data_t bias[], data_t output[], int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:85:2: error: no matching function for call to 'conv1'
 conv1(c3_output, c4_weight, c4_bias, c4_output, 1, 1, 120, 84, 1, 1, 1, 0);
 ^~~~~
c_cnn/utils.h:58:6: note: candidate function not viable: no known conversion from 'const data_t [10080]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv1(data_t in[], data_t weight[], data_t bias[], data_t output[], int win, int hin,
     ^
In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:86:2: error: no matching function for call to 'conv1'
 conv1(c4_output, c5_weight, c5_bias, output, 1, 1, 84, 10, 1, 1, 1, 0);
 ^~~~~
c_cnn/utils.h:58:6: note: candidate function not viable: no known conversion from 'const data_t [840]' to 'data_t *' (aka 'float *') for 2nd argument; 
void conv1(data_t in[], data_t weight[], data_t bias[], data_t output[], int win, int hin,
     ^
5 errors generated.
==============================================================
File generated on Wed May 08 16:29:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 110.309 ; gain = 25.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 110.309 ; gain = 25.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 158.547 ; gain = 73.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:01:19 . Memory (MB): peak = 163.891 ; gain = 78.941
WARNING: [XFORM 203-805] Duplicating function 'conv1' (c_cnn/conv_core.cpp:189) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:234:1) in function 'conv1.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:234:1) in function 'conv1.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:230:1) in function 'conv1.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:230:1) in function 'conv1.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:226:1) in function 'conv1.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:226:1) in function 'conv1.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:221:1) in function 'conv1.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:221:1) in function 'conv1.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:217:1) in function 'conv1.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:217:1) in function 'conv1.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:213:1) in function 'conv1.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:213:1) in function 'conv1.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:226:1) in function 'conv1.35'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:226:1) in function 'conv1.35'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:221:1) in function 'conv1.35'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:221:1) in function 'conv1.35'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:217:1) in function 'conv1.35'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:217:1) in function 'conv1.35'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:213:1) in function 'conv1.35'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:213:1) in function 'conv1.35'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:234:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:234:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:230:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:230:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:226:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:226:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:221:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:221:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:217:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:217:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:213:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:213:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:226:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:226:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:221:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:221:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:217:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:217:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:213:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:213:1) in function 'conv1.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.36' (c_cnn/conv_core.cpp:212:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.35' (c_cnn/conv_core.cpp:212:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.3' (c_cnn/conv_core.cpp:212:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.1' (c_cnn/conv_core.cpp:212:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:47 . Memory (MB): peak = 184.934 ; gain = 99.984
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:229:31) in function 'conv1.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:225:41) in function 'conv1.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:220:33) in function 'conv1.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:216:32) in function 'conv1.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:212:43) in function 'conv1.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:229:31) in function 'conv1.35'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:225:41) in function 'conv1.35'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:220:33) in function 'conv1.35' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:216:32) in function 'conv1.35'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:212:43) in function 'conv1.35'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:229:31) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:225:41) in function 'conv1.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:220:33) in function 'conv1.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:216:32) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:212:43) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:229:31) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:225:41) in function 'conv1.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:220:33) in function 'conv1.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:216:32) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:212:43) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:229:31) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:225:41) in function 'conv1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:220:33) in function 'conv1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:216:32) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:212:43) in function 'conv1.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:01:52 . Memory (MB): peak = 249.984 ; gain = 165.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv1.1' to 'conv1_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.2' to 'conv1_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.35' to 'conv1_35'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.36' to 'conv1_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.3' to 'conv1_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 112.302 seconds; current allocated memory: 200.207 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 200.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 201.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 201.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 201.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 202.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 202.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 203.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 203.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 203.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 204.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 204.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 204.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 205.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 205.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 205.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 207.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 208.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 209.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 210.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_35'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 211.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_36'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 212.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_3'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 212.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 213.821 MB.
INFO: [RTMG 210-279] Implementing memory 'conv1_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_35_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_36_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_3_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:59 . Memory (MB): peak = 303.848 ; gain = 218.898
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 119.261 seconds; peak allocated memory: 213.821 MB.
==============================================================
File generated on Wed May 08 16:32:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 109.930 ; gain = 24.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 109.930 ; gain = 24.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 159.895 ; gain = 74.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:01:08 . Memory (MB): peak = 165.590 ; gain = 80.211
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.37'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.36'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:106:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:102:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chin' (c_cnn/conv_core.cpp:98:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:87:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:83:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:79:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.37' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.36' (c_cnn/conv_core.cpp:78:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:78:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:78:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:37 . Memory (MB): peak = 182.164 ; gain = 96.785
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.37'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.37' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.37'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.36'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.36' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.36'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:101:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:97:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:86:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:82:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:78:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:44 . Memory (MB): peak = 259.531 ; gain = 174.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.36' to 'conv_36'.
WARNING: [SYN 201-103] Legalizing function name 'conv.37' to 'conv_37'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_net/output' to 'top_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 104.199 seconds; current allocated memory: 210.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 210.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 211.443 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 212.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 212.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 212.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 213.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 213.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 214.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 214.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 214.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 215.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 215.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 216.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 216.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 216.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 216.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 217.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 218.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 219.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 220.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 221.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 222.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_36'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 223.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_37'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 224.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 225.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 226.623 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_36_c3_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_37_c4_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:52 . Memory (MB): peak = 317.883 ; gain = 232.504
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 112.107 seconds; peak allocated memory: 226.623 MB.
==============================================================
File generated on Wed May 08 16:51:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 16:52:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 16:54:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 110.062 ; gain = 24.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 110.062 ; gain = 24.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 119.637 ; gain = 34.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 124.902 ; gain = 39.633
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:55)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 152.652 ; gain = 67.383
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 154.840 ; gain = 69.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.518 seconds; current allocated memory: 112.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 113.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 113.556 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 114.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 114.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 116.377 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 170.434 ; gain = 85.164
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 18.945 seconds; peak allocated memory: 116.377 MB.
==============================================================
File generated on Wed May 08 19:56:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:09:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:19:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:21:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:21:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:22:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:24:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:24:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:25:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:26:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:27:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:30:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:43:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:44:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:46:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:46:51 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:48:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:58:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 20:58:48 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 21:00:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 21:00:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 21:07:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 21:08:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
WARNING: [HLS 200-40] In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:9:25: error: use of undeclared identifier 'output'
_ssdm_op_SpecInterface(&output, "axis", 1, 1, "both", 0, 0, "", "", "", 0, 0, 0, 0, "", "");
                        ^
1 error generated.
==============================================================
File generated on Wed May 08 21:19:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
WARNING: [HLS 200-40] In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:9:25: error: use of undeclared identifier 'output'
_ssdm_op_SpecInterface(&output, "axis", 1, 1, "both", 0, 0, "", "", "", 0, 0, 0, 0, "", "");
                        ^
1 error generated.
==============================================================
File generated on Wed May 08 21:21:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.785 ; gain = 19.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.785 ; gain = 19.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:01:02 . Memory (MB): peak = 162.516 ; gain = 76.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:01:36 . Memory (MB): peak = 169.164 ; gain = 83.527
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:83) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:105:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:105:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:101:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:101:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:105:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:105:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:101:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:101:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.5' (c_cnn/conv_core.cpp:77:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.4' (c_cnn/conv_core.cpp:77:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:77:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:77:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:02:24 . Memory (MB): peak = 184.785 ; gain = 99.148
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:02:32 . Memory (MB): peak = 262.770 ; gain = 177.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv.4' to 'conv_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv.5' to 'conv_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 152.41 seconds; current allocated memory: 214.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 214.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 214.983 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 215.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 215.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 216.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 216.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 217.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 217.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 218.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 218.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 219.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 219.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 219.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 219.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 220.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 220.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'c5_output' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 221.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 222.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 224.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 225.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 226.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 227.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_4'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 228.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_5'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 229.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 230.892 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c3_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c4_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:02:41 . Memory (MB): peak = 330.590 ; gain = 244.953
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 160.907 seconds; peak allocated memory: 230.892 MB.
==============================================================
File generated on Wed May 08 21:25:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed May 08 21:26:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/conv_core.cpp:1:
c_cnn/conv_core.cpp:333:2: error: redefinition of label 'loop_kx'
 loop_kx:
 ^
c_cnn/conv_core.cpp:303:2: note: previous definition is here
 loop_kx:
 ^
c_cnn/conv_core.cpp:329:2: error: redefinition of label 'loop_ky'
 loop_ky:
 ^
c_cnn/conv_core.cpp:299:2: note: previous definition is here
 loop_ky:
 ^
2 errors generated.
==============================================================
File generated on Wed May 08 21:27:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.840 ; gain = 19.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.840 ; gain = 19.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 118.008 ; gain = 32.391
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-31] c_cnn/conv_core.cpp:277: dynamic memory allocation/deallocation is not supported: variable 'input_buffer'.
ERROR: [SYNCHK 200-61] c_cnn/conv_core.cpp:319: unsupported memory access on variable 'input_buffer' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Wed May 08 21:28:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.805 ; gain = 19.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.805 ; gain = 19.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 118.414 ; gain = 33.105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 123.582 ; gain = 38.273
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_wout' (c_cnn/conv_core.cpp:289) in function 'conv2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_load_data' (c_cnn/conv_core.cpp:296) in function 'conv2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky' (c_cnn/conv_core.cpp:300) in function 'conv2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx' (c_cnn/conv_core.cpp:304) in function 'conv2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_compute_output' (c_cnn/conv_core.cpp:326) in function 'conv2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky2' (c_cnn/conv_core.cpp:330) in function 'conv2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx2' (c_cnn/conv_core.cpp:334) in function 'conv2': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.336 ; gain = 66.027
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:300:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:296:54) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky2' (c_cnn/conv_core.cpp:330:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_compute_output' (c_cnn/conv_core.cpp:326:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:289:44) in function 'conv2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:285:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:281:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.559 ; gain = 66.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_compute_output_loop_ky2_loop_kx2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.827 seconds; current allocated memory: 102.010 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 103.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_mul_mul_10ns_11s_11_1_1' to 'conv2_mul_mul_10neOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_mul_mul_10neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 104.989 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv2_input_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 161.867 ; gain = 76.559
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.248 seconds; peak allocated memory: 104.989 MB.
==============================================================
File generated on Wed May 08 21:29:04 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.703 ; gain = 19.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.703 ; gain = 19.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 118.738 ; gain = 33.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 123.559 ; gain = 38.625
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.172 ; gain = 66.238
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:300:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:296:54) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky2' (c_cnn/conv_core.cpp:330:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_compute_output' (c_cnn/conv_core.cpp:326:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:289:44) in function 'conv2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:285:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:281:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.172 ; gain = 66.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_compute_output_loop_ky2_loop_kx2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.393 seconds; current allocated memory: 101.974 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 102.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_mul_mul_10ns_11s_11_1_1' to 'conv2_mul_mul_10neOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_mul_mul_10neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 104.967 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv2_input_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 161.746 ; gain = 76.812
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.863 seconds; peak allocated memory: 104.967 MB.
==============================================================
File generated on Wed May 08 21:30:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.820 ; gain = 19.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.820 ; gain = 19.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 118.367 ; gain = 32.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 123.301 ; gain = 37.691
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.438 ; gain = 65.828
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:300:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:296:54) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky2' (c_cnn/conv_core.cpp:327:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_compute_output' (c_cnn/conv_core.cpp:323:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:289:44) in function 'conv2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:285:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:281:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.438 ; gain = 65.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_compute_output_loop_ky2_loop_kx2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.178 seconds; current allocated memory: 102.025 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 103.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_mul_mul_10ns_11s_11_1_1' to 'conv2_mul_mul_10neOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_mul_mul_10neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 105.065 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv2_input_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 161.738 ; gain = 76.129
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.624 seconds; peak allocated memory: 105.065 MB.
==============================================================
File generated on Wed May 08 21:31:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.867 ; gain = 19.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.867 ; gain = 19.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 118.262 ; gain = 32.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 123.434 ; gain = 38.000
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (c_cnn/conv_core.cpp:188)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 150.828 ; gain = 65.395
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:228:31) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:224:41) in function 'conv1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:219:33) in function 'conv1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:215:32) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:211:43) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.035 ; gain = 65.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv1' ...
WARNING: [SYN 201-107] Renaming port name 'conv1/in' to 'conv1/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv1/output' to 'conv1/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.611 seconds; current allocated memory: 101.021 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 101.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv1_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv1_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv1_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_sdiv_32ns_32s_32_36_seq_1' to 'conv1_sdiv_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv1/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv1/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv1/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv1_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv1_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv1_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 103.269 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv1_sdiv_32ns_3dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 158.883 ; gain = 73.449
INFO: [SYSC 207-301] Generating SystemC RTL for conv1.
INFO: [VHDL 208-304] Generating VHDL RTL for conv1.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1.
INFO: [HLS 200-112] Total elapsed time: 18.716 seconds; peak allocated memory: 103.269 MB.
==============================================================
File generated on Wed May 08 21:32:28 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.820 ; gain = 19.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.820 ; gain = 19.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 118.633 ; gain = 33.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 123.992 ; gain = 38.590
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:55)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 151.355 ; gain = 65.953
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 154.398 ; gain = 68.996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.938 seconds; current allocated memory: 112.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.028 seconds; current allocated memory: 112.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 112.654 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 113.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 113.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 115.435 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.934 ; gain = 85.531
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 19.291 seconds; peak allocated memory: 115.435 MB.
==============================================================
File generated on Wed May 08 21:36:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.977 ; gain = 19.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.977 ; gain = 19.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 118.715 ; gain = 33.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 123.648 ; gain = 38.074
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 151.574 ; gain = 66.000
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:300:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:296:54) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky2' (c_cnn/conv_core.cpp:327:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_compute_output' (c_cnn/conv_core.cpp:323:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:289:44) in function 'conv2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:285:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:281:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 151.574 ; gain = 66.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_compute_output_loop_ky2_loop_kx2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.325 seconds; current allocated memory: 102.073 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 103.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_mul_mul_10ns_11s_11_1_1' to 'conv2_mul_mul_10neOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_mul_mul_10neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 105.097 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv2_input_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 162.051 ; gain = 76.477
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.752 seconds; peak allocated memory: 105.097 MB.
==============================================================
File generated on Wed May 08 21:37:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.863 ; gain = 19.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.863 ; gain = 19.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 118.617 ; gain = 33.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 123.520 ; gain = 38.141
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.457 ; gain = 66.078
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:300:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:296:54) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky2' (c_cnn/conv_core.cpp:327:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_compute_output' (c_cnn/conv_core.cpp:323:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:289:44) in function 'conv2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:285:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:281:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.457 ; gain = 66.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_compute_output_loop_ky2_loop_kx2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.947 seconds; current allocated memory: 102.037 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 103.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_mul_mul_10ns_11s_11_1_1' to 'conv2_mul_mul_10neOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_mul_mul_10neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 105.077 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv2_input_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 161.910 ; gain = 76.531
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.356 seconds; peak allocated memory: 105.077 MB.
==============================================================
File generated on Wed May 08 21:40:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 104.691 ; gain = 19.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 104.691 ; gain = 19.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 118.480 ; gain = 32.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 123.652 ; gain = 38.004
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv2' (c_cnn/conv_core.cpp:257).
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_chout' (c_cnn/conv_core.cpp:282) in function 'conv2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_hout' (c_cnn/conv_core.cpp:286) in function 'conv2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_wout' (c_cnn/conv_core.cpp:290) in function 'conv2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_load_data' (c_cnn/conv_core.cpp:297) in function 'conv2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky' (c_cnn/conv_core.cpp:301) in function 'conv2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx' (c_cnn/conv_core.cpp:305) in function 'conv2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_compute_output' (c_cnn/conv_core.cpp:324) in function 'conv2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_ky2' (c_cnn/conv_core.cpp:328) in function 'conv2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'loop_kx2' (c_cnn/conv_core.cpp:332) in function 'conv2': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 152.035 ; gain = 66.387
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:301:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:297:54) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky2' (c_cnn/conv_core.cpp:328:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_compute_output' (c_cnn/conv_core.cpp:324:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:290:44) in function 'conv2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:286:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:282:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 152.035 ; gain = 66.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.266 seconds; current allocated memory: 102.031 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 103.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_mul_mul_10ns_11s_11_1_1' to 'conv2_mul_mul_10neOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_mul_mul_10neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 104.978 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv2_input_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 161.844 ; gain = 76.195
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.714 seconds; peak allocated memory: 104.978 MB.
==============================================================
File generated on Wed May 08 21:41:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.973 ; gain = 20.062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.973 ; gain = 20.062
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 118.547 ; gain = 33.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 123.973 ; gain = 39.062
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 151.641 ; gain = 66.730
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:300:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:296:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:289:44) in function 'conv2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:285:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:281:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 151.641 ; gain = 66.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('input_buffer_load', c_cnn/conv_core.cpp:316) on array 'input_buffer', c_cnn/conv_core.cpp:277 and 'store' operation (c_cnn/conv_core.cpp:314) of constant 0 on array 'input_buffer', c_cnn/conv_core.cpp:277.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.06 seconds; current allocated memory: 101.549 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 102.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_mul_mul_10ns_11s_11_1_1' to 'conv2_mul_mul_10neOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_mul_mul_10neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 104.262 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv2_input_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 160.598 ; gain = 75.688
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.342 seconds; peak allocated memory: 104.262 MB.
==============================================================
File generated on Wed May 08 21:43:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 104.840 ; gain = 20.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 104.840 ; gain = 20.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 118.523 ; gain = 33.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 123.434 ; gain = 38.672
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.199 ; gain = 66.438
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:300:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:296:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:289:44) in function 'conv2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:285:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:281:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.199 ; gain = 66.438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.422 seconds; current allocated memory: 100.985 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 101.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 103.326 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 158.633 ; gain = 73.871
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.519 seconds; peak allocated memory: 103.326 MB.
==============================================================
File generated on Wed May 08 21:45:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/conv_core.cpp:1:
c_cnn/conv_core.cpp:293:9: error: variable-sized object may not be initialized
 data_t output[cout * hout * wout + h * wout + w] = 0;
        ^                                           ~
c_cnn/conv_core.cpp:325:61: error: use of undeclared identifier 'output_buffer'; did you mean 'input_buffer'?
                output[cout * hout * wout + h * wout + w] = output_buffer;
                                                            ^~~~~~~~~~~~~
                                                            input_buffer
c_cnn/conv_core.cpp:277:12: note: 'input_buffer' declared here
    data_t input_buffer[2][5*5*20];
           ^
2 errors generated.
==============================================================
File generated on Wed May 08 21:46:19 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/conv_core.cpp:1:
c_cnn/conv_core.cpp:293:9: error: variable-sized object may not be initialized
 data_t output[cout * hout * wout + h * wout + w] = 0;
        ^                                           ~
1 error generated.
==============================================================
File generated on Wed May 08 21:47:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.762 ; gain = 19.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.762 ; gain = 19.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 118.238 ; gain = 32.898
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-92] Port 'output' (c_cnn/conv_core.cpp:257) of function 'conv2' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (c_cnn/conv_core.cpp:314:30) and read (c_cnn/conv_core.cpp:316:30) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Wed May 08 21:48:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.934 ; gain = 20.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.934 ; gain = 20.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 118.508 ; gain = 33.676
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 123.445 ; gain = 38.613
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.453 ; gain = 66.621
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:301:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:297:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:289:44) in function 'conv2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:285:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:281:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.453 ; gain = 66.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.771 seconds; current allocated memory: 100.995 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 101.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 103.363 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 158.957 ; gain = 74.125
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 18.871 seconds; peak allocated memory: 103.363 MB.
==============================================================
File generated on Wed May 08 21:49:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.895 ; gain = 19.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.895 ; gain = 19.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 117.992 ; gain = 33.062
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 123.312 ; gain = 38.383
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (c_cnn/conv_core.cpp:188)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 150.777 ; gain = 65.848
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:228:31) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:224:41) in function 'conv1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:219:33) in function 'conv1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:215:32) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:211:43) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 150.777 ; gain = 65.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv1' ...
WARNING: [SYN 201-107] Renaming port name 'conv1/in' to 'conv1/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv1/output' to 'conv1/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.825 seconds; current allocated memory: 101.032 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 101.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv1_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv1_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv1_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_sdiv_32ns_32s_32_36_seq_1' to 'conv1_sdiv_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv1/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv1/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv1/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv1_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv1_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv1_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 103.279 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv1_sdiv_32ns_3dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 158.234 ; gain = 73.305
INFO: [SYSC 207-301] Generating SystemC RTL for conv1.
INFO: [VHDL 208-304] Generating VHDL RTL for conv1.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1.
INFO: [HLS 200-112] Total elapsed time: 18.896 seconds; peak allocated memory: 103.279 MB.
==============================================================
File generated on Wed May 08 21:52:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 08 21:53:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.945 ; gain = 19.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.945 ; gain = 19.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 118.223 ; gain = 32.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 123.523 ; gain = 38.086
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (c_cnn/conv_core.cpp:188)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 150.199 ; gain = 64.762
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:228:31) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:224:41) in function 'conv1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:219:33) in function 'conv1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:215:32) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:211:43) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 150.711 ; gain = 65.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv1' ...
WARNING: [SYN 201-107] Renaming port name 'conv1/in' to 'conv1/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv1/output' to 'conv1/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.738 seconds; current allocated memory: 100.985 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 101.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv1_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv1_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv1_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_sdiv_32ns_32s_32_36_seq_1' to 'conv1_sdiv_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv1/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv1/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv1/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv1_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv1_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv1_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 103.248 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv1_sdiv_32ns_3dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 158.930 ; gain = 73.492
INFO: [SYSC 207-301] Generating SystemC RTL for conv1.
INFO: [VHDL 208-304] Generating VHDL RTL for conv1.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1.
INFO: [HLS 200-112] Total elapsed time: 18.835 seconds; peak allocated memory: 103.248 MB.
==============================================================
File generated on Wed May 08 21:54:08 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 21:54:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 21:55:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 21:57:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.805 ; gain = 19.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.805 ; gain = 19.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 117.953 ; gain = 33.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 123.480 ; gain = 38.586
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (c_cnn/conv_core.cpp:188)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 150.766 ; gain = 65.871
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:228:31) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:224:41) in function 'conv1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:219:33) in function 'conv1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:215:32) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:211:43) in function 'conv1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 150.996 ; gain = 66.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv1' ...
WARNING: [SYN 201-107] Renaming port name 'conv1/in' to 'conv1/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv1/output' to 'conv1/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.004 seconds; current allocated memory: 100.985 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv1_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv1_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv1_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_sdiv_32ns_32s_32_36_seq_1' to 'conv1_sdiv_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv1/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv1/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv1/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv1_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv1_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv1_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 103.248 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv1_sdiv_32ns_3dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 158.402 ; gain = 73.508
INFO: [SYSC 207-301] Generating SystemC RTL for conv1.
INFO: [VHDL 208-304] Generating VHDL RTL for conv1.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1.
INFO: [HLS 200-112] Total elapsed time: 19.191 seconds; peak allocated memory: 103.248 MB.
==============================================================
File generated on Wed May 08 21:57:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.613 ; gain = 18.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.613 ; gain = 18.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 118.680 ; gain = 33.051
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-92] Port 'output' (c_cnn/conv_core.cpp:257) of function 'conv2' cannot be set to a AXIS 
ERROR: [SYNCHK 200-92] as it has both write (c_cnn/conv_core.cpp:316:29) and read (c_cnn/conv_core.cpp:316:29) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Wed May 08 21:58:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 105.105 ; gain = 19.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 105.105 ; gain = 19.797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 118.668 ; gain = 33.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 123.969 ; gain = 38.660
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.207 ; gain = 65.898
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:300:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:296:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:289:44) in function 'conv2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:285:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:281:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.414 ; gain = 66.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('input_buffer_load', c_cnn/conv_core.cpp:316) on array 'input_buffer', c_cnn/conv_core.cpp:277 and 'store' operation (c_cnn/conv_core.cpp:314) of constant 0 on array 'input_buffer', c_cnn/conv_core.cpp:277.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.981 seconds; current allocated memory: 101.581 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 102.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_mul_mul_10ns_11s_11_1_1' to 'conv2_mul_mul_10neOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_mul_mul_10neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 104.293 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv2_input_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 160.258 ; gain = 74.949
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.267 seconds; peak allocated memory: 104.293 MB.
==============================================================
File generated on Wed May 08 22:05:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.730 ; gain = 19.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.730 ; gain = 19.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 118.168 ; gain = 32.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 123.340 ; gain = 38.121
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 150.973 ; gain = 65.754
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:300:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:296:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:289:44) in function 'conv2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:285:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:281:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.191 ; gain = 65.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'in_r' (c_cnn/conv_core.cpp:318) and axis read on port 'in_r' (c_cnn/conv_core.cpp:313).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.095 seconds; current allocated memory: 101.158 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 101.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 103.585 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 159.363 ; gain = 74.145
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.261 seconds; peak allocated memory: 103.585 MB.
==============================================================
File generated on Wed May 08 22:08:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 104.824 ; gain = 19.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 104.824 ; gain = 19.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 118.398 ; gain = 33.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 123.570 ; gain = 38.594
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 150.352 ; gain = 65.375
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:300:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:296:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:289:44) in function 'conv2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:285:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:281:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 150.590 ; gain = 65.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'in_r' (c_cnn/conv_core.cpp:318) and axis read on port 'in_r' (c_cnn/conv_core.cpp:313).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.534 seconds; current allocated memory: 101.135 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 101.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 103.532 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 158.395 ; gain = 73.418
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.789 seconds; peak allocated memory: 103.532 MB.
==============================================================
File generated on Wed May 08 22:16:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.871 ; gain = 19.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.871 ; gain = 19.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 118.520 ; gain = 32.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 123.691 ; gain = 38.082
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.449 ; gain = 65.840
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:303:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:299:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:292:44) in function 'conv2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:288:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:284:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 151.449 ; gain = 65.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (c_cnn/conv_core.cpp:260) on 'weight', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (c_cnn/conv_core.cpp:261) on 'in', which is not an array.
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'in_r' (c_cnn/conv_core.cpp:321) and axis read on port 'in_r' (c_cnn/conv_core.cpp:316).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.426 seconds; current allocated memory: 101.193 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 102.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 103.630 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 158.707 ; gain = 73.098
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.543 seconds; peak allocated memory: 103.630 MB.
==============================================================
File generated on Wed May 08 22:17:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 104.727 ; gain = 19.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 104.727 ; gain = 19.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 118.430 ; gain = 33.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 123.703 ; gain = 38.520
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.285 ; gain = 66.102
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:300:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:296:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:289:44) in function 'conv2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:285:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:281:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.285 ; gain = 66.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('input_buffer_load', c_cnn/conv_core.cpp:316) on array 'input_buffer', c_cnn/conv_core.cpp:277 and 'store' operation (c_cnn/conv_core.cpp:314) of constant 0 on array 'input_buffer', c_cnn/conv_core.cpp:277.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.45 seconds; current allocated memory: 101.549 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 102.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_mul_mul_10ns_11s_11_1_1' to 'conv2_mul_mul_10neOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_mul_mul_10neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 104.262 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv2_input_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 160.133 ; gain = 74.949
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.779 seconds; peak allocated memory: 104.262 MB.
==============================================================
File generated on Wed May 08 22:18:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/conv_core.cpp:1:
c_cnn/conv_core.cpp:312:71: error: array type 'data_t [500]' is not assignable
                             input_buffer[cin * ky * kx + y * kx + x] = in[cin * hin * win + yi * win + xi];
                             ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^
c_cnn/conv_core.cpp:314:71: error: array type 'data_t [500]' is not assignable
                             input_buffer[cin * ky * kx + y * kx + x] = 0;
                             ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^
c_cnn/conv_core.cpp:316:87: error: invalid operands to binary expression ('data_t *' (aka 'float *') and 'data_t' (aka 'float'))
                            output_buffer += input_buffer[cin * ky * kx + y * kx + x] * weight[cout * chin * ky * kx + cin * ky * kx + y * kx + x];
                                             ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
3 errors generated.
==============================================================
File generated on Wed May 08 22:19:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 105.215 ; gain = 19.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 105.215 ; gain = 19.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 118.883 ; gain = 33.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 123.785 ; gain = 38.172
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.422 ; gain = 65.809
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:300:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:296:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:289:44) in function 'conv2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:285:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:281:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.422 ; gain = 65.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('input_buffer_load', c_cnn/conv_core.cpp:316) on array 'input_buffer', c_cnn/conv_core.cpp:277 and 'store' operation (c_cnn/conv_core.cpp:314) of constant 0 on array 'input_buffer', c_cnn/conv_core.cpp:277.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.531 seconds; current allocated memory: 101.354 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 102.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 103.932 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [RTMG 210-278] Implementing memory 'conv2_input_buffer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 159.629 ; gain = 74.016
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.808 seconds; peak allocated memory: 103.932 MB.
==============================================================
File generated on Wed May 08 22:20:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 08 22:21:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/conv_core.cpp:1:
c_cnn/conv_core.cpp:312:43: error: array type 'data_t [500]' is not assignable
                             input_buffer = in[cin * hin * win + yi * win + xi];
                             ~~~~~~~~~~~~ ^
c_cnn/conv_core.cpp:314:43: error: array type 'data_t [500]' is not assignable
                             input_buffer = 0;
                             ~~~~~~~~~~~~ ^
c_cnn/conv_core.cpp:316:59: error: invalid operands to binary expression ('data_t *' (aka 'float *') and 'data_t' (aka 'float'))
                            output_buffer += input_buffer * weight[cout * chin * ky * kx + cin * ky * kx + y * kx + x];
                                             ~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
3 errors generated.
==============================================================
File generated on Wed May 08 22:22:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.641 ; gain = 19.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.641 ; gain = 19.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 118.406 ; gain = 33.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 123.078 ; gain = 37.703
INFO: [XFORM 203-11] Balancing expressions in function 'conv2' (c_cnn/conv_core.cpp:257)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 150.973 ; gain = 65.598
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:300:50) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_load_data' (c_cnn/conv_core.cpp:296:54) in function 'conv2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:289:44) in function 'conv2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:285:40) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:281:47) in function 'conv2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.176 ; gain = 65.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2' ...
WARNING: [SYN 201-107] Renaming port name 'conv2/in' to 'conv2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2/output' to 'conv2/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_load_data_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.012 seconds; current allocated memory: 100.985 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 101.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv2_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv2_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv2_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2_sdiv_32ns_32s_32_36_seq_1' to 'conv2_sdiv_32ns_3dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'conv2/bias_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2/bias_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'conv2_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2_sdiv_32ns_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 103.247 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv2_sdiv_32ns_3dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 158.379 ; gain = 73.004
INFO: [SYSC 207-301] Generating SystemC RTL for conv2.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2.
INFO: [HLS 200-112] Total elapsed time: 19.093 seconds; peak allocated memory: 103.247 MB.
==============================================================
File generated on Wed May 08 22:22:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 22:23:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.812 ; gain = 19.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.812 ; gain = 19.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 118.453 ; gain = 33.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 124.258 ; gain = 38.863
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:55)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 151.082 ; gain = 65.688
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 154.758 ; gain = 69.363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.294 seconds; current allocated memory: 112.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 112.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 112.648 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 113.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 113.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 115.429 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 171.215 ; gain = 85.820
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 19.682 seconds; peak allocated memory: 115.429 MB.
==============================================================
File generated on Wed May 08 22:25:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.691 ; gain = 19.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.691 ; gain = 19.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 118.559 ; gain = 33.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 123.828 ; gain = 38.551
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:55)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.453 ; gain = 66.176
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 154.355 ; gain = 69.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.025 seconds; current allocated memory: 112.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.027 seconds; current allocated memory: 112.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 112.647 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 113.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 113.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 115.428 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.816 ; gain = 85.539
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 19.339 seconds; peak allocated memory: 115.428 MB.
==============================================================
File generated on Wed May 08 22:26:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.793 ; gain = 19.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.793 ; gain = 19.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 118.402 ; gain = 33.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 124.453 ; gain = 39.230
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (c_cnn/conv_core.cpp:55)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 151.227 ; gain = 66.004
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 154.684 ; gain = 69.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/in' to 'conv/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv/output' to 'conv/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.141 seconds; current allocated memory: 112.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 112.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 112.647 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 113.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_1_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_1_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 113.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/weight' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/bias' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/chout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'win', 'hin', 'chin', 'chout', 'kx', 'ky', 'stride' and 'padding' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'conv_sdiv_32ns_32s_32_36_seq_1' to 'conv_sdiv_32ns_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_sdiv_32ns_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 115.429 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'conv_sdiv_32ns_32dEe_div'
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 171.234 ; gain = 86.012
INFO: [SYSC 207-301] Generating SystemC RTL for conv.
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 19.536 seconds; peak allocated memory: 115.429 MB.
==============================================================
File generated on Wed May 08 22:28:14 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.703 ; gain = 19.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.703 ; gain = 19.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 162.641 ; gain = 77.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:01:08 . Memory (MB): peak = 168.949 ; gain = 84.020
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:55) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:83) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:105:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:105:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:101:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:101:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:105:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:105:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:101:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:101:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:97:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:86:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:82:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:78:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.5' (c_cnn/conv_core.cpp:77:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.4' (c_cnn/conv_core.cpp:77:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:77:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:77:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:39 . Memory (MB): peak = 185.168 ; gain = 100.238
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:32:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:23:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:100:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:96:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:85:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:81:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:77:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:48 . Memory (MB): peak = 263.371 ; gain = 178.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv.4' to 'conv_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv.5' to 'conv_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 107.939 seconds; current allocated memory: 214.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 214.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 214.985 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 215.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 215.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 216.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 216.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 217.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 217.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 218.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 218.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 219.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 219.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 219.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 219.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 220.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 220.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'c5_output' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 221.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 222.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 223.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 224.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 225.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 226.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 227.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_4'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 228.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_5'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 229.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 230.908 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c3_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c4_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:56 . Memory (MB): peak = 331.465 ; gain = 246.535
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 116.129 seconds; peak allocated memory: 230.908 MB.
==============================================================
File generated on Wed May 08 22:33:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 08 22:33:04 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed May 08 22:33:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.734 ; gain = 19.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.734 ; gain = 19.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:54 . Memory (MB): peak = 161.773 ; gain = 76.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:01:21 . Memory (MB): peak = 166.539 ; gain = 81.492
WARNING: [XFORM 203-805] Duplicating function 'conv1' (c_cnn/conv_core.cpp:188) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:83) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:233:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:233:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:229:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:229:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:225:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:225:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:220:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:220:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:216:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:216:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:212:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:212:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:233:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:233:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:229:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:229:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:225:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:225:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:220:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:220:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:216:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:216:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:212:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:212:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:225:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:225:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:220:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:220:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:216:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:216:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:212:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:212:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:225:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:225:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:220:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:220:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:216:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:216:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:212:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:212:1) in function 'conv1.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.5' (c_cnn/conv_core.cpp:211:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.4' (c_cnn/conv_core.cpp:211:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.3' (c_cnn/conv_core.cpp:211:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.1' (c_cnn/conv_core.cpp:211:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:01:48 . Memory (MB): peak = 187.254 ; gain = 102.207
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:228:31) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:224:41) in function 'conv1.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:219:33) in function 'conv1.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:215:32) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:211:43) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:228:31) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:224:41) in function 'conv1.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:219:33) in function 'conv1.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:215:32) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:211:43) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:228:31) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:224:41) in function 'conv1.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:219:33) in function 'conv1.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:215:32) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:211:43) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:228:31) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:224:41) in function 'conv1.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:219:33) in function 'conv1.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:215:32) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:211:43) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:228:31) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:224:41) in function 'conv1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:219:33) in function 'conv1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:215:32) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:211:43) in function 'conv1.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:01:54 . Memory (MB): peak = 254.082 ; gain = 169.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv1.1' to 'conv1_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.2' to 'conv1_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.3' to 'conv1_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.4' to 'conv1_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.5' to 'conv1_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 113.965 seconds; current allocated memory: 203.693 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 204.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 204.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 205.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 205.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 205.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 206.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 206.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 207.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 207.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 207.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 208.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 208.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 208.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 208.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'c5_output' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 209.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 211.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 212.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 213.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 214.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_3'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 215.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_4'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 216.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 216.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 218.062 MB.
INFO: [RTMG 210-279] Implementing memory 'conv1_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_3_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_4_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_5_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:02:01 . Memory (MB): peak = 317.438 ; gain = 232.391
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 121.118 seconds; peak allocated memory: 218.062 MB.
==============================================================
File generated on Fri May 10 10:21:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/conv_core.cpp:1:
c_cnn/conv_core.cpp:12:12: error: redefinition of 'feature_buffer' with a different type
    data_t feature_buffer[1][5*5*20];
           ^
c_cnn/conv_core.cpp:11:12: note: previous definition is here
    data_t feature_buffer[0][5*5*20];
           ^
1 error generated.
==============================================================
File generated on Fri May 10 10:25:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 104.770 ; gain = 19.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 104.770 ; gain = 19.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 165.688 ; gain = 80.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:01:14 . Memory (MB): peak = 173.055 ; gain = 87.664
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:58) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-101] Partitioning array 'feature_buffer' (c_cnn/conv_core.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:83) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:108:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:108:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:104:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:104:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:100:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:100:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:89:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:89:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:85:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:85:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:81:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:81:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:108:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:108:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:104:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:104:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:100:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:100:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:89:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:89:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:85:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:85:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:81:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:81:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:100:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:100:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:89:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:89:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:85:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:85:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:81:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:81:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:100:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:100:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:89:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:89:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:85:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:85:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:81:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:81:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.5' (c_cnn/conv_core.cpp:80:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.4' (c_cnn/conv_core.cpp:80:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:80:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:80:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:44 . Memory (MB): peak = 185.305 ; gain = 99.914
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky_' (c_cnn/conv_core.cpp:35:33) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin_' (c_cnn/conv_core.cpp:26:34) in function 'multiply_pingpong'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:103:31) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:99:41) in function 'conv.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:88:33) in function 'conv.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:84:32) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:80:43) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:103:31) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:99:41) in function 'conv.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:88:33) in function 'conv.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:84:32) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:80:43) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:103:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:99:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:88:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:84:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:80:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:103:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:99:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:88:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:84:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:80:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:103:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:99:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:88:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:84:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:80:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:01:52 . Memory (MB): peak = 263.664 ; gain = 178.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv.4' to 'conv_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv.5' to 'conv_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin__loop_ky__loop_kx_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 112.254 seconds; current allocated memory: 214.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 214.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 214.936 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 215.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 215.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 216.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 216.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 217.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 217.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 218.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 218.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 218.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 219.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 219.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 219.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 220.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 220.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'c5_output' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 221.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_pingpong' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_pingpong'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 222.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 223.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 224.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 225.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 226.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 227.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_4'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 228.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d500_A' is changed to 'fifo_w32_d500_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_5'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 229.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 230.866 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c3_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c4_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w32_d500_A_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:02:01 . Memory (MB): peak = 330.902 ; gain = 245.512
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 120.626 seconds; peak allocated memory: 230.866 MB.
==============================================================
File generated on Fri May 10 10:44:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.859 ; gain = 19.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.859 ; gain = 19.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:01:31 . Memory (MB): peak = 161.355 ; gain = 75.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:03 ; elapsed = 00:02:27 . Memory (MB): peak = 165.727 ; gain = 80.250
WARNING: [XFORM 203-805] Duplicating function 'conv1' (c_cnn/conv_core.cpp:190) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:84) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.5' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.4' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.3' (c_cnn/conv_core.cpp:213:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.1' (c_cnn/conv_core.cpp:213:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:22 ; elapsed = 00:03:19 . Memory (MB): peak = 185.469 ; gain = 99.992
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:27 ; elapsed = 00:03:30 . Memory (MB): peak = 254.441 ; gain = 168.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv1.1' to 'conv1_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.2' to 'conv1_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.3' to 'conv1_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.4' to 'conv1_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.5' to 'conv1_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 210.71 seconds; current allocated memory: 203.724 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 204.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 204.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 205.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 205.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 206.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 206.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 206.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 207.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 207.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 207.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 208.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 208.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 208.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 208.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'c5_output' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.249 seconds; current allocated memory: 209.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 211.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 212.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 213.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 214.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_3'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 215.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_4'.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 216.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 216.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 218.110 MB.
INFO: [RTMG 210-279] Implementing memory 'conv1_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_3_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_4_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_5_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:32 ; elapsed = 00:03:47 . Memory (MB): peak = 316.547 ; gain = 231.070
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 227.151 seconds; peak allocated memory: 218.110 MB.
==============================================================
File generated on Sun May 12 10:46:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 11:05:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 104.711 ; gain = 19.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 104.711 ; gain = 19.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:56 . Memory (MB): peak = 161.441 ; gain = 75.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:86) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:01:23 . Memory (MB): peak = 165.902 ; gain = 80.441
WARNING: [XFORM 203-805] Duplicating function 'conv1' (c_cnn/conv_core.cpp:190) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:86) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.5' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.4' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.3' (c_cnn/conv_core.cpp:213:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.1' (c_cnn/conv_core.cpp:213:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:02:17 . Memory (MB): peak = 186.980 ; gain = 101.520
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:02:28 . Memory (MB): peak = 254.828 ; gain = 169.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv1.1' to 'conv1_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.2' to 'conv1_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.3' to 'conv1_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.4' to 'conv1_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.5' to 'conv1_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 148.14 seconds; current allocated memory: 204.089 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 204.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 205.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 205.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 206.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 206.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 206.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 207.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 207.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 208.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 208.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 208.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 208.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 209.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 209.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'c5_output' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.465 seconds; current allocated memory: 210.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 212.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 213.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 214.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 215.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_3'.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 216.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_4'.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 217.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 218.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 219.628 MB.
INFO: [RTMG 210-279] Implementing memory 'conv1_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_3_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_4_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_5_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:02:41 . Memory (MB): peak = 320.637 ; gain = 235.176
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 160.938 seconds; peak allocated memory: 219.628 MB.
==============================================================
File generated on Sun May 12 11:08:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sun May 12 16:24:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.754 ; gain = 19.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.754 ; gain = 19.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:59 . Memory (MB): peak = 161.773 ; gain = 76.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:86) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:01:30 . Memory (MB): peak = 166.840 ; gain = 81.352
WARNING: [XFORM 203-805] Duplicating function 'conv1' (c_cnn/conv_core.cpp:190) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:86) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.5' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.4' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.3' (c_cnn/conv_core.cpp:213:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.1' (c_cnn/conv_core.cpp:213:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:02:02 . Memory (MB): peak = 186.465 ; gain = 100.977
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:02:09 . Memory (MB): peak = 254.922 ; gain = 169.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv1.1' to 'conv1_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.2' to 'conv1_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.3' to 'conv1_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.4' to 'conv1_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.5' to 'conv1_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 129.28 seconds; current allocated memory: 204.073 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 204.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 205.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 205.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 206.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 206.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 206.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 207.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 207.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 208.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 208.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 208.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 208.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 209.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 209.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'c5_output' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 210.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 212.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 213.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 214.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 215.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_3'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 216.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_4'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 217.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 218.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 219.628 MB.
INFO: [RTMG 210-279] Implementing memory 'conv1_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_3_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_4_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_5_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:02:18 . Memory (MB): peak = 320.406 ; gain = 234.918
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 138.238 seconds; peak allocated memory: 219.628 MB.
==============================================================
File generated on Sun May 12 16:44:15 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 16:44:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sun May 12 18:58:14 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 18:58:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 19:02:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 19:03:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 19:04:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 104.844 ; gain = 19.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 104.844 ; gain = 19.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:56 . Memory (MB): peak = 162.195 ; gain = 77.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:86) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:01:23 . Memory (MB): peak = 166.223 ; gain = 81.250
WARNING: [XFORM 203-805] Duplicating function 'conv1' (c_cnn/conv_core.cpp:190) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:86) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.5' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.4' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.3' (c_cnn/conv_core.cpp:213:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.1' (c_cnn/conv_core.cpp:213:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:51 . Memory (MB): peak = 187.242 ; gain = 102.270
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:01:57 . Memory (MB): peak = 255.590 ; gain = 170.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv1.1' to 'conv1_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.2' to 'conv1_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.3' to 'conv1_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.4' to 'conv1_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.5' to 'conv1_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 117.092 seconds; current allocated memory: 204.090 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 204.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 205.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 205.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 206.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 206.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 206.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 207.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 207.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 208.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 208.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 208.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 208.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 209.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 209.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'c5_output' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 210.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 212.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 213.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 214.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 215.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_3'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 216.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_4'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 217.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 218.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 219.628 MB.
INFO: [RTMG 210-279] Implementing memory 'conv1_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_3_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_4_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_5_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:02:05 . Memory (MB): peak = 320.504 ; gain = 235.531
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 125.045 seconds; peak allocated memory: 219.628 MB.
==============================================================
File generated on Sun May 12 19:07:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.789 ; gain = 19.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.789 ; gain = 19.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:54 . Memory (MB): peak = 161.965 ; gain = 76.277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:86) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:01:21 . Memory (MB): peak = 167.016 ; gain = 81.328
WARNING: [XFORM 203-805] Duplicating function 'conv1' (c_cnn/conv_core.cpp:190) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:86) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.5' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.4' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.3' (c_cnn/conv_core.cpp:213:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.1' (c_cnn/conv_core.cpp:213:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:01:50 . Memory (MB): peak = 188.383 ; gain = 102.695
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:01:56 . Memory (MB): peak = 256.879 ; gain = 171.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv1.1' to 'conv1_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.2' to 'conv1_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.3' to 'conv1_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.4' to 'conv1_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.5' to 'conv1_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 115.764 seconds; current allocated memory: 204.090 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 204.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 205.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 205.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 206.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 206.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 206.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 207.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 207.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 208.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 208.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 208.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 208.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 209.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 209.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'c5_output' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 210.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 212.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 213.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 214.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 215.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_3'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 216.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_4'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 217.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 218.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 219.628 MB.
INFO: [RTMG 210-279] Implementing memory 'conv1_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_3_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_4_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_5_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:02:04 . Memory (MB): peak = 320.906 ; gain = 235.219
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 123.746 seconds; peak allocated memory: 219.628 MB.
==============================================================
File generated on Sun May 12 19:09:48 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sun May 12 19:38:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 19:39:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 19:39:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 104.715 ; gain = 19.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 104.715 ; gain = 19.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 161.988 ; gain = 77.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:86) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:01:22 . Memory (MB): peak = 166.594 ; gain = 81.770
WARNING: [XFORM 203-805] Duplicating function 'conv1' (c_cnn/conv_core.cpp:190) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:86) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.5' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.4' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.3' (c_cnn/conv_core.cpp:213:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.1' (c_cnn/conv_core.cpp:213:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:52 . Memory (MB): peak = 189.535 ; gain = 104.711
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:01:58 . Memory (MB): peak = 254.840 ; gain = 170.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv1.1' to 'conv1_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.2' to 'conv1_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.3' to 'conv1_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.4' to 'conv1_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.5' to 'conv1_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 118.112 seconds; current allocated memory: 204.092 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 204.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 205.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 205.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 206.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 206.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 206.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 207.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 207.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 208.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 208.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 208.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 208.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 209.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 209.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'c5_output' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 210.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 212.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 213.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 214.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 215.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_3'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 216.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_4'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 217.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 218.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 219.631 MB.
INFO: [RTMG 210-279] Implementing memory 'conv1_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_3_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_4_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_5_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:02:06 . Memory (MB): peak = 320.535 ; gain = 235.711
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 126.368 seconds; peak allocated memory: 219.631 MB.
==============================================================
File generated on Sun May 12 19:47:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 19:47:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.812 ; gain = 19.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.812 ; gain = 19.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:01:25 . Memory (MB): peak = 161.742 ; gain = 76.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:86) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:02:17 . Memory (MB): peak = 166.715 ; gain = 81.277
WARNING: [XFORM 203-805] Duplicating function 'conv1' (c_cnn/conv_core.cpp:190) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:86) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.5' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.4' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.3' (c_cnn/conv_core.cpp:213:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.1' (c_cnn/conv_core.cpp:213:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:03:09 . Memory (MB): peak = 188.664 ; gain = 103.227
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:03:20 . Memory (MB): peak = 256.285 ; gain = 170.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv1.1' to 'conv1_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.2' to 'conv1_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.3' to 'conv1_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.4' to 'conv1_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.5' to 'conv1_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 200.445 seconds; current allocated memory: 204.102 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 204.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 205.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 205.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 206.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 206.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 206.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 207.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 207.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 208.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 208.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 208.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 208.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 209.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 209.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'c5_output' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.382 seconds; current allocated memory: 210.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 212.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 213.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 214.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 215.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_3'.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 216.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_4'.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 217.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 218.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 219.640 MB.
INFO: [RTMG 210-279] Implementing memory 'conv1_1_c1_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_2_c2_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_3_c3_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_4_c4_weight_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_5_c5_weight_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:03:37 . Memory (MB): peak = 321.168 ; gain = 235.730
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 217.511 seconds; peak allocated memory: 219.640 MB.
==============================================================
File generated on Sun May 12 20:10:35 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 20:14:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 20:17:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 20:33:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 20:34:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun May 12 20:34:48 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.773 ; gain = 19.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.773 ; gain = 19.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:53 . Memory (MB): peak = 161.934 ; gain = 76.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:01:44 . Memory (MB): peak = 166.930 ; gain = 81.305
WARNING: [XFORM 203-805] Duplicating function 'conv1' (c_cnn/conv_core.cpp:190) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:87) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:235:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:231:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:227:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:222:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:218:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:214:1) in function 'conv1.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.5' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.4' (c_cnn/conv_core.cpp:213:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.3' (c_cnn/conv_core.cpp:213:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.1' (c_cnn/conv_core.cpp:213:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:02:37 . Memory (MB): peak = 188.863 ; gain = 103.238
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:230:31) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:226:41) in function 'conv1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:221:33) in function 'conv1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:217:32) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:213:43) in function 'conv1.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:02:47 . Memory (MB): peak = 255.992 ; gain = 170.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv1.1' to 'conv1_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.2' to 'conv1_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.3' to 'conv1_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.4' to 'conv1_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.5' to 'conv1_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 167.403 seconds; current allocated memory: 203.796 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 204.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 204.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 205.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 205.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 206.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 206.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 206.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 207.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 207.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 207.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 208.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 208.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 208.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 209.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.404 seconds; current allocated memory: 210.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 211.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 212.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 214.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 215.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_3'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 216.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_4'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 216.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 217.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 219.171 MB.
INFO: [RTMG 210-279] Implementing memory 'conv1_1_c1_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_2_c2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_3_c3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_4_c4_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_5_c5_weight_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:03:04 . Memory (MB): peak = 321.340 ; gain = 235.715
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 183.725 seconds; peak allocated memory: 219.171 MB.
==============================================================
File generated on Sun May 12 20:57:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sun May 12 21:18:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 22:06:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:15:44 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:16:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:16:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from c_cnn/top.cpp:1:
c_cnn/top.cpp:86:2: error: no matching function for call to 'conv1'
 conv1(c4_output, c5_weight, c5_bias, result, FC_CONV_SIZE, FC_CONV_SIZE, FC2_CHIN, FC2_CHOUT, FC_CONV_SIZE, FC_CONV_SIZE, S, FC_P);
 ^~~~~
c_cnn/utils.h:64:6: note: candidate function not viable: no known conversion from 'int **' to 'data_t *' (aka 'float *') for 4th argument; 
void conv1(data_t in[], const data_t weight[], const data_t bias[], data_t output[], int win, int hin,
     ^
1 error generated.
==============================================================
File generated on Mon May 13 10:22:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:23:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:24:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:25:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:26:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:26:58 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:28:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:31:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:32:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:32:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:37:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:38:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:39:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:41:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:42:44 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:43:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:45:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:47:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 10:54:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:06:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:07:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:07:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:10:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:14:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:17:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:30:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:34:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:35:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:36:51 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:37:03 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:37:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:39:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:39:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 11:43:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:10:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:11:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:11:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:13:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:17:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:19:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:22:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:24:15 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:25:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:25:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:26:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:26:14 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:31:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:33:19 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:33:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:35:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:35:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:39:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:44:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:50:32 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:54:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:55:51 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 16:59:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 17:01:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 17:02:44 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 17:03:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 104.930 ; gain = 19.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 104.930 ; gain = 19.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:57 . Memory (MB): peak = 172.016 ; gain = 87.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:01:24 . Memory (MB): peak = 177.605 ; gain = 92.613
WARNING: [XFORM 203-805] Duplicating function 'conv1' (c_cnn/conv_core.cpp:135) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:87) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:180:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:180:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:176:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:176:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:172:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:172:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:167:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:167:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:163:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:163:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:159:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:159:1) in function 'conv1.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:180:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:180:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:176:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:176:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:172:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:172:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:167:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:167:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:163:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:163:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:159:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:159:1) in function 'conv1.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:172:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:172:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:167:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:167:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:163:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:163:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:159:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:159:1) in function 'conv1.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:172:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:172:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:167:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:167:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:163:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:163:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:159:1) in function 'conv1.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:159:1) in function 'conv1.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.5' (c_cnn/conv_core.cpp:158:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.4' (c_cnn/conv_core.cpp:158:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.3' (c_cnn/conv_core.cpp:158:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1.1' (c_cnn/conv_core.cpp:158:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:01:53 . Memory (MB): peak = 199.266 ; gain = 114.273
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:175:31) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:171:41) in function 'conv1.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:166:33) in function 'conv1.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:162:32) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:158:43) in function 'conv1.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:175:31) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:171:41) in function 'conv1.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:166:33) in function 'conv1.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:162:32) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:158:43) in function 'conv1.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:175:31) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:171:41) in function 'conv1.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:166:33) in function 'conv1.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:162:32) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:158:43) in function 'conv1.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:175:31) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:171:41) in function 'conv1.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:166:33) in function 'conv1.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:162:32) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:158:43) in function 'conv1.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:175:31) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:171:41) in function 'conv1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:166:33) in function 'conv1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:162:32) in function 'conv1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:158:43) in function 'conv1.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:01:59 . Memory (MB): peak = 265.938 ; gain = 180.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv1.1' to 'conv1_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.2' to 'conv1_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.3' to 'conv1_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.4' to 'conv1_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv1.5' to 'conv1_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 118.916 seconds; current allocated memory: 213.660 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 214.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 214.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 215.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 215.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 216.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 216.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 216.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 217.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 217.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 217.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 218.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 218.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 218.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 218.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 219.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 221.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 222.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_2'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 224.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 225.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_3'.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 226.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_4'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 227.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_5'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 227.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 229.319 MB.
INFO: [RTMG 210-279] Implementing memory 'conv1_1_c1_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_2_c2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_3_c3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_3_c3_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_4_c4_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_4_c4_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_5_c5_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv1_5_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:02:07 . Memory (MB): peak = 330.984 ; gain = 245.992
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 127.346 seconds; peak allocated memory: 229.319 MB.
==============================================================
File generated on Mon May 13 17:06:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Mon May 13 17:54:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 17:54:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.680 ; gain = 19.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.680 ; gain = 19.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:53 . Memory (MB): peak = 172.035 ; gain = 86.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:01:20 . Memory (MB): peak = 177.227 ; gain = 91.711
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:5) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:87) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:50:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:50:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:46:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:46:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:50:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:50:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:46:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:46:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.5' (c_cnn/conv_core.cpp:28:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.4' (c_cnn/conv_core.cpp:28:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:28:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:28:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:01:48 . Memory (MB): peak = 199.578 ; gain = 114.062
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:01:54 . Memory (MB): peak = 266.148 ; gain = 180.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv.4' to 'conv_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv.5' to 'conv_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 114.052 seconds; current allocated memory: 213.555 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 214.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 214.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 215.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 215.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 216.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 216.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 216.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 217.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 217.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 217.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 218.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 218.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 218.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 218.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 219.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 221.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 222.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 224.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 225.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 226.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_4'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 226.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_5'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 227.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 229.276 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c3_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c4_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c4_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c5_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:02:02 . Memory (MB): peak = 330.531 ; gain = 245.016
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 121.928 seconds; peak allocated memory: 229.276 MB.
==============================================================
File generated on Mon May 13 17:57:28 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 17:57:41 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 104.805 ; gain = 19.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 104.805 ; gain = 19.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:52 . Memory (MB): peak = 172.270 ; gain = 87.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:01:20 . Memory (MB): peak = 176.496 ; gain = 91.469
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:5) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:87) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:50:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:50:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:46:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:46:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:50:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:50:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:46:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:46:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.5' (c_cnn/conv_core.cpp:28:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.4' (c_cnn/conv_core.cpp:28:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:28:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:28:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:01:48 . Memory (MB): peak = 202.023 ; gain = 116.996
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:54 . Memory (MB): peak = 268.742 ; gain = 183.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv.4' to 'conv_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv.5' to 'conv_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 114.271 seconds; current allocated memory: 213.555 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 214.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 214.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 215.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 215.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 216.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 216.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 216.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 217.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 217.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 217.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 218.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 218.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 218.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 218.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 219.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 221.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 222.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 224.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 225.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 226.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_4'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 226.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_5'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 227.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 229.276 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c3_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c4_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c4_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c5_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:02:02 . Memory (MB): peak = 334.621 ; gain = 249.594
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 122.33 seconds; peak allocated memory: 229.276 MB.
==============================================================
File generated on Mon May 13 17:59:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Mon May 13 18:03:48 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 18:04:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 18:04:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 18:04:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'c_cnn/conv_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/load.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/pool_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c_cnn/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 104.719 ; gain = 19.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 104.719 ; gain = 19.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 172.051 ; gain = 86.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:01:35 . Memory (MB): peak = 176.312 ; gain = 91.129
WARNING: [XFORM 203-805] Duplicating function 'conv' (c_cnn/conv_core.cpp:5) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (c_cnn/pool_core.cpp:21) in function 'max_pool_2D.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (c_cnn/pool_core.cpp:33) in function 'max_pool_2D.1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp' (c_cnn/pool_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'find_index' into 'top_net' (c_cnn/top.cpp:87) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 14 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 16 for loop 'Loop-0-0-0' (c_cnn/pool_core.cpp:22:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0-0' (c_cnn/pool_core.cpp:19:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop lower bound from 20 to 5 for loop 'Loop-0' (c_cnn/pool_core.cpp:16:1) in function 'max_pool_2D'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:50:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:50:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:46:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:46:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 84 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 10 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:50:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_kx' (c_cnn/conv_core.cpp:50:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:46:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 1 for loop 'loop_ky' (c_cnn/conv_core.cpp:46:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 120 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 84 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 16 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 120 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 6 to 1 for loop 'loop_chin' (c_cnn/conv_core.cpp:42:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_wout' (c_cnn/conv_core.cpp:37:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 28 for loop 'loop_hout' (c_cnn/conv_core.cpp:33:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 6 for loop 'loop_chout' (c_cnn/conv_core.cpp:29:1) in function 'conv.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.5' (c_cnn/conv_core.cpp:28:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.4' (c_cnn/conv_core.cpp:28:27)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.3' (c_cnn/conv_core.cpp:28:27)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv.1' (c_cnn/conv_core.cpp:28:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:02:04 . Memory (MB): peak = 200.777 ; gain = 115.594
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (c_cnn/pool_core.cpp:18:13) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (c_cnn/pool_core.cpp:15:16) in function 'max_pool_2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.5'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.5' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ky' (c_cnn/conv_core.cpp:45:31) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chin' (c_cnn/conv_core.cpp:41:41) in function 'conv.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'loop_wout' (c_cnn/conv_core.cpp:36:33) in function 'conv.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_hout' (c_cnn/conv_core.cpp:32:32) in function 'conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_chout' (c_cnn/conv_core.cpp:28:43) in function 'conv.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:02:09 . Memory (MB): peak = 268.480 ; gain = 183.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool_2D.1' to 'max_pool_2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv.4' to 'conv_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv.5' to 'conv_5'.
WARNING: [SYN 201-107] Renaming port name 'top_net/in' to 'top_net/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 129.449 seconds; current allocated memory: 213.555 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 214.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 214.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 215.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 215.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 216.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load_3', c_cnn/pool_core.cpp:29) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 216.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 216.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 217.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 217.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 217.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 218.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_chin_loop_ky_loop_kx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 218.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 218.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 218.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 219.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fadd_32ns_32ns_32_1_full_dsp_1' to 'top_net_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_net_fmul_32ns_32ns_32_1_max_dsp_1' to 'top_net_fmul_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 221.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_net_fcmp_32ns_32ns_1_1_1' to 'top_net_fcmp_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 222.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 224.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2D'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 225.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 226.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_4'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 226.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_net_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_net_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_5'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 227.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_net/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'top_net_fcmp_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_net'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 229.276 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_c1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_c2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_3_c3_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c4_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_4_c4_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c5_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_5_c5_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_p2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c3_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c4_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_net_c5_output_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:02:18 . Memory (MB): peak = 334.133 ; gain = 248.949
INFO: [SYSC 207-301] Generating SystemC RTL for top_net.
INFO: [VHDL 208-304] Generating VHDL RTL for top_net.
INFO: [VLOG 209-307] Generating Verilog RTL for top_net.
INFO: [HLS 200-112] Total elapsed time: 137.58 seconds; peak allocated memory: 229.276 MB.
==============================================================
File generated on Mon May 13 18:11:31 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
