// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// PROGRAM		"Quartus II 64-Bit"
// VERSION		"Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
// CREATED		"Sun Mar 05 15:11:19 2017"

module CarryLookAheadAdder32bits(
	A,
	B,
	F
);


input wire	[31:0] A;
input wire	[31:0] B;
output wire	[31:0] F;

wire	[31:0] F_ALTERA_SYNTHESIZED;
wire	SYNTHESIZED_WIRE_0;
wire	SYNTHESIZED_WIRE_1;

assign	SYNTHESIZED_WIRE_0 = 0;




\16_Bit_CarryLookahead_Adder 	b2v_blah(
	.Cin(SYNTHESIZED_WIRE_0),
	.A(A[15:0]),
	.B(B[15:0]),
	.Cout(SYNTHESIZED_WIRE_1),
	
	.F(F_ALTERA_SYNTHESIZED[15:0]));


\16_Bit_CarryLookahead_Adder 	b2v_inst1(
	.Cin(SYNTHESIZED_WIRE_1),
	.A(A[31:16]),
	.B(B[31:16]),
	
	
	.F(F_ALTERA_SYNTHESIZED[31:16]));


assign	F = F_ALTERA_SYNTHESIZED;

endmodule
