INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:12:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 buffer46/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            buffer30/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 1.503ns (18.748%)  route 6.514ns (81.252%))
  Logic Levels:           19  (CARRY4=2 LUT2=3 LUT3=4 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=842, unset)          0.508     0.508    buffer46/clk
                         FDSE                                         r  buffer46/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer46/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi1/buffer46_outs[2]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 r  cmpi1/out0_valid_INST_0_i_1/CO[3]
                         net (fo=25, unplaced)        0.653     2.306    buffer73/fifo/result[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.349 r  buffer73/fifo/dataReg[0]_i_2__3/O
                         net (fo=9, unplaced)         0.285     2.634    control_merge0/tehb/control/cond_br17_trueOut_valid
                         LUT5 (Prop_lut5_I1_O)        0.043     2.677 r  control_merge0/tehb/control/transmitValue_i_2__35/O
                         net (fo=10, unplaced)        0.287     2.964    control_merge0/tehb/control/dataReg_reg[0]_0
                         LUT3 (Prop_lut3_I1_O)        0.043     3.007 f  control_merge0/tehb/control/dataReg[0]_i_2__6/O
                         net (fo=4, unplaced)         0.268     3.275    control_merge0/tehb/control/transmitValue_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.043     3.318 r  control_merge0/tehb/control/dataReg[5]_i_5__1/O
                         net (fo=10, unplaced)        0.287     3.605    buffer4/control/dataReg_reg[5]_3
                         LUT6 (Prop_lut6_I5_O)        0.043     3.648 r  buffer4/control/dataReg[2]_i_2/O
                         net (fo=3, unplaced)         0.262     3.910    buffer4/control/dataReg_reg[2]
                         LUT3 (Prop_lut3_I2_O)        0.047     3.957 r  buffer4/control/dataReg[3]_i_2/O
                         net (fo=4, unplaced)         0.268     4.225    buffer4/control/dataReg[3]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.268 f  buffer4/control/dataReg[3]_i_1__5/O
                         net (fo=2, unplaced)         0.255     4.523    buffer12/control/D[3]
                         LUT3 (Prop_lut3_I2_O)        0.047     4.570 f  buffer12/control/outs[3]_i_2__1/O
                         net (fo=2, unplaced)         0.255     4.825    buffer12/control/buffer12_outs[3]
                         LUT2 (Prop_lut2_I1_O)        0.043     4.868 r  buffer12/control/outputValid_i_8/O
                         net (fo=1, unplaced)         0.000     4.868    cmpi2/S[0]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.114 f  cmpi2/outputValid_reg_i_2/CO[3]
                         net (fo=31, unplaced)        0.658     5.772    buffer23/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     5.815 f  buffer23/fifo/fullReg_i_10__1/O
                         net (fo=1, unplaced)         0.244     6.059    buffer23/fifo/buffer23_outs
                         LUT6 (Prop_lut6_I0_O)        0.043     6.102 f  buffer23/fifo/fullReg_i_4__5/O
                         net (fo=7, unplaced)         0.279     6.381    control_merge2/fork_valid/generateBlocks[1].regblock/cond_br8_trueOut_valid
                         LUT4 (Prop_lut4_I3_O)        0.043     6.424 f  control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__27/O
                         net (fo=26, unplaced)        0.310     6.734    fork18/control/generateBlocks[1].regblock/control_merge2_index_valid
                         LUT2 (Prop_lut2_I1_O)        0.043     6.777 f  fork18/control/generateBlocks[1].regblock/transmitValue_i_6__2/O
                         net (fo=4, unplaced)         0.268     7.045    fork24/control/generateBlocks[2].regblock/fork18_outs_1_valid
                         LUT6 (Prop_lut6_I3_O)        0.043     7.088 r  fork24/control/generateBlocks[2].regblock/fullReg_i_10/O
                         net (fo=1, unplaced)         0.377     7.465    fork24/control/generateBlocks[2].regblock/blockStopArray_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.043     7.508 r  fork24/control/generateBlocks[2].regblock/fullReg_i_8__0/O
                         net (fo=1, unplaced)         0.377     7.885    fork24/control/generateBlocks[2].regblock/fullReg_i_8__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     7.928 r  fork24/control/generateBlocks[2].regblock/fullReg_i_4__1/O
                         net (fo=6, unplaced)         0.276     8.204    buffer32/control/anyBlockStop
                         LUT6 (Prop_lut6_I5_O)        0.043     8.247 r  buffer32/control/dataReg[5]_i_1__1/O
                         net (fo=6, unplaced)         0.278     8.525    buffer30/E[0]
                         FDRE                                         r  buffer30/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=842, unset)          0.483    13.183    buffer30/clk
                         FDRE                                         r  buffer30/dataReg_reg[0]/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    12.955    buffer30/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  4.430    




