# Copyright (C) 1994-2020, Concept Engineering GmbH.
# All Rights Reserved.  Cmd=logfile.
# Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
# License cookie [G|T|S|B|*] for HR="Xilinx Inc."
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
property attrfontsize 8
property fillcolor1
#R #441133
property fillcolor5
#R #651b4d
property -colorscheme lightblue
property shadowstyle 1
property showpinname 5
property showcellname 1
property showattribute 1
property showinstname 1
property boxminwidth 40
property boxminheight 40
#CMD bind stroke-1 -action {}
#CMD bind stroke-nw-1 -action callback -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-nw-1 -action zoom_fit -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-ne-1 -action zoom_out -echo_type line -echo_text {Zoom -%z}
#CMD bind stroke-se-1 -action zoom_in -echo_type rectangle -autoscroll -echo_text {Zoom area}
#CMD bind stroke-sw-1 -action zoom_in2 -echo_type line -echo_text {Zoom +%z}
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  201.76
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 201.76
# End of Split Pages                                                    201.76
# Generating Regions for Page 1:   26 Comps,    0 Nets                  201.76
# Analyze                                                               201.76
# Levelize                                                              201.76
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            201.76
# Nets                                                                  201.76
# Place                                                                 201.76
# PlaceNets                                                             201.76
# SpaceY                                                                201.76
# Track                                                                 201.76
# SpaceX                                                                201.76
# Wire                                                                  201.76
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 201.76
# End of doGenerate                                                     201.76
# Analyze                                                               201.76
# Levelize                                                              201.76
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            201.76
# Nets                                                                  201.76
# Place                                                                 201.76
# PlaceNets                                                             201.76
# SpaceY                                                                201.76
# Track                                                                 201.76
# SpaceX                                                                201.76
# Wire                                                                  201.76
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 201.76
# End of doGenerate                                                     201.76
# Analyze                                                               201.76
# Levelize                                                              201.76
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             201.76
# Nets                                                                  201.76
# Place                                                                 201.76
# PlaceNets                                                             201.76
# SpaceY                                                                201.76
# Track                                                                 201.76
# SpaceX                                                                201.76
# Wire                                                                  201.76
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 201.76
# End of doGenerate                                                     201.76
# End of Generating Regions for Page 1                                  201.76
scrollpos 108 344
zoom -x 0 -y 0 0.5
scrollpos 68 215
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  201.78
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 201.78
# End of Split Pages                                                    201.78
# Generating Regions for Page 1:   26 Comps,    0 Nets                  201.78
# Analyze                                                               201.78
# Levelize                                                              201.78
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            201.78
# Nets                                                                  201.78
# Place                                                                 201.78
# PlaceNets                                                             201.78
# SpaceY                                                                201.78
# Track                                                                 201.78
# SpaceX                                                                201.78
# Wire                                                                  201.78
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 201.78
# End of doGenerate                                                     201.78
# Analyze                                                               201.78
# Levelize                                                              201.78
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            201.78
# Nets                                                                  201.78
# Place                                                                 201.78
# PlaceNets                                                             201.78
# SpaceY                                                                201.78
# Track                                                                 201.78
# SpaceX                                                                201.78
# Wire                                                                  201.78
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 201.78
# End of doGenerate                                                     201.78
# Analyze                                                               201.78
# Levelize                                                              201.78
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             201.78
# Nets                                                                  201.78
# Place                                                                 201.78
# PlaceNets                                                             201.78
# SpaceY                                                                201.78
# Track                                                                 201.78
# SpaceX                                                                201.78
# Wire                                                                  201.78
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 201.78
# End of doGenerate                                                     201.78
# End of Generating Regions for Page 1                                  201.78
scrollpos 108 344
zoom -x 0 -y 0 0.5
scrollpos 68 215
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name IQ
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_Q
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #a7c491
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name IQ
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_Q
show
# Starting Split Pages                                                  201.78
# NoSplit 26 Comps, 4 Nets 0 NetBundles                                 201.78
# End of Split Pages                                                    201.78
# Generating Regions for Page 1:   26 Comps,    4 Nets                  201.78
# Analyze                                                               201.78
# Levelize                                                              201.78
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            201.78
# Nets                                                                  201.78
# Place                                                                 201.78
# PlaceNets                                                             201.78
# SpaceY                                                                201.78
# Track                                                                 201.78
# SpaceX                                                                201.78
# Wire                                                                  201.78
# End of Wire: 2 nets, 2 ch, wire: 12-->12 (0 with wbits)               201.78
# End of doGenerate                                                     201.78
# Analyze                                                               201.78
# Levelize                                                              201.78
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            201.78
# Nets                                                                  201.78
# Place                                                                 201.78
# PlaceNets                                                             201.78
# SpaceY                                                                201.78
# Track                                                                 201.78
# SpaceX                                                                201.78
# Wire                                                                  201.78
# End of Wire: 2 nets, 2 ch, wire: 12-->12 (0 with wbits)               201.78
# End of doGenerate                                                     201.78
# Analyze                                                               201.78
# Levelize                                                              201.78
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             201.78
# Nets                                                                  201.78
# Place                                                                 201.78
# PlaceNets                                                             201.78
# SpaceY                                                                201.78
# Track                                                                 201.78
# SpaceX                                                                201.78
# Wire                                                                  201.78
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 201.78
# End of doGenerate                                                     201.78
# End of Generating Regions for Page 1                                  201.78
#CMD scrollpos -100 -30
scrollpos -100 -30
fullfit
scrollpos -297 -581
fullfit
scrollpos -101 -76
scrollpos -101 -76
scrollpos -107 -77
