0.7
2020.1
May 27 2020
20:09:33
C:/Xilinx/Vivado2020.1/Vivado/2020.1/2020_VSP/Lab05/all/lab05.sim/sim_1/synth/func/xsim/TM_mem_func_synth.v,1603250173,verilog,,C:/Xilinx/Vivado2020.1/Vivado/2020.1/2020_VSP/Lab05/all/lab05.srcs/sim_1/imports/all/TM_mem.v,,glbl;lab5;mem;mem_blk_mem_gen_generic_cstr;mem_blk_mem_gen_prim_width;mem_blk_mem_gen_prim_wrapper;mem_blk_mem_gen_top;mem_blk_mem_gen_v8_4_4;mem_blk_mem_gen_v8_4_4_synth,,,,,,,,
C:/Xilinx/Vivado2020.1/Vivado/2020.1/2020_VSP/Lab05/all/lab05.srcs/sim_1/imports/all/TM_mem.v,1603165314,verilog,,,,TM_mem,,,,,,,,
