$date
	Wed Oct 27 13:25:15 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module magComp1_tb $end
$var wire 1 ! bothEqual $end
$var wire 1 " B_greater $end
$var wire 1 # A_greater $end
$var reg 1 $ A $end
$var reg 1 % B $end
$scope module uut $end
$var wire 1 $ A $end
$var wire 1 # A_greater $end
$var wire 1 % B $end
$var wire 1 " B_greater $end
$var wire 1 ! bothEqual $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#10000
0!
1"
1%
#20000
1#
0"
0%
1$
#30000
1!
0#
1%
#40000
