# ARM32ç¡¬ä»¶è§„æ ¼è¯´æ˜æ–‡æ¡£

## ğŸ¯ æ–‡æ¡£ç›®çš„

æœ¬æ–‡æ¡£è¯¦ç»†è§£é‡ŠSkyOSä¸­ä½¿ç”¨çš„ARM32ç¡¬ä»¶è§„æ ¼ã€å†…å­˜å¸ƒå±€ã€å¯„å­˜å™¨åœ°å€ç­‰æŠ€æœ¯ç»†èŠ‚çš„æ¥æºï¼Œå¸®åŠ©å­¦ç”Ÿç†è§£"è¿™äº›ç¥å¥‡æ•°å­—"æ˜¯ä»å“ªé‡Œæ¥çš„ï¼Œå¹¶æä¾›å…·ä½“çš„æ–‡æ¡£ä¸‹è½½é“¾æ¥ã€‚

## ğŸ“‹ QEMU virt machineç¡¬ä»¶è§„æ ¼

### ä¸ºä»€ä¹ˆé€‰æ‹©QEMU virt machineï¼Ÿ

1. **æ ‡å‡†åŒ–**: virt machineæ˜¯QEMUæä¾›çš„æ ‡å‡†åŒ–ARMè™šæ‹Ÿæœº
2. **æ–‡æ¡£å®Œå–„**: æœ‰è¯¦ç»†çš„ç¡¬ä»¶è§„æ ¼æ–‡æ¡£
3. **æ•™å­¦å‹å¥½**: ç®€åŒ–äº†çœŸå®ç¡¬ä»¶çš„å¤æ‚æ€§
4. **æ˜“äºè°ƒè¯•**: æ”¯æŒGDBè°ƒè¯•å’ŒJTAGæ¥å£

### QEMU virt machineå®˜æ–¹æ–‡æ¡£

**ä¸»è¦å‚è€ƒæ–‡æ¡£**:
- **QEMU ARMç³»ç»Ÿä»¿çœŸ**: https://www.qemu.org/docs/master/system/target-arm.html
- **QEMU virt machineä¸“é¡µ**: https://qemu-project.gitlab.io/qemu/system/arm/virt.html
- **QEMUæºç ä»“åº“**: https://gitlab.com/qemu-project/qemu
- **QEMUæºç æ–‡ä»¶**: `hw/arm/virt.c` (å®šä¹‰å†…å­˜æ˜ å°„)
- **ARM Cortex-A15 TRM**: ARM Technical Reference Manual

## ğŸ—ºï¸ å†…å­˜å¸ƒå±€è¯¦è§£

### 1. ä¸ºä»€ä¹ˆå¼‚å¸¸å‘é‡è¡¨åœ¨0x40000000ï¼Ÿ

#### ARMæ¶æ„çš„å¼‚å¸¸å‘é‡è¡¨æœºåˆ¶

**æ–‡æ¡£æ¥æº**: ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition
- **æ–‡æ¡£ç¼–å·**: ARM DDI 0406C.d
- **ä¸‹è½½é“¾æ¥**: https://developer.arm.com/documentation/ddi0406/cd/
- **ç›¸å…³ç« èŠ‚**: Section B1.8.1 "Exception vectors"

ARMå¤„ç†å™¨çš„å¼‚å¸¸å‘é‡è¡¨åœ°å€ç”±VBARï¼ˆVector Base Address Registerï¼‰å†³å®šï¼š

```c
// ARM Cortex-A15çš„é»˜è®¤å¼‚å¸¸å‘é‡è¡¨åŸºåœ°å€
// å‚è€ƒ: ARM DDI 0406C.d, Section B4.1.156
uint32_t vbar = 0x40000000;  // QEMU virt machineçš„é»˜è®¤å€¼
```

#### QEMU virt machineçš„å†…å­˜æ˜ å°„

**æ–‡æ¡£æ¥æº**: QEMUæºç 
- **æºç æ–‡ä»¶**: `hw/arm/virt.c`
- **Gitä»“åº“**: https://gitlab.com/qemu-project/qemu.git
- **åœ¨çº¿æŸ¥çœ‹**: https://gitlab.com/qemu-project/qemu/-/blob/master/hw/arm/virt.c

æŸ¥çœ‹QEMUæºç  `hw/arm/virt.c`ï¼š

```c
// QEMU virt machineå†…å­˜å¸ƒå±€ (æ¥æº: hw/arm/virt.c, line ~140)
static const MemMapEntry base_memmap[] = {
    [VIRT_FLASH] =              {          0, 0x08000000 },
    [VIRT_CPUPERIPHS] =         { 0x08000000, 0x00020000 },
    [VIRT_UART] =               { 0x09000000, 0x00001000 },
    [VIRT_RTC] =                { 0x09010000, 0x00001000 },
    [VIRT_FW_CFG] =             { 0x09020000, 0x00000018 },
    [VIRT_GPIO] =               { 0x09030000, 0x00001000 },
    [VIRT_SECURE_UART] =        { 0x09040000, 0x00001000 },
    [VIRT_SMMU] =               { 0x09050000, 0x00020000 },
    [VIRT_PCDIMM_ACPI] =        { 0x09070000, ACPI_PCIHP_SIZE},
    [VIRT_ACPI_GED] =           { 0x09080000, ACPI_GED_EVT_SEL_LEN},
    [VIRT_NVDIMM_ACPI] =        { 0x09090000, NVDIMM_ACPI_IO_LEN},
    [VIRT_PVTIME] =             { 0x090a0000, 0x00010000 },
    [VIRT_SECURE_GPIO] =        { 0x090b0000, 0x00001000 },
    [VIRT_MMIO] =               { 0x0a000000, 0x00000200 },
    // ... æ›´å¤šè®¾å¤‡æ˜ å°„
    [VIRT_MEM] =                { 0x40000000, LEGACY_RAMLIMIT_BYTES },
    // ä¸»å†…å­˜ä»0x40000000å¼€å§‹
};
```

#### å…·ä½“æŸ¥è¯¢æ–¹æ³•

**æ–¹æ³•1: æŸ¥çœ‹QEMUå¯åŠ¨ä¿¡æ¯**
```bash
qemu-system-arm -machine virt -cpu cortex-a15 -m 256M -nographic -kernel /dev/null -S -monitor stdio
(qemu) info mtree
```

**æ–¹æ³•2: æŸ¥çœ‹è®¾å¤‡æ ‘ä¿¡æ¯**
```bash
qemu-system-arm -machine virt -cpu cortex-a15 -m 256M -machine dumpdtb=virt.dtb
dtc -I dtb -O dts virt.dtb
```

**æ–¹æ³•3: æŸ¥çœ‹QEMUæºç **
```bash
# ä¸‹è½½QEMUæºç 
git clone https://gitlab.com/qemu-project/qemu.git
# æŸ¥çœ‹ARM virt machineå®šä¹‰
cat qemu/hw/arm/virt.c | grep -A 20 "base_memmap"
```

### 2. é“¾æ¥è„šæœ¬ä¸­çš„å†…å­˜é…ç½®

æˆ‘ä»¬çš„ `boot/boot.lds`ï¼š

```ld
MEMORY
{
    RAM (rwx) : ORIGIN = 0x40000000, LENGTH = 256M
}
```

**é…ç½®ä¾æ®**: 
- **QEMUæºç **: `hw/arm/virt.c` ä¸­çš„ `VIRT_MEM` å®šä¹‰
- **éªŒè¯æ–¹æ³•**: è®¾å¤‡æ ‘ä¸­çš„ `memory@40000000` èŠ‚ç‚¹

## ğŸ”Œ UARTä¸²å£å¯„å­˜å™¨è¯¦è§£

### 1. UARTåŸºåœ°å€0x09000000çš„æ¥æº

#### æŸ¥è¯¢æ–¹æ³•1: QEMUè®¾å¤‡æ ‘

**æ–‡æ¡£æ¥æº**: QEMUç”Ÿæˆçš„è®¾å¤‡æ ‘
- **ç”Ÿæˆå‘½ä»¤**: `qemu-system-arm -machine virt -cpu cortex-a15 -m 256M -machine dumpdtb=virt.dtb`
- **è½¬æ¢å‘½ä»¤**: `dtc -I dtb -O dts virt.dtb > virt.dts`

```bash
# ç”Ÿæˆè®¾å¤‡æ ‘æ–‡ä»¶
qemu-system-arm -machine virt -cpu cortex-a15 -m 256M -machine dumpdtb=virt.dtb
dtc -I dtb -O dts virt.dtb > virt.dts

# æŸ¥çœ‹UARTé…ç½®
grep -A 10 "uart@" virt.dts
```

è¾“å‡ºç¤ºä¾‹ï¼š
```dts
pl011@9000000 {
    clock-names = "uartclk", "apb_pclk";
    clocks = <0x8000 0x8000>;
    interrupts = <0x00 0x01 0x04>;
    reg = <0x00 0x9000000 0x00 0x1000>;
    compatible = "arm,pl011", "arm,primecell";
};
```

#### æŸ¥è¯¢æ–¹æ³•2: QEMUä¿¡æ¯å‘½ä»¤

```bash
qemu-system-arm -machine virt -cpu cortex-a15 -nographic -S -monitor stdio
(qemu) info qtree
```

#### æŸ¥è¯¢æ–¹æ³•3: æŸ¥çœ‹QEMUæºç 

**æºç ä½ç½®**: `hw/arm/virt.c` ä¸­çš„å®šä¹‰
- **Gité“¾æ¥**: https://gitlab.com/qemu-project/qemu/-/blob/master/hw/arm/virt.c
- **å…·ä½“è¡Œå·**: çº¦ç¬¬140è¡Œ

```c
static const MemMapEntry base_memmap[] = {
    // ...
    [VIRT_UART] = { 0x09000000, 0x00001000 },
    // ...
};
```

### 2. PL011 UARTå¯„å­˜å™¨è§„æ ¼

QEMU virt machineä½¿ç”¨ARM PL011 UARTæ§åˆ¶å™¨ã€‚

#### å®˜æ–¹æ–‡æ¡£æ¥æº
- **æ–‡æ¡£æ ‡é¢˜**: ARM PrimeCell UART (PL011) Technical Reference Manual
- **æ–‡æ¡£ç¼–å·**: ARM DDI 0183G
- **å‘å¸ƒæ—¥æœŸ**: 2005-2017
- **ä¸‹è½½é“¾æ¥**: https://developer.arm.com/documentation/ddi0183/latest/
- **å¤‡ç”¨é“¾æ¥**: https://documentation-service.arm.com/static/5e8e1323fd22d71e3a45cb1b

#### PL011å¯„å­˜å™¨æ˜ å°„è¡¨

**æ–‡æ¡£æ¥æº**: ARM DDI 0183G, Table 3-2 "Summary of PrimeCell UART registers"

| åç§»åœ°å€ | å¯„å­˜å™¨åç§° | æè¿° | æˆ‘ä»¬çš„å®šä¹‰ | æ–‡æ¡£ç« èŠ‚ |
|----------|------------|------|------------|----------|
| 0x000 | UARTDR | æ•°æ®å¯„å­˜å™¨ | `UART_DR` | Section 3.3.1 |
| 0x004 | UARTRSR/UARTECR | æ¥æ”¶çŠ¶æ€/é”™è¯¯æ¸…é™¤å¯„å­˜å™¨ | - | Section 3.3.2 |
| 0x018 | UARTFR | æ ‡å¿—å¯„å­˜å™¨ | `UART_FR` | Section 3.3.6 |
| 0x020 | UARTILPR | IrDAä½åŠŸè€—è®¡æ•°å™¨å¯„å­˜å™¨ | - | Section 3.3.7 |
| 0x024 | UARTIBRD | æ•´æ•°æ³¢ç‰¹ç‡å¯„å­˜å™¨ | - | Section 3.3.8 |
| 0x028 | UARTFBRD | å°æ•°æ³¢ç‰¹ç‡å¯„å­˜å™¨ | - | Section 3.3.9 |
| 0x02C | UARTLCR_H | çº¿æ§åˆ¶å¯„å­˜å™¨ | - | Section 3.3.10 |
| 0x030 | UARTCR | æ§åˆ¶å¯„å­˜å™¨ | - | Section 3.3.11 |

#### UARTFRå¯„å­˜å™¨ä½åŸŸå®šä¹‰

**æ–‡æ¡£æ¥æº**: ARM DDI 0183G, Section 3.3.6 "Flag Register, UARTFR"

```c
// æ¥æº: ARM PL011 TRM DDI 0183G, Section 3.3.6, Table 3-10
#define UART_FR_TXFF    (1 << 5)   // å‘é€FIFOæ»¡ (Bit 5)
#define UART_FR_RXFE    (1 << 4)   // æ¥æ”¶FIFOç©º (Bit 4)
#define UART_FR_BUSY    (1 << 3)   // UARTå¿™ç¢Œ (Bit 3)
#define UART_FR_DCD     (1 << 2)   // æ•°æ®è½½æ³¢æ£€æµ‹ (Bit 2)
#define UART_FR_DSR     (1 << 1)   // æ•°æ®é›†å°±ç»ª (Bit 1)
#define UART_FR_CTS     (1 << 0)   // æ¸…é™¤å‘é€ (Bit 0)
```

**éªŒè¯æ–¹æ³•**: ä¸‹è½½å®Œæ•´çš„PL011æŠ€æœ¯å‚è€ƒæ‰‹å†Œè¿›è¡Œå¯¹ç…§

### 3. å¯„å­˜å™¨è®¿é—®ä»£ç è§£é‡Š

```c
// kernel/main.c ä¸­çš„ä»£ç åŠå…¶æ¥æº
#define UART0_BASE      0x09000000          // æ¥æº: QEMU hw/arm/virt.c, line ~145
#define UART_DR         (UART0_BASE + 0x00) // æ¥æº: ARM DDI 0183G, Table 3-2
#define UART_FR         (UART0_BASE + 0x18) // æ¥æº: ARM DDI 0183G, Table 3-2
#define UART_FR_TXFF    (1 << 5)            // æ¥æº: ARM DDI 0183G, Section 3.3.6

void uart_putc(char c) {
    // ç­‰å¾…å‘é€FIFOä¸æ»¡ - ç¼–ç¨‹æ¨¡å‹æ¥æº: ARM DDI 0183G, Section 2.3.2
    while (REG(UART_FR) & UART_FR_TXFF) {
        /* ç©ºç­‰å¾… */
    }
    
    // å‘é€å­—ç¬¦ - æ•°æ®å¯„å­˜å™¨ä½¿ç”¨æ–¹æ³•: ARM DDI 0183G, Section 3.3.1
    REG(UART_DR) = c;
}
```

## ğŸ”§ ARMç³»ç»Ÿå¯„å­˜å™¨è¯¦è§£

### åå¤„ç†å™¨å¯„å­˜å™¨è®¿é—®

```c
// è·å–å¤„ç†å™¨IDçš„æŒ‡ä»¤æ¥æº
uint32_t get_processor_id(void) {
    uint32_t id;
    asm volatile("mrc p15, 0, %0, c0, c0, 0" : "=r"(id));
    return id;
}
```

**æŒ‡ä»¤ç¼–ç æ¥æº**: 
- **æ–‡æ¡£**: ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition
- **æ–‡æ¡£ç¼–å·**: ARM DDI 0406C.d  
- **ä¸‹è½½é“¾æ¥**: https://developer.arm.com/documentation/ddi0406/cd/
- **å…·ä½“ç« èŠ‚**: Section B4.1.106 "MIDR, Main ID Register"

**æŒ‡ä»¤æ ¼å¼è¯´æ˜**:
- `p15`: ç³»ç»Ÿæ§åˆ¶åå¤„ç†å™¨ (å‚è€ƒ: Section B4.1.4)
- `c0, c0, 0`: Main ID Register (MIDR) ç¼–ç  (å‚è€ƒ: Table B4-2)
- **åŠŸèƒ½**: è¯»å–å¤„ç†å™¨æ ‡è¯†ä¿¡æ¯

### CPSRå¯„å­˜å™¨è¯¦è§£

```c
// è·å–å½“å‰ç¨‹åºçŠ¶æ€å¯„å­˜å™¨(CPSR)
uint32_t get_cpsr(void) {
    uint32_t cpsr;
    asm volatile("mrs %0, cpsr" : "=r"(cpsr));
    return cpsr;
}
```

**å¯„å­˜å™¨å®šä¹‰æ¥æº**:
- **æ–‡æ¡£**: ARM DDI 0406C.d
- **ç« èŠ‚**: Section A2.5 "Program status registers"
- **ä½åŸŸå®šä¹‰**: Figure A2-1 "CPSR bit assignments"

| ä½åŸŸ | åç§° | æè¿° | æ–‡æ¡£ç« èŠ‚ |
|------|------|------|----------|
| [31] | N | è´Ÿæ•°æ ‡å¿— | A2.5.1 |
| [30] | Z | é›¶æ ‡å¿— | A2.5.1 |
| [29] | C | è¿›ä½æ ‡å¿— | A2.5.1 |
| [28] | V | æº¢å‡ºæ ‡å¿— | A2.5.1 |
| [7] | I | IRQä¸­æ–­å±è”½ | A2.5.2 |
| [6] | F | FIQä¸­æ–­å±è”½ | A2.5.2 |
| [4:0] | M[4:0] | å¤„ç†å™¨æ¨¡å¼ | A2.5.3 |

## ğŸ” å¦‚ä½•æŸ¥æ‰¾ç¡¬ä»¶è§„æ ¼ä¿¡æ¯

### 1. å¯¹äºQEMUè™šæ‹Ÿæœº

#### æ–¹æ³•ä¸€ï¼šæŸ¥çœ‹QEMUæ–‡æ¡£
```bash
# åœ¨çº¿æ–‡æ¡£
https://qemu.readthedocs.io/en/latest/system/arm/virt.html

# æœ¬åœ°å¸®åŠ©
qemu-system-arm -machine help
qemu-system-arm -machine virt,help
```

#### æ–¹æ³•äºŒï¼šè®¾å¤‡æ ‘åˆ†æ
```bash
# ç”Ÿæˆå¹¶åˆ†æè®¾å¤‡æ ‘
qemu-system-arm -machine virt -cpu cortex-a15 -machine dumpdtb=virt.dtb
dtc -I dtb -O dts virt.dtb > virt.dts
less virt.dts
```

#### æ–¹æ³•ä¸‰ï¼šè¿è¡Œæ—¶æŸ¥è¯¢
```bash
# QEMU monitorå‘½ä»¤
qemu-system-arm -machine virt -monitor stdio
(qemu) info mtree      # å†…å­˜å¸ƒå±€
(qemu) info qtree      # è®¾å¤‡æ ‘
(qemu) info registers  # å¯„å­˜å™¨çŠ¶æ€
```

#### æ–¹æ³•å››ï¼šæºç åˆ†æ
**QEMUæºç ä»“åº“**: https://gitlab.com/qemu-project/qemu
```bash
git clone https://gitlab.com/qemu-project/qemu.git
# æŸ¥çœ‹å…³é”®æ–‡ä»¶
less qemu/hw/arm/virt.c           # ARM virt machineå®šä¹‰
less qemu/include/hw/arm/virt.h   # å†…å­˜æ˜ å°„å¸¸é‡
```

### 2. å¯¹äºçœŸå®ARMç¡¬ä»¶

#### æ ‘è“æ´¾ç¤ºä¾‹
**å®˜æ–¹æ–‡æ¡£**: 
- **BCM2835 ARM Peripherals**: https://datasheets.raspberrypi.org/bcm2835/bcm2835-peripherals.pdf
- **BCM2711 ARM Peripherals**: https://datasheets.raspberrypi.org/bcm2711/bcm2711-peripherals.pdf

```bash
# æŸ¥çœ‹è®¾å¤‡æ ‘
cat /proc/device-tree/...
# æˆ–
dtc -I fs /proc/device-tree

# æŸ¥çœ‹å†…å­˜æ˜ å°„
cat /proc/iomem

# æŸ¥çœ‹ä¸­æ–­
cat /proc/interrupts
```

#### BeagleBone Blackç¤ºä¾‹
**å®˜æ–¹æ–‡æ¡£**:
- **AM335x Technical Reference Manual**: https://www.ti.com/lit/ug/spruh73q/spruh73q.pdf
- **AM335x Datasheet**: https://www.ti.com/lit/ds/symlink/am3359.pdf

```bash
# æŸ¥çœ‹å¼•è„šæ˜ å°„
cat /sys/kernel/debug/pinctrl/44e10800.pinmux/pins

# æŸ¥çœ‹è®¾å¤‡æ ‘è¦†ç›–
ls /proc/device-tree/
```

### 3. ARMå¤„ç†å™¨è§„æ ¼æŸ¥è¯¢

#### ARMå®˜æ–¹æ–‡æ¡£ä¸‹è½½ä¸­å¿ƒ
**ä¸»ç«™ç‚¹**: https://developer.arm.com/documentation

#### æ ¸å¿ƒæ–‡æ¡£åˆ—è¡¨

| æ–‡æ¡£æ ‡é¢˜ | ç¼–å· | ç‰ˆæœ¬ | ä¸‹è½½é“¾æ¥ | è¯´æ˜ |
|----------|------|------|----------|------|
| ARM Architecture Reference Manual ARMv7-A | DDI 0406 | C.d | https://developer.arm.com/documentation/ddi0406/cd/ | ARMæ¶æ„è§„èŒƒ |
| ARM Cortex-A15 Technical Reference Manual | DDI 0438 | r4p0 | https://developer.arm.com/documentation/ddi0438/i/ | Cortex-A15å¤„ç†å™¨ |
| ARM Generic Interrupt Controller Architecture | IHI 0048 | B.b | https://developer.arm.com/documentation/ihi0048/bb/ | GICä¸­æ–­æ§åˆ¶å™¨ |
| ARM PrimeCell UART (PL011) TRM | DDI 0183 | G | https://developer.arm.com/documentation/ddi0183/latest/ | UARTæ§åˆ¶å™¨ |
| ARM PrimeCell GPIO (PL061) TRM | DDI 0190 | B | https://developer.arm.com/documentation/ddi0190/b/ | GPIOæ§åˆ¶å™¨ |
| ARM PrimeCell RTC (PL031) TRM | DDI 0224 | C | https://developer.arm.com/documentation/ddi0224/c/ | RTCå®æ—¶æ—¶é’Ÿ |

#### åå¤„ç†å™¨å¯„å­˜å™¨å¿«é€ŸæŸ¥è¯¢

**å¸¸ç”¨ç³»ç»Ÿå¯„å­˜å™¨ç¼–ç ** (æ¥æº: ARM DDI 0406C.d, Appendix B4):

```c
// å¤„ç†å™¨æ ‡è¯†å¯„å­˜å™¨
#define CP15_MIDR       "p15, 0, %0, c0, c0, 0"   // Main ID Register
#define CP15_CTR        "p15, 0, %0, c0, c0, 1"   // Cache Type Register
#define CP15_TCMTR      "p15, 0, %0, c0, c0, 2"   // TCM Type Register
#define CP15_TLBTR      "p15, 0, %0, c0, c0, 3"   // TLB Type Register

// ç³»ç»Ÿæ§åˆ¶å¯„å­˜å™¨
#define CP15_SCTLR      "p15, 0, %0, c1, c0, 0"   // System Control Register
#define CP15_ACTLR      "p15, 0, %0, c1, c0, 1"   // Auxiliary Control Register

// å†…å­˜ç®¡ç†å¯„å­˜å™¨
#define CP15_TTBR0      "p15, 0, %0, c2, c0, 0"   // Translation Table Base Register 0
#define CP15_TTBR1      "p15, 0, %0, c2, c0, 1"   // Translation Table Base Register 1
#define CP15_TTBCR      "p15, 0, %0, c2, c0, 2"   // Translation Table Base Control Register

// ä½¿ç”¨ç¤ºä¾‹
static inline uint32_t read_midr(void) {
    uint32_t value;
    asm volatile("mrc " CP15_MIDR : "=r"(value));
    return value;
}
```

## ğŸ“š æ¨èå­¦ä¹ è·¯å¾„

### ç¬¬ä¸€æ­¥ï¼šè·å–æ ¸å¿ƒæ–‡æ¡£
1. **ä¸‹è½½ARM DDI 0406C.d** - ARMæ¶æ„å‚è€ƒæ‰‹å†Œ
2. **ä¸‹è½½ARM DDI 0438** - Cortex-A15æŠ€æœ¯å‚è€ƒæ‰‹å†Œ  
3. **ä¸‹è½½ARM DDI 0183G** - PL011 UARTæŠ€æœ¯å‚è€ƒæ‰‹å†Œ
4. **å…‹éš†QEMUæºç ** - äº†è§£è™šæ‹Ÿç¡¬ä»¶å®ç°

### ç¬¬äºŒæ­¥ï¼šå®è·µéªŒè¯
1. **ç”Ÿæˆè®¾å¤‡æ ‘æ–‡ä»¶** - æŸ¥çœ‹å®é™…ç¡¬ä»¶å¸ƒå±€
2. **å¯¹æ¯”æ–‡æ¡£å’Œä»£ç ** - éªŒè¯åœ°å€å’Œå¯„å­˜å™¨å®šä¹‰
3. **ä½¿ç”¨è°ƒè¯•å·¥å…·** - GDBæŸ¥çœ‹å¯„å­˜å™¨çŠ¶æ€
4. **é˜…è¯»å†…æ ¸æºç ** - å‚è€ƒLinuxå†…æ ¸é©±åŠ¨å®ç°

### ç¬¬ä¸‰æ­¥ï¼šæ‰©å±•å­¦ä¹ 
1. **ç ”ç©¶å…¶ä»–ARM SoC** - å¦‚æ ‘è“æ´¾ã€BeagleBoneç­‰
2. **å­¦ä¹ è®¾å¤‡æ ‘è¯­æ³•** - æ·±å…¥ç†è§£ç¡¬ä»¶æè¿°
3. **å®è·µç¡¬ä»¶ç§»æ¤** - å°†ä»£ç ç§»æ¤åˆ°çœŸå®ç¡¬ä»¶
4. **å‚ä¸å¼€æºé¡¹ç›®** - è´¡çŒ®ARMç›¸å…³ä»£ç 

## ğŸ¯ å­¦ä¹ å»ºè®®

### å¯¹äºåˆå­¦è€…
1. **ä»å®˜æ–¹æ–‡æ¡£å¼€å§‹**: ä¸è¦ä¾èµ–äºŒæ‰‹èµ„æ–™
2. **å»ºç«‹æ–‡æ¡£åº“**: ä¸‹è½½å¹¶æ•´ç†æ‰€æœ‰ç›¸å…³æ–‡æ¡£
3. **åŠ¨æ‰‹éªŒè¯**: æ¯ä¸ªåœ°å€éƒ½è¦äº²è‡ªéªŒè¯
4. **åšå¥½ç¬”è®°**: è®°å½•æ–‡æ¡£ç« èŠ‚å’Œé¡µç 

### å¯¹äºè¿›é˜¶å­¦ä¹ 
1. **æ·±å…¥æºç **: é˜…è¯»QEMUã€Linuxå†…æ ¸æºç 
2. **æ¯”è¾ƒå®ç°**: ä¸åŒå‚å•†çš„ARM SoCå·®å¼‚
3. **æ€§èƒ½ä¼˜åŒ–**: ç†è§£ARMæ¶æ„çš„æ€§èƒ½ç‰¹æ€§
4. **å®‰å…¨ç‰¹æ€§**: å­¦ä¹ ARM TrustZoneç­‰å®‰å…¨æœºåˆ¶

## âš ï¸ é‡è¦æé†’

1. **ç‰ˆæœ¬æ§åˆ¶**: ARMæ–‡æ¡£ä¼šæ›´æ–°ï¼Œæ³¨æ„ç‰ˆæœ¬å·
2. **è®¸å¯åè®®**: éµå®ˆARMå’Œå„å‚å•†çš„æ–‡æ¡£ä½¿ç”¨åè®®
3. **å‡†ç¡®æ€§**: ä»¥å®˜æ–¹æ–‡æ¡£ä¸ºå‡†ï¼Œç½‘ç»œèµ„æ–™ä»…ä¾›å‚è€ƒ
4. **å®è·µéªŒè¯**: æ‰€æœ‰ç†è®ºéƒ½è¦é€šè¿‡å®é™…ä»£ç éªŒè¯

---

**è®°ä½**: æ‰€æœ‰çš„"ç¥å¥‡æ•°å­—"éƒ½æœ‰å…¶æ˜ç¡®æ¥æºï¼Œå…³é”®æ˜¯çŸ¥é“åœ¨å“ªé‡ŒæŸ¥æ‰¾å®˜æ–¹æ–‡æ¡£å’Œå¦‚ä½•éªŒè¯ï¼å…»æˆæŸ¥é˜…åŸå§‹æ–‡æ¡£çš„ä¹ æƒ¯ï¼Œè¿™æ˜¯æˆä¸ºä¼˜ç§€ç³»ç»Ÿç¨‹åºå‘˜çš„åŸºæœ¬ç´ å…»ã€‚ 