$date
  Wed Dec 21 20:26:44 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module msxpi_tb $end
$var reg 8 ! a_s[7:0] $end
$var reg 8 " d_s[7:0] $end
$var reg 1 # iorq_n_s $end
$var reg 1 $ rd_n_s $end
$var reg 1 % wr_n_s $end
$var reg 1 & wait_n_s $end
$var reg 1 ' busdir_n_s $end
$var reg 1 ( spi_cs_s $end
$var reg 1 ) spi_clk_s $end
$var reg 1 * spi_mosi_s $end
$var reg 1 + spi_miso_s $end
$var reg 1 , rpi_rdy_s $end
$scope module msxpi_instance $end
$var reg 8 - d[7:0] $end
$var reg 8 . a[7:0] $end
$var reg 1 / iorq_n $end
$var reg 1 0 rd_n $end
$var reg 1 1 wr_n $end
$var reg 1 2 busdir_n $end
$var reg 1 3 wait_n $end
$var reg 1 4 spi_cs $end
$var reg 1 5 spi_sclk $end
$var reg 1 6 spi_mosi $end
$var reg 1 7 spi_miso $end
$var reg 1 8 spi_rdy $end
$var reg 1 9 cspin $end
$var reg 8 : d_buff_pi[7:0] $end
$var reg 1 ; reset $end
$var reg 8 < d_buff_msx[7:0] $end
$var reg 1 = waitsignal $end
$var reg 1 > msxwrite_s $end
$var reg 1 ? msxread_s $end
$var reg 4 @ spi_count_s[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUU !
bUUUUUUUU "
U#
U$
U%
Z&
U'
U(
U)
U*
U+
0,
bUUUUUUUU -
bUUUUUUUU .
U/
U0
U1
U2
Z3
U4
U5
U6
U7
08
U9
bUUUUUUUU :
U;
bUUUUUUUU <
Z=
U>
U?
b0000 @
#2000000
b01011010 !
b10101110 "
0#
1$
0%
b10101110 -
b01011010 .
0/
10
01
b10101110 <
0>
1?
#4000000
1,
18
#6000000
1)
15
#8000000
0)
05
#10000000
1)
15
b0001 @
#12000000
0)
05
#14000000
1)
1*
15
16
b0010 @
#16000000
0)
05
#18000000
1)
0*
15
06
b0011 @
#20000000
0)
05
#22000000
1)
1*
15
16
b0100 @
#24000000
0)
05
#26000000
1)
0*
15
06
b0101 @
#28000000
0)
05
#30000000
1)
1*
15
16
b0110 @
#32000000
0)
05
#34000000
1)
15
b0111 @
#36000000
0)
05
#38000000
1)
15
b1000 @
#40000000
0)
05
#42000000
1)
0*
15
06
b1001 @
#44000000
0)
05
#46000000
1(
1)
14
15
19
1=
b1010 @
#48000000
0)
05
#50000000
0,
08
#52000000
0(
1)
04
15
09
0=
b0000 @
#54000000
0)
05
#56000000
1#
1/
1>
#58000000
