"http://ieeexplore.ieee.org/search/searchresult.jsp?bulkSetSize=2000&refinements%3D4294967269%26matchBoolean%3Dtrue%26searchField%3DSearch_All%26queryText%3D%28%28Design+Automation+Conference+.LB.DAC.RB.%29+AND+2000%29",2015/06/23 14:41:57
"Document Title",Authors,"Author Affiliations","Publication Title",Date Added To Xplore,"Year","Volume","Issue","Start Page","End Page","Abstract","ISSN","ISBN","EISBN","DOI",PDF Link,"Author Keywords","IEEE Terms","INSPEC Controlled Terms","INSPEC Non-Controlled Terms","MeSH Terms",Article Citation Count,Patent Citation Count,"Reference Count","Copyright Year","Online Date",Issue Date,"Meeting Date","Publisher",Document Identifier
"300 MHz design methodology of VU for emotion synthesis","Kamei, T.; Takeda, H.; Ootaguro, Yukio; Shimazawa, T.; Tachibana, K.; Kawakami, S.; Norimatsu, S.; Ishihara, F.; Sato, T.; Murakami, H.; Ide, N.; Yukio Endo; Aono, A.; Kunimatsu, A.","Syst. ULSI Eng. Lab., Toshiba Corp., Kawasaki, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","635","640","With advance in silicon technology and system integrating technology, utmost care for RC-delay must be taken in high performance LSI design. This paper describes the new design method applied to the Vector Unit (VU) implemented in the recently announced high-performance 3D-graphics engine, 'Emotion Engine'. The key features of the design method are the following: careful functional design of the VU architecture; design hierarchy consistency between RTL descriptions and floor plan; accurate estimation of wire load in pre-layout static timing analysis. With these design features, the VU is has achieved the operating frequency of 300 MHz.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835177","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835177","","CMOS technology;Capacitance;Delay estimation;Design methodology;Engines;Large scale integration;Pipelines;Silicon;Timing;Wire","circuit layout CAD;high level synthesis;logic partitioning;microprocessor chips;pipeline processing;reduced instruction set computing;vector processor systems","300 MHz;Emotion Engine;RC-delay;RTL descriptions;VLIW processor;design hierarchy consistency;design methodology;design turn-around time;emotion synthesis;floor plan;functional design;high performance LSI design;high-performance 3D-graphics engine;logic synthesis;pipeline;place-and-route;pre-layout static timing analysis;vector calculation engine;vector unit;video game console;wire capacitance;wire load;wire resistance","","2","","6","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389)","","","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","0_1","","<div style=""font-variant: small-caps; font-size: .9em;"">First Page of the Article</div><img class=""img-abs-container"" style=""width: 95%; border: 1px solid #808080;"" src=""/xploreAssets/images/absImages/00835048.png"" border=""0"">","","0-7803-5973-9","","10.1109/ASPDAC.2000.835048","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835048","","","electronic design automation","design automation","","0","","","","","25-28 Jan. 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Superlog, a unified design language for system-on-chip","Flake, P.L.; Davidmann, S.J.","Co-Design Autom. Inc., San Jose, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","583","586","The design of systems consisting of custom software controlling custom digital hardware is easier if a single language can be used for system specification, software development, hardware design and hardware verification. Superlog takes features of existing languages for software development and hardware design, adds features for system specification and hardware verification, and blends them into a single, coherent language.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835168","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835168","","Automatic control;Automation;Computer bugs;Computer languages;Digital control;Hardware design languages;Logic arrays;Programming;System-on-a-chip;Testing","application specific integrated circuits;hardware description languages;integrated circuit design;software engineering","Superlog;coherent language;custom digital hardware;custom software;hardware design;hardware verification;software development;system specification;system-on-chip;unified design language","","4","1","12","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Low-power design methodology and applications utilizing dual supply voltages","Usami, K.; Igarashi, M.","Dept. of Design Methodology, Toshiba Corp., Kawasaki, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","123","128","This paper describes a gate-level power minimization methodology using dual supply voltages. Gates and flip-flops off the critical paths are made to operate at the reduced supply voltage to save power. Core technologies are dual-V/sub DD/ circuit synthesis and P&R. We give a brief overview on existing low-power EDA technologies as background and discuss advantages and challenges of the dual-V/sub DD/ approach. Through real design examples, we will show that the approach reduces power effectively while keeping the performance at negligible area overhead.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835082","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835082","","Capacitance;Circuit synthesis;Costs;Design methodology;Electronic design automation and methodology;Frequency;Minimization;Packaging;Switching circuits;Voltage","CMOS digital integrated circuits;VLSI;circuit layout CAD;circuit optimisation;flip-flops;integrated circuit design;low-power electronics","CMOS circuits;VLSI design;critical paths;dual supply voltages;dual-V/sub DD/ circuit synthesis;flip-flops;gate-level power minimization methodology;low-power EDA technologies;low-power design methodology;real design examples","","8","7","20","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Design for manufacturability: a path from system level to high yielding chips","Strojwas, A.J.","Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","375","376","This tutorial describes a wide spectrum of the Design for Manufacturability (DFM) activities. We start by presenting a new approach to IC design, which takes full advantage of leading edge technology. Then we propose a new methodology for acceleration of yield ramping which accounts for all the dominant yield loss mechanisms and a set of software tools that have been developed to address the yield learning problems. Several real-life examples demonstrate the practical results of employing such a yield ramping strategy.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835127","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835127","","Acceleration;Circuit testing;Data analysis;Design for manufacture;Fabrication;Manufacturing processes;Production;Semiconductor device manufacture;Software tools;Time to market","circuit CAD;circuit optimisation;design for manufacture;integrated circuit design;integrated circuit yield","IC design;design analysis;design for manufacturability;high yielding chips;software tools;system level;yield data analysis;yield diagnosis;yield prediction;yield ramping","","0","","","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Importance of CAD tools and methodologies in high speed CPU design","Tago, H.; Hashimoto, K.; Ikumi, N.; Nagamatsu, M.; Suzuoki, M.; Yamamoto, Y.","Semicond. Co., Toshiba Corp., Kawasaki, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","631","633","Design methodologies and CAD for ""Emotion Engine"" LSI are presented with emphasis on practical aspects of verification and timing closure. A combination of simulation, emulation and formal verification ensured the functional first silicon for system evaluation. In order to control wire delay in early design stage, floor plan based synthesis and wire load estimation are adopted for quick timing closure.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835176","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835176","","Control system synthesis;Delay estimation;Design automation;Design methodology;Emulation;Formal verification;Large scale integration;Silicon;Timing;Wire","circuit layout CAD;embedded systems;formal verification;high level synthesis;logic partitioning;microprocessor chips;reduced instruction set computing;software tools;timing","CAD tools;Emotion Engine LSI;clock skew management;design methodologies;emulation;floor plan based synthesis;formal verification;functional first silicon;high speed CPU design;image processing unit;memory controller;repeater insertion;simulation;superscalar RISC core;system evaluation;timing closure;vector units;wire delay;wire load estimation","","4","1","5","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Timing driven co-design of networked embedded systems","Ramanathan, D.; Jejurikar, R.; Gupta, R.K.","Dept. of Inf. & Comput. Sci., California Univ., Irvine, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","117","122","Advances in microelectronics integration have led to the emergence of tightly integrated systems with high performance network interfaces. Design of such systems especially for single chip implementation is a delicate balance of functionality and available time budget to perform the tasks. Computer-aided design tools and methodologies are needed to ensure the correctness of the design and efficiency of the design process, especially for networked systems that have strict timing requirements both due to technology as well as networking needs. We present an overview of a timing-driven design methodology for networked systems, developed at the University of California, Irvine.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835081","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835081","","Application specific integrated circuits;Computer interfaces;Computer networks;Embedded system;Hardware;Network interfaces;Network topology;Protocols;System performance;Timing","embedded systems;hardware-software codesign;network interfaces;timing","computer-aided design tools;functionality;high performance network interfaces;microelectronics integration;networked embedded systems;single chip implementation;tightly integrated systems;time budget;timing driven co-design","","0","","24","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Dynamic weighting Monte Carlo for constrained floorplan designs in mixed signal application","Cong, J.; Tianming Kong; Faming Liang; Liu, J.S.; Wing Hung Wong; Dongmin Xu","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","277","282","Simulated annealing has been one of the most popular stochastic optimization methods used in the VLSI CAD field in the past two decades. Recently, a new Monte Carlo and optimization method, named dynamic weighting Monte Carlo [WL97], has been introduced and successfully applied to the traveling salesman problem, neural network training [WL97], and spin-glasses simulation [LW99]. In this paper, we have successfully applied dynamic weighting Monte Carlo algorithm to the constrained floorplan design with consideration of both area and wirelength minimization. Our application scenario is the constrained floorplan design for mixed signal MCMs, where we need to place all the analog modules together in groups so that they can share common power and ground and are separate from those used by the digital modules. Our experiments indicate that the dynamic weighting Monte Carlo algorithm is very effective for constrained floorplan optimization. It outperforms the simulated annealing for a real mixed signal MCM design by 19.5% in wirelength, with slight area improvement. This is the first work adopting the dynamic weighting Monte Carlo optimization method for solving VLSI CAD problems. We believe that this method has applications to many other VLSI CAD optimization problems.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835110","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835110","","Algorithm design and analysis;Design automation;Monte Carlo methods;Neural networks;Optimization methods;Signal design;Simulated annealing;Stochastic processes;Traveling salesman problems;Very large scale integration","Monte Carlo methods;VLSI;circuit layout CAD;circuit optimisation;integrated circuit layout;mixed analogue-digital integrated circuits;multichip modules;simulated annealing;wiring","CAD;VLSI;analog modules;area;constrained floorplan designs;dynamic weighting Monte Carlo method;mixed signal MCM design;mixed signal MCMs;mixed signal application;neural network training;optimization problems;simulated annealing;spin-glasses simulation;stochastic optimization methods;traveling salesman problem;wirelength minimization","","1","2","18","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Low-power design of sequential circuits using a quasi-synchronous derived clock","Xunwei Wu; Jian Wei; Pedram, M.","Inst. of Circuits & Syst., Ningbo Univ., China","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","345","350","This paper presents a novel circuit design technique to reduce the power dissipation in sequential circuits by generating a quasi-synchronous derived clock from the master clock and using it to isolate the flip flops in the circuit from the unwanted triggering action of the master clock. An example design of a decimal counter demonstrates the large power saving and improved performance of the resulting circuit.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835122","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835122","","Clocks;Combinational circuits;Delay effects;Flip-flops;Hazards;Latches;Logic design;Power dissipation;Propagation delay;Sequential circuits","CMOS logic circuits;VLSI;flip-flops;integrated circuit design;logic design;low-power electronics;sequential circuits;timing","circuit design technique;decimal counter;flip flops;low-power design;power dissipation;power saving;quasi-synchronous derived clock;sequential circuits","","0","","7","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Analysis of power-clocked CMOS with application to the design of energy-recovery circuits","Pedram, M.; Xunwei Wu","Dept. of Electr. Eng. Syst., Univ. of Southern California, Los Angeles, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","339","344","This paper presents our research results on power-clocked CMOS design. First we provide algebraic expressions and describe the properties of clocked signals. Next two types of power-clocked CMOS circuit constructions are introduced and analyzed in detail. Since the adiabatic switching requires slow-ramping of the power-clock, a clocked transmission gate and a four-stage clocked NP-domino circuit are presented which receive trapezoidal and sinusoidal power-clocks, respectively. PSPICE simulations demonstrate the correct operation and energy-saving advantage of the proposed circuits.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835121","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835121","","CMOS logic circuits;Capacitance;Clocks;Contracts;Energy conversion;Energy dissipation;Magnetic fields;Power supplies;Resistance heating;Signal analysis","CMOS logic circuits;integrated circuit design;logic design;low-power electronics;timing","PSPICE simulations;adiabatic switching;algebraic expressions;clocked signals;clocked transmission gate;energy-recovery circuit design;four-stage clocked NP-domino circuit;power-clocked CMOS;sinusoidal power-clock;trapezoidal power-clock","","0","","15","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Design of self-timed asynchronous Booth's multiplier","Tin-Yau Tang; Chiu-Sing Choy; Pui-Lam Siu; Cheong-Fat Chan","Dept. of Electron. Eng., Chinese Univ. of Hong Kong, Shatin, Hong Kong","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","15","16","This paper presents a design of multiplier for the multiplication of two 8-bit two-complement numbers. The multiplier applies the self-timed asynchronous methodology such that the multiplier can be assumed to operate on average case delay. Also, modified Booth's algorithm is used to reduce the number of partial products generated. As a result, the speed of the multiplier can be improved.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835056","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835056","","Circuits;Clocks;Control systems;Decoding;Delay;Design methodology;Encoding;Energy consumption;Signal generators;Switches","asynchronous circuits;digital arithmetic;integrated circuit design;multiplying circuits","8 bit;average case delay;multiplier speed;partial products;self-timed asynchronous Booth's multiplier;two-complement numbers","","1","","5","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"MMP: a novel placement algorithm for combined macro block and standard cell layout design","Hong Yu; Xianlong Hong; Yici Cai","Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing, China","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","271","276","In this paper, an efficient mixed-mode placement algorithm called MMP is presented for the high performance mixed block and standard cell designs. Our approach combines the well-known quadratic placement with bottom-up clustering, as well as the slicing partitioning strategy. This approach can account for macro blocks and standard cells simultaneously. Our method is both very efficient and effective, while it can be run very fast, too. We have tested our algorithm on a set of sample circuits from industry and consistently obtained excellent results.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835109","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835109","","Algorithm design and analysis;Circuit testing;Clustering algorithms;Computer science;Partitioning algorithms;Process design;Routing;Timing;Very large scale integration;Wire","VLSI;cellular arrays;circuit layout CAD;logic CAD;logic partitioning;network routing","MMP;bottom-up clustering;layout design;macro block;mixed-mode placement algorithm;quadratic placement;slicing partitioning strategy;standard cell","","6","","19","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Embedded system design with multiple languages","Ernst, R.; Jerraya, A.A.","Inst. fur Datenverarbeitungsanlagen, Tech. Univ. Braunschweig, Germany","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","391","396","The use of several languages in the design of embedded systems is very convenient for application development and optimization but it can become an obstacle on the way to higher design productivity. This paper explains solutions and future trends.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835131","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835131","","Communication system control;Computational modeling;Design optimization;Digital signal processing;Embedded system;Flow graphs;Handicapped aids;Productivity;Protocols;User interfaces","embedded systems;hardware-software codesign;optimisation;programming languages","VHDL;application development;charts;embedded systems;multiple languages;optimization;process coordination calculus;synchronous reactive systems","","1","","14","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Design challenges for 0.1 um and beyond","Sakurai, T.","Center for Collaborative Res., Tokyo Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","553","558","If we look into the scaling law carefully, we find that three crises can be stringent in realizing LSI's for 0.1 um and beyond: namely power crisis, interconnection crisis, and complexity crisis. This paper describes these crises and possible solutions to cope with the problems.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835162","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835162","","Collaboration;Costs;Delay effects;Energy consumption;Integrated circuit interconnections;Large scale integration;Leakage current;Power system interconnection;Publishing;Threshold voltage","integrated circuit design;large scale integration","0.1 micron;deep-submicron LSI design;scaling law","","8","","2","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"High speed and ultra-low power 16/spl times/16 MAC design using TG techniques for web-based multimedia system","Seung-Min Lee; Tin-Hong Chung; Hyung-Seok Yoon; Mike Myung-Ok Lee","Dept. of Inf. & Commun. Eng., Dongshin Univ., Chonnam, South Korea","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","17","18","In this paper a study has been presented on high speed (HS) and 79 mW low power (LP) 16/spl times/16 MAC performance of new XOR-based circuits using transmission gate logic (TG) implemented on 0.65 /spl mu/m CMOS DLP/DLM technology. It is shown that our proposed MAC results in better performance than other published MACs due to no DC leakage currents for low power and bypassing unnecessary switching activities with latches before and after the multiplier for high speed.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835057","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835057","","Adders;Application software;Circuits;Digital signal processing;Hardware design languages;Image processing;MOSFETs;Multimedia systems;Real time systems;Reduced instruction set computing","CMOS digital integrated circuits;high-speed integrated circuits;low-power electronics;multimedia computing;multiplying circuits;reduced instruction set computing","0.65 micron;79 mW;CMOS DLP/DLM technology;MAC design;TG techniques;XOR-based circuits;latches;multiplier-accumulator macro;transmission gate logic;web-based multimedia system","","0","","9","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"FSM decomposition by direct circuit manipulation applied to low power design","Monteiro, J.C.; Oliveira, A.L.","IST-INESC, Lisbon, Portugal","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","351","358","Clock-gating techniques are very effective in the reduction of the switching activity in sequential logic circuits. In particular, recent work has shown that significant power reductions are possible with techniques based on finite state machine (FSM) decomposition. A serious limitation of previously proposed techniques is that they require the state transition graph (STG) of the FSM to be given or extracted from the circuit. Since the size of the STG can be exponential on the number of registers in the circuit, explicit techniques can only be applied to relatively small sequential circuits. In this paper, we present a new approach to perform FSM decomposition by direct manipulation of the circuit. This way, we do not require the STG, either explicit or implicit, thus further avoiding the limitations imposed by the use of BDDs. Therefore, this technique can be applied to circuits with very large STGs. We provide a set of experimental results that show that power consumption can be substantially reduced, in some cases by more than 70%.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835123","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835123","","Automata;Boolean functions;Clocks;Data structures;Energy consumption;Frequency;Power dissipation;Registers;Sequential circuits;Switching circuits","CMOS logic circuits;circuit CAD;finite state machines;graph theory;integrated circuit design;logic CAD;low-power electronics;sequential circuits","FSM decomposition;STG;direct circuit manipulation;finite state machine decomposition;low power design;power consumption reduction;sequential logic circuits;state transition graph;switching activity reduction","","1","","17","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Clock design of 300 MHz 128-bit 2-way superscalar microprocessor","Ishihara, F.; Klingner, C.; Agawa, K.-I.","Processor Dev. Group, Toshiba Corp., Kawasaki, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","647","652","Less than 116 ps overall clock skew has been achieved across the 15.02 mm/spl times/15.03 mm die by balanced clock path routing and differential clock signal distribution in the global clock tree of 300 MHz 128-bit 2-way superscalar microprocessor. The shared clock wire configuration and clock buffer layout patterns over the whole die enhance the clock skew insensitivity to process fluctuation. A combination of three different clock tuning methods is successfully applied to the entire clock tree and the clock skew is minimized efficiently within a limited design period.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835179","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835179","","Circuit optimization;Clocks;Fluctuations;Integrated circuit interconnections;Microelectronics;Microprocessors;Phase locked loops;Routing;Ultra large scale integration;Wire","VLSI;circuit layout CAD;circuit tuning;logic partitioning;microprocessor chips;parallel architectures;reduced instruction set computing;timing","128 bit;2-way superscalar microprocessor;300 MHz;balanced clock path routing;buffer outputs;clock buffer layout patterns;clock design;clock skew;clock tuning methods;differential clock signal distribution;global clock tree;global tree;process fluctuation;shared clock wire configuration","","2","1","12","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Design of digital neural cell scheduler for intelligent IB-ATM switch","Lee, J.-K.; Lee, S.-M.; Lee, M.M.-O.; Lee, D.-W.; Kim, Y.-C.; Jeong, S.-J.","Dept. of Inf. & Commun. Eng., Dongshin Univ., Chonnam, South Korea","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","7","8","We present the architecture of the ATM banyan switch composed of pattern process and high-speed digital neural cell scheduler. An input buffer type ATM switch with a window-based contention algorithm is proposed, modeling in VHDL for high-speed cell scheduler of ATM switching. A digital Hopfield neural cell scheduler which has the ability of real-time processing is used to solve loss of throughput due to head-of-line (HOL) and internal blocking when FIFO queueing is employed at the Banyan network. In this scheduler, it is found we can minimize the delay for scheduling and select nonblocking cells leading to high performance. Our proposed ATM switch is modeled in VHDL, synthesized, implemented into an FPGA chip set and fabricated using 0.6 /spl mu/m CMOS technology.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835052","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835052","","Asynchronous transfer mode;Buffer storage;CMOS technology;Communication switching;Control systems;Electronic mail;Routing;Scheduling algorithm;Switches;Throughput","CMOS digital integrated circuits;Hopfield neural nets;asynchronous transfer mode;field programmable gate arrays;hardware description languages;integrated circuit design;multistage interconnection networks;neural chips;scheduling","0.6 micron;ATM banyan switch;CMOS technology;FIFO queueing;FPGA chip set;Hopfield neural net;VHDL;digital neural cell scheduler;head-of-line;input buffer;intelligent IB-ATM switch;internal blocking;nonblocking cells;pattern process;scheduling;throughput;window-based contention algorithm","","0","","8","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A non-scan DFT method at register-transfer level to achieve complete fault efficiency","Ohtake, S.; Wada, H.; Masuzawa, T.; Fujiwara, H.","Graduate Sch. of Inf. Sci., Nara Inst. of Sci. & Technol., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","599","604","This paper presents a non-scan design-for-testability (DFT) method for VLSIs designed at register transfer level (RTL) to achieve complete fault efficiency. In RTL design, a VLSI generally consists of a controller and a data path. The controller and the data path are connected with internal signals: control signals and status signals. The proposed method consists of the following two steps. First, we apply our DFT methods to the controller and the data path, respectively. Then, to support at-speed testing, we append a test plan generator which generates a sequence of test control vectors for the modified data path. Our experimental results show that the proposed method can reduce significantly both of test generation time and test application time compared with the full-scan design, though the hardware overhead of our method is slightly larger than that of the full-scan design.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835171","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835171","","Circuit faults;Circuit testing;Costs;Design for testability;Design methodology;Hardware;Logic testing;Sequential analysis;Sequential circuits;Very large scale integration","VLSI;design for testability;integrated circuit design;integrated circuit testing","VLSI;controller;data path;fault efficiency;nonscan design-for-testability;register transfer level design;test plan generator","","8","1","15","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"SystemC standard","Arnout, G.","CoWare Inc., Santa Clara, WA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","573","577","The emergence and great popularity of system-on-chip (SoC) designs has brought with it a variety of suggestions for a single language that can describe all of the functional requirements for those highly complex designs. This paper takes a look at the requirements for system-level design languages and evaluates what it will take for any of these languages to be successful.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835166","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835166","","Application specific integrated circuits;Hardware design languages;Intellectual property;Process design;Programming;Software design;Software standards;System-level design;System-on-a-chip;Testing","application specific integrated circuits;circuit CAD;hardware-software codesign;integrated circuit design;specification languages","IC design;SoC designs;functional requirements;system-level design languages","","4","","18","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Reuse and protection of intellectual property in the SpecC system","Domer, R.; Gajski, D.D.","Dept. of Inf. & Comput. Sci., California Univ., Irvine, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","49","54","In system-level design, the key to cope with the complexities involved with System-on-Chip (SOC) designs, is the reuse of Intellectual Property (IF). With the increasing demand for IF, the mechanism to protect an IP component from being copied, modified, or reverse-engineered, becomes very important. This paper describes how reuse and protection of IP is supported by the SpecC language and the SpecC design environment.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835069","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835069","","Buildings;Computer science;Digital systems;Intellectual property;Libraries;Logic design;Moore's Law;Protection;System-level design;System-on-a-chip","C++ language;circuit CAD;industrial property;integrated circuit design;program compilers","SpecC design environment;SpecC language;SpecC system;System-on-Chip (SOC) design;intellectual property;reuse;reverse-engineered;system-level design","","1","1","8","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Methodology for hardware/software co-verification in C/C++","Semeria, L.; Ghosh, A.","Comput. Syst. Lab., Stanford Univ., CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","405","408","In this paper we present our C/C++-based design environment for hardware/software co-verification. Our approach is to use C/C++ to describe both hardware and software throughout the design flow. Our methodology supports the efficient mapping of C/C++ functional descriptions directly into hardware and software. The advantages of a C/C++-based flow from the verification point of view are presented. The use of C/C++ to model all parts of the system provides great flexibility and enables faster simulation compared to existing methodologies. We show how co-verification can be done efficiently and effectively at the various levels of abstraction, how co-verification can be used to drive co-design through performance estimation and give an example of implementation for the 8051 architecture.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835134","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835134","","Computer bugs;Design methodology;Hardware design languages;Logic devices;Microprocessors;Silicon;Software debugging;Software design;Time to market;Wires","C language;C++ language;formal verification;hardware-software codesign","8051 architecture;C language;C++ language;abstraction;design flow;flexibility;functional descriptions;hardware/software co-verification;performance estimation;verification","","23","8","11","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Layout generation of array cell for NMOS 4-phase dynamic logic","Furuie, M.; Bao-Yu Song; Yoshida, Y.; Onoye, T.; Shirawaka, I.","Dept. of Inf. Syst. Eng., Osaka Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","529","532","An array cell (AC) architecture for the layout design is described, which is dedicated to low-power design by means of NMOS 4-phase dynamic logic. An AC is constructed of (M/spl times/N)+2 transistors so as to constitute each type of NMOS 4-phase logic gate. A graph theoretic approach is exploited in the layout design to reduce the layout area. A number of experimental results demonstrate the practicability of the proposed approach.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835157","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835157","","CMOS logic circuits;Clocks;Delay;Design engineering;Logic arrays;Logic functions;Logic gates;MOS devices;MOSFETs;Variable structure systems","MOS logic circuits;circuit layout CAD;graph theory;high level synthesis;integer programming;integrated circuit layout;linear programming;logic arrays","4-phase logic gate;NMOS 4-phase dynamic logic;array cell architecture;graph theoretic approach;layout design;layout generation;low-power design","","0","","10","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A hybrid approach for core-based system-level power modeling","Givargis, T.D.; Vahid, F.; Henkel, J.","Dept. of Comput. Sci. & Eng., California Univ., Riverside, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","141","145","Reducing power consumption has become a key goal for system-on-a-chip (SOC) designs. Fast and accurate power estimation is needed early in the design process, since power reduction methods tend to have greater impact at higher abstraction levels. Unfortunately, current approaches to power estimation which concentrate on register-transfer-level models or lower are quite slow. Higher-level approaches, while faster, may suffer from inaccuracy. However the advent of cores enables a hybrid approach, described in this paper yielding both fast and accurate estimates from high-level models. In particular, we use power estimation data obtained from the gate-level for a core's representative input stimuli data (instructions), and we propagate this data to a higher (object-oriented) system-level model, which is parameterizable and executable. Depending on the kind of cores, various parameterizable equation or look-up table based techniques are used, resulting in self-analyzing core models. We have applied our technique to several cores of a digital camera SOC and have achieved simulation speedups of over 1000 with accuracies suitable for making reliable power-related system-level design decisions. Although we focus on power estimation, our approach can be used for estimating other metrics as well, such as performance and size.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835085","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835085","","Digital cameras;Energy consumption;Equations;Object oriented modeling;Power system modeling;Power system reliability;Process design;System-on-a-chip;Table lookup;Yield estimation","circuit simulation;high level synthesis;integrated circuit design;logic design;object-oriented methods;power consumption","accurate estimates;core-based system-level power modeling;digital camera SOC;gate-level;high-level models;input stimuli data;look-up table;object-oriented system-level model;parameterizable equation;performance;power consumption;power estimation;power reduction;self-analyzing core models;size;system-on-a-chip design","","4","2","19","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Fair watermarking techniques","Gang Qu; Vvong, J.L.; Potkonjak, M.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","55","60","Many intellectual property protection (IPP) techniques have been proposed. Their primary objectives are providing convincible proof of authorship with least degradation of the quality of the intellectual property (IF), and achieving robustness against attacks. These are also well accepted as the most important criteria to evaluate different IPP techniques. The essence of such techniques is to limit the solution space by embedding signatures as constraints. One key issue that should be addressed but has not been discussed is the fairness of the techniques: what is the quality of the solution subspace for different signatures, that is, how large the solution subspace is (uniqueness), and how difficulty it is to get a solution from such subspace (hardness). In this paper we introduce fairness as one of the metrics for good IPP techniques and post the challenge problem. of how to design fair water-marking techniques. We claim that all fair techniques have to be instance-oriented and due to the complexity of the problem itself we propose an approach that utilizes the statistical information of the problem instance. We use the satisfiability (SAT) problem as an example to illustrate how fairness could be achieved. We make the observation that the unfairness of the previous watermarking techniques comes from the global embedding of the signature and propose fair watermarking techniques. We test the uniqueness and hardness on a model with full knowledge of the solution and real life benchmarks as well. The experimental results show fairness can be achieved.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835070","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835070","","Benchmark testing;Computer science;Design automation;Design optimization;Intellectual property;Life testing;Protection;Robustness;Watermarking","electronic design automation;industrial property;performance evaluation;statistical analysis","CAD;fair water-marking techniques;global embedding;instance-oriented;intellectual property protection;real life benchmarks;robustness;satisfiability;signatures;solution subspace;statistical information;unfairness","","1","","10","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"An introduction to SLDL and Rosetta","Schulz, S.E.","ASIC Div., Texas Instrum. Inc., USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","571","572","The Rosetta Stone (permanently displayed at the British Museum of Art) has played a pivotal role in enabling scientists to translate across a number of widely varying languages used around the world throughout our history. Through this mapping process, linguists have been able to more fully understand the semantic meaning embodied in the written word of our culture. Similarly, the Rosetta language (as we will refer to it in this text) represents a modern-day effort to map across semantic domains within the electronics-centric systems engineering world, motivated by the trend towards System-Level Integration, or System-on-a-Chip (SoC). Rosetta plays a key role in the System Level Design Language (SLDL) industry standards initiative.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835165","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835165","","Art;Delay;Electronic design automation and methodology;Instruments;Logic arrays;Power system modeling;Robustness;SPICE;Senior members;System-on-a-chip","specification languages","Rosetta;System Level Design Language;electronic design automation;system level integration;system-on-a-chip","","2","","","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"IBAW: an implication-tree based alternative-wiring logic transformation algorithm","Wangning Long; Yu-Liang Wu; Jinian Bian","Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing, China","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","415","421","The well-known ATPG-based alternative wiring technique, RAMBO, has been shown to be very useful because of its proven powerfulness and flexibility in attacking many design automation problems (e.g. logic optimization, circuit partitioning, and post-layout logic transformation, etc.). Since the ATPG based alternative wire locating procedure is the center engine for all its applications, speeding up of this process should be very crucial and useful, We observe that the bottleneck of the technique lies in the costly redundancy tests among a large number of candidate alternative wires. In this paper, we develop a so-called implication-tree data structure which stores the implication relationship between nodes with determined logic values, and propose a new ATPG-based alternative-wiring algorithm to speed up the engine. The algorithm, Implication-tree Based Alternative-Wiring (IBAW), differs from other ATPG-based algorithms in terms that it selects the source node of alternative wires from the implication-tree, which makes IBAW able to trim out many unnecessary redundancy checking quite easily without calling for complicated procedures. Hence, it produces a steady speeding up of around 3.6 times faster while maintaining the same rewiring capability of the original RAMBO. Our experimental results show that the overall circuit area optimized by IBAW can be slightly better than that by RAMBO, while the runtime is just one-half of the latter.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835136","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835136","","Automatic test pattern generation;Circuit testing;Design automation;Design optimization;Engines;Flexible printed circuits;Logic circuits;Logic design;Wires;Wiring","VLSI;automatic test pattern generation;circuit layout CAD;circuit optimisation;high level synthesis;integrated circuit layout;integrated logic circuits;redundancy;tree data structures","ATPG-based alternative-wiring algorithm;IBAW algorithm;implication-tree data structure;logic synthesis;logic transformation algorithm;redundancy checking reduction;rewiring capability;source node selection","","0","","14","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Formal verification based on assume and guarantee approach: a case study","Roy, S.K.; Iwashita, H.; Nakata, T.","Fujitsu Labs. Ltd., Kawasaki, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","77","80","In this paper, we present a verification case study of the Audio Output Interface (AOF) subsystem based on a compositional verification approach known as the Assume-Guarantee approach. We illustrate how designers can leverage their detailed knowledge of a design to partition it at the module level, and, thereby, enable the Assume-Guarantee approach to overcome intrinsic limitations of a formal verification tool to successfully verify large designs.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835074","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835074","","Art;Computer aided software engineering;Design automation;Explosions;Formal verification;Hardware design languages;Laboratories;Logic;Refining;State-space methods","audio signal processing;directed graphs;finite state machines;formal verification;logic partitioning;multimedia systems","assume-guarantee approach;audio output interface subsystem;compositional verification approach;formal verification;large design verification;module level;multimedia interface subsystem;partitioning;state transition graph;system on chip design","","0","1","9","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A new efficient method for substrate-aware device-level placement","Lin, C.; Leenaerts, D.M.W.","Dept. of Electr. Eng., Eindhoven Univ. of Technol., Netherlands","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","533","536","The performance of high-frequency mixed-signal and analog designs heavily relies on the actual layout of the circuit components on device level. Substrate coupling has been recognized as one of the major physical design bottlenecks in this field. To deal with this problem in an efficient way, a new technique is proposed based on the sequence pair structure and corner stitching. Performance gain is guaranteed at the cost of O(M) run-time complexity, which is optimal. Simulations with randomly generated problem instances show that practical run-times are indeed linear in the size of the problem instance, thus enabling other design optimization algorithms to incorporate the proposed method without increasing run-time complexity.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835158","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835158","","Analog circuits;Cost function;Coupling circuits;Design optimization;Frequency;Minimization;Performance gain;Runtime;Signal design;Simulated annealing","analogue integrated circuits;circuit layout CAD;circuit optimisation;computational complexity;integrated circuit layout;integrated circuit modelling;mixed analogue-digital integrated circuits;simulated annealing","EnS algorithm;HF analog designs;HF mixed-signal designs;IC layout;design optimization algorithm;run-time complexity;sequence pair structure;substrate coupling;substrate-aware device-level placement","","6","","9","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Embedded tutorial: issues on SOC testing in DSM era","Aikyo, T.","Syst. LSI Technol. Dept., Fujitsu Labs. Ltd., Kawasaki, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","515","","Summary form only given, as follows. Deep sub-micron technology is rapidly leading to exceedingly complex, billion-transistor chips. By these technology evolutions, a system is integrated into a chip, the so-called system-on-a-chip (SOC). In order to bridge the gap between available transistors and design in SOC, higher-level behavioral language and re-use of already designed intellectual property (IP) will become more common. However, these techniques affect test methodologies and failure analysis of SOC. On the other hand, SOCs are implemented as a collection of heterogeneous circuits such as ASICs, DRAMs and analog circuits, so there will be large impact on Design for Testability techniques (DFT) and test cost issues. New test methods involving built-in-self-test (BIST) are required that will allow low-speed, low-cost automatic test equipment (ATE) to test the digital portions of SOCs at high speed. In the aspect of test quality, new fault models will be required to handle crosstalk and new failure modes that will result from multi-level metal structures. The old ""stuck-at"" single fault model is becoming less effective for computing expected test results for complex SOC.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835154","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835154","","Analog circuits;Automatic testing;Bridge circuits;Circuit faults;Circuit testing;Design for testability;Failure analysis;Intellectual property;System-on-a-chip;Tutorial","VLSI;application specific integrated circuits;built-in self test;crosstalk;design for testability;failure analysis;industrial property;integrated circuit testing","DSM era;SOC testing;automatic test equipment;built-in-self-test;crosstalk;deep sub-micron technology;design for testability techniques;failure analysis;failure modes;heterogeneous circuits;higher-level behavioral language;intellectual property;multi-level metal structures;system-on-a-chip;test cost issues;test methodologies;test methods;test quality","","0","","","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Improved algorithms for hypergraph bipartitioning","Caldwell, A.E.; Kahng, A.B.; Markov, I.L.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","661","666","Multilevel Fiduccia-Mattheyses (MLFM) hypergraph partitioning is a fundamental optimization in VLSI CAD physical design. The leading implementation, hMetis, has since 1997 proved itself substantially superior in both runtime and solution quality to even very recent work. In this work, we present two sets of results: (i) new techniques for flat FM-based hypergraph partitioning (which is the core of multilevel implementations), and (ii) a new multilevel implementation that offers leading-edge performance. Our new techniques for flat partitioning confirm the conjecture that specialized partitioning heuristics may be able to actively exploit fixed nodes in partitioning instances arising in the driving top-down placement context. Our FM variant is competitive with traditional FM on instances without terminals and considerably superior on instances with fixed nodes (i.e., arising during top-down placement). Our multilevel FM variant avoids several complex heuristics and non-trivial tunings that often lead to complex implementations; it achieves trade-offs between solution quality and run time that are comparable or better than those achieved by hMetis-1.5.3. We attempt to provide algorithm descriptions that are as detailed and unambiguous as possible, to allow replicability and speed improvements in future research.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835182","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835182","","Circuits;Clustering algorithms;Computer science;Data mining;Design automation;Design optimization;Partitioning algorithms;Runtime;Software algorithms;Very large scale integration","VLSI;circuit layout CAD;directed graphs;iterative methods;logic partitioning","VLSI CAD physical design;balance constraints;driving top-down placement;fixed nodes;flat hypergraph partitioning;hypergraph bipartitioning;improved algorithms;iterative algorithm;multilevel Fiduccia-Mattheyses partitioning;multilevel implementation;specialized partitioning heuristics;speed improvements","","33","2","24","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array architectures","Hartenstein, R.; Herz, M.; Hoffmann, T.; Nageldinger, U.","Comput. Struct. Group, Kaiserslautern Univ., Germany","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","163","168","This paper introduces a CAD environment for design-space exploration of coarse grain reconfigurable KressArray architectures and similar platforms, To find an optimal solution to a given application domain this KressArray Xplorer supports experimenting with different architectures. An estimator analyses the input and suggests an architecture onto which then the application is mapped using an heuristic algorithm. A graphic editor supports user interaction. The system generates performance analysis data, which is used by an automatic tool to refine the result iteratively.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835089","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835089","","Algorithm design and analysis;Design automation;Field programmable gate arrays;Graphics;Heuristic algorithms;Iterative algorithms;Performance analysis;Reconfigurable logic;Space exploration;Systolic arrays","circuit CAD;circuit optimisation;integrated circuit layout;microprocessor chips;programmable logic arrays;reconfigurable architectures","C language;CAD environment;KressArray Xplorer;coarse grain reconfigurable architectures;design-space exploration;estimator;graphic editor;heuristic algorithm;iterative methods;optimal solution;performance analysis;reconfigurable datapath array architectures","","14","1","16","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A programmable built-in self-test core for embedded memories","Chih-Tsun Huang; Jing-Reng Huang; Cheng-Wen Wu","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","11","12","Testing embedded memories is becoming an industry-wide concern with the advent of deep-submicron technology and system-on-chip applications. We present a prototype chip for a programmable built-in self-test (BIST) design that is used for testing embedded memories, especially DRAMs. The BIST chip supports various memory test algorithms by a novel controller and sequencer design. The area of the core circuit is about 1, 020/spl times/1, 020 /spl mu/m/sup 2/ using a 0.6 /spl mu/m CMOS process, and the clock speed is over 100 MHz.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835054","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835054","","Algorithm design and analysis;Automatic testing;Built-in self-test;CMOS process;Circuit testing;Clocks;Electrical equipment industry;Prototypes;System testing;System-on-a-chip","CMOS digital integrated circuits;VLSI;built-in self test;embedded systems;integrated circuit testing;logic testing;random-access storage","0.6 micron;100 MHz;CMOS;DRAMs;clock speed;controller design;deep-submicron technology;embedded memories;memory test algorithms;programmable built-in self-test core;sequencer design;system-on-chip applications","","0","1","4","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A testability metric for path delay faults and its application","Huan-Chih Tsai; Kwang-Ting Cheng; Agrawal, V.D.","Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","593","598","In this paper, we propose a new testability metric for path delay faults. The metric is computed efficiently using a non-enumerative algorithm. It has been validated through extensive experiments and the results indicate a strong correlation between the proposed metric and the path delay fault testability of the circuit. We further apply this metric to derive a path delay fault test application scheme for scan-based BIST. The selection of the test scheme Is guided by the proposed metric. The experimental results illustrate that the derived test application scheme can achieve a higher path delay fault coverage in scan-based BIST. Because of the effectiveness and efficient computation of this metric, it can be used to derive other design-for-testability techniques for path delay faults.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835170","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835170","","Automatic test pattern generation;Built-in self-test;Circuit faults;Circuit simulation;Circuit testing;Costs;Delay effects;Design for testability;Flip-flops;Timing","built-in self test;circuit testing;design for testability","circuit testability metric;design-for-testability;nonenumerative algorithm;path delay fault;scan-based BIST","","0","","19","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A 16-bit redundant binary multiplier using low-power pass-transistor logic SPL","Sakamoto, H.; Ochi, H.; Uda, K.; Taki, K.; Lee, B.-Y.; Tsuda, T.","Dept. of Comput. Eng., Hiroshima City Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","33","34","We have designed a 18-bit redundant binary multiplier using pass-transistor logic SPL on a 0.35 /spl mu/m technology. Number of transistors is 12,349, and area is 1322 /spl mu/m/spl times/332 /spl mu/m. Measured power dissipation and maximum delay at T=25/spl deg/C and VDD=3.3 V are 33.7 mW/100 MHz and 7.4 nsec, respectively.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835065","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835065","","Adders;Algorithm design and analysis;Binary decision diagrams;Circuit synthesis;Delay;Logic circuits;Logic design;MOS devices;Power dissipation;Power measurement","CMOS logic circuits;digital arithmetic;integrated circuit design;logic design;low-power electronics;multiplying circuits;redundancy","0.35 micron;16 bit;3.3 V;7.4 ns;CMOS IC;low-power pass-transistor logic;redundant binary multiplier","","0","","3","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A timing-driven synthesis of arithmetic circuits using carry-save-adders","Taewhan Kim; Junhyung Um","Dept. of Comput. Sci., Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","313","316","Carry-save-adder (CSA) is one of the most widely used types of operation in implementing a fast computation of arithmetics. An inherent limitation of the conventional CSA applications is that the applications are confined to the sections of arithmetic circuit that can be directly translated into addition expressions. To overcome this limitation, from the analysis of the structures of arithmetic circuits found in industry, we derive a set of simple, but effective CSA transformation techniques. Those are (1) optimization across multiplexors, (2) optimization across design boundaries (restricted notion of [3]), and (3) optimization across multiplications. Based on the techniques, we develop a new timing-driven CSA transformation algorithm that is able to utilize CSAs extensively throughout the whole circuit. Experimental data for practical testcases are provided to show the effectiveness of our algorithm.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835116","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835116","","Adders;Algorithm design and analysis;Application software;Circuit synthesis;Circuit testing;Computer science;Design optimization;Digital arithmetic;Information technology;Timing","adders;carry logic;digital arithmetic;high level synthesis;timing","CSA transformation techniques;RTL synthesis;arithmetic circuits;carry-save-adders;design boundaries;multiplexors;timing-driven synthesis","","0","","5","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Subwavelength lithography (PSM, OPC)","Terasawa, Tsuneo","Central Res. Lab., Hitachi Ltd., Kokubunji, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","295","300","Fabrication of fine features of smaller than 0.15 /spl mu/m is vital for future ultra-large scale integrated (ULSI) devices. An area of particular concern is whether and how optical lithography can delineate such feature sizes, i.e., smaller than the exposure wavelength. Resolution enhancement techniques for achieving subwavelength optical lithography are presented. Various types of phase shift mask (PSM) techniques and their imaging characteristics are discussed and compared to conventional binary mask technique. To apply these masks effectively to practical patterns, optical proximity effect correction (OPC) technique and a phase shifter pattern design tool must be established. These techniques offer the capability to improve resolution to exceed the wavelength limitation and to increase depth of focus.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835113","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835113","","Electron optics;Focusing;Lenses;Lithography;Optical design;Optical design techniques;Optical device fabrication;Optical devices;Optical filters;Ultra large scale integration","ULSI;phase shifting masks;photolithography;proximity effect (lithography)","0.15 micron;ULSI;depth of focus;exposure wavelength;feature sizes;optical lithography;phase shift mask;phase shifter pattern design tool;proximity effect correction;resolution enhancement techniques;subwavelength lithography","","1","","16","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A floating point arithmetic unit for a static scheduling and compiler oriented multiprocessor system ASCA","Kawaguchi, T.; Suzuki, T.; Amano, H.","Dept. of Comput. Sci., Keio Univ., Yokohama, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","31","32","We describe a floating point arithmetic unit (FPU) which supports static scheduling by automatic parallelizing compiler. This FPU designed to work with 50 MHz clock with the assistance of EDA synthesis and layout tools. Under the clock rate condition, it appears that this FPU requires about 120,000 gates and marks 8.2 MFLOPS with the clock level simulations.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835064","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835064","","Clocks;Concurrent computing;Degradation;Electronic design automation and methodology;Floating-point arithmetic;Graphics;Hardware design languages;Multiprocessing systems;Pipelines;Throughput","CMOS logic circuits;floating point arithmetic;multiprocessing systems;parallelising compilers;processor scheduling","0.6 micron;50 MHz;8.2 MFLOPS;MAPLE FPU;automatic parallelizing compiler;clock level simulations;clock rate condition;compiler oriented multiprocessor system;floating point arithmetic unit;static scheduling","","0","","4","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Hardware-software cosynthesis for run-time incrementally reconfigurable FPGAs","Byungil Jeong; Sungjoo Yoo; Lee, Sunghun; Kiyoung Choi","Sch. of Electr. Eng., Seoul Nat. Univ., South Korea","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","169","174","This paper presents a method for hardware-software cosynthesis with run-time incrementally reconfigurable FPGAs. To reduce the run-time overhead of reconfiguring FPGAs, we present a concept called early partial reconfiguration (EPR) which minimizes the overhead by performing reconfiguration for an operation (or a task in our terms) mapped to an FPGA as early as possible so that the operation is ready to start when its execution is requested. For further reduction of the overhead, we integrate the incremental reconfiguration (IR) of FPGAs with the EPR concept. We present an ILP formulation and an efficient heuristic algorithm based on the EPR and IR concepts. Experiments on embedded system examples and synthetic examples show the efficiency of the proposed method.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835090","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835090","","Acceleration;Concurrent computing;Design automation;Digital signal processing chips;Embedded system;Field programmable gate arrays;Heuristic algorithms;Paramagnetic resonance;Processor scheduling;Runtime","circuit CAD;circuit optimisation;field programmable gate arrays;hardware-software codesign;integrated circuit design;minimisation;reconfigurable architectures","ILP formulation;early partial reconfiguration;hardware-software cosynthesis;heuristic algorithm;incrementally reconfigurable FPGA;minimisation;run-time overhead","","0","","11","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Usage-based characterization of complex functional blocks for reuse in behavioral synthesis","Nong Fan; Chaiyakul, V.; Gajski, D.D.","Y Explorations Inc., Lake Forest, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","43","48","This paper presents a novel usage-based characterization method to capture pre-designed complex functional blocks for automatic reuse in behavioral synthesis. We identify attributes necessary for reuse of such complex components and illustrate how the attributes are captured into a design database. A complex component MTX-MULT 8/spl times/8, which computes product of two 8/spl times/8 matrices, is captured with the proposed method, and its reuse in behavioral synthesis is demonstrated with design of a DCT example. Feasibility of the method for capturing various components is demonstrated as well.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835068","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835068","","Automatic generation control;Clocks;Costs;Databases;Discrete cosine transforms;Finite impulse response filter;Lakes;Logic design;Protocols;System-on-a-chip","circuit layout CAD;logic CAD","DCT example;MTX-MULT 8/spl times/;behavioral synthesis;complex functional blocks;feasibility;interface generators;pre-designed complex functional blocks;system on the chip","","0","","12","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Multi-way partitioning using bi-partition heuristics","Maogang Wang; Sung Kyu Lim; Cong, J.; Sarrafzadeh, M.","ECE Dept., Northwestern Univ., Evanston, IL, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","667","672","The multi-way partition problem is very important in various applications. In this paper, we use analytical and experimental results to study the k-way partition problem. We introduce the concept of embedding graph for the the k-way partition problem. Based on this concept, we explain different scenarios of using a bi-partition heuristic to solve the k-way partition problem. If C denote the optimal cut cost for the k-way partition problem and the bi-partition heuristics we use are /spl delta/-approximation heuristics, we prove that the cut cost from the hierarchical approach has an approximate upper bound of /spl delta/C/spl middot/log k while the cut cost from the all-way bi-partition, or flat approach, has an upper bound of /spl delta/Ck. This is contrary to some claims made in the recent literature (and CAD tools designed based on it). Experimental results strongly support our theoretical analysis. Our results show that for large target graph, the hierarchical approach is about 77% better than the single-pass all-way bi-partition approach. The all-way bi-partition approach will perform better in a multipass set-up. However, the hierarchical approach is still on average 7.1% better in quality and 144 times faster than the multi-partition all-way bi-partition approach. The main conclusion of this paper is that, contradictary to what has been suggested in literature, hierarchical bi-partitioning is a more effective multi-way partitioning scheme.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835183","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835183","","Cost function;Design automation;Joining processes;Partitioning algorithms;Tiles;Upper bound;Very large scale integration","VLSI;circuit layout CAD;graph theory;iterative methods;logic partitioning","VLSI design;all-way bipartition approach;bipartition heuristics;delta-approximation heuristics;embedding graph;hierarchical approach;iterative approach;k-way partition problem;large target graph;multi-way partitioning;optimal cut cost","","2","","20","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Substrate crosstalk analysis in mixed signal CMOS integrated circuits","Makoto Nagata,; Iwata, A.","Fac. of Eng., Hiroshima Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","623","629","Substrate crosstalk modeling and analysis techniques for a reliable SoC oriented mixed signal IC design are outlined. Substrate noise measurements by use of a source follower and a latched comparator clearly indicate that L/spl middot/di/dt and R/spl middot/i effects on Vdd/Gnd wirings appear in the substrate. An experimental full chip substrate crosstalk verification system based on a macroscopic substrate noise model efficiently analyses the analog performance degradation relevant to the digital activity on the same chip.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835175","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835175","","Crosstalk;Degradation;Integrated circuit modeling;Integrated circuit noise;Noise measurement;Performance analysis;Semiconductor device modeling;Signal analysis;Signal design;Wiring","CMOS integrated circuits;crosstalk;electric noise measurement;integrated circuit measurement;integrated circuit modelling;integrated circuit noise;mixed analogue-digital integrated circuits","CMOS integrated circuits;analog performance degradation;digital activity;latched comparator;macroscopic substrate noise model;mixed-signal CMOS ICs;reliable SOC oriented mixed-signal IC design;source follower;substrate crosstalk analysis;substrate crosstalk modeling;substrate crosstalk verification system;substrate noise measurements","","2","5","27","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Data memory minimization by sharing large size buffers","Hyunok Oh; Soonhoi Ha","Dept. of Comput. Eng., Seoul Nat. Univ., South Korea","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","491","496","This paper presents software synthesis techniques to deal with non-primitive data type from graphical dataflow programs based on the synchronous dataflow (SDF) model. Non-primitive data types, often used in multimedia and graphics applications, require buffer memory of large size. To minimize the buffer requirement, we separate global data buffers and local pointer buffers. The proposed approach first allocates the minimum size of global buffers and next binds the local buffers to the global buffers by setting the pointers. Static binding and dynamic binding techniques are devised. Experimental results prove the significance of the proposed techniques.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835149","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835149","","Application software;Buffer storage;Computer graphics;Data engineering;Design optimization;Embedded system;Image processing;Pipelines;Signal synthesis;Software design","buffer storage;computer graphics;embedded systems;multimedia computing;software engineering","buffer memory;data memory minimization;dynamic binding;global data buffers;graphical dataflow programs;graphics applications;large size buffers;local pointer buffers;minimum size;multimedia;nonprimitive data type;software synthesis techniques;static binding;synchronous dataflow model","","0","2","6","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"An interleaved dual-battery power supply for battery-operated electronics","Qing Wu; Qinru Qiu; Pedram, M.","Dept. of Electr. Eng. Syst., Univ. of Southern California, Los Angeles, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","387","390","After a detailed analysis and discussion of two important characteristics of today's battery cells (i.e., their current-capacity and current-voltage curves), this paper describes the design principles and architecture of a dual-battery power supply system for portable electronics. The key idea is to integrate two battery types with different energy capacity and current rate curves into the power supply system, and then use them in an interleaved manner in response to varying current requirement of the VLSI circuit that is powered by this dual-battery system. Analytical and empirical results demonstrate the effectiveness of the new battery architecture in maximizing the service life of a battery system with fixed volume (or weight).","","0-7803-5973-9","","10.1109/ASPDAC.2000.835130","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835130","","Batteries;Circuits;Consumer electronics;Design engineering;Electronic mail;Energy consumption;Power engineering and energy;Power supplies;Very large scale integration;Voltage","DC-DC power convertors;VLSI;portable instruments;power consumption;power supplies to apparatus;primary cells","VLSI circuit;battery cells;battery-operated electronics;current rate curves;current-capacity curves;current-voltage curves;discharge delay;effectiveness;energy capacity;fixed volume;fixed weight;interleaved dual-battery power supply;portable electronics;service life;varying current requirement","","3","","13","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Edge separability based circuit clustering with application to circuit partitioning","Cong, J.; Sung Kyu Lim","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","429","434","In this paper, we introduce a new efficient O(n log n) graph search based bottom-up clustering algorithm named ESC (Edge Separability based Clustering). Unlike existing bottom-up algorithms that are based on local connectivity information of the netlist, ESC exploits more global connectivity information ""edge separability"" to guide clustering process while carefully monitoring cluster area balance. Computing the edge separability for a given edge e=(x, y) in an edge weighted undirected graph G(V, E, s, w) is equivalent to finding the x-y mincut. Then, we show that a simple and efficient algorithm CAPFOREST can be used to provide a good estimation of edge separability for all edges in G without using any network flow computation. Related experiments based on large scale ISPD98 benchmark circuits confirm that exploiting edge separability yields better quality partitioning solution compared to various bottom-up clustering algorithms proposed in the literature including Absorption, Density, Rent Parameter, Ratio Cut, Closeness, and Connectivity method. In addition, our ESC based multiway partitioning algorithm LR/ESC-PM provides comparable results to state-of-the-art hMetis and hMetis-Kway.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835138","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835138","","Absorption;Application software;Circuits;Clustering algorithms;Computer science;Design methodology;Large-scale systems;Monitoring;Partitioning algorithms;Very large scale integration","VLSI;integrated circuit design;logic CAD;logic partitioning;minimisation of switching nets","CAPFOREST;ESC;ISPD98 benchmark circuits;VLSI;bottom-up clustering algorithm;circuit partitioning;cluster area balance;edge separability based circuit clustering;edge weighted undirected graph;global connectivity information;graph search;multiway partitioning algorithm","","17","","19","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Circuit partitioning with coupled logic restructuring techniques","Yu-Liang Wu; Xiao-Long Yuan; David Ihsin Cheng","Dept. of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Shatin, Hong Kong","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","655","660","Traditionally, the circuit partitioning is done by modeling the circuit as a graph and the partitioning is carried out without altering the circuit itself. Applying the technique of circuit rewiring, the partitioning can be further improved by doing some local logic perturbation along the cut-line to drag the solution out of some local minimal. In this paper, we propose an effective coupling scheme of two powerful rewiring techniques to further improve upon those already selected best partition results produced by other conventional partition tools. The improvement is attributed to the additional capability of exercising a guided circuit perturbation, which was not available in the conventional schemes, The known ATPG-based and the recently proposed graph-based rewiring techniques compose our coupling scheme. The ATPG-based rewiring technique is very flexible; however the graph-based rewiring technique is faster and can couple quite well with the ATPG-based scheme to exploit a much larger room for logic perturbations. Our encouraging experimental results show that these two techniques couple each other quite well for this application without costing much CPU overhead. This scheme is also quite efficient thus should be very useful for large circuits.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835181","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835181","","Central Processing Unit;Computational efficiency;Costing;Coupling circuits;Design automation;Integrated circuit interconnections;Logic circuits;Partitioning algorithms;Pins;Wire","Boolean functions;automatic test pattern generation;circuit layout CAD;directed graphs;logic partitioning;minimisation of switching nets","ATPG-based rewiring technique;Boolean network;RAMBO version;circuit partitioning;coupled logic restructuring techniques;directed acyclic graph;effective coupling scheme;graph partitioning;graph-based rewiring technique;guided circuit perturbation;rewiring techniques","","0","","19","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Analytical minimization of half-perimeter wirelength","Kennings, A.; Markov, I.","Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","179","184","Global placement of hypergraphs is critical in the top-down placement of large timing-driven designs. Placement quality is evaluated in terms of the half-perimeter wirelength (HPWL) of hyperedges in the original circuit hypergraph provided timing constraints are met. Analytical placers are instrumental in handling non-linear timing models, but have two important drawbacks: (a) corresponding optimization algorithms are typically slower than top-down methods driven by multi-level mincut partitioning, and (b) hyperedges must be represented with net models which imply a mismatch of objective functions, with the alternative of computationally expensive linear programming (LP). By comparing to optimal solutions produced by linear programming, we show that net models lead to solution quality loss. To address this problem, we present the first analytical algorithm that does not require net models and permits a direct inclusion of non-linear delay terms; this allows to avoid expensive linearization of delay terms. Our numerical engine utilizes well-known quadratically convergent Newton-type methods for speed; it produces solutions within 12% of the LP optimum. Empirical results are for industrial placement instances.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835093","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835093","","Algorithm design and analysis;Circuits;Delay lines;Engines;Instruments;Linear programming;Minimization;Optimization methods;Partitioning algorithms;Timing","Newton method;circuit layout CAD;circuit optimisation;graph theory;linear programming;minimisation","Newton method;analytical minimization;circuit design;global placement;half-perimeter wirelength;hypergraph;linear programming;net model;nonlinear timing model;optimization algorithm","","9","","25","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Retargetable estimation scheme for DSP architecture selection","Ghazal, N.; Newton, R.; Rabaey, J.","Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","485","489","Given the recent wave of innovation and diversification in digital signal processor (DSP) architecture, the need for quickly evaluating the true potential of considered architectural choices for a given application has been rising. We propose a new scheme, called retargetable estimation, that involves analysis of a high-level description of a DSP application, with aggressive optimization search, to provide a performance estimate of its optimal implementation on the architectures considered. With this scheme, we present a new parameterized architecture model that allows quick retargeting to a wide range of architectural choices, and that emphasizes capturing an architecture's salient optimizing features. We show that for a set of DSP benchmarks and two full applications, hand-optimized performance can be predicted reliably. We applied this scheme to two different processors.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835148","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835148","","Application software;Application specific processors;Computer architecture;Design optimization;Digital signal processing;Digital signal processors;Embedded system;Optimizing compilers;Performance analysis;Technological innovation","circuit optimisation;digital signal processing chips;high level synthesis;reconfigurable architectures","DSP architecture selection;aggressive optimization search;hand-optimized performance;high-level description;parameterized architecture model;performance estimate;retargetable estimation scheme","","3","","15","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Register allocation for common subexpressions in DSP data paths","Leupers, R.","Dept. of Comput. Sci., Dortmund Univ., Germany","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","235","240","This paper presents a new code optimization technique for DSPs with irregular data path structures. We consider the problem of generating machine code for data flow graphs with common subexpressions (CSEs). While in previous work CSEs are supposed to be strictly stored in memory, the technique proposed in this paper also permits the allocation of special purpose registers for temporarily storing CSEs. As a result, both the code size and the number of memory accesses are reduced. The optimization is controlled by a simulated annealing algorithm. We demonstrate its effectiveness for several DSP applications and a widespread DSP processor.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835103","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835103","","Application software;Computer applications;Computer science;Digital signal processing;Embedded system;Flow graphs;Process design;Programming;Registers;Simulated annealing","data flow graphs;digital signal processing chips;embedded systems;machine oriented languages;program assemblers;simulated annealing","DSP data paths;code optimization technique;code size;data flow graph;irregular data path structures;machine code;simulated annealing algorithm;special purpose registers","","1","","16","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Timing-driven hierarchical global routing with wire-sizing and buffer-insertion for VLSI with multi-routing-layer","Deguchi, T.; Koide, T.; Wakabayashi, S.","Fac. of Eng., Hiroshima Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","99","104","In high performance VLSI with a multi-layer layout model, the complexity of the global routing problem becomes much high under timing constraints. This paper presents a hierarchical global routing method based on a multi-layer routing model for the high performance standard cell layout. In each hierarchical level, the routes of nets are determined by solving a linear programming problem considering wire-sizing and buffer-insertion under timing constraints. We have implemented the proposed method on a workstation and showed the effectiveness of the method from experimental results.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835078","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835078","","Delay estimation;Design engineering;Electronic mail;Integrated circuit interconnections;Linear programming;Routing;Timing;Transistors;Very large scale integration;Workstations","VLSI;circuit complexity;circuit layout CAD;circuit optimisation;delay estimation;graph theory;integrated circuit layout;linear programming;network routing;timing","VLSI;buffer-insertion;hierarchical level;high performance standard cell layout;linear programming problem;multi-layer layout model;multi-routing-layer;timing constraints;timing-driven hierarchical global routing;wire-sizing;workstation implementation","","2","13","15","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A 12b 50 MHz 3.3 V CMOS acquisition time minimized A/D converter","Young-Deuk Jeon; Byeong-Lyeol Jeon; Seung-Chul Lee; Sang-Min Yoo; Seung-Hoon Lee","Dept. of Electron. Eng., Sogang Univ., Seoul, South Korea","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","613","616","A 126 50 MHz CMOS analog-to-digital converter (ADC) based on a pipelined architecture was designed to demonstrate acquisition time minimization techniques for high-speed two-stage amplifiers. The proposed techniques reduce overshoots and undershoots of amplifier outputs and acquisition time by controlling the bias currents of amplifiers. The prototype ADC was fabricated in a 0.35 um double-poly triple-metal n-well CMOS technology. The measured signal-to-noise-and-distortion ratio is improved by more than 5 dB using the proposed techniques at a 50 MHz clock. The ADC power consumption is 200 mW at 3.3 V and 50 MHz.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835173","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835173","","Analog-digital conversion;Bandwidth;CMOS technology;Capacitors;Design engineering;Electronic mail;Electronics industry;Industrial electronics;Minimization;Power dissipation","CMOS integrated circuits;analogue-digital conversion;minimisation;pipeline processing","0.35 micron;12 bit;200 mW;3.3 V;50 MHz;CMOS A/D converter;CMOS ADC;acquisition time minimized ADC;bias currents control;double-poly triple-metal process;high-speed two-stage amplifiers;n-well CMOS technology;pipelined architecture","","0","","6","","","25-28 Jan. 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Self-reforming routing for stochastic search in VLSI interconnection layout","Kubo, Y.; Takashima, Y.; Nakatake, S.; Kajitani, Y.","Dept. of Electr. & Electron. Eng., Tokyo Inst. of Technol., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","87","92","Given a route which connects terminals on a one-layer routing area (Steiner tree), flip is a procedure that makes a current route change its configuration within its peripheral domain. A flip reforms a route by replacing one of its edges with a minimal detour. A route can flip one nearby obstacle. If the obstacle is another route, a more organized operation, called the dual flip, is applied to a pair of routes. The idea is enhanced to 2-layer hv-routing. The performance of flip and dual flip was tested in simulated annealing which reforms a route or a set of routes with respect to the evaluation function of multiple objectives. Some unique and satisfiable results were observed.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835076","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835076","","Automation;Concrete;Crosstalk;Delay;Information science;Joining processes;Routing;Simulated annealing;Stochastic processes;Very large scale integration","VLSI;circuit layout CAD;circuit optimisation;integrated circuit interconnections;integrated circuit layout;network routing;search problems;simulated annealing;trees (mathematics)","Steiner tree;VLSI interconnection layout;dual flip;flip;minimal detour;multiple objective evaluation function;one-layer routing area;self-reforming routing;simulated annealing;stochastic search","","1","13","7","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Symbolic debugging of globally optimized behavioral specifications","Hong, I.; Kirovski, D.; Potkonjak, M.; Papaefthymiou, M.C.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","397","400","Symbolic debuggers are system development tools that can accelerate the validation speed of behavioral specifications by allowing a user to interact with an executing code at the source level. In response to a user query, the debugger must be able to retrieve and display the value of a source variable in a manner consistent with what the user expects with respect to the source statement where execution has halted. However, when a behavioral specification has been optimized using transformations, values of variables may either be inaccessible in the run-time state or inconsistent with what the user expects. We address the problem that pertains to the retrieval of source values for the globally optimized behavioral specifications. We describe how transformations affect the retrieval of source values. We present an approach for a symbolic debugger to retrieve and display the value of a variable correctly and efficiently in response to a user inquiry about the variable in the source specification. The implementation of the new debugging approach poses several optimization tasks. We formulate the optimization tasks and develop heuristics to solve them. We demonstrated the effectiveness of the proposed approach on a set of designs.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835132","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835132","","Acceleration;Computer displays;Computer science;Constraint optimization;Debugging;Design optimization;Hardware;Microprocessors;Runtime;Software systems","computer debugging;optimisation;program debugging","executing code;globally optimized behavioral specifications;hierarchical control data flow graph;optimization;symbolic debugger;symbolic debugging;system development tools;transformations","","0","1","13","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"An analytic calculation method for delay time of RC-class interconnects","Won-Kwang Kal; Seok-Yoon Kim","Soongsil Univ., South Korea","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","457","462","This paper presents an analytic 3rd order calculation method, without simulations, for delay time of RC-class circuits, which can be conveniently used to model on-chip interconnects. While the proposed method requires comparable evaluation time to the previous 2nd order calculation method, it ensures more accurate results than those of 2nd order method. The proposed analytic delay calculation method guarantees allowable error tolerance when compared to the results obtained from the AWE technique or HSPICE and has better performance in evaluation time as well as numerical stability. The first algorithm of the proposed method requires 7 moments for the 3rd order approximation and yields accurate delay time approximation. The second algorithm requires 5 moments for the 3rd order approximation and results in shorter evaluation time, the accuracy of which may be less than the first algorithm.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835143","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835143","","Algorithm design and analysis;Analytical models;Approximation algorithms;Circuit simulation;Delay effects;Electronic mail;Integrated circuit interconnections;Performance analysis;Propagation delay;SPICE","RC circuits;delays;integrated circuit interconnections;integrated circuit modelling","RC-class circuit;analytic algorithm;delay time;on-chip interconnect;third-order approximation","","0","1","14","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Genetic algorithm accelerator GAA-II","Wakabayashi, S.; Koide, T.; Toshine, N.; Yamane, M.; Ueno, H.","Fac. of Eng., Hiroshima Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","9","10","We have developed a new GA hardware called GAA-I (genetic algorithm accelerator-I), in which the crossover operator to be applied to each individual was dynamically selected during the algorithm execution. GAA-I has some restrictions due to the limited chip size. In this paper, we extend the GAA-I and propose a new GA hardware, GAA-II, so that large, complex optimization problems can be solved, Furthermore, GAA-II has capability of parallel processing with other GAA-II chips. The GAA-II chip has been fabricated as a CMOS standard cell chip with 0.6 /spl mu/m technology.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835053","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835053","","Acceleration;Biological cells;Design engineering;Genetic algorithms;Genetic engineering;Hardware;Parallel processing;Random access memory;Robustness;Space technology","CMOS logic circuits;cellular arrays;genetic algorithms;parallel architectures","0.6 micron;CMOS standard cell chip;GAA-II;algorithm execution;chip size;complex optimization problems;crossover operator;genetic algorithm accelerator;parallel processing","","2","","6","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Performance-optimal clustering with retiming for sequential circuits","Tzu-Chieh Tien; Youn-Long Lin","Dept. of Comput. Sci., Tsing Hua Univ., Hsinchu, Taiwan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","409","414","We propose an exact clustering with retiming algorithm to minimize the clock period for sequential circuits. Without moving flip-flops (FFs) by retiming, conventional clustering algorithms can only handle combinational parts and therefore cannot achieve the best cycle time. Pan et al. [1998] have proposed an optimal algorithm under the unit gate delay model. We propose a more powerful and faster algorithm that produces optimal results even under the more realistic general gate delay model. Experimental results show that our algorithm is twice as fast as Pan's.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835135","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835135","","Algorithm design and analysis;Clocks;Clustering algorithms;Computer science;Degradation;Delay;Flip-flops;Integrated circuit interconnections;Labeling;Sequential circuits","circuit CAD;clocks;delays;flip-flops;logic CAD;sequential circuits;timing","clock period;cycle time;flip-flops;general gate delay model;performance-optimal clustering;retiming;sequential circuits","","0","","10","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Integration of large-scale FPGA and DRAM in a package using chip-on-chip technology","Wang, M.X.; Suzuki, K.; Dai, W.W.-M.; Low, Y.L.; O'Conner, K.J.; Tai, K.L.","Dept. of Comput. Eng., California Univ., Santa Cruz, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","205","210","A field-programmable multi-chip module containing one ORCA 3T/125 FPGA and 4 MByte DRAM was built using chip-on-chip technology. Module architecture and physical design issues are presented. A PCI board consisting of four chip-on-chip modules is also built as the test vehicle. The design environment for this multi-chip module, including visual or C++ design entry and bit-serial datapath synthesis system, is also discussed. Some ongoing approaches, like double-flip technology and area I/O are also addressed.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835097","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835097","","CMOS logic circuits;CMOS technology;Computer architecture;Costs;Field programmable gate arrays;Large scale integration;Logic devices;Packaging;Random access memory;Silicon","DRAM chips;circuit CAD;field programmable gate arrays;flip-chip devices;integrated circuit design;integrated circuit packaging","4 MByte;C++ design entry;DRAM;ORCA 3T/125;PCI board;bit-serial datapath synthesis;chip-on-chip technology;double-flip technology;field-programmable multi-chip module;large-scale FPGA;module architecture;physical design issues;test vehicle","","3","","13","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Performance driven multiway partitioning","Cong, J.; Sung Kyu Lim","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","441","446","Under the interconnect-centric design paradigm, partitioning is seen as the crucial step that defines the interconnect. To meet the performance requirement of today's complex design, performance driven partitioners must consider the amount of interconnect induced by partitioning as well as its impact on performance. In this paper, we provide new performance driven formulation for cell move based top-down multiway partitioning algorithms with consideration of the local and global interconnect delay. In our ""constrained acyclic partitioning"" formulation, cell moves are restricted to maintain acyclicity in partitioning solution to prevent cyclic dependency among cells in different partitions. In our ""relaxed acyclic partitioning"" formulation, acyclic constraints are relaxed to give partitioners capability of minimizing cutsize and delay. Our new acyclic constraint based performance driven multiway partitioning algorithm FLARE obtains (i) 4% to 13% better delay compared to the state-of-the-art cutsize minimization based hMetis at almost no increase in cutsize, and (ii) 84% better cutsize compared to the state-of-the-art delay minimization based PRIME at an expense of 16% increase in delay.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835140","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835140","","Art;Clustering algorithms;Computer science;Delay estimation;Geometry;Integrated circuit interconnections;Minimization;Partitioning algorithms;Silicon;Very large scale integration","VLSI;delays;integrated circuit design;integrated circuit interconnections;logic CAD;logic partitioning","FLARE;cell move based algorithms;constrained acyclic partitioning;cutsize;global interconnect delay;interconnect-centric design paradigm;local interconnect delay;performance driven multiway partitioning","","7","","18","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Compact yet high-performance (CyHP) library for short time-to-market with new technologies","Nguyen Minh Duc; Sakurai, T.","Center for Collaborative Res., Tokyo Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","475","480","Two compact yet high performance standard cell libraries (CyHP libraries), which contain only 11 and 20 cells respectively, are proposed. The first CyHP Library leads to 5% increase in delay compared to a library containing about 400 cells. The second CyHP library suppresses delay increase up to 2%. The compact nature of these libraries not only reduces the cost and time for generation and maintenance substantially (thus enables new technologies to be adopted immediately), but also shortens synthesis time to about a half. Application results of these libraries to standard benchmarks and an industry design of about 80 K gates are present.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835146","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835146","","Character generation;Circuit synthesis;Clocks;Collaboration;Costs;Delay effects;Integrated circuit interconnections;Libraries;Time to market;Very large scale integration","VLSI;circuit CAD;integrated circuit design","CyHP Library;VLSI design;delay;standard cell library;time-to-market","","1","","4","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A new CMAC neural network architecture and its ASIC realization","Yuan-Pao Hsu; Kao-Shing Hwang; Chien-Yuan Pao; Jinn-Shyan Wang","Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chia-Yi, Taiwan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","481","484","A new VLSI architecture of the CMAC neural network, called CCMAC, which is composed of an embedded content addressable memory (CAM) is proposed. The CCMAC can determine whether the addressing content resides in the memory or not faster. If a match doesn't occur, the activated address is stored in a vacant cell of the CAM. With this mechanism, memory utilization rate can be improved to 100% and control noise can be suppressed. Moreover, the associated mask function, which is triggered while the CAM is full, can improve control performance. Comparison between CCMAC and a conventional CMAC is examined on the truck backer-upper control simulation. A CMAC ASIC chip has been implemented using a 0.6-/spl mu/m CMOS technology under 3.3- or 2.5-V supply voltages after obtaining design trade-off. The chip contains 0.33-million transistors and operates at 20 MH for a 2.5-V supply with only 10-mW power dissipation.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835147","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835147","","Application specific integrated circuits;CADCAM;CMOS technology;Computer aided manufacturing;Control systems;Function approximation;Neural networks;Signal processing algorithms;Very large scale integration;Voltage","CMOS digital integrated circuits;VLSI;application specific integrated circuits;cerebellar model arithmetic computers;content-addressable storage;integrated circuit design;neural chips","0.6 micron;10 mW;2.5 V;3.3 V;ASIC realization;CCMAC;CMAC neural network architecture;CMOS technology;VLSI architecture;activated address;control noise;design trade-off;embedded content addressable memory;mask function;memory utilization rate;power dissipation;truck backer-upper control simulation;vacant cell","","0","","9","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Optimization of V/sub DD/ and V/sub TH/ for low-power and high-speed applications","Nose, K.; Sakurai, T.","Inst. of Ind. Sci., Tokyo Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","469","474","Closed-form formulas are presented for optimum supply voltage (V/sub DD/) and threshold voltage (V/sub TH/) that minimize power dissipation when technology parameters and required speed are given. The formulas take into account short-channel effects and the variation of V/sub TH/ and temperature. Using typical device parameters, it is shown that a simple guideline to optimize the power consumption is to set the ratio of maximum leakage power to total power about 30%. Extending the analysis, the future VLSI design trend is discussed. The optimum V/sub DD/ coincides with the SIA roadmap and the optimum V/sub TH/ for logic blocks at the highest temperature and at the lowest process variation corner is in the range of 0 V-0.1 V over generations.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835145","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835145","","Circuits;Constraint optimization;Delay;Energy consumption;Fluctuations;Nose;Power dissipation;Temperature;Threshold voltage;Very large scale integration","VLSI;circuit optimisation;high-speed integrated circuits;integrated circuit design;low-power electronics","VLSI;low-power high-speed design;optimization;power dissipation;short channel effect;supply voltage;threshold voltage","","50","4","12","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Thread partitioning method for hardware compiler Bach","Takahashi, M.; Ishiura, N.; Yamada, A.; Kambe, T.","Design Technol. Dev. Center, Sharp Corp., Nara, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","303","308","This paper presents a method for thread partitioning for a hardware compiler Bach. Bach synthesizes RT level circuits from a system description written in Bach-C language, where a system is modeled as communicating processes running in parallel. The system description is decomposed into threads, i.e., strings of sequential processes, and then converted into synthesizable behavioral VHDL models. The proposed method attempts to find a partitioning of a given system description into threads that maximize resource sharing among processes in the threads. Experiments on two real designs show that the circuit sizes were reduced by 3.7% and 14.7%. We also show the detailed statistics and analysis of the size of the resulting gate level circuits.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835114","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835114","","Circuit synthesis;Consumer products;Hardware;Information systems;Integer linear programming;Resource management;Statistical analysis;Synthesizers;Systems engineering and theory;Yarn","circuit CAD;high level synthesis;integrated circuit design","Bach;Bach-C language;RT level circuit synthesis;gate level circuits;hardware compiler;resource sharing;sequential processes;synthesizable behavioral VHDL models;system description;thread partitioning method","","0","","5","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Power analysis and implementation of a low-power 300-MHz 8-b/spl times/8-b pipelined multiplier","Jinn-Shyan Wang; Po-Hui Yang","Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chia-Yi, Taiwan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","225","228","This paper analyzes the power consumption of an array pipelined multiplier. To precisely realize a low power pipelined multiplier, the analytical model for a clocking system is presented. Simulation results show that the storage element is the key-component in a high performance pipelined multiplier macro. Compared with the conventional DFF and latch, the new low power DFF as PTTFF achieves a total power reduction ranging between 34 and 62 percent in a pipelined multiplier macro.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835101","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835101","","Analytical models;Clocks;Digital signal processing chips;Driver circuits;Energy consumption;Logic arrays;Parasitic capacitance;Very large scale integration;Wires;Wiring","CMOS logic circuits;flip-flops;high-speed integrated circuits;integrated circuit design;integrated circuit modelling;logic design;low-power electronics;multiplying circuits;pipeline arithmetic;timing","0.6 micron;300 MHz;8 bit;analytical model;array pipelined multiplier;clocking system;low power D-type flip-flop;low-power pipelined multiplier;multiplier macro;power analysis;power consumption;power reduction;storage element","","0","","8","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Voltage reduction of application-specific heterogeneous multiprocessor systems for power minimisation","Rae, A.; Parameswaran, S.","Dept. of Comput. Sci. & Electr. Eng., Queensland Univ., St. Lucia, Qld., Australia","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","147","152","We present a design strategy to reduce power demands in application-specific heterogeneous multiprocessor systems with interdependent subtasks. This power reduction scheme can be used with a randomised search such as a genetic algorithm where multiple trial solutions are tested. The scheme is applied to each trial solution after allocation and scheduling have been performed. Power savings are achieved by equally expanding each processor's execution time with a corresponding reduction in their respective operating voltage. Lowest cost solutions achieve average reductions of 24% while minimum power solutions average 58%.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835086","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835086","","Batteries;Costs;Energy consumption;Job shop scheduling;Minimization;Multiprocessing systems;Processor scheduling;System-on-a-chip;Testing;Voltage","CMOS digital integrated circuits;application specific integrated circuits;circuit CAD;genetic algorithms;integrated circuit design;microprocessor chips;minimisation;multiprocessing systems;power consumption","application-specific heterogeneous multiprocessor systems;genetic algorithm;lowest cost solution;minimum power solutions;multiple trial solutions;power minimisation;power reduction;power savings;scheduling;trial solution;voltage reduction","","1","1","14","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"On mixture density and maximum likelihood power estimation via expectation-maximization","Chandramouli, R.; Srikantam, V.K.","Dept. of Electr. Eng. & Comput. Eng., Iowa State Univ., Ames, IA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","423","428","A maximum-likelihood estimation procedure for computing the average power consumption of VLSI circuits is proposed. The method can handle data that has a mixture-density with multiple components unlike most of the previous approaches. An iterative computational procedure based on the expectation-maximization principle is also discussed. This can be used to estimate the parameters of an arbitrary (but finite) number of components of the probability distribution of the simulated power data. Experimental results for ISCAS '85 benchmark circuits and a large industrial circuit are given in order to validate the efficiency and practicality of the algorithm. Comparisons show that the proposed method estimates the multiple components (even those with a low probability of occurrence) while the Monte Carlo estimate captures only the most probable component.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835137","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835137","","Circuit simulation;Computational modeling;Delay estimation;Energy consumption;Engines;Logic;Maximum likelihood estimation;Power dissipation;Signal processing;Very large scale integration","VLSI;integrated circuit design;low-power electronics;maximum likelihood estimation;optimisation;probability","VLSI circuits;average power consumption;expectation-maximization;iterative computational procedure;low power design;maximum likelihood power estimation;mixture-density;multiple components;probability distribution","","3","","13","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"System-In-Package (SIP): challenges and opportunities","Tai, K.L.","Bell Labs., Lucent Technol., Murray Hill, NJ, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","191","196","In this paper, we propose the concept of System-In-Package (SIP) as a generalization of System-On-Chip (SOC). System-In-Package overcomes formidable integration barriers without compromising individual chip technologies. The goal of SIP is to match or exceed SOC performance with lower cost. SIP technology platform that provides the needed integration is described. Applications include integrating memory with logic and integrating radio frequency ICs with high-quality (high-Q) passive components. SIP technology will unleash the innovations of designers and unlock the full potential of IC technology.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835095","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835095","","Costs;Electronics industry;Integrated circuit technology;Logic;Packaging;Radio frequency;Random access memory;System-on-a-chip;Technological innovation;Time to market","Q-factor;application specific integrated circuits;integrated circuit design;integrated circuit packaging","IC technology;SIP;chip technologies;cost;high-Q passive components;radio frequency ICs;system-in-package","","11","8","19","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Hierarchical computation of 3D interconnect capacitance using direct boundary element method","Jiangchun Gu; Zeyi Wang; Xianlong Hong","Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing, China","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","447","452","The idea of Appel's hierarchical algorithm handling the many-body problem is implemented in the direct boundary element method (BEM) for computation of 3D VLSI parasitic capacitance. Both the electric potential and normal electric field intensity on the boundary are involved, so it can be much easier to handle problems with multiple dielectrics and finite dielectric structure than the indirect BEM. Three kinds of boundaries (forced boundary, natural boundary and dielectric interface) are treated. Two integral kernels with different singularity (1/r, 1/r/sup 3/) are involved while computing the interaction between the boundary elements. These features make it significantly distinct from the hierarchical algorithm based on the indirect BEM, which only handles single dielectric, one integral kernel and one forced boundary. The coefficient matrix is generated and stored hierarchically in this paper. As a result, computation cost of the matrix is reduced, and the matrix-vector multiplication in the GMRES iteration is accelerated, so computation speed is improved significantly.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835141","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835141","","Acceleration;Boundary element methods;Dielectrics;Electric potential;Finite difference methods;Integral equations;Integrated circuit interconnections;Kernel;Parasitic capacitance;Very large scale integration","VLSI;boundary-elements methods;capacitance;circuit CAD;integrated circuit design;integrated circuit interconnections;matrix multiplication","3D VLSI parasitic capacitance;3D interconnect capacitance;Appel's hierarchical algorithm;coefficient matrix;computation cost;dielectric interface;direct boundary element method;electric potential;finite dielectric structure;forced boundary;hierarchical computation;integral kernels;many-body problem;matrix-vector multiplication;multiple dielectrics;natural boundary;normal electric field intensity;singularity","","0","","14","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A VLSI implementation of the Blowfish encryption/decryption algorithm","Youn-Long Lin; Youn-Long Lin","Dept. of Comput. Sci., Nat. Tsing Hua Univ., Hsinchu, Taiwan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","1","2","We propose an efficient hardware architecture for the Blowfish algorithm. The speed is up to 4 bit/clock, which is 9 times faster than a Pentium. By applying operator-rescheduling method, the critical path delay is improved by 21.7%. We have successfully implemented it using Compass cell library targeted at a 0.6 /spl mu/m TSMC SPTM CMOS process. The die size is 5.7/spl times/6.1 mm/sup 2/ and the maximum frequency is 50 MHz.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835049","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835049","","Character generation;Computer science;Control system synthesis;Cryptography;Delay;Frequency;Hardware;Protection;Random access memory;Very large scale integration","CMOS digital integrated circuits;VLSI;circuit CAD;cryptography;discrete Fourier transforms;firmware;integrated circuit design","0.6 micron;50 MHz;Blowfish encryption/decryption algorithm;Compass cell library;TSMC SPTM CMOS process;VLSI implementation;critical path delay;die size;hardware architecture;operator-rescheduling method","","0","","3","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Taiwan foundry for System-In-Package (SIP)","Lin, A.W.","APack Technol. Inc., Hsinchu, Taiwan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","197","204","System-In-Package (SIP) is a cost-effective alternative to System-On-Chip (SOC) and chips with embedded memory, The key elements of SIP technology include I/O redistribution, solder bumping, flip chip assembly, and high density thin film interconnect substrate with/without integrated passives. To meet the need of SIP, as well as other advanced packaging solutions, APack Technologies has been set up to serve worldwide customers. The high quality of the APack service is built upon SIP technology licensed from Bell Labs of Lucent Technologies, and the experience of cost competitive wafer fabrication of foundries in Taiwan.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835096","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835096","","Assembly;CMOS technology;Chip scale packaging;Components, packaging, and manufacturing technology;Costs;Flip chip;Foundries;Logic testing;System-on-a-chip;Wafer scale integration","application specific integrated circuits;flip-chip devices;integrated circuit design;integrated circuit packaging;reflow soldering","APack Technologies;I/O redistribution;SIP technology;Taiwan;advanced packaging solutions;cost competitive wafer fabrication;flip chip assembly;foundries;high density thin film interconnect substrate;solder bumping;system-in-package","","0","","6","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Power reduction by simultaneous voltage scaling and gate sizing","Chunhong Chen; Sarrafzadeh, M.","Dept. of Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","333","338","This paper proposes to use voltage-scaling (VS) and gate-sizing (GS) simultaneously for reducing power consumption without violating the timing constraints. We present algorithms for simultaneous VS and GS based on the Maximum-Weighted-Independent-Set problem. We describe the clock distribution of the circuit, completeness of gate library and discreteness of supply voltage, and discuss their effects on power optimization. Experimental results show that the average power reduction ranges from 23.3% to 56.9% over all tested circuits.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835120","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835120","","CMOS logic circuits;Capacitance;Circuit synthesis;Circuit testing;Delay effects;Dynamic voltage scaling;Energy consumption;Libraries;Power dissipation;Timing","CMOS digital integrated circuits;circuit CAD;circuit optimisation;high level synthesis;integrated circuit design;low-power electronics;timing","CMOS circuits;clock distribution;gate-sizing;maximum-weighted-independent-set problem;power consumption;power optimization;power reduction;simultaneous voltage scaling/gate sizing;timing constraints;voltage-scaling","","3","","18","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Delay-optimal wiring plan for the microprocessor of high performance computing machines","Kikuchi, J.; Sasaki, T.; Miyamoto, K.; Hashimoto, T.","Enterprise Server Div., Hitachi Ltd., Kanagawa, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","265","270","This paper presents a delay-optimal designing method for high performance microprocessor. In order to develop such a microprocessor in a short period, a novel planning method for global wires, called ""wiring plan"" has been introduced. The goal of this wiring plan is to solve the timing issue of wires with minimum usage of wiring resources: wiring channels and inserted buffers. In this wiring plan, global assignment of wiring resources and improvement of local congestion for their usage have been performed. As a result of applying them, our chip has been able to work at 400 MHz, and channel usage has not exceeded its capacity and gate overhead for buffer insertions has been only 1.6% of total gates.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835108","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835108","","Chip scale packaging;Delay;Feedback loop;High performance computing;Large scale integration;Logic;Microprocessors;Timing;Wires;Wiring","VLSI;buffer circuits;circuit optimisation;integrated circuit design;microprocessor chips;timing;wiring","400 MHz;buffer insertions;channel usage;delay-optimal wiring plan;gate overhead;global assignment;global wires;high performance computing machines;inserted buffers;local congestion;microprocessor;timing issue;wiring channels;wiring resources","","0","","11","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Repeater insertion method and its application to a 300 MHz 128-bit 2-way superscalar microprocessor","Kojima, N.; Paramwswar, Y.; Klingner, C.; Ohtaguro, Y.; Matsui, M.; Iwasa, S.; Teruyama, T.; Shimazawa, T.; Takeda, H.; Hashizume, K.; Tago, H.; Yamada, M.","Design Methodology Dept., Toshiba Corp. Semicond. Co., Kawasaki, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","641","646","Interconnect delay is dominant in today's high speed VLSI circuits and there have been various studies on ways to resolve it. A repeater insertion tool ""RePertory"" has been developed to solve the interconnect timing problem on a 300 MHz 128-bit 2-way superscalar microprocessor. Because of its practical simple algorithm, the location of over 5700 repeaters distributed over 5 modules is calculated in 26 minutes on 5 UltraSPARC-II 360 MHz in parallel. This paper describes the goals of RePertory for this project, the timing improvement flow with RePertory, the results and analysis of this repeater insertion method.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835178","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835178","","Automatic control;Delay;Electromigration;Engines;Integrated circuit interconnections;Large scale integration;Microprocessors;Repeaters;Timing;Very large scale integration","VLSI;circuit layout CAD;high level synthesis;integrated circuit interconnections;logic partitioning;microprocessor chips;reduced instruction set computing;timing;vector processor systems","128 bit;2-way superscalar microprocessor;300 MHz;Emotion Engine;RISC core;RePertory tool;VLSI;design flow;electromigration violations;floor plan;interconnect timing problem;module boundaries preservation;next generation video console;repeater insertion method;vector processing unit","","2","1","6","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Causality based generation of directed test cases","Saxena, N.; Abraham, J.A.; Saha, A.","Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","503","508","Simulation is considered to be the irreplaceable part of design verification. However, the efficiency of this method depends greatly on the test cases used. Random test cases can be generated quickly but have poor coverage. Directed test cases on the other hand require time and manual effort. This paper presents a method for generating directed test cases automatically by making use of signal relationships in the specification. An algorithm is presented that was applied to the GL85 microprocessor, a clone of Intel's 8085. The results are compared with other methods to see the gain with the proposed method.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835151","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835151","","Automatic testing;Cloning;Computer aided software engineering;Computer bugs;Formal specifications;Jacobian matrices;Logic testing;Microprocessors;Signal generators;Table lookup","causality;circuit simulation;formal specification;integrated circuit testing;logic testing;microprocessor chips;network parameters","GL85 microprocessor;Intel 8085 clone;causality based generation;design verification;directed test cases;signal relationships","","1","","7","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Automatic partitioning for efficient combinational verification","Mukherjee, R.; Jain, J.; Takayama, K.; Fujita, M.","Fujitsu Lab. of America, Sunnyvale, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","67","71","A majority of the state-of-the-art combinational verification techniques are based on the extraction and use of internal equivalences between two circuits. Verification can become difficult if the two circuits have none or very few internal correspondences. In this paper we investigate automatic circuit partitioning as a methodology to make otherwise intractable circuits relatively tractable to the verifier. We show that given any two circuits to be verified, finding the best partitions that minimize the verification runtime is NP-hard. Therefore, we propose efficient heuristics to utilize certain characteristics of typical circuit design styles to find good partitions for the circuits. A key difference between our approach and earlier approaches to circuit partitioning is that ours is fully automated and does not require any prior knowledge of the type of function being implemented by the circuit. Using circuit partitioning we are able to verify several hard industrial circuits that could not be verified otherwise.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835072","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835072","","Boolean functions;Circuit analysis;Circuit synthesis;Data structures;Digital systems;Filtering theory;Laboratories;Robustness;Runtime","combinational circuits;formal verification;logic CAD;logic partitioning;minimisation of switching nets","ASSURE;NP-hard problem;automatic circuit partitioning;circuit design styles;combinational verification;hard industrial circuits;heuristics;verification runtime minimization","","0","1","19","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"An area/time optimizing algorithm in high-level synthesis for control-based hardwares","Togawa, N.; Ienaga, M.; Yanagisawa, M.; Ohtsuki, T.","Dept. of Electron., Inf. & Commun. Eng., Waseda Univ., Tokyo, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","309","312","Given a call graph whose node corresponds to a control flow of an application program, the algorithm generates a set of state-transition graphs which represents the input call graph under area and timing constraint. In the algorithm, first state-transition graphs which satisfy only timing constraint are generated and second they are transformed so that they can satisfy area constraint. Since the algorithm is directly applied to control-flow graphs, it can deal with control flows such as bit-wise processes and conditional branches. Further, the algorithm synthesizes more than one hardware architecture candidate from a single call graph for a program. Designers of an application program can select several good hardware architectures among candidates depending on multiple design criteria. Experimental results for several control-based hardwares demonstrate effectiveness and efficiency of the algorithm.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835115","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835115","","Clocks;Control system synthesis;Cryptography;Decoding;Hardware;High level synthesis;Process control;Protocols;Timing","C language;circuit optimisation;graph theory;high level synthesis","area/time optimizing algorithm;bit-wise processes;conditional branches;control-based hardwares;high-level synthesis;input call graph;multiple design criteria;state-transition graphs","","0","","6","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Synthesis challenges for next-generation high-performance and high-density PLDs","Gong, J.; Songjie Xu","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","157","162","Rapid evolution of programmable logic device (PLD) architectures and the increasingly demanding requirements to meet with high-density and high-performance PLD designs call for a new generation of PLD synthesis tools to support many important capabilities not available in the existing synthesis tools. In this paper, we analyze the synthesis challenges and opportunities in supporting next-generation high-performance and high-density PLDs. We classify these challenges into two categories: (i) those implied from the advance of PLD architectures, including synthesis for hierarchical architectures and synthesis for heterogeneous architectures, and (ii) those driven by the requirements for high-density and high-performance PLD designs, including layout-driven synthesis, incremental synthesis, and IF-based synthesis. We shall discuss existing and/or potential solutions to these problems and outline research opportunities and directions for the development of next-generation PLD synthesis systems.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835088","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835088","","Electronics industry;Integrated circuit synthesis;Large scale integration;Lead compounds;Logic devices;Macrocell networks;Programmable logic arrays;Programmable logic devices;Read-write memory;Table lookup","circuit layout CAD;industrial property;logic CAD;programmable logic devices","directions;heterogeneous architectures;hierarchical architectures;high-density;high-performance PLD design;incremental synthesis;intellectual property;layout-driven synthesis;programmable logic device architectures;research opportunities","","0","2","35","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Reconfigurable computing: its concept and a practical embodiment using newly developed dynamically reconfigurable logic (DRL) LSI","Yamashina, M.; Motomura, M.","Silicon Syst. Res. Labs., NEC Corp., Kanagawa, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","329","332","This paper first outlines a broad range of reconfigurable computing research activities from a perspective of system LSI designs. Then, the paper focuses onto dynamically reconfigurable logic (DRL) LSI, a prototype chip that we developed to evaluate the reconfigurable computing concept. Through its ability to exchange hardware contexts quickly, this chip can accelerate media/communication applications with customized hardware configurations, yet maintaining scalability towards varying application sizes.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835119","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835119","","Acceleration;Computer interfaces;Hardware;Laboratories;Large scale integration;National electric code;Program processors;Prototypes;Reconfigurable logic;Silicon","integrated logic circuits;large scale integration;reconfigurable architectures","communication applications;customized hardware configurations;dynamically reconfigurable logic LSI;media applications;reconfigurable computing IP core;scalability;system LSI designs;varying application sizes","","3","3","17","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Performance sensitivity analysis using statistical methods and its applications to delay testing","Jing-Jia Liou; Krstic, A.; Kwang-Ting Cheng; Mukherjee, D.A.; Kundu, S.","Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","587","592","The performance of deep submicron designs can be affected by various parametric variations, manufacturing defects, noise or modeling errors that are all statistical in nature. We propose a statistical framework for analyzing the performance sensitivity of designs to various timing related defects/noise/variations. The core engine of our approach is a highly efficient statistical timing analysis tool. We describe the application of our framework for delay fault modeling and analysis of resistive opens and shorts and as well as interconnect crosstalk. We present experimental results demonstrating the accuracy of our statistical framework as compared to SPICE (for a given set of input patterns) and nominal worst-case analysis, Experimental results for analysis of resistive opens and shorts are also included.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835169","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835169","","Crosstalk;Delay;Engines;Pattern analysis;Performance analysis;SPICE;Sensitivity analysis;Statistical analysis;Timing;Virtual manufacturing","SPICE;VLSI;crosstalk;delays;integrated circuit interconnections;integrated circuit modelling;integrated circuit testing;sensitivity analysis;statistical analysis;timing","SPICE;deep submicron designs;delay fault modeling;delay testing;input patterns;interconnect crosstalk;manufacturing defects;modeling errors;nominal worst-case analysis;parametric variations;performance sensitivity analysis;resistive opens;shorts;statistical methods;timing analysis tool;timing related defects","","17","2","12","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Circuit performance oriented device optimization using BSIM3 pre-silicon model parameters","Miyama, M.; Kamohara, S.","Semicond. & Integrated Circuits, Hitachi Ltd., Tokyo, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","371","374","We propose a circuit performance oriented device optimization methodology using pre-silicon parameters and critical paths which represent the performance of the chip. Based on our methodology, we successfully reduced the power consumption by 90% and, at the same time, increased the frequency by 30% from the initial design. The key to this optimization methodology is the pre-silicon parameter generation method, which can predict the device performance within 5% accuracy in a few minutes.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835126","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835126","","AC generators;Capacitance;Circuit optimization;DC generators;Energy consumption;Frequency;Integrated circuit interconnections;Integrated circuit modeling;Optimization methods;Threshold voltage","MOSFET;optimisation;semiconductor device models","BSIM3 pre-silicon model parameters;MOSFETs;circuit performance oriented device optimization;critical paths;frequency improvement;optimization methodology;power consumption reduction;pre-silicon parameter generation method","","0","","5","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"VLSI implementation of rake receiver for IS-95 CDMA testbed using FPGA","Leung, O.; Chi-ying Tsui; Cheng, R.S.","Dept. of Electr. & Electron. Eng., Hong Kong Univ. of Sci. & Technol., Hong Kong","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","3","4","In this work, an implementation of a time-multiplexed downlink Rake receiver complying with the IS-95 CDMA standard is presented. A low power architecture of the Rake receiver is implemented. A structure which provides the offset changing for the pseudo-random sequence (PN sequence) used for despreading of the CDMA signals is discussed. Architecture for the efficient time multiplexing of the Rake fingers is also presented. The design was implemented using Xilinx FPGA. It was tested to be functionally correct and the performance complied with IS-95.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835050","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835050","","Baseband;Digital signal processing;Fading;Field programmable gate arrays;Fingers;Multiaccess communication;Multipath channels;RAKE receivers;Testing;Very large scale integration","VLSI;code division multiple access;field programmable gate arrays;low-power electronics;mobile radio;radio receivers;time division multiplexing","IS-95 CDMA testbed;VLSI implementation;Xilinx FPGA;despreading;low power architecture;pseudo-random sequence;time-multiplexed downlink Rake receiver","","2","2","2","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Narrow bus encoding for low power systems","Youngsoo Shin; Kiyoung Choi","Sch. of Electr. Eng., Seoul Nat. Univ., South Korea","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","217","220","High integration in integrated circuits often leads to the problem of running out of pins. Narrow data buses can he used to alleviate this problem at the cost of performance degradation due to wait cycles. In this paper, we address bus coding methods for low power core-based systems incorporating narrow buses. Although the conventional bus-invert code performs well for completely random patterns, we show that transition signaling combined with bus-invert, which we call BITS coding, can achieve much more power saving for data patterns of typical DSP applications. The application of BITS coding to a real circuit design is limited by the overhead of the encoder and decoder circuits and the extra bus line introduced. We propose an approximate version of BITS coding, which does not require the extra bus line while retaining the advantage of BITS coding.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835099","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835099","","Capacitance;Costs;Decoding;Digital signal processing;Digital signal processing chips;Encoding;Energy consumption;Microprocessors;Pins;Power systems","digital integrated circuits;encoding;low-power electronics","BITS coding;low power core-based systems;low power systems;narrow bus encoding;narrow data buses;transition signaling","","0","","13","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A technique for QoS-based system partitioning","Kin, J.; Chunho Lee; Mangione-Smith, W.H.; Potkonjak, M.","Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","241","246","Quality of service (QoS) has been an important topic of many research communities. Combined with an advanced and retargetable compiler, variability of applications-specific very large instruction word (VLIW) processors has been shown to provide an excellent platform for optimizing performance under area constraints. Although media servers and others that are natural candidates for QoS management are embedded systems and implementing QoS management using the applications-specific VLIW platform can provide a new horizon for efficient and effective system design, until now no effort has been reported. In this paper, we introduce a QoS-based system partitioning scheme that addresses the need for maximizing net benefit of a system under resource constraints by exploiting applications-specific VLIW processors. The approach utilizes the modern advances in compiler technology and architectural enhancements that are well matched to the compiler technology. Experimental results indicate that the approach presented in this paper is very effective in system partitioning for QoS given a set of heterogeneous processors.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835104","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835104","","Business;Constraint optimization;Microprocessors;Modems;Multimedia systems;Optimizing compilers;Quality of service;Real time systems;Streaming media;VLIW","embedded systems;instruction sets;parallel machines;program compilers;quality of service","QoS-based system partitioning;applications-specific very large instruction word processors;area constraints;compiler technology;embedded systems;heterogeneous processors;resource constraints;retargetable compiler;system partitioning","","0","7","18","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Reconfigurable synchronized dataflow processor","Sasaki, H.; Maruyama, H.; Kobayashi, H.; Nakamura, T.; Tsukioka, H.; Shoji, N.","Graduate Sch. of Inf. Sci., Tohoku Univ., Sendai, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","27","28","This paper describes the design and implementation of a reconfigurable synchronized dataflow processor (RSDP). The RSDP can configure its hardware to directly represent dataflow graphs (DFGs) of applications. Data are processed while they flow along application-specific datapaths in the RSDP. We have designed three DFGs for benchmarking and evaluated their performance on an RSDP board. The results show that the RSDP running at relatively lower frequency can achieve a competitive performance with a general-purpose processor.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835062","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835062","","Application software;Computational modeling;Delay;Filters;Frequency synchronization;Functional programming;Hardware;Integrated circuit interconnections;Read-write memory;Registers","CMOS digital integrated circuits;data flow computing;data flow graphs;large scale integration;microprocessor chips;performance evaluation;reconfigurable architectures;synchronisation","0.35 micron;30 MHz;CMOS LSI chip;DFG;application-specific datapaths;dataflow graphs;reconfigurable synchronized dataflow processor","","0","1","4","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Offline program re-mapping to improve branch prediction efficiency in embedded systems","Brown, S.S.; Asher, J.; Mangione-Smith, W.H.","Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","111","116","This work presents a technique for improving the efficiency of hardware branch predictors. The key approach is to apply techniques of off-line re-mapping of the program-space in order to reduce the incidence of conflict misses in the branch hardware. This work also presents a new model for organizing temporal information between blocks in the address space, which can be applied effectively to previous re-mapping systems as well. The increased efficiency can be translated to improved performance for fixed hardware specifications, or used to reduce the hardware cost for achieving targeted performance during the design cycle.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835080","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835080","","Application software;Costs;Embedded computing;Embedded software;Embedded system;Hardware;Microcontrollers;Organizing;Personal digital assistants;Reduced instruction set computing","cache storage;computer architecture;embedded systems;microcontrollers;program compilers","address space;branch prediction efficiency;compilation;conflict miss incidence;embedded systems;fixed hardware specifications;graph coloring;hardware branch predictors;hardware cost reduction;microarchitecture;offline program re-mapping;temporal correlation graph;temporal information organization;training data sets","","0","","17","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Synthesis of low power folded programmable coefficient FIR digital filters","Sundararajan, V.; Parhi, K.K.","Dept. of Electr. & Comput. Eng., Minnesota Univ., Minneapolis, MN, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","153","156","A novel low-power synthesis technique is presented for the design of folded or time-multiplexed programmable-coefficient FIR filters where storage area is traded-off for lowering power consumption. A systematic technique is developed for low power mapping of FIR filters to architectures with arbitrary number of multipliers and adders. Power consumed in multipliers is reduced by reducing switching activity at both the data-in as well as the coefficient input. Common input operands can be exposed unfolding, which, however leads to a memory Increase. Simulation are obtained for folding 65 and 129 tap bandpass FIR filters. The average power consumed in a multiplier for a fixed number of hardware multipliers with varying unfolding factors is compared. It is observed that most of the gains due to unfolding are obtained for relatively small unfolding factors and therefore for relatively small memory area overhead. Depending on the unfolding factor employed the average power consumed in a multiplier is seen to reduce anywhere from 54.75% to 81.73% when transpose FIR filters are synthesized as opposed to synthesizing direct-form FIR filters with no unfolding.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835087","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835087","","Digital filters;Digital signal processing;Electronic mail;Energy consumption;Finite impulse response filter;Hardware;Lead;Military computing;Resource management;Throughput","FIR filters;band-pass filters;circuit CAD;circuit simulation;digital filters;minimisation;power consumption","digital filters;direct-form FIR filters;low power folded programmable coefficient;low power mapping;memory area overhead;power consumption;switching activity;time-multiplexed programmable-coefficient FIR filters;unfolding factors","","5","7","18","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A benchmark suite for substrate analysis","Charbon, E.; Silveira, L.M.; Milozzi, P.","Cadence Design Syst. Inc., San Jose, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","617","621","The paper proposes an initial benchmark set, suitable for substrate analysis and test. The aim is to help accurately represent electrical noise injected into and picked up from substrate in a variety of high performance circuits. Creating an accurate image of such noise is becoming a critical requirement with the expansion of real plug-and-play style designs. Several important methods for the analysis of substrate parasitic coupling are reviewed in light of the effect substrate noise has on the performance of analog and digital ICs over a wide frequency spectrum. The requirements and formats for each benchmark are described in full detail to allow possible algorithmic as well as signal integrity tests.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835174","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835174","","Benchmark testing;Circuit noise;Circuit testing;Clocks;Coupling circuits;Crosstalk;Integrated circuit interconnections;Optical coupling;Performance analysis;Rails","analogue integrated circuits;digital integrated circuits;doping profiles;integrated circuit measurement;integrated circuit modelling;integrated circuit noise;integrated circuit testing;monolithic integrated circuits;substrates","algorithmic tests;analog ICs;benchmark suite;digital ICs;doping profile modelling;electrical noise;high performance circuits;signal integrity tests;substrate analysis;substrate noise;substrate parasitic coupling","","0","","19","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"An arbitrary chaos generator core circuit using PWM/PPM signals","Murakoshi, K.; Morie, T.; Makoto Nagata,; Iwata, A.","Fac. of Eng., Hiroshima Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","23","24","A compact chaos generator core circuit has been designed, fabricated, and tested. It generates PWM and PPM (pulse width and phase modulation) signals that follow arbitrary nonlinear analog dynamics. The measurement results show that PWM/PPM chaotic signals are generated at 1 MHz with a calculation precision of 6.7 bits at a supply voltage of 3.3 V. The circuit can be used for large-scale integrated noise sources or high-performance advanced neural networks using nonlinear analog dynamics.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835060","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835060","","Chaos;Circuit testing;Integrated circuit measurements;Noise measurement;Phase modulation;Pulse generation;Pulse width modulation;Signal generators;Space vector pulse width modulation;Voltage","CMOS analogue integrated circuits;chaos generators;neural chips;phase modulation;pulse width modulation","1 MHz;3.3 V;PWM/PPM signals;SPICE;arbitrary chaos generator core circuit;arbitrary nonlinear analog dynamics;chaotic signals;clocked CMOS comparator;compact chaos generator;high-performance advanced neural networks;iterated logistic map;large-scale integrated noise sources","","0","","1","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"VLSI implementation of a switch fabric for mixed ATM and IP traffic","Chi-ying Tsui; Louis Chung-Yin Kwan; Chin-Tau Lea","Dept. of Electr. & Electron. Eng., Hong Kong Univ. of Sci. & Technol., Hong Kong","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","5","6","A VLSI implementation of a multistage self-routing ATM switch fabric is presented. The size of the switch is 16/spl times/16 and can handle the OC-12 (622 Mbps) link rate. Based on a bit-slice architecture, the entire 16/spl times/16 switch is implemented using four identical chips. The switch hits multiple paths, created by a randomizer in front of the routing stages between each input-output pair. The switch uses an input/output-buffering scheme and contains no buffers inside the fabric. A priority structure, which supports four levels, allows the delay sensitive ATM cells to be switched with the shortest latency. It also enables the noninterleaving routing scheme of IP cells. The switch fabric was designed and fabricated using MOSIS 0.8 /spl mu/m technology and was tested to run at 93 MHz with 3.3 V supply voltage.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835051","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835051","","Asynchronous transfer mode;Delay;Fabrics;Routing;Switches;Switching systems;Testing;Traffic control;Very large scale integration;Voltage","VLSI;asynchronous transfer mode;bit-slice computers;multiplexing equipment;multistage interconnection networks;packet switching;protocols;telecommunication network routing","MOSIS;OC-12 link rate;VLSI implementation;bit-slice architecture;buffering scheme;delay sensitive ATM cells;input-output pair;mixed ATM/IP traffic;multiple paths;noninterleaving routing scheme;priority structure;routing stages;switch fabric","","0","2","3","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Symbolic circuit-noise analysis and modeling with determinant decision diagrams","Xiang-Dong Tan; Shi, C.-J.R.","Monterey Design Syst., Sunnyvale, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","283","287","In this paper, a new symbolic noise analysis and modeling technique is presented. The new method exploits the sharing of symbolic expressions in the noise models by using a recently introduced graph, called determinant decision diagrams (DDDs), for symbolic determinant representations. With efficient DDD-based graph manipulations, we are able to generate the exact noise models for analog blocks. Symbolic noise analysis and modeling on real analog circuit examples are presented and compared with SPICE noise simulation.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835111","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835111","","1f noise;Acoustical engineering;Analog circuits;Analytical models;Circuit analysis;Circuit noise;Circuit simulation;Integrated circuit noise;Semiconductor device noise;Transfer functions","analogue integrated circuits;circuit simulation;graph theory;integrated circuit modelling;integrated circuit noise","DDD-based graph manipulations;IC modelling;analog blocks;determinant decision diagrams;exact noise models;symbolic circuit-noise analysis","","1","","10","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A cell synthesis method for salicide process [CMOS logic]","Okada, K.; Yamanouchi, T.; Kambe, T.","Design Technol. Dev. Center, Sharp Corp., Nara, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","517","522","Our method utilizes the local interconnect between adjacent transistors, which is available in some salicide processes, and optimizes the transistor placement of a cell considering both area and the number of local interconnects. In this way we reduce the number of metal wires and contacts, The circuit model is not restricted to conventional series-parallel CMOS logic, and our method enables us to synthesize CMOS pass-transistor circuits, Experimental results show that our method uses the local interconnect effectively, and optimizes both cell area and metal wirelength.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835155","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835155","","CMOS logic circuits;Circuit optimization;Circuit synthesis;Cost function;Integrated circuit interconnections;Libraries;Optimization methods;Semiconductor device modeling;Silicides;Wires","CMOS logic circuits;integrated circuit interconnections;integrated circuit metallisation;integrated circuit modelling;wiring","CMOS logic;cell area;cell synthesis method;circuit model;local interconnect;metal wirelength;metal wires;pass-transistor circuits;salicide process;transistor placement","","0","","6","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Prototype microprocessor LSI with scheduling support hardware for operating system on multiprocessor system","Nishimura, N.; Sasaki, T.; Hironaka, T.","Graduate Sch. of Inf. Sci., Hiroshima City Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","29","30","In this paper we describe the details of SSH (Scheduling Support Hardware) which makes it possible to use fine grain parallelism effectively in multiprocessor systems. The SSH supports fast and concurrent thread scheduling that is very important in fine grain parallel processing.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835063","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835063","","Dispatching;Field programmable gate arrays;Hardware;Large scale integration;Microprocessors;Multiprocessing systems;Operating systems;Processor scheduling;Prototypes;Yarn","CMOS digital integrated circuits;large scale integration;microprocessor chips;multiprocessing systems;parallel architectures;processor scheduling","0.35 micron;concurrent thread scheduling;fine grain parallelism;multiprocessor system;operating system;parallel processing;prototype microprocessor LSI;scheduling support hardware","","0","","2","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A method for linking process-level variability to system performances","Fujita, T.; Okada, K.; Fujita, H.; Onodera, Hidetoshi; Tamaru, K.","Dept. of Commun. & Comput. Eng., Kyoto Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","547","551","In this paper we present a statistical analysis method which bridges the statistical information between process-level and system-level. This enables us to evaluate the effect of process variation at the system level. Also, we can derive constraints on the process variation from a performance requirement. We show an example of the hierarchical statistical analysis applied to a Phase Locked Loop (PLL) circuit.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835161","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835161","","Analytical models;Bridge circuits;Circuit simulation;Informatics;Joining processes;Performance analysis;Response surface methodology;Statistical analysis;System performance;Very large scale integration","VLSI;analogue integrated circuits;integrated circuit modelling;phase locked loops;statistical analysis","PLL circuit;analog VLSI circuits;hierarchical statistical analysis;phase locked loop circuit;process variation constraints;process-level variability;statistical analysis method;system performances","","3","1","5","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Data transmission over a bus with peak-limited transition activity","Sundararajan, V.; Parhi, K.K.","Dept. of Electr. & Comput. Eng., Minnesota Univ., Minneapolis, MN, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","221","224","Transitions on high capacitance buses in VLSI systems result in considerable power dissipation. Various coding schemes have been proposed in the literature to encode the input signal in order to reduce the number of transitions. Reducing number of transitions comes in exchange for redundancy in data transferred over the buses. For a given amount of redundancy there exists a lower bound on the average number of transitions. In recent times noise and reliability problems have brought the peak/instantaneous power consumed in VLSI systems to prominence. There has been limited study done on reducing the number of instantaneous transitions and hence the peak power consumed in buses. In this paper, we model a bus with a limit on the maximum instantaneous transition activity as a constrained channel and derive an upper bound on the data-rate obtainable using the capacity of the underlying channel. We then demonstrate that some existing bus encoding schemes are near-optimal with respect to the derived bounds thus, perhaps, obviating the need to search for newer more complicated coding schemes. Also considered is a bus with a constraint on number of transitions in a fixed number of (k) bus transmissions. The capacity of such a bus is derived in the same manner as a bus with a constraint on maximum instantaneous transition activity.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835100","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835100","","Capacitance;Data communication;Energy consumption;Power dissipation;Power system modeling;Power system reliability;Read-write memory;Redundancy;Upper bound;Very large scale integration","VLSI;capacitance;digital integrated circuits;encoding;graph theory;low-power electronics;redundancy","VLSI systems;constrained channel;data transmission;high capacitance buses;instantaneous transition activity;peak-limited transition activity;power dissipation;redundancy","","0","","11","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"An 8/spl times/8-b nRERL serial multiplier for ultra-low-power applications","Joonho Lim; Dong-Gyu Kim; Sang-Chul Kang; Soo-Ik Chae","Global Commun. Technol. Inc., CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","35","36","An 8/spl times/8-b nRERL serial multiplier is implemented in a 0.6-/spl mu/m n-well 3-metal CMOS process. nRERL (nMOS Reversible Energy Recovery Logic) is a new reversible adiabatic logic circuit, which can be operated at the leakage-current level for ultra-low-energy applications. Measurement results showed that the nRERL serial multiplier consumed only 0.9% of the energy dissipation by the static CMOS type at the operating frequency 100 kHz at 5 V, where its adiabatic and leakage losses were about equal.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835066","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835066","","CMOS logic circuits;Clocks;Delay;Energy dissipation;Logic circuits;MOS devices;Pipelines;Power generation;Switches;Testing","MOS logic circuits;digital arithmetic;low-power electronics;multiplying circuits","0.6 micron;100 kHz;5 V;8 bit;NMOS serial multiplier;leakage-current level operation;n-well 3-metal CMOS process;nRERL serial multiplier;reversible adiabatic logic circuit;reversible energy recovery logic;ultra-low-power applications","","0","","4","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"High performance of short-channel MOSFETs due to an elevated central-channel doping","Tanaka, M.; Tokida, N.; Okagaki, T.; Miura-Mattausch, M.; Hansch, W.; Mattausch, H.J.","Dept. of Electr. Eng., Hiroshima Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","365","370","An elevated central-channel doping with a depth similar to the S/D junctions is proposed as the best measure for simultaneously improving MOSFET device and high speed circuit performances as well as minimizing their fluctuations. We base our arguments on hydrodynamic device simulation, measured device data of vertical MOSFETs with a central delta-doped impurity profile and include experimental results on doping-profile fluctuations along the channel, which have not been available previously.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835125","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835125","","Circuit simulation;Doping profiles;Fluctuations;Hydrodynamics;Impurities;MOSFETs;Molecular beam epitaxial growth;Performance evaluation;Threshold voltage;Velocity measurement","MOSFET;doping profiles;fluctuations;semiconductor device models","delta-doped impurity profile;doping-profile fluctuations;elevated central-channel doping;high performance devices;high speed circuit performance;hydrodynamic device simulation;short-channel MOSFETs","","0","1","17","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Modeling and analysis of integrated spiral inductors for RF system-in-package","Minqing Liu; Dai, W.W.-M.","Dept. of Comput. Eng., California Univ., Santa Cruz, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","211","216","In this paper, a fast efficient Method of Moments (MoM) based on a new subdomain partitioning technique is presented for rapidly extracting the distributed capacitance and inductance of spiral inductors. By using this approach, the analytical formula of Green's function for multi-layer substrates is obtained through the prioritized wave-tracing method. The computing time is much faster than the state-of-the-art capacitance and inductance solvers, such as FMMS. Good agreement between numerical results and measurement data is shown to demonstrate the accuracy of the proposed new method.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835098","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835098","","Capacitance;Circuits;Global Positioning System;Inductance;Inductors;Microstrip;Radio frequency;Silicon;Spirals;System-on-a-chip","Green's function methods;UHF integrated circuits;capacitance;equivalent circuits;hybrid integrated circuits;inductance;inductors;integrated circuit packaging;method of moments","Green function;RF system-in-package;distributed capacitance extraction;distributed inductance extraction;integrated spiral inductors;method of moments;multilayer substrates;prioritized wave-tracing method;subdomain partitioning technique","","0","","11","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A scheduling and allocation method to reduce data transfer time by dynamic reconfiguration","Ito, K.","Dept. of Electr. & Electron. Syst., Saitama Univ., Urawa, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","323","328","In the era of deep submicron technology, wire delay on an LSI chip is becoming relatively larger than operation delay. Increase of execution speed by parallel processing may be limited due to the data transfer time between functional units, If we can dynamically reconfigure nearby functional units into desired operation type and execute operations on the reconfigured units, long data transfer is reduced and hence fast processing can be achieved. In this paper we propose a scheduling method to determine static operation execution time and functional unit allocation to achieve fast signal processing by considering dynamic reconfiguration of functional units. Results show the effectiveness of the proposed method.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835118","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835118","","Adders;Delay effects;Dynamic scheduling;Hardware;Indium tin oxide;Iterative algorithms;Large scale integration;Parallel processing;Signal processing algorithms;Wire","digital signal processing chips;large scale integration;parallel architectures;processor scheduling;reconfigurable architectures;resource allocation","DSP;data transfer time reduction;deep submicron technology;dynamic reconfiguration;dynamically reconfigurable LSI;fast signal processing;functional unit allocation;parallel processing;reconfigured units;scheduling method;static operation execution time","","0","","9","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Java based object oriented hardware specification and synthesis","Kuhn, T.; Rosenstiel, W.","Dept. of Comput. Eng., Tubingen Univ., Germany","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","579","581","In this contribution we show how the object oriented programming language Java can be used for the specification of synthesizable hardware. In this context the JavaBeans component model plays an important role. We show an integration of the JavaBeans model which allows the specification of hardware from different views and on different levels of abstraction. Furthermore we point out restrictions of the language necessary to perform high level synthesis.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835167","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835167","","Computer languages;Context modeling;Electronic mail;Hardware;High level synthesis;Integrated circuit synthesis;Java;Libraries;Object oriented modeling;Switches","Java;abstract data types;high level synthesis;object-oriented programming","Java;JavaBeans component model;abstraction levels;high level synthesis;object oriented hardware specification;object oriented hardware synthesis;synthesizable hardware","","6","","4","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Essential issues for IP reuse","Gajski, D.D.; Wu, A.C.H.; Chaiyakul, V.; Mori, S.; Nukiyama, T.; Bricaud, P.","California Univ., Irvine, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","37","42","With widespread recent emphasis on System-On-a-Chip (SOC), IP reuse has emerged as a vital and growing business in semiconductor industry. In this paper, we will address essential issues for IP reuse by discussing current challenges to the success of IP businesses and identifying the obstacles that need to be overcome.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835067","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835067","","Companies;Electronics industry;Fabrication;Graphics;Intellectual property;National electric code;Productivity;Silicon;Standardization;System-on-a-chip","elemental semiconductors;industrial property;integrated circuit technology;semiconductor technology;silicon","IP reuse;SOC;Si;System-On-a-Chip;business model;intellectual property;legislation;semiconductor industry;standardisation","","3","","5","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Modeling and minimization of routing congestion","Maogang Wang; Sarrafzadeh, M.","Dept. of Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","185","190","Typical placement objectives involve reducing net-cut cost or minimizing wirelength. Congestion minimization is least understood, however, it models routability most accurately. In this paper, we study the congestion minimization problem during placement. First we point out that the bounding box router used previously is not an accurate measurement of the congestion in the placement. We use a realistic global router to evaluate congestion in the placement stage. This ensures that the final placement is truely congestion minimized. We also propose two new post processing algorithms, the flow-based cell-centric algorithm and the net-centric algorithm. While the flow-based cell-centric algorithm can move multiple cells at the same time to minimize the congestion, it suffers large consumption of memory. Experimental results show that the net-centric algorithm can effectively identify the congested spots in the placement and reduce the congestion. It can produce on an average 7.7% less congestion than the bounding box router method. Finally, we use a final global router to verify that the placement obtained from our algorithm has 39% less congestion than a wirelength-optimized placement obtained by TimberWolf (commercial version 1.3.1).","","0-7803-5973-9","","10.1109/ASPDAC.2000.835094","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835094","","Circuits;Costs;Minimization;Routing;Testing;Timing;Vents;Very large scale integration;Wires;Wiring","VLSI;circuit layout CAD;integrated circuit layout;minimisation;network routing","VLSI layout;congestion minimization;flow-based cell-centric algorithm;global router;net-centric algorithm;placement;post processing algorithms;routability modelling;routing congestion","","13","43","12","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"An efficient heuristic for state encoding minimizing the BDD representations of the transition relations of finite state machines","Forth, R.; Molitor, P.","Inst. for Comput. Sci., Halle-Wittenberg Univ., Germany","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","61","66","An efficient representation of the (smoothed) transition relation of a synchronous finite state machine (FSM) speeds up the traversal based symbolic verification and the functional simulation of the FSM. When using reduced ordered binary decision diagrams (BDDs), dynamic reordering algorithms are applied in order to keep the sizes of the BDDs tractable. However when FSMs are represented by BDDs, the state encoding can be used as an additional optimization criterion. In this paper, we present a new algorithm for state encoding of FSMs that minimizes the BDD representations of the corresponding (smoothed) transition relations. Experimental results show the approach to be very efficient.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835071","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835071","","Automata;Binary decision diagrams;Boolean functions;Computational modeling;Computer science;Computer simulation;Data structures;Electronic mail;Encoding;Sequential circuits","binary decision diagrams;circuit optimisation;directed graphs;finite state machines;logic simulation;minimisation of switching nets;sequential circuits","BDD representation minimization;FSMs;STG graph;dynamic reordering algorithms;functional simulation;heuristic;optimization criterion;reduced ordered binary decision diagrams;sequential circuit optimization;smoothed transition relation;state encoding;subtrees;synchronous finite state machine;transition relations;traversal based symbolic verification","","0","","12","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Co-synthesis with custom ASICs","Yuan Xie; Wolf, W.","Dept. of Electr. Eng., Princeton Univ., NJ, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","129","133","This paper introduces the first hardware/software co-synthesis algorithm that optimizes the implementations of ASICs that are used as processing elements for the embedded systems. Many real time embedded systems are composed of heterogeneous processing elements, such as general purpose CPUs, ASICs and FPGAs. Previous work has not considered how to select one of several possible ASIC implementations for a specific task. We have developed a heuristic iterative improvement algorithm for distributed embedded system co-synthesis. We use Monet, a behavioral level architectural exploration system, to generate multiple implementations of a behavioral description of an ASIC and to analyze their performance. To the best of our knowledge, this is the first co-synthesis algorithm that takes into account the impact of different ASIC implementations of tasks on system performance and cost in the co-synthesis process.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835083","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835083","","Application specific integrated circuits;Embedded software;Embedded system;Field programmable gate arrays;Hardware;Heuristic algorithms;Iterative algorithms;Performance analysis;Real time systems;Software algorithms","application specific integrated circuits;circuit CAD;embedded systems;hardware-software codesign;integrated circuit economics;iterative methods;multiprocessing systems;performance evaluation","ASICosyn;C++;FPGA;Monet;behavioral level architectural exploration;cost;custom ASIC;distributed embedded system cosynthesis;hardware/software co-synthesis algorithm;heterogeneous processing elements;heuristic iterative improvement algorithm;real time embedded systems;system performance","","0","","11","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Three parameters to find functional decompositions","Sasao, T.; Kurimoto, K.","Dept. of Comput. Sci. & Electron., Kyushu Inst. of Technol., Iizuka, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","259","264","Finding simple disjoint functional decompositions is a basic problem, but is generally time-consuming since there are nearly 2/sup n/ bipartitions of input variable. This paper introduces three parameters to find bipartitions of the input variables. It also defines ""ideal random logic functions"", and derives their properties. Experimental results using randomly generated functions and benchmark functions show the usefulness of the approach.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835107","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835107","","Computer science;Field programmable gate arrays;Input variables;Logic functions","field programmable gate arrays;logic CAD;logic partitioning;switching functions;table lookup","FPGA;benchmark functions;bipartitions;disjoint functional decompositions;ideal random logic functions;input variables;look-up table;randomly generated functions","","1","","23","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A new approach to assembly software retargeting for microcontrollers","Ing-Jer Huang; Dao-Zhen Chen","Inst. of Comput. & Inf. Eng., Nat. Sun Yat-Sen Univ., Kaohsiung, Taiwan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","229","234","A new approach is proposed to translate existing software programs from one instruction set to other instruction sets at the assembly level. The behavior of instructions is abstractly represented as manipulation of the machine state. The behavior of each basic block of the software program is then represented as a pair of state transitions. Instruction set retargeting is then modeled as the problem of finding sequences of instructions accomplishing the same machine state transitions at the target machine as does the software program at the source machine. The proposed approach has been successfully demonstrated on the software translation between several industrial microcontrollers.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835102","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835102","","Assembly;Computer aided instruction;Computer industry;Cost function;Instruction sets;Machinery production industries;Microcontrollers;Microprocessors;Reduced instruction set computing;Tree graphs","assembly language;instruction sets;microcontrollers;program assemblers;program interpreters;software reusability","assembly software retargeting;instruction sets;machine state;machine state transitions;microcontrollers;software translation","","0","","12","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A sigma-delta modulation based BIST scheme for mixed-signal circuits","Jiun-Lang Huang; Kwang-Ting Cheng","Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","605","610","In this work, we present the analysis of a built-in self-test (BIST) scheme for mixed-signal circuits that is intended to provide on-chip stimulus generation and response analysis. Based on the sigma-delta modulation principle, the proposed scheme can produce high-quality stimuli and obtain accurate measurements without the need of precise analog circuitry. Numerical simulations are conducted to validate our idea and the results show that the scheme is a promising BIST approach for mixed-signal circuits.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835172","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835172","","Built-in self-test;Circuit testing;Delta-sigma modulation;Digital filters;Numerical simulation;Performance evaluation;Signal analysis;Signal generators;System testing;Transfer functions","automatic testing;integrated circuit testing;mixed analogue-digital integrated circuits;sigma-delta modulation","ASIC testing;built-in self-test scheme;mixed-signal circuits;onchip response analysis;onchip stimulus generation;sigma-delta modulation based BIST scheme","","4","1","13","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A simplified hybrid method for calculating the frequency-dependent inductances of transmission lines with rectangular cross section","Shuzhou Fang; Xiabo Tang; Zeyi Wang; Xianlong Hong","Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing, China","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","453","456","This paper describes a simplified hybrid method to calculate the frequency-dependent inductances of transmission lines, which combines cross-section coupled circuit method with boundary element method (BEM) just solving Laplace's equation. The coupled circuit method is used to calculate inductance in low frequency range; The BEM builds the capacitance matrix, then we invert this matrix (omit the row and column relate to ground plane), we can obtain inductance elating to the high frequency at which the current only distributes on surfaces of conductor. A cubic spline interpolation between inductance at low and very high frequency gives a good result over entire frequency range. Comparing this method with previous hybrid method, it avoids solving Helmholtz's equation and obtains the capacitance matrix at the same time, greatly reducing the total burden of calculation. Numerical tests show it is applicable and efficient.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835142","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835142","","Boundary element methods;Capacitance;Conductors;Coupling circuits;Distributed parameter circuits;Frequency;Inductance;Laplace equations;Spline;Transmission line matrix methods","Laplace equations;boundary-elements methods;inductance;interpolation;splines (mathematics);transmission line theory","Laplace equation;boundary element method;capacitance matrix inversion;cross-section coupled circuit method;cubic spline interpolation;frequency-dependent inductance;hybrid method;rectangular cross-section;transmission line","","1","","5","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Communicating logic: an alternative embedded stream processing paradigm","Imlig, N.; Konishi, R.; Shiozawa, T.; Oguri, K.; Nagami, K.; Ito, H.; Inamori, H.; Nakada, H.","NTT Network Innovation Labs., Kanagawa, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","317","322","This paper introduces a new concurrent processing model called ""Communicating Logic"" (CL). As the target architecture we adopt the dual layered ""Plastic Cell Architecture"" (PCA). Data-path-oriented processing functionality is encapsulated in asynchronous hardware objects with variable graining and implemented using look-up tables. Communication (i.e. connectivity and control) between the distributed processing objects is achieved by means of inter-object message passing. The key point of the CL approach is that it offers the merits of scalable, high performance hardware implementation with the compilation and linking capabilities unique to software.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835117","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835117","","Communication system control;Concurrent computing;Hardware;Joining processes;Logic devices;Parallel processing;Principal component analysis;Reconfigurable logic;Software performance;Table lookup","asynchronous circuits;concurrency theory;distributed processing;high level synthesis;message passing;parallel architectures;programmable logic devices;reconfigurable architectures;table lookup","asynchronous hardware objects;communicating logic;concurrent processing model;data-path-oriented processing functionality;distributed processing objects;dual layered plastic cell architecture;embedded stream processing paradigm;inter-object message passing;lookup tables;variable graining","","0","3","12","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Gate-level aged timing simulation methodology for hot-carrier reliability assurance","Kawakami, Y.; Jingkun Fang; Yonezawa, H.; Iwanishi, N.; Lifeng Wu; I-Hsien Chen, A.; Koike, N.; Ping Chen; Chune-Sin Yeh; Zhihong Liu","Matsushita Electr. Ind. Co. Ltd., Osaka, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","289","294","This paper presents a new aged timing simulation methodology that can be used for hot-carrier reliability assurance of VLSI. This methodology consists of a compact model and a unique algorithm. The ratio based model simplifies the aging I-V characteristics of MOSFET over time into the aged timing and the corresponding ratio at gate-level. A new algorithm is proposed including a gate primitive decomposition method and an aged slew rate propagation method. This algorithm provides good stress representation and can achieve comparable accuracy with the conventional transistor-level approach. The above methodology has been implemented in a new simulator. Experimental results demonstrate that the simulator based on this methodology realizes full-chip circuit capacity and can be applied to various reliability analyses including degradation-sensitive critical paths and clock skew.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835112","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835112","","Aging;Analytical models;Circuit simulation;Clocks;Degradation;Hot carriers;MOSFET circuits;Stress;Timing;Very large scale integration","CMOS integrated circuits;VLSI;ageing;circuit simulation;hot carriers;integrated circuit modelling;integrated circuit reliability;timing","I-V characteristics;VLSI;clock skew;compact model;degradation-sensitive critical paths;full-chip circuit capacity;gate primitive decomposition method;gate-level aged timing simulation methodology;hot-carrier reliability assurance;ratio based model;slew rate propagation method;stress representation;transistor-level approach","","0","8","13","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Exact minimization of fixed polarity Reed-Muller expressions for incompletely specified functions","Debnath, D.; Sasao, T.","Dept. of Comput. Sci. & Electron., Kyushu Inst. of Technol., Iizuka, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","247","252","This paper presents an exact minimization algorithm for fixed polarity Reed-Muller expressions (FPRMs) for incompletely specified functions. For an n-variable function with /spl alpha/ unspecified minterms there are 2/sup n+/spl alpha// distinct FPRMs. A minimum FPRM is one with the fewest products. The minimization algorithm is based on the multi-terminal binary decision diagrams. Experimental results for a set of functions are shown. The algorithm can be extended to obtain exact minimum Kronecker expressions for incompletely specified functions.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835105","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835105","","Boolean functions;Circuit testing;Computer science;Data structures;Heuristic algorithms;Minimization methods;Paper technology;Polynomials;Search methods;Switching circuits","Reed-Muller codes;binary decision diagrams;minimisation of switching nets;switching functions","Kronecker expressions;exact minimization algorithm;fixed polarity Reed-Muller expressions;incompletely specified functions;multi-terminal binary decision diagrams;n-variable function;unspecified minterms","","0","","28","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Array allocation taking into account SDRAM characteristics","Hong-Kai Chang; Youn-Long Lin","Dept. of Comput. Sci., Nat. Tsing Hua Univ., Hsinchu, Taiwan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","497","502","Multimedia, image processing and other signal processing applications often involve data stored in large arrays. Due to chip area limitation, arrays are typically assigned to off-chip memories, such as DRAM. This being the case, we try to optimize off-chip memory accesses to improve performance. We take the characteristics of the current mainstream SDRAM memory into account. We propose an algorithm to allocate arrays to different banks to increase the probability of utilizing SDRAM's multi-bank characteristic. Experimental results show significant improvement over traditional approaches.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835150","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835150","","Array signal processing;Cache memory;Computer science;Costs;Decoding;High level synthesis;Image processing;Random access memory;SDRAM;System performance","DRAM chips;cellular arrays;multimedia computing;processor scheduling","SDRAM characteristics;array allocation;chip area limitation;image processing;multi-bank characteristic;multimedia;off-chip memory accesses;signal processing applications","","0","3","13","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"An efficient framework of using various decomposition methods to synthesize LUT networks and its evaluation","Yamashita, S.; Sawada, H.; Nagoya, A.","NTT Commun. Sci. Labs., Kyoto, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","253","258","We present an efficient framework for synthesizing look-up table (LUT) networks. Some of the existing LUT network synthesis methods are based on functional (Boolean) decompositions. Our method also uses functional decompositions, but we try to use various decomposition methods, which include algebraic decompositions. Therefore, this method can be thought of as a general framework for synthesizing LUT networks by integrating various decomposition methods. We use a cost database file which is a unique characteristic in our method. We also present comparisons between our method and some well-known LUT network synthesis methods, and evaluate the final results after placement and routing. Although our method is rather heuristic in nature, the experimental results are encouraging.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835106","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835106","","Costs;Databases;Field programmable gate arrays;Laboratories;Libraries;Logic functions;Network synthesis;Optimization methods;Programmable logic arrays;Table lookup","binary decision diagrams;combinational switching;field programmable gate arrays;logic CAD;network routing;table lookup","FPGA;LUT networks;algebraic decompositions;combinational logic functions;cost database file;decomposition methods;functional decompositions;look-up table;network synthesis methods;placement;routing","","0","1","14","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A new efficient waveform simulation method for RLC interconnect via amplitude and phase approximation","Xiaodong Yang; Ku, W.H.; Chung-Kuan Cheng","Dept. of Electr. & Comput. Eng., California Univ., San Diego, La Jolla, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","463","467","In this paper we use a segmented Chebyshev orthogonal polynomial expansion approach to approximate amplitude and phase response for RLC interconnect simulation. This method has been shown to be efficient in reducing frequency sampling point number or expansion order. Experiments also show that the number of sampling points is not necessarily dependent on the interconnect circuit size, which makes possible large network simulation. Additionally, because of the smoothing-effect of the atan function in evaluation, the phase response, which has major impact on the transient edge of output response, can be easily approximated. Experiments show the proposed simulation approach achieves 30-50 times speed-up over spice3f4.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835144","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835144","","Analytical models;Chebyshev approximation;Circuit simulation;Computational modeling;Delay estimation;Frequency;Integrated circuit interconnections;Polynomials;RLC circuits;Sampling methods","Chebyshev approximation;integrated circuit interconnections;integrated circuit modelling;polynomial approximation","Chebyshev orthogonal polynomial;RLC interconnect;amplitude approximation;frequency sampling point;phase approximation;waveform simulation","","0","","15","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Monte-Carlo algorithms for layout density control","Yu Chen; Kahng, A.B.; Robins, G.; Zelikovsky, A.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","523","528","Chemical-mechanical polishing (CMP) and other manufacturing steps in very deep submicron VLSI have varying effects on device and interconnect features, depending on local characteristics of the layout. To enhance manufacturability and performance predictability, we seek to make the layout uniform with respect to prescribed density criteria, by inserting ""fill"" geometries into the layout. We propose several new Monte-Carlo based filling methods with fast dynamic data structures and report the tradeoff between runtime and accuracy for the suggested methods. Compared to existing linear programming based approaches, our Monte-Carlo methods seem very promising as they produce nearly-optimal solutions within reasonable runtimes.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835156","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835156","","Chemical technology;Computer science;Filling;Geometry;Manufacturing processes;Runtime;Size control;Slurries;Tiles;Very large scale integration","Monte Carlo methods;VLSI;circuit layout CAD;data structures;integrated circuit layout","Monte-Carlo algorithms;Monte-Carlo based filling methods;deep submicron VLSI;fast dynamic data structures;fill geometries insertion;layout density control;prescribed density criteria;uniform layout","","12","23","12","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Timing closure: the solution and its problems","Otten, R.H.J.M.","Eindhoven Univ. of Technol., Netherlands","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","359","364","In this paper we summarize the derivation of the size equations, the key to timing closure, which is the dimensioning of a logic network such that timing constraints are satisfied. Next we present a number of problems when applying these equations in practice. The main ones are network generation, discrete libraries, size constraints, and resistive interconnect.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835124","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835124","","Delay;Ear;Equations;Libraries;Logic gates;Network synthesis;Parasitic capacitance;Sufficient conditions;Timing;Topology","circuit CAD;circuit layout CAD;integrated circuit layout;integrated logic circuits;logic CAD;timing","discrete libraries;floorplanning;logic network dimensioning;logic synthesis;network generation;resistive interconnect;size constraints;size equations;timing closure;timing constraints","","3","","10","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Fault models and test generation for IDDQ testing","Higami, Y.; Takamatsu, Y.; Saluja, K.K.; Konshita, K.","Ehime Univ., Matsuyama, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","509","514","This paper surveys recent research related to IDDQ testing, particularly focusing on fault models and test generation methods. (1) The paper provides a taxonomy of fault models that have been studied in literature, and classifies these models into a small set of faults. (2) The paper describes efficient test generation methods and fault simulation methods. Test compaction methods, including reduction of the total number of test vectors and selection of IDDQ measurement vectors, are also described.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835152","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835152","","Circuit faults;Circuit testing;Compaction;Current measurement;Electrical fault detection;Electronic equipment testing;Fault detection;Fluid flow measurement;Logic testing;Taxonomy","CMOS digital integrated circuits;fault simulation;integrated circuit modelling;integrated circuit testing;logic testing","CMOS;IDDQ testing;fault models;fault simulation methods;logic testing;taxonomy;test compaction methods;test generation;test vectors","","1","","33","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A smart imager for the vision processing front-end","Takeda, N.; Homma, M.; Makoto Nagata,; Morie, T.; Iwata, A.","Adv. Sci. of Matter, Hiroshima Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","19","20","A CMOS PWM imager which realizes block summation and 2D projection of a thresholded image, in addition to row-parallel PWM readout with gray scale, is reported. An imager including 56/spl times/56 pixels, an address signal generator, and a signal processing circuit is fabricated in a 6 mm/spl times/6 mm chip with a 0.8 /spl mu/m CMOS technology.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835058","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835058","","CMOS image sensors;CMOS process;CMOS technology;Capacitors;Pulse generation;Pulse width modulation;Signal generators;Signal processing;Space vector pulse width modulation;Voltage","CMOS image sensors;computer vision;intelligent sensors;pulse width modulation","0.8 micron;2D projection;3136 pixel;56 pixel;CMOS PWM imager;address signal generator;block summation;gray scale;row-parallel PWM readout;signal processing circuit;smart imager;thresholded image;vision processing front-end","","0","","3","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A binary image sensor with flexible motion vector detection using block matching method","Nezuka, T.; Fujita, T.; Ikeda, M.; Asada, K.","Dept. of Electron. Eng., Tokyo Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","21","22","A binary image sensor with motion vector detection has been developed and successfully tested. The sensor acquires binary images and detects motion vectors using block matching method. The size of matching blocks and the search area of motion vectors are variable. The block matching is realized by a 2-D shift-register, XOR circuits and block current-sum circuits. The sensor integrates 32/spl times/32 pixels on a 7.3 mm/spl times/7.3 mm die in a 1.2 /spl mu/m CMOS 2-Metal 2-poly-Si process.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835059","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835059","","CMOS image sensors;CMOS process;Circuit testing;Detectors;Flip-flops;Image processing;Image sensors;Intelligent sensors;Motion detection;Pixel","CMOS image sensors;image matching;motion estimation;summing circuits","1.2 micron;1024 pixel;2D shift-register;32 pixel;CMOS;Si;XOR circuits;binary image sensor;binary images;block current-sum circuits;block matching method;flexible motion vector detection;search area","","0","","2","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Feasible two-way circuit partitioning with complex resource constraints","Hsun-Cheng Lee; Wang, T.-C.","Dept. of Inf. & Comput. Eng., Chung Yuan Christian Univ., Chung Li, Taiwan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","435","440","We study in this paper the feasibility problem for two-way circuit partitioning subject to complex resource constraints. We first prove that the problem is in general NP-complete. We then consider two special cases of the problem, and present polynomial-time algorithms for them. Finally we give a backtracking algorithm to solve the general case. To reduce the run time and the storage space of the backtracking algorithm, an incremental flow computation technique is employed. For each algorithm presented in this paper, the corresponding experimental results are also given to support its efficiency. To the best of our knowledge, this paper is the first one to address the feasibility problem for two-way circuit partitioning with complex resource constraints.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835139","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835139","","Area measurement;Circuit simulation;Constraint optimization;Cost function;Iterative algorithms;Iterative methods;Partitioning algorithms;Polynomials;Simulated annealing;Very large scale integration","VLSI;circuit optimisation;computational complexity;logic CAD;logic partitioning;polynomial approximation","NP-complete;VLSI;backtracking algorithm;complex resource constraints;feasibility problem;incremental flow computation technique;polynomial-time algorithms;run time;storage space;two-way circuit partitioning","","0","","12","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Low-power silicon architectures for wireless communications","Rabaey, J.M.","Wireless Res. Center, California Univ., Berkeley, CA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","377","380","Wireless communication and networking is experiencing a dramatic growth, and all indicators point to an extension of this growth in the foreseeable future. This paper reflects on the demands and the opportunities offered with respect to the integrated implementation of these applications in the ""systems-on-a-chip"" era.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835128","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835128","","Application software;Art;Costs;Electronic mail;Energy efficiency;Information systems;Moore's Law;Pervasive computing;Silicon;Wireless communication","computer architecture;digital signal processing chips;elemental semiconductors;modems;radiocommunication;silicon;telecommunication computing","CMOS;Si;computational complexity;low-power silicon architectures;reconfigurable architectures;superintegration;systems-on-chip;wireless communication","","1","","2","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Run-time power control scheme using software feedback loop for low-power real-time applications","Seongsoo Lee; Sakurai, T.","Center for Collaborative Res., Tokyo Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","381","386","A novel hardware-software cooperative power control scheme, namely a software feedback loop, is proposed to lower power consumption of VLSI systems. The proposed runtime voltage and frequency control scheme guarantees the real-time execution of applications. It avoids interface problems and also provides ""binary-code compatibility"". Using a software analysis environment, the power control scheme is shown to achieve more than 90% power reduction for real-time MPEG-4 SP@L1 video encoding, taking into consideration the transition delay between voltage and frequency levels.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835129","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835129","","Application software;Delay;Encoding;Energy consumption;Feedback loop;Frequency control;MPEG 4 Standard;Power control;Runtime;Very large scale integration","VLSI;circuit feedback;computer architecture;digital signal processing chips;hardware-software codesign;power consumption;power control;real-time systems;video equipment","MPEG-4 SP@L1 video encoding;VLSI;binary-code compatibility;frequency control;hardware-software cooperative power control;low-power real-time applications;power consumption;power control chip;power reduction;real-time encoding;real-time execution;run-time power control;runtime voltage;software analysis;software feedback loop;transition delay","","3","3","9","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"An interconnect topology optimization by a tree transformation","Tsujii, N.; Baba, K.; Tsukiyama, S.","Dept. of Electr. & Electron. Eng., Chuo Univ., Tokyo, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","93","98","Since interconnect delay has become the dominating factor in circuit performance, demands for a good delay-minimization router are very high. In this paper, we propose two algorithms to find an interconnect tree of a net which minimizes a weighted sum /spl tau/ of delays to all sinks, where the weight assigned to a sink represents a criticality of the delay to the sink. The algorithms start from a Steiner tree and repeat a tree transformation as monitoring the change of /spl tau/. We also show some experimental results to evaluate the performance of the algorithms.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835077","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835077","","Capacitance;Circuit optimization;Circuit topology;Delay estimation;Integrated circuit interconnections;Minimization;Monitoring;Routing;Steiner trees;Wire","circuit layout CAD;circuit optimisation;delays;integrated circuit interconnections;integrated circuit layout;network routing;network topology;trees (mathematics)","Steiner tree;algorithms;delay criticality;delay-minimization router;interconnect delay;interconnect topology optimization;subtree transformation;tree transformation;weighted sum of delays","","0","","13","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A new method for constructing IP level power model based on power sensitivity","Huang, L.; Jiing-Yuan Lin; Wen-Zen Shen,; Jing-Yang Jou","Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","135","139","This paper proposes a nominal point selection method for IP (Intellectual Property) level power model based on power sensitivity. By analyzing the relationship between the dynamic power consumption of CMOS circuits and their input signal statistics, three nominal points are efficiently selected to construct a power model based on power sensitivity. Our experimental results on a number of benchmark circuits show the effectiveness of the proposed method. Estimation accuracy within 5.78% of transistor level simulations is achieved.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835084","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835084","","Circuit simulation;Electronic mail;Energy consumption;Intellectual property;Power engineering and energy;Probability;Semiconductor device modeling;Signal analysis;Statistical analysis;Uncertainty","CMOS digital integrated circuits;circuit simulation;industrial property;power consumption;statistical analysis","CMOS circuits;IP level power model;Intellectual Property;accuracy;benchmark circuits;dynamic power consumption;effectiveness;estimation accuracy;input signal statistics;nominal point selection method;power sensitivity","","0","","10","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"An application specific Java processor with reconfigurabilities","Kimura, S.; Kida, H.; Takagi, K.; Abematsu, T.; Watanabe, K.","Graduate Sch. of Inf. Sci., Nara Inst. of Sci. & Technol., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","25","26","The paper presents an application specific Java processor including reconfigurabilities, which is a DLX like pipeline processor with 5 stages and executes Java byte codes directly. Reconfigurabilities are the key technologies for application specific operations. We have introduced two reconfigurabilities: (1) a mechanism to override the control signals for a specific instruction, (2) external components can be attached with the same input and output ports as the internal ALU.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835061","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835061","","Application software;Embedded system;Hardware;Information science;Java;Paper technology;Pipelines;Prefetching;Very large scale integration;Virtual machining","CMOS digital integrated circuits;Java;application specific integrated circuits;embedded systems;large scale integration;microprocessor chips;pipeline processing;reconfigurable architectures","CMOS LSI chip;DLX like pipeline processor;Java byte codes;application specific Java processor;reconfigurabilities","","0","","3","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Multi-clock path analysis using propositional satisfiability","Nakamura, K.; Maruoka, S.; Kimura, S.; Watanbe, K.","Graduate Sch. of Inf. Sci., Nara Inst. of Sci. & Technol., Ikoma, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","81","86","We present a satisfiability based multi-clock path analysis method. The method uses propositional satisfiability (SAT) in the detection of multi-clock paths. We show a method to reduce the multi-clock path detection problems to SAT problems. We also show heuristics on the conversion from multi-level circuits into CNF formulae. We have applied our method to ISCAS89 benchmarks and other sample circuits. Experimental results show the improvement on the manipulatable size of circuits by using SAT.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835075","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835075","","Automata;Circuit testing;Clocks;Delay effects;Delay estimation;Frequency estimation;Information analysis;Information science;Sequential circuits;Timing","clocks;computability;delay estimation;logic CAD;multivalued logic circuits;sequential circuits","CNF formulae;ISCAS89 benchmarks;heuristics;multi-clock path analysis;multi-clock path detection problem;propositional satisfiability;sequential logic circuit","","0","1","16","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Author index","","","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","673","678","The author index contains an entry for each author and coauthor included in the proceedings record.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835184","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835184","","","","","","0","","","","","9-9 June 2000","","IEEE","IEEE Conference Publications"
"Fast development of source-level debugging system using hardware emulation","Sang-Joon Nam; Jun-Hee Lee; Byoung-Woon Kim; Yeon-Ho Im; Young-Su Kwon; Chong-Min Kyung; Kyong-Gu Kang","VLSI Syst. Lab., Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","401","404","We describe the co-development of a processor and its source-level debugging system using an emulation-based validation technology including hardware emulation, not simulation, Since a source-level debugging system is essential to develop an application system and it takes a long time to validate the functionality of the source-level debugging system, we have adopted hardware emulation for a fast validation and system development. Using this methodology, we were able to validate the source-level debugging system successfully before the chip fabrication.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835133","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835133","","Application software;Bonding;Chip scale packaging;Emulation;Hardware;Ice;Logic testing;Programming profession;Software debugging;Very large scale integration","computer debugging;development systems;microprocessor chips;program debugging","application system;chip fabrication;emulation-based validation technology;functionality;hardware emulation;microprocessors;source-level debugging system;system development","","0","","9","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Analog testability analysis by determinant-decision-diagrams based symbolic analysis","Tao Pi; Shi, C.-J.R.","Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","541","546","The use of the column-rank of the sensitivity matrix as a testability measure for parametric faults in linear analog circuits was pioneered by Saeks in 1970s, and later re-discovered by several others. Its practical use has been, however, limited by how it can be calculated. Numerical algorithms suffer from inevitable round-off errors, while classical symbolic techniques can only handle very small circuits. In this paper, an innovative and efficient graph based symbolic analysis approach, called Determinant Decision Diagrams, is applied to testability measurement and selection for optimum test vectors. The new approach is promising in testability analysis of much larger analog circuits.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835160","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835160","","Analog circuits;Circuit faults;Circuit testing;Electric variables measurement;Force measurement;Integrated circuit technology;Integrated circuit testing;Jacobian matrices;System testing;Transfer functions","analogue integrated circuits;decision diagrams;graph theory;integrated circuit testing;symbol manipulation;transfer functions","analog testability analysis;circuit testability matrix;determinant-decision-diagrams;graph based symbolic analysis;large analog circuits;linear analogue ICs;optimum test vectors selection;testability measurement","","1","","10","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A new encoding scheme for rectangle packing problem","Takahashi, T.","Graduate Sch. of Sci. & Technol., Niigata Univ., Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","175","178","In the rectangle packing problem, encoding schemes to represent the placements of rectangles are the key factors of efficient algorithms. In 1995, an epoch-making encoding scheme, known as SEQ-PAIR, was developed. The solution space of SEQ-PAIR has been considered sufficiently small. In this paper, however, we present a simple and natural encoding scheme of rectangle packings whose solution space is smaller than that of SEQ-PAIR.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835091","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835091","","Encoding;Search problems;Very large scale integration","VLSI;circuit layout CAD;integrated circuit layout;network topology","IC layout;VLSI;circuit layout CAD;encoding scheme;rectangle packing problem;solution space","","5","","3","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Area routing oriented hierarchical corner stitching with partial bin","Zhang Yan; Baohua, Wang; Cai Yici; Hong Xianlong","Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing, China","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","105","110","An efficient layout data structure is of great importance to a gridless area routing algorithm. Nowadays, the rectangular corner stitching structure, whose point searching and tile insertion are O(N/sup 1/2/), is the most popular data structure used by gridless area routers. In this paper, we discuss a novel database-hierarchical corner stitching with partial bin, or hierarchical PB corner stitching, which combined the bin-based structure and trapezoidal corner stitching. Its point searching and tile insertion are both enhanced to O(N/sup 1/2//r). We also derive the algorithms of the operations, such as point searching, area searching, plowing, etc., according to the specialties of area routers.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835079","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835079","","Binary trees;Computer science;Data structures;Databases;Routing;Tiles","circuit layout CAD;hierarchical systems;integrated circuit layout;network routing;tree data structures","VLSI layout;area routing oriented hierarchical corner stitching;bin-based structure;database-hierarchical corner stitching;gridless area routing algorithm;hierarchical PB corner stitching;layout data structure;partial bin;plowing;point searching;tile insertion;trapezoidal corner stitching","","0","11","14","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"Radix-4 modular multiplication and exponentiation algorithms for the RSA public-key cryptosystem","Jin-Hua Hong; Cheng-Wen Wu","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","565","570","We propose a radix-4 modular multiplication algorithm based on Montgomery's algorithm, and a radix-4 cellular-array modular multiplier based on Booth's multiplication algorithm. The radix-4 modular multiplier can be used to implement fast RSA cryptosystem. Due to reduced number of iterations and pipelining, our modular multiplier is four times faster than the cellular-array modular multiplier based on the original Montgomery's algorithm. The time to calculate a modular exponentiation is about n/sup 2/ clock cycles, where n is the word length, and the clock cycle is roughly equal to the delay time of a full adder. The utilization of the multiplier is 100% by interleaving consecutive exponentiations. Locality, regularity, and modularity make the proposed architecture suitable for VLSI implementation.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835164","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835164","","Adders;Clocks;Data security;Delay effects;Interleaved codes;Logic arrays;Partitioning algorithms;Pipeline processing;Public key cryptography;Very large scale integration","cellular arrays;digital arithmetic;public key cryptography","Booth algorithm;Montgomery algorithm;RSA public key cryptosystem;VLSI architecture;cellular array;radix-4 modular exponentiation algorithm;radix-4 modular multiplication algorithm","","1","3","15","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"The enhancing of efficiency of the harmonic balance analysis by adaptation of preconditioner to circuit nonlinearity","Gourary, M.M.; Rusakov, S.G.; Ulyanov, S.L.; Zharov, M.M.; Gullapalli, K.K.; Mulvaney, B.J.","IPPM, Acad. of Sci., Moscow, Russia","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","537","540","Krylov subspace techniques in harmonic balance simulations become increasingly ineffective when applied to strongly nonlinear circuits. This limitation is particularly important in the simulation if the circuit has components being operated in a very nonlinear region. Even if the circuit contains only a few very nonlinear components, Krylov methods using standard preconditioners can become ineffective. To overcome this problem, we present two adaptive preconditioners that dynamically exploit the properties of the harmonic balance Jacobian. With these techniques we have been able to retain the advantages of Krylov methods even for strongly nonlinear circuits. Some numerical experiments illustrating the techniques are presented.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835159","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835159","","Circuit analysis;Circuit simulation;Costs;Frequency domain analysis;Harmonic analysis;Iterative methods;Jacobian matrices;Linear systems;Nonlinear circuits;Steady-state","Jacobian matrices;Newton method;circuit simulation;convergence of numerical methods;frequency-domain analysis;nonlinear network analysis","Krylov subspace techniques;Newton iteration;adaptive preconditioners;circuit nonlinearity;computational efficiency;convergence;enhanced efficiency;frequency domain;harmonic balance Jacobian;harmonic balance analysis;harmonic balance simulations;iterative methods;preconditioner adaptation","","2","","8","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"An algorithm for VLSI implementation of highly efficient cubic-polynomial evaluation","Fan Mo; Yihua Zhang; Jun Yu; Qianling Zhang","ASIC, Fudan Univ., Shanghai, China","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","13","14","In this paper, we present a novel cubic-polynomial evaluation algorithm. It is suitable for VLSI implementation and the computational cost is reduced to about 66% of the previously reported method.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835055","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835055","","Analog-digital conversion;Application specific integrated circuits;Computational efficiency;Instruments;Iterative algorithms;Iterative methods;Performance evaluation;Polynomials;Systolic arrays;Very large scale integration","VLSI;application specific integrated circuits;iterative methods;polynomials;systolic arrays","VLSI implementation;computational cost;cubic-polynomial evaluation;iterative methods;systolic arrays","","0","","3","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A hardware simulation engine based on decision diagrams","Iguchi, Y.; Matsuura, M.; Sasao, T.; Iseno, A.","Dept. of Comput. Sci., Meiji Univ., Kawasaki, Japan","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","73","76","A hardware logic simulation engine based on decision diagrams is presented. For the data structure of the engine, we propose PMDDs (Paged reduced ordered Multi-valued Decision Diagrams). A unit of this engine consists of memory (RAMs) and control circuits: RAMs store the PMDD data, and the control circuits trace the edges according to the input vectors. The engine consists of several units, and is accelerated by pipelining. Experimental results using a prototype are shown.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835073","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835073","","Binary decision diagrams;Boolean functions;Circuit simulation;Computational modeling;Computer science;Computer simulation;Data structures;Engines;Hardware;Logic","decision diagrams;logic simulation;pipeline processing","ISCAS benchmark circuits;PMDDs;RAMs;control circuits;data structure;decision diagrams;edge tracing;hardware logic simulation engine;input vectors;memory circuits;paged reduced ordered multi-valued decision diagrams;pipelining","","7","","7","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A hardware accelerator for the specular intensity of Phong illumination model in 3-dimensional graphics","Young-Su Kwon; In-Cheol Park; Chong-Min Kyung","Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol., Seoul, South Korea","Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific","20020806","2000","","","559","564","This paper presents a special hardware implementation developed for the computation of the specular term which is the most time consuming part in the Phong's illumination. In the Phong shading, the exponentiation operation of two floating-point numbers is necessary for each point inside a polygon. An approximation algorithm is developed to speed up the exponentiation operation, and it is supported by simple hardware that can be easily merged into a floating-point multiplier. The exponentiation operation takes just 4 cycles in the proposed hardware while it takes about 100-200 cycles in conventional floating-point units. Although an approximation algorithm is employed for the exponentiation operation, the amount of error is so minimal that the difference is virtually indistinguishable.","","0-7803-5973-9","","10.1109/ASPDAC.2000.835163","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=835163","","Approximation algorithms;Computer errors;Computer graphics;Electronic mail;Equations;Geometry;Hardware;Lighting;Reflection;Reflectivity","computer graphics;floating point arithmetic","Phong illumination model;Phong shading;approximation algorithm;exponentiation operation;floating-point multiplier;hardware accelerator;polygon mesh;specular intensity;three-dimensional graphics","","2","","20","","","9-9 June 2000","25 Jan 2000-28 Jan 2000","IEEE","IEEE Conference Publications"
"A unified method to handle different kinds of placement constraints in floorplan design","Young, E.F.Y.; Chu, C.C.N.; Ho, M.L.","Dept. of Comput. Sci. & Eng., Univ. of Hong Kong, China","Design Automation Conference, 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific and the 15th International Conference on VLSI Design. Proceedings.","20020807","2002","","","661","667","In floorplan design, it is common that a designer will want to control the positions of some modules in final packing for various purposes such as data path alignment, I/O connection, etc.. There are several previous works (Young and Wong, 1998 and 1999; Young et al, 1999; Murata et al, 1997; Chang et al, 2000) focusing on a few particular kinds of placement constraint. In this paper, we present the first ""unified method"" to handle all of them simultaneously, including pre-placed constraint, range constraint, boundary constraint, alignment, abutment and clustering, etc., in general nonslicing floorplans. We have used incremental updates and an interesting reduced graphs idea to improve the runtime of the algorithm. We tested our method using some benchmark data with about one eighth of the modules having placement constraints and the results are very promising. Good packing with all the constraints satisfied can be obtained efficiently","","0-7695-1441-3","","10.1109/ASPDAC.2002.995011","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=995011","","Benchmark testing;Circuit optimization;Circuit testing;Clustering algorithms;Computer science;Data engineering;Design engineering;Design optimization;Runtime;Very large scale integration","VLSI;circuit layout CAD;integrated circuit interconnections;integrated circuit layout;modules","I/O connection;abutment;algorithm runtime;alignment;benchmark data;boundary constraint;clustering;data path alignment;final packing;floorplan design;module positions;nonslicing floorplans;packing constraints;placement constraint;placement constraints;placement constraints handling;pre-placed constraint;range constraint;reduced graphs;unified method","","3","1","","","","2002","07 Jan 2002-11 Jan 2002","IEEE","IEEE Conference Publications"
"IEEE 1394a&lowbar;2000 physical layer ASIC","Yashwante, R.; Jahagirdar, B.","","Design Automation Conference, 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific and the 15th International Conference on VLSI Design. Proceedings.","20020807","2002","","","795","800","CN4011A is IEEE 1394a&lowbar;2000 standard compliant physical layer ASIC. It is a 0.18 m mixed-signal ASIC incorporating three analog ports, PLL, reference generator for analog along with the digital control logic. The whole ASIC from specification to GDSII including analog was designed at Controlnet (1) Pvt. Ltd. CN4011A has three 1394a&lowbar;2000 fully compliant ports that support data transfers at 100/200/400 Mbps. It supports repeating of data over all ports other then receiving port. It is interoperable with other 1394a&lowbar;2000 compliant physical layers and fully compliant with 1394a&lowbar;2000 link layer and OHCI. The ASIC operates on a single 24.576 MHz external crystal oscillator. The internal PLL generates 400 MHz clock. This clock is divided to get the clocks required for the internal logic and to transmit and receive data at 100/200/400 Mbps over the serial interface and over the link interface","","0-7695-1441-3","","10.1109/ASPDAC.2002.995030","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=995030","","Application specific integrated circuits;Clocks;Connectors;Integrated circuit interconnections;Phase locked loops;Physical layer;Radio access networks;Read only memory;Repeaters;World Wide Web","IEEE standards;mixed analogue-digital integrated circuits;phase locked loops;reference circuits;synchronisation;system buses;transceivers","0.18 micron;100 to 400 Mbit/s;24.576 MHz;400 MHz;CN4011A;Controlnet;IEEE 1394a&lowbar;2000 standard;PLL;analog ports;compliant physical layer ASIC;data transfers;digital control logic;external crystal oscillator;link interface;mixed-signal ASIC;reference generator;serial interface","","0","1","","","","2002","07 Jan 2002-11 Jan 2002","IEEE","IEEE Conference Publications"
"Accelerating non-volatile/hybrid processor cache design space exploration for application specific embedded systems","Haque, M.S.; Ang Li; Kumar, A.; Qingsong Wei","Nat. Univ. of Singapore, Singapore, Singapore","Design Automation Conference (ASP-DAC), 2015 20th Asia and South Pacific","20150312","2015","","","435","440","In this article, we propose a technique to accelerate non-volatile/hybrid of volatile and non-volatile processor cache design space exploration for application specific embedded systems. Utilizing a novel cache behavior modeling equation and a new accurate cache miss prediction mechanism, our proposed technique can accelerate NVM/hybrid FIFO processor cache design space exploration for SPEC CPU 2000 applications up to 249 times compared to the conventional approach.","","978-1-4799-7790-1","","10.1109/ASPDAC.2015.7059045","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=7059045","","Accuracy;Analytical models;Equations;Mathematical model;Nonvolatile memory;Performance evaluation;Space exploration","cache storage;embedded systems","NVM-hybrid FIFO processor cache design space exploration;SPEC CPU 2000 applications;application specific embedded systems;cache behavior modeling equation;cache miss prediction mechanism;hybrid nonvolatile-volatile processor cache design space exploration","","0","","29","","","19-22 Jan. 2015","","IEEE","IEEE Conference Publications"
"Specification and design of electronic control units","Bortolazzi, J.; Hirth, T.; Raith, T.","Daimler-Benz AG, Stuttgart, Germany","Design Automation Conference, 1996, with EURO-VHDL '96 and Exhibition, Proceedings EURO-DAC '96, European","20020806","1996","","","36","41","Electronic control units (ECU) play a more and more important role in the development of road vehicles. Forecasts lead up to 25% of the total vehicle value in 2000. The increasing complexity and stringent quality and cost requirements mandate tremendous improvements in the specification and design process. This paper presents the cooperative activities at Daimler-Benz research and Mercedes-Benz development departments to install an optimized design process","","0-8186-7573-X","","10.1109/EURDAC.1996.558053","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=558053","","Communication system control;Control systems;Costs;Engines;Manufacturing processes;Open loop systems;Power system management;Remotely operated vehicles;Signal processing algorithms;Vehicle safety","automotive electronics;electronic engineering;electronic engineering computing;mechatronics;product development","Daimler-Benz;Mercedes-Benz;complexity;design process;electronic control units;optimized design process;road vehicles;specification","","3","5","9","","","16-20 Sep 1996","16 Sep 1996-20 Sep 1996","IEEE","IEEE Conference Publications"
"A BIST scheme for on-chip ADC and DAC testing","Jiun-Lang Huang; Chee-Kian Ong; Kwang-Ting Cheng","Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, CA, USA","Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings","20020806","2000","","","216","220","In this paper we present a BIST scheme for testing on-chip A/D and D/A converters. We discuss on-chip generation of linear ramps as test stimuli, and propose techniques for measuring the DNL and INL of the converters. We validate the scheme with software simulation-5% LSB (least significant bit) test accuracy can be achieved in the presence of reasonable analog imperfection","","0-7695-0537-6","","10.1109/DATE.2000.840041","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=840041","","Built-in self-test;Circuit testing;Delta-sigma modulation;Digital signal processing;Hip;Integrated circuit testing;Logic testing;Polynomials;Signal processing algorithms;Voltage","analogue-digital conversion;built-in self test;digital-analogue conversion;integrated circuit testing;ramp generators","A/D converters;BIST scheme;D/A converters;DNL measurement;INL measurement;linear ramp test stimuli;onchip ADC testing;onchip DAC testing;onchip linear ramp generation","","32","","8","","","2000","27 Mar 2000-30 Mar 2000","IEEE","IEEE Conference Publications"
"Optimality and scalability study of existing placement algorithms","Chin-Chih Chang; Cong, J.; Min Xie","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Design Automation Conference, 2003. Proceedings of the ASP-DAC 2003. Asia and South Pacific","20030422","2003","","","621","627","Placement is an important step in the overall IC design process in DSM technologies, as it defines the on-chip interconnects, which have become the bottleneck in determining circuit performance. The rapidly increasing design complexity, combined with the demand for the capability of handling nearly flattened designs for physical hierarchy generation, poses significant challenges to existing placement algorithms. There are very few studies on understanding the optimality and scalability of placement algorithms, due to the limited sizes of existing benchmarks and limited knowledge of optimal solutions. The contribution of this paper includes two parts: (1) we implemented an algorithm for generating synthetic benchmarks that have known optimal wirelengths and can match any given net distribution vector; (2) using benchmarks of 10K to 2M placeable modules with known optimal solutions, we studied the optimality and scalability of three state-of-the-art placers, Dragon (M. Wang et al, Proc. Int. Conf. on CAD, pp. 260-264, 2000), Capo (A.E. Caldwell et al, Proc. Design Automation Conf., pp. 477-482, 2000), mPL (K. Sze, 2002) from academia, and one leading edge industrial placer, QPlace from Cadence. For the first time our study reveals the gap between the results produced by these tools versus true optimal solutions. The wirelengths produced by these tools are 1.66 to 2.53 times the optimal in the worst cases, and are 1.46 to 2.38 times the optimal on the average. As for scalability, the average solution quality of each tool deteriorates by an additional 4% to 25% when the problem size increases by a factor of 10. These results indicate significant room for improvement in existing placement algorithms.","","0-7803-7659-5","","10.1109/ASPDAC.2003.1195099","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1195099","","Algorithm design and analysis;Circuit optimization;Computer science;Integrated circuit interconnections;Iterative algorithms;Iterative methods;Logic design;Partitioning algorithms;Process design;Scalability","circuit layout CAD;circuit optimisation;delays;integrated circuit interconnections;integrated circuit layout;integrated circuit metallisation;network routing","Cadence QPlace;Capo;DSM technologies;Dragon;IC design process;circuit performance bottleneck;design complexity;flattened designs;mPL;net distribution vector;on-chip interconnects;optimal wirelengths;optimality;physical hierarchy generation;placeable module benchmarks;placement algorithms;scalability;synthetic benchmarks","","18","","","","","21-24 Jan. 2003","","IEEE","IEEE Conference Publications"
"Protocol Transducer Synthesis using Divide and Conquer approach","Watanabe, S.; Seto, K.; Ishikawa, Y.; Komatsu, S.; Fujita, M.","Dept. of Electron. Eng., Tokyo Univ.","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","280","285","One of the efficient design methodologies for large scale system on a chip (SoC) is IP-based design. In this methodology, a system is considered as a set of components and interconnects among them. The designers try to reuse existing IPs as much as possible. Communications among components have to be conducted using a common protocol, however, IPs available today use various communication protocols. Thus the protocol conversion is one of the most important topics in IP-based design (Gajski et al., 2000). In this paper, we propose a method for automatic protocol transducer synthesis which is applicable to complex protocols. The main idea of our proposed method is division of the exploration space into smaller ones for avoiding explosion of the exploration space, namely with a divide and conquer approach. We demonstrate our method by synthesizing transducers which translate between the real and complicated protocols with advanced features such as non-blocking transactions and out-of-order transactions.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357999","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196045","","Automata;Design engineering;Design methodology;Libraries;Out of order;Protocols;Space exploration;Systems engineering education;Transducers;Very large scale integration","circuit CAD;divide and conquer methods;integrated circuit design;protocols;system-on-chip","IP-based design;automatic protocol transducer synthesis;communication protocols;design methodologies;divide and conquer approach;large scale system on a chip;nonblocking transactions;out-of-order transactions;protocol conversion","","9","","12","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"Multi-project chip service for university and industry in Taiwan","Jen-Sheng Hwang","Chip Implementation Centre, Nat. Sci. Council, Hsinchu, Taiwan","Design Automation Conference, 1997. Proceedings of the ASP-DAC '97 Asia and South Pacific","20020806","1997","","","359","363","Acting as the bridge between the designers and manufacturing companies, the Chip Implementation Center (CIC), founded in 1992 under the National Science Council, aims at the services for the fabrication of multi-project chips, the procurement/integration of software CAD tools, and the promotion of IC design/testing/CAD software technology. To date, 2000 academic licenses of software CAD tools have been obtained and 739 chips of the academics have been fabricated through CIC","","0-7803-3662-3","","10.1109/ASPDAC.1997.600208","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=600208","","Bridges;Computer aided manufacturing;Councils;Design automation;Fabrication;Integrated circuit testing;Manufacturing industries;Procurement;Software testing;Software tools","circuit CAD;electronic engineering education;integrated circuit design;integrated circuit manufacture;integrated circuit testing","CAD tools;CIC;Chip Implementation Center;National Science Council;Taiwan;chip fabrication;industry;integrated circuit design;manufacturing companies;multi-project chip service;testing;university","","4","","","","","28-31 Jan 1997","28 Jan 1997-31 Jan 1997","IEEE","IEEE Conference Publications"
"Provably good global buffering by multiterminal multicommodity flow approximation","Dragan, F.F.; Kahng, A.B.; Mandoiu, I.; Muddu, S.; Zelikovsky, A.","Dept. of Math. & Comput. Sci., Kent State Univ., OH, USA","Design Automation Conference, 2001. Proceedings of the ASP-DAC 2001. Asia and South Pacific","20020807","2001","","","120","125","To implement high-performance global interconnect without impacting the placement and performance of existing blocks, the use of buffer blocks is becoming increasingly popular in structured-custom and block-based ASIC methodologies. Recent works by Cong, Kong and Pan (1999) and Tang and Wong (2000) give algorithms to solve the buffer block planning problem. In this paper, we address the problem of how to perform buffering of global multiterminal nets given an existing buffer block plan. We give a provably good algorithm based on a recent approach of Garg and Konemann (1998) and Fleischer (1999) [see also Albrecht (2000) and Dragan et al. (2000)]. Our method routes connections using available buffer blocks, such that required upper and lower bounds on buffer intervals-as well as wirelength upper bounds per connection-are satisfied. In addition, our algorithm allows more than one buffer to be inserted into any given connection and observes buffer parity constraints. Most importantly, and unlike previous works on the problem, we take into account multiterminal nets. Our algorithm outperforms existing algorithms for the problem, which are based on 2-pin decompositions of the nets. The algorithm has been validated on top-level layouts extracted from a recent high-end microprocessor design","","0-7803-6633-6","","10.1109/ASPDAC.2001.913291","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=913291","","Algorithm design and analysis;Application specific integrated circuits;Computer science;Educational institutions;High performance computing;Inverters;Mathematics;Repeaters;Routing;Upper bound","application specific integrated circuits;circuit layout CAD;integer programming;integrated circuit interconnections;integrated circuit layout;network routing","block-based ASIC methodologies;buffer blocks;buffer insertion;buffer interval bounds;buffer parity constraints;global buffering;global multiterminal nets;high-performance global interconnect;multiterminal multicommodity flow approximation;structured-custom ASIC methodologies;top-level layouts;wirelength upper bounds per connection","","5","1","","","","2001","30 Jan 2001-02 Feb 2001","IEEE","IEEE Conference Publications"
"A Theoretical Study on Wire Length Estimation Algorithms for Placement with Opaque Blocks","Tan Yan; Shuting Li; Takashima, Y.; Murata, H.","Graduate Sch. of Environ. Eng., Kitakyushu Univ., Fukuoka","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","268","273","How to estimate the shortest routing length when certain blocks are considered as routing obstacles is becoming an essential problem for block placement because HPWL, is no longer valid in this case. Although this problem is well studied in computational geometry (Mitchell, 2000), the research results are neither well-known to the CAD community nor presented in a way easy for CAD researchers to ultilize their establishment. With the help of some recent notions in block placement, this paper interprets the research result in Atallah and Chen (1991) and de Rezende et al. (1985), which gives the best algorithm for this problem as we know, in a way more concise and more friendly to CAD researchers. Besides, we also tailor its algorithm to VLSI CAD application. As the result, we present a method that estimates the shortest obstacle-avoiding routing length in 0(M<sup>2</sup> + N) time for a placement with M blocks and N 2-pin nets.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357997","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196043","","Computational geometry;Design automation;Pins;Radio frequency;Routing;Statistical distributions;Timing;Very large scale integration;Wire","circuit layout CAD;computational complexity;integrated circuit interconnections","VLSI CAD;block placement;computational geometry;routing obstacles;shortest obstacle-avoiding routing length;shortest routing length;wire length estimation algorithms","","0","","10","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"An improved P-admissible floorplan representation based on corner block list","Renshen Wang; Sheqin Dong; Xianlong Hong","Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing, China","Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific","20050718","2005","2","","1115","1118 Vol. 2","The corner block list representation (CBL) introduced in 2000 is an efficient and effective model for floorplanning and placement while still having some limitations such as redundancy and incompleteness. In this paper, we present an auxiliary 3-route model to eliminate the redundancy and insert empty rooms to resolve the incompleteness. Finally we attain a P-admissible representation ECBL (2) which has higher performances than the original CBL and the count of its solution space is O((2n)!2<sup>6n</sup>/n!n<sup>4</sup>).","","0-7803-8736-8","","10.1109/ASPDAC.2005.1466536","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1466536","","Circuits;Computer science;Design optimization;Topology;Very large scale integration","VLSI;computational complexity;integrated circuit modelling;redundancy","auxiliary 3-route model;corner block list;effective model;efficient model;improved P-admissible floorplan representation;incompleteness limitations;redundancy limitations","","0","","7","","","18-21 Jan. 2005","","IEEE","IEEE Conference Publications"
"Congestion prediction in floorplanning","Chiu-Wing Sham; Young, E.F.Y.","Dept. of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, China","Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific","20050718","2005","2","","1107","1110 Vol. 2","Routability optimization has become the major concern in floorplanning. In traditional floor planners, area minimization is an important issue. Due to the recent advances in VLSI technology, interconnect has become a dominant factor to the overall performance of a circuit. Routability prediction is thus very important in the floorplanning stage. In this paper, we propose a new congestion model to predict the congestion after detailed routing which is not confined to the assumption of shortest Manhattan distance routes. We have compared our new models and some existing models with the actual congestion measures obtained by global routing some placement results (using the Capo placer as stated in A. E. Caldwell et al. (2000)) with a publicly available maze router. Results show that our models can make significant improvement in estimation accuracy over the other models.","","0-7803-8736-8","","10.1109/ASPDAC.2005.1466534","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1466534","","Computer science;Design optimization;Integrated circuit interconnections;Prediction methods;Predictive models;Routing;Shape;Tiles;Very large scale integration;Wiring","VLSI;circuit optimisation;network routing","VLSI technology;area minimization;congestion prediction;estimation accuracy improvement;global routing;maze router;routability optimization;shortest Manhattan distance routes","","0","","13","","","18-21 Jan. 2005","","IEEE","IEEE Conference Publications"
"FastRoute 2.0: A High-quality and Efficient Global Router","Min Pan; Chu, C.","Dept. of Electr. & Comput. Eng., Iowa State Univ., Ames, IA","Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific","20070507","2007","","","250","255","Because of the increasing dominance of interconnect issues in advanced IC technology, it is desirable to incorporate global routing into early design stages to get accurate interconnect information. Hence, high-quality and fast global routers are in great demand. In this paper, we propose two major techniques to improve the extremely fast global router, FastRoute (Pan and Chu, 2006) in terms of solution quality : (1) monotonic routing, (2) multi-source multi-sink maze routing. The new router is called FastRoute 2.0. Experimental results show that FastRoute 2.0 can generate high-quality routing solutions with fast runtime compared with three state-of-the-art academic global routers FastRoute, Labyrinth (Kastner et al., 2000) and Chi Dispersion router (Hadsell and Madden, 2003). On the set of benchmarks used in Pan and Chu, 2006 and Hadsell and Madden (2003), the total overflow of FastRoute 2.0 is 98, compared to 1012 (FastRoute), 2846 (Labyrinth) and 1271 (Chi Dispersion Router). The runtime of FastRoute 2.0 is 73% slower than FastRoute, but 78times and 37times faster than Labyrinth and Chi Dispersion router. The promising results make it possible to integrate global routing into early design stages. This could dramatically improve the design solution quality.","","1-4244-0629-3","1-4244-0630-7","10.1109/ASPDAC.2007.357994","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4196040","","Clocks;Delay estimation;Integrated circuit interconnections;Routing;Runtime;Timing;Topology;Very large scale integration;White spaces;Wire","circuit CAD;integrated circuit design;integrated circuit interconnections","FastRoute 2.0;advanced IC technology;design solution quality;extremely fast global router;high-quality routing solutions;monotonic routing;multisource multisink maze routing","","38","1","19","","","23-26 Jan. 2007","","IEEE","IEEE Conference Publications"
"New graph bipartizations for double-exposure, bright field alternating phase-shift mask layout","Kahng, A.B.; Vaya, S.; Zelikovsky, A.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Design Automation Conference, 2001. Proceedings of the ASP-DAC 2001. Asia and South Pacific","20020807","2001","","","133","138","We describe new graph bipartization algorithms for layout modification and phase assignment of bright-field alternating phase-shifting masks (AltPSM). The problem of layout modification for phase-assignability reduces to the problem of making a certain layout-derived graph bipartite (i.e., 2-colorable). Previous work by Berman et al. (2000) solves bipartization optimally for the dark field alternating PSM regime. Only one degree of freedom is allowed (and relevant) for such a bipartization: edge deletion, which corresponds to increasing the spacing between features in order to remove phase conflict. Unfortunately, dark-field PSM is used only for contact layers, due to limitations of negative photoresists. Poly and metal layers are actually created using positive photoresists and bright-field masks. In this paper, we define a new graph bipartization formulation that pertains to the more technologically relevant bright-field regime. The previous work by Berman et al. does not apply to this regime. This formulation allows two degrees of freedom for layout perturbation: (i) increasing the spacing between features, and (ii) increasing the width of critical features. Each of these corresponds to node deletion in a new layout-derived graph that we define, called the feature graph. Graph bipartization by node deletion asks for a minimum weight node set A such that deletion of A makes the graph bipartite. Unlike bipartization by edge deletion, this problem is NP-hard. We investigate several practical heuristics for the node deletion bipartization of planar graphs, including one that has 9/4 approximation ratio. Computational experience with industrial VLSI layout benchmarks shows promising results","","0-7803-6633-6","","10.1109/ASPDAC.2001.913293","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=913293","","Circuits;Compaction;Computer industry;Computer science;Documentation;Interference;Phase shifters;Protection;Resists;Very large scale integration","VLSI;circuit layout CAD;design for manufacture;graph theory;integrated circuit layout;integrated circuit manufacture;phase shifting masks;photolithography","NP-hard problem;VLSI layout benchmarks;bright field alternating PSM layout;bright-field regime;double-exposure PSM layout;feature graph;graph bipartization algorithms;graph bipartizations;layout modification;layout perturbation;layout-derived graph;node deletion;phase assignment;phase-shift mask layout;planar graphs;two degrees of freedom","","8","20","","","","2001","30 Jan 2001-02 Feb 2001","IEEE","IEEE Conference Publications"
"Multithreaded simulation for synchronous dataflow graphs","Chia-Jui Hsu; Pino, J.L.; Bhattacharyya, S.S.","Agilent Technol. Inc., Westlake Village, CA","Design Automation Conference, 2008. DAC 2008. 45th ACM/IEEE","20080702","2008","","","331","336","Synchronous dataflow (SDF) has been successfully used in design tools for system-level simulation of wireless communication systems. Modern wireless communication standards involve large complexity and highly-multirate behavior, and typically result in long simulation time. The traditional approach for simulating SDF graphs is to compute and execute static single-processor schedules. Nowadays, multi-core processors are increasingly popular for their potential performance improvements through on-chip, thread-level parallelism. However, without novel scheduling and simulation techniques that explicitly explore multithreading capability, current design tools gain only minimal performance improvements. In this paper, we present a new multithreaded simulation scheduler, called MSS, to provide simulation runtime speed-up for executing SDF graphs on multi-core processors. We have implemented MSS in the advanced design system (ADS) from Agilent Technologies. On an Intel dual-core, hyper-threading (4 processing units) processor, our results from this implementation demonstrate up to 3.5 times speed-up in simulating modern wireless communication systems (e.g., WCDMA3G, CDMA 2000, WiMax, EDGE, and Digital TV).","0738-100X","978-1-60558-115-6","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4555833","Multithreaded simulation;Scheduling;Synchronous dataflow","Communication standards;Computational modeling;Multiaccess communication;Multicore processing;Multithreading;Parallel processing;Performance gain;Processor scheduling;Runtime;Wireless communication","processor scheduling;radio networks","advanced design system;multicore processors;multithreaded simulation scheduler;synchronous dataflow graphs;wireless communication systems","","1","","17","","","8-13 June 2008","","IEEE","IEEE Conference Publications"
"Incorporation of hard-fault-coverage in model-based testing of mixed-signal ICs","Wegener, C.; Kennedy, M.P.","Univ. Coll. Cork, Ireland","Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings","20020806","2000","","","765","","The application of the Linear Error Mechanism Modeling Algorithm (LEMMA) to various DAC and ADC architectures has raised the issue of including hard-fault-coverage as an integral part of the algorithm. In this work, we combine defect-oriented functionality tests and specification-oriented linearity tests of a mixed-signal IC to save test time. The key development is a novel test point selection strategy which not only optimizes the INL-prediction variance of the model, but also satisfies hard-fault-coverage constraints","","0-7695-0537-6","","10.1109/DATE.2000.840898","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=840898","","Automatic testing;Circuit faults;Circuit testing;Constraint optimization;Educational institutions;Electrical fault detection;Fault detection;Integrated circuit testing;Linearity;Reactive power","analogue-digital conversion;automatic testing;digital-analogue conversion;integrated circuit testing;mixed analogue-digital integrated circuits","ADC architectures;DAC architectures;INL-prediction variance;defect-oriented functionality tests;hard-fault-coverage;linear error mechanism modeling algorithm;mixed-signal ICs;model-based testing;specification-oriented linearity tests;test point selection strategy","","0","1","6","","","2000","27 Mar 2000-30 Mar 2000","IEEE","IEEE Conference Publications"
"Partial reluctance based circuit simulation is efficient and stable","Yu Du; Dai, W.","Sch. of Eng., California Univ., Santa Cruz, CA, USA","Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific","20050718","2005","1","","483","488 Vol. 1","Partial reluctance K, the inversion of partial inductance L, is proposed by Devgan et al. to capture the on-chip inductance effect (2000). Partial reluctance based circuit simulation is efficient and stable because it is believed that partial reluctance effect is local and partial reluctance matrix is positive definite, although it has not been proved or illustrated clearly. In this paper, we are going to prove that mutual partial reluctance effect between a completely shielded short conductor segment and a conductor segment outside the shield is zero, which implies that the partial reluctance effect is local. Also, an iterative cutting algorithm is proposed to guarantee the strong diagonal dominance of the partial reluctance matrix, which is a sufficient condition for the partial reluctance matrix to be positive definite. With these two characters of partial reluctance, the circuit simulation based on partial reluctance is efficient and stable.","","0-7803-8736-8","","10.1109/ASPDAC.2005.1466211","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1466211","","Capacitance;Circuit simulation;Clocks;Conductors;Copper;H infinity control;Inductance;Magnetic shielding;Sufficient conditions;Wire","circuit simulation;electromagnetic shielding;inductance;integrated circuit interconnections","circuit simulation;completely shielded short conductor segment;iterative cutting algorithm;magnetic field;on-chip inductance effect;partial inductance;partial reluctance;shielding;vector potential","","0","","18","","","18-21 Jan. 2005","","IEEE","IEEE Conference Publications"
"The aethereal network on chip after ten years: Goals, evolution, lessons, and future","Goossens, K.; Hansson, A.","Eindhoven Univ. of Technol., Eindhoven, Netherlands","Design Automation Conference (DAC), 2010 47th ACM/IEEE","20100726","2010","","","306","311","The goals for the thereal network on silicon, as it was then called, were set in 2000 and its concepts were defined early 2001. Ten years on, what has been achieved? Did we meet the goals, and what is left of the concepts? In this paper we answer those questions, and evaluate different implementations, based on a new performance: cost analysis. We discuss and reflect on our experiences, and conclude with open issues and future directions.","0738-100X","978-1-4244-6677-1","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5523545","Network on chip;circuit switching;rate control","Bandwidth;Costs;Delay;Digital TV;Network-on-a-chip;Performance analysis;SDRAM;Scalability;US Department of Transportation;Wires","network-on-chip","thereal network;aethereal network on chip","","12","","","","","13-18 June 2010","","IEEE","IEEE Conference Publications"
"Vicis: A reliable network for unreliable silicon","Fick, D.; DeOrio, A.; Jin Hu; Bertacco, V.; Blaauw, D.; Sylvester, D.","Dept. of Electr. Eng. & Comput. Sci., Univ. of Michigan, Ann Arbor, MI, USA","Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE","20090828","2009","","","812","817","Process scaling has given designers billions of transistors to work with. As feature sizes near the atomic scale, extensive variation and wearout inevitably make margining uneconomical or impossible. The ElastIC project seeks to address this by creating a large-scale chip-multiprocessor that can self-diagnose, adapt, and heal. Creating large, flexible designs in this environment naturally lends itself to the repetitive nature of network-on-chip (NoC), but the loss of a single link or router will result in complete network failure. In this work we present Vicis, an ElastIC-style NoC that can tolerate the loss of many network components due to wearout induced hard faults. Vicis uses the inherent redundancy in the network and its routers in order to maintain correct operation while incurring a much lower area overhead than previously proposed N-modular redundancy (NMR) based solutions. Each router has a built-in-self-test (BIST) that diagnoses the locations of hard fault and runs a number of algorithms to best use ECC, port swapping, and a crossbar bypass bus to mitigate them. The routers work together to run distributed algorithms to solve network-wide problems as well, protecting the networking against critical failures in individual routers. In this work we show that with stuck-at fault rates as high as 1 in 2000 gates, Vicis will continue to operate with approximately half of its routers still functional and communicating.","0738-100X","978-1-6055-8497-3","","","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5227053","Built-in-Self-Test;Fault Tolerance;Hard Faults;N-Modular Redundancy;Network-on-Chip;Reconfiguration;Torus","Electric breakdown;Fault diagnosis;Fault tolerance;Network-on-a-chip;Power system management;Redundancy;Silicon;System recovery;Telecommunication traffic;Testing","built-in self test;distributed algorithms;failure analysis;microprocessor chips;network-on-chip;redundancy","ECC;ElastIC project;N-modular redundancy;Vicis;built-in-self-test;crossbar bypass bus;distributed algorithms;hard fault;large-scale chip-multiprocessor;network failure;network redundancy;network-on-chip;port swapping;process scaling;routers;stuck-at fault rates","","19","","24","","","26-31 July 2009","","IEEE","IEEE Conference Publications"
"Combinatorial group testing methods for the BIST diagnosis problem","Kahng, A.B.; Reda, S.","Dept. of Comput. Sci. & Electr. Comput. Eng., California Univ., San Diego, La Jolla, CA, USA","Design Automation Conference, 2004. Proceedings of the ASP-DAC 2004. Asia and South Pacific","20041004","2004","","","113","116","We examine an abstract formulation of BIST diagnosis in digital logic systems. The BIST diagnosis problem has applications that include identification of erroneous test vectors, faulty scan cells, faulty modules, and faulty logic blocks in FPGAs. We develop an abstract model of this problem and show a fundamental correspondence to the well-established subject of combinatorial group testing (CGT) [Ding-Zhu Du et al., (1994)]. Armed with this new perspective, we show how to improve on a number of existing techniques in the VLSI diagnosis literature. In addition, we adapt and apply a number of CGT algorithms that are well-suited to the diagnosis problem in the digital realm. We also propose completely new methods and empirically evaluate the different algorithms. Our experiments show that results of the proposed algorithms outperform recent diagnosis techniques [J. Ghosh-Dastidar et al. (1999), (2000), J. Rajski et al. (1997)]. Finally, we point out future directions that can lead to new solutions for the BIST diagnosis problem.","","0-7803-8175-0","","10.1109/ASPDAC.2004.1337550","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1337550","","Built-in self-test;DSL;Fault detection;Fault diagnosis;Field programmable gate arrays;Hardware;Logic testing;Shift registers;Test pattern generators;Very large scale integration","VLSI;built-in self test;computational complexity;fault diagnosis;field programmable gate arrays","BIST diagnosis problem;FPGA;VLSI diagnosis literature;combinatorial group testing method;digital logic system;faulty logic block;faulty modules;faulty scan cells","","1","","","","","27-30 Jan. 2004","","IEEE","IEEE Conference Publications"
"Sequential equivalence checking using cuts","Wei Huang; Tang, P.; Min Ding","State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai, China","Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific","20050718","2005","1","","455","458 Vol. 1","This paper presents an algorithm which is an improvement of Van Eijk's algorithm (2000) by incorporating a cutpoints technique (Kuelhmann and Krohm, 1997). Combinational verification often uses the technique to convert large scale circuits to several small ones, which will be verified separately. Reasonable cuts can bring less time consuming to combinational verification. We embed the technique into sequential equivalence checking. Experimental results show that the proposed method can achieve about 2 speedup over the original one.","","0-7803-8736-8","","10.1109/ASPDAC.2005.1466206","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1466206","","Application specific integrated circuits;Equations;Laboratories;Sequential circuits","combinational circuits;formal verification;logic testing;sequential circuits","Van Eijk algorithm;combinational verification;cutpoints technique;large scale circuits;sequential equivalence checking","","0","","9","","","18-21 Jan. 2005","","IEEE","IEEE Conference Publications"
