# IX-ZeroCell â€“ Internal Power Bus Layout

**Author:** Bryce Wooster  
**License:** Apache-2.0  
**Purpose:** Define the internal power routing from supercap bank through boost converter to output ports

---

## âš¡ Power Flow Path Overview

```txt
[ Supercap Bank ]
      â”‚
      â–¼
[ Soft Start FET + NTC ]
      â”‚
      â–¼
[ Boost Converter (MT3608) ]
      â”‚
      â–¼
[ Voltage Selector Divider ]
      â”‚
      â–¼
[ Output Rail ]
      â”‚
 â”Œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 â–¼    â–¼    â–¼         â–¼
USB-A USB-C JST     Header
```

---

## ðŸ“ PCB Trace Width Guidelines

| Segment                         | Max Current | Recommended Width (1oz) |
|--------------------------------|-------------|--------------------------|
| Cap Bank â†’ Soft Start FET      | ~1.5A       | 1.5mm (60 mil)  
| FET â†’ Boost Input              | ~1.2A       | 1.5mm  
| Boost Output â†’ Selector        | ~1.2A       | 1.0mm  
| Selector â†’ Fuses               | ~1.0A       | 1.0mm  
| Fuse â†’ Output Ports            | â‰¤500mA      | 0.75mm (30 mil)

- **Use 2oz copper** if possible â€” doubles current capacity  
- **Keep all traces short and wide**, especially around the boost converter

---

## ðŸ¥‡ Copper Pour Strategy

- Use **solid copper pours** for GND and VOUT planes  
- GND plane should run full bottom layer (low impedance return path)  
- VOUT pour on top layer from boost output â†’ fuse bank â†’ output connectors  
- Stitch pours with **via fences** every 100mil for noise and EMI suppression

---

## ðŸ“Š Power Integrity Enhancements

| Feature            | Benefit                          |
|--------------------|----------------------------------|
| Wide pours         | Lower voltage drop under load  
| Short feedback loop| Boost stability improves  
| Via stitching      | RF grounding + thermal relief  
| Ground plane       | Reduces switching noise  
| Decoupling caps    | Buffers high-speed current spikes

> Add **10ÂµF + 0.1ÂµF caps** near boost converter and output connectors

---

## ðŸ§² Keep-Out Zones

- Avoid routing under inductor of MT3608  
- No signal traces through power pour  
- Separate digital and power GNDs if MCU present

---

## ðŸ”§ Mounting Considerations

- Leave **1.0mm clearance** around power traces for solder mask and etching tolerance  
- Place **test points** for VOUT and GND before port breakouts  
- Keep **output trace segments isolated by fuse pads** to localize shorts

---

## âœ… Summary

- Internal power path flows: Supercap â†’ Soft start â†’ Boost â†’ Selector â†’ Fuses â†’ Ports  
- Trace widths designed for 1A+ handling  
- Ground and VOUT use dedicated copper pours with via stitching  
- Decoupling, test points, and clearance all enforced

