{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723595476738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723595476742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 10:31:16 2024 " "Processing started: Wed Aug 14 10:31:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723595476742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595476742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C4M1P4 -c C4M1P4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off C4M1P4 -c C4M1P4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595476742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723595477008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723595477008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c4m1p3.vhd 4 2 " "Found 4 design units, including 2 entities, in source file c4m1p3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "C4M1P3.vhd" "" { Text "C:/AlteraPrj/C4M1P4/C4M1P3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595483481 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 C4M1P3-Behavioral " "Found design unit 2: C4M1P3-Behavioral" {  } { { "C4M1P3.vhd" "" { Text "C:/AlteraPrj/C4M1P4/C4M1P3.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595483481 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "C4M1P3.vhd" "" { Text "C:/AlteraPrj/C4M1P4/C4M1P3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595483481 ""} { "Info" "ISGN_ENTITY_NAME" "2 C4M1P3 " "Found entity 2: C4M1P3" {  } { { "C4M1P3.vhd" "" { Text "C:/AlteraPrj/C4M1P4/C4M1P3.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595483481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595483481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c4m1p2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c4m1p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C4M1P2-Behavioral " "Found design unit 1: C4M1P2-Behavioral" {  } { { "C4M1P2.vhd" "" { Text "C:/AlteraPrj/C4M1P4/C4M1P2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595483483 ""} { "Info" "ISGN_ENTITY_NAME" "1 C4M1P2 " "Found entity 1: C4M1P2" {  } { { "C4M1P2.vhd" "" { Text "C:/AlteraPrj/C4M1P4/C4M1P2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595483483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595483483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/AlteraPrj/C4M1P4/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595483484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595483484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c4m1p4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c4m1p4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C4M1P4-Behavioral " "Found design unit 1: C4M1P4-Behavioral" {  } { { "C4M1P4.vhd" "" { Text "C:/AlteraPrj/C4M1P4/C4M1P4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595483486 ""} { "Info" "ISGN_ENTITY_NAME" "1 C4M1P4 " "Found entity 1: C4M1P4" {  } { { "C4M1P4.vhd" "" { Text "C:/AlteraPrj/C4M1P4/C4M1P4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595483486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595483486 ""}
{ "Error" "EVRFX_VHDL_USE_CLAUSES_IMPORTING_MULTIPLE_DECLS" "unsigned C4M1P4.vhd(60) " "VHDL Use Clause error at C4M1P4.vhd(60): more than one Use Clause imports a declaration of simple name \"unsigned\" -- none of the declarations are directly visible" {  } { { "C4M1P4.vhd" "" { Text "C:/AlteraPrj/C4M1P4/C4M1P4.vhd" 60 0 0 } }  } 0 10621 "VHDL Use Clause error at %2!s!: more than one Use Clause imports a declaration of simple name \"%1!s!\" -- none of the declarations are directly visible" 0 0 "Analysis & Synthesis" 0 -1 1723595483487 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "unsigned numeric_std_vhdl1993.vhd(65) " "HDL error at numeric_std_vhdl1993.vhd(65): see declaration for object \"unsigned\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 65 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595483487 ""}
{ "Error" "EVRFX_VHDL_ANOTHER_MATCH" "unsigned syn_arit.vhd(26) " "VHDL error at syn_arit.vhd(26): another match for \"unsigned\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 26 0 0 } }  } 0 10609 "VHDL error at %2!s!: another match for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595483488 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "2 \">\" C4M1P4.vhd(60) " "VHDL error at C4M1P4.vhd(60): can't determine definition of operator \"\">\"\" -- found 2 possible definitions" {  } { { "C4M1P4.vhd" "" { Text "C:/AlteraPrj/C4M1P4/C4M1P4.vhd" 60 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1723595483488 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723595483565 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 14 10:31:23 2024 " "Processing ended: Wed Aug 14 10:31:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723595483565 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723595483565 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723595483565 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595483565 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595484133 ""}
