// Seed: 337819844
module module_0 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2
    , id_9,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    input tri0 id_7
);
  assign id_5 = 1 & 1;
  uwire id_10 = 'h0;
  wire  id_11 = ~id_1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input tri id_2,
    output supply0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    input uwire id_9,
    output tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri id_14,
    output tri1 id_15,
    input supply0 id_16,
    input wor id_17,
    input wor id_18
);
  assign id_10 = id_13 ? 1 : 1;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_1,
      id_9,
      id_17,
      id_3,
      id_4,
      id_9
  );
  assign modCall_1.id_1 = 0;
  assign id_1 = id_14;
  wire id_20;
endmodule
