#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov  9 11:58:46 2022
# Process ID: 30840
# Current directory: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/synth_1
# Command line: vivado.exe -log test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test.tcl
# Log file: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/synth_1/test.vds
# Journal file: D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test.tcl -notrace
Command: synth_design -top test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17748
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1036.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test' [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/new/test.v:23]
INFO: [Synth 8-6157] synthesizing module 'fib_gen' [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/new/fib_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'cntr_udclr_nb' [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/cntr_udclr_nb_v1_05.v:37]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cntr_udclr_nb' (1#1) [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/cntr_udclr_nb_v1_05.v:37]
INFO: [Synth 8-6157] synthesizing module 'fsm_template' [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/FSM_Template v1_00.v:23]
	Parameter st_0 bound to: 2'b00 
	Parameter st_1 bound to: 2'b01 
	Parameter st_2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fsm_template' (2#1) [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/FSM_Template v1_00.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_2n_div_test' [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/clk_2n_div_test_v1_01.v:39]
	Parameter n bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_2n_div_test' (3#1) [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/clk_2n_div_test_v1_01.v:39]
INFO: [Synth 8-6155] done synthesizing module 'fib_gen' (4#1) [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/new/fib_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'univ_sseg' [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:82]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_14b' [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:275]
INFO: [Synth 8-226] default block is never used [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:294]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_14b' (5#1) [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:275]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_7b' [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:373]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_7b' (6#1) [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:373]
INFO: [Synth 8-6157] synthesizing module 'clk_divder' [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:258]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divder' (7#1) [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:258]
INFO: [Synth 8-226] default block is never used [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:129]
INFO: [Synth 8-226] default block is never used [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:145]
INFO: [Synth 8-226] default block is never used [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:157]
INFO: [Synth 8-226] default block is never used [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:169]
INFO: [Synth 8-226] default block is never used [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:181]
INFO: [Synth 8-226] default block is never used [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:193]
INFO: [Synth 8-6155] done synthesizing module 'univ_sseg' (8#1) [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:82]
INFO: [Synth 8-6155] done synthesizing module 'test' (9#1) [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/sources_1/new/test.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1037.516 ; gain = 1.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1037.516 ; gain = 1.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1037.516 ; gain = 1.016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1037.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/constrs_1/imports/cpe 133/Basys3_Master_v1_03.xdc]
Finished Parsing XDC File [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/constrs_1/imports/cpe 133/Basys3_Master_v1_03.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.srcs/constrs_1/imports/cpe 133/Basys3_Master_v1_03.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1152.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1152.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1152.250 ; gain = 115.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1152.250 ; gain = 115.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1152.250 ; gain = 115.750
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'fsm_template'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    st_0 |                               00 |                               00
                    st_1 |                               01 |                               01
                    st_2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'fsm_template'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.250 ; gain = 115.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 18    
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 14    
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.250 ; gain = 115.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1152.250 ; gain = 115.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1152.250 ; gain = 115.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1152.250 ; gain = 115.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.484 ; gain = 120.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.484 ; gain = 120.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.484 ; gain = 120.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.484 ; gain = 120.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.484 ; gain = 120.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.484 ; gain = 120.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     3|
|4     |LUT2   |    13|
|5     |LUT3   |     1|
|6     |LUT4   |     3|
|7     |LUT5   |     1|
|8     |LUT6   |    10|
|9     |FDRE   |    49|
|10    |IBUF   |     2|
|11    |OBUF   |    12|
|12    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.484 ; gain = 120.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1157.484 ; gain = 6.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1157.484 ; gain = 120.984
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1167.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1172.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1172.684 ; gain = 136.184
INFO: [Common 17-1381] The checkpoint 'D:/schoolfiles/School/cpe 133/exp12/fib_seq_gen/fib_seq_gen.runs/synth_1/test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_synth.rpt -pb test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 11:59:07 2022...
