module hw1test;
reg A;
reg B;
wire nA;
wire nB;
wire AB;
wire nAB;
wire nAandnB;

not Ainv(nA, A);
not Binv(nB, B);

and andgate(AB, A, B);
not ABinv(nAB, AB);

and andgate(nAandnB, nA, nB);
initial begin 
$display("A B | ~A ~B | ~(AB) ~A+~B | ~(A+B) ~A~B ");
A=0;B=0; #1
$display("%b %b  |  %b  %b | %b    %b ", A, B, nA, nB, nAB nAandnB);
A=0;B=1; #1
$display("%b %b  |  %b  %b | %b    %b ", A, B, nA, nB, nAB nAandnB);
A=1;B=0; #1
$display("%b %b  |  %b  %b | %b    %b ", A, B, nA, nB, nAB nAandnB);
A=1;B=1; #1
$display("%b %b  |  %b  %b | %b    %b ", A, B, nA, nB, nAB nAandnB);
end
endmodule
