Analysis & Synthesis report for SEA
Wed Mar 06 17:59:23 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for fifo_data:inst20|dcfifo:dcfifo_component
 19. Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated
 20. Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p
 21. Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p
 22. Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram
 23. Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_3dc:rdaclr
 24. Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_gd9:rs_brp
 25. Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_gd9:rs_bwp
 26. Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|alt_synch_pipe_mc8:rs_dgwp
 27. Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe13
 28. Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_3dc:wraclr
 29. Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|alt_synch_pipe_mc8:ws_dgrp
 30. Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe13
 31. Source assignments for nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0|shift_taps_cnm:auto_generated|altsyncram_66b1:altsyncram2
 32. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe1_1
 33. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe1_2
 34. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3
 35. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_1
 36. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_2
 37. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe2_3
 38. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe3_1
 39. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe3_3
 40. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe4_1
 41. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe4_2
 42. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe5_1
 43. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe6_1
 44. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_1
 45. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_2
 46. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_2_1
 47. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_2_2
 48. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_3
 49. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_4
 50. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5
 51. Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_6
 52. Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_adder:enc_error_inst
 53. Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_adder:theta_d_inst
 54. Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_adder:inst9
 55. Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_multiplier:inst3
 56. Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_adder:inst4
 57. Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_adder:intpl_error_inst
 58. Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_multiplier:intpl_temp_inst
 59. Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_adder:intpl_inc_inst
 60. Parameter Settings for User Entity Instance: DECODE:inst5|lpm_decode:LPM_DECODE_component
 61. Parameter Settings for User Entity Instance: PLL_M:inst|altpll:altpll_component
 62. Parameter Settings for User Entity Instance: fifo_data:inst20|dcfifo:dcfifo_component
 63. Parameter Settings for User Entity Instance: rs485:inst14
 64. Parameter Settings for User Entity Instance: DECODE1:inst16|lpm_decode:LPM_DECODE_component
 65. Parameter Settings for User Entity Instance: baudrate_ctrl:inst9
 66. Parameter Settings for Inferred Entity Instance: nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0
 67. Parameter Settings for Inferred Entity Instance: nominal_top:inst55|fixed_multiplier:inst3|lpm_mult:Mult0
 68. Parameter Settings for Inferred Entity Instance: AB_8:inst56|lpm_mult:Mult0
 69. Parameter Settings for Inferred Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_1|lpm_mult:Mult0
 70. Parameter Settings for Inferred Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe4_1|lpm_mult:Mult0
 71. Parameter Settings for Inferred Entity Instance: nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0
 72. Parameter Settings for Inferred Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_1|lpm_mult:Mult0
 73. Parameter Settings for Inferred Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_2|lpm_mult:Mult0
 74. Parameter Settings for Inferred Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_4|lpm_mult:Mult0
 75. Parameter Settings for Inferred Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5|lpm_mult:Mult0
 76. Parameter Settings for Inferred Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3|lpm_mult:Mult0
 77. altpll Parameter Settings by Entity Instance
 78. dcfifo Parameter Settings by Entity Instance
 79. altshift_taps Parameter Settings by Entity Instance
 80. lpm_mult Parameter Settings by Entity Instance
 81. Port Connectivity Checks: "nominal_top:inst55|fixed_adder:intpl_inc_inst"
 82. Port Connectivity Checks: "nominal_top:inst55|fixed_multiplier:intpl_temp_inst"
 83. Port Connectivity Checks: "nominal_top:inst55|fixed_adder:intpl_error_inst"
 84. Port Connectivity Checks: "nominal_top:inst55|fixed_adder:inst4"
 85. Port Connectivity Checks: "nominal_top:inst55|fixed_multiplier:inst3"
 86. Port Connectivity Checks: "nominal_top:inst55|fixed_adder:inst9"
 87. Port Connectivity Checks: "nominal_top:inst55|fixed_adder:theta_d_inst"
 88. Port Connectivity Checks: "nominal_top:inst55|fixed_adder:enc_error_inst"
 89. Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_6"
 90. Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5"
 91. Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_4"
 92. Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_3"
 93. Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_2_2"
 94. Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_2_1"
 95. Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_2"
 96. Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_1"
 97. Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance"
 98. Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe6_1"
 99. Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe5_1"
100. Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe4_2"
101. Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe4_1"
102. Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe3_3"
103. Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe3_1"
104. Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe2_3"
105. Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_2"
106. Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_1"
107. Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3"
108. Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe1_2"
109. Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe1_1"
110. Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance"
111. Port Connectivity Checks: "nominal_top:inst55|control_timer:inst1"
112. Post-Synthesis Netlist Statistics for Top Partition
113. Elapsed Time Per Partition
114. Analysis & Synthesis Messages
115. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 06 17:59:23 2019           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; SEA                                             ;
; Top-level Entity Name              ; SEA                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,893                                           ;
;     Total combinational functions  ; 2,539                                           ;
;     Dedicated logic registers      ; 864                                             ;
; Total registers                    ; 864                                             ;
; Total pins                         ; 40                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,568                                           ;
; Embedded Multiplier 9-bit elements ; 28                                              ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; SEA                ; SEA                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+---------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                       ; Library ;
+---------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+---------+
; controller/nominal_top.v              ; yes             ; User Verilog HDL File              ; E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v                      ;         ;
; SEA.bdf                               ; yes             ; User Block Diagram/Schematic File  ; E:/FPGA/SEA/SEA_FPGA/SEA.bdf                                       ;         ;
; PLL_M.v                               ; yes             ; User Wizard-Generated File         ; E:/FPGA/SEA/SEA_FPGA/PLL_M.v                                       ;         ;
; DECODE.v                              ; yes             ; User Wizard-Generated File         ; E:/FPGA/SEA/SEA_FPGA/DECODE.v                                      ;         ;
; PULSE.v                               ; yes             ; User Verilog HDL File              ; E:/FPGA/SEA/SEA_FPGA/PULSE.v                                       ;         ;
; Rst_n.v                               ; yes             ; User Verilog HDL File              ; E:/FPGA/SEA/SEA_FPGA/Rst_n.v                                       ;         ;
; fifo_data.v                           ; yes             ; User Wizard-Generated File         ; E:/FPGA/SEA/SEA_FPGA/fifo_data.v                                   ;         ;
; rs485.v                               ; yes             ; User Verilog HDL File              ; E:/FPGA/SEA/SEA_FPGA/rs485.v                                       ;         ;
; DECODE1.v                             ; yes             ; User Wizard-Generated File         ; E:/FPGA/SEA/SEA_FPGA/DECODE1.v                                     ;         ;
; arithmatic/fixed_adder.v              ; yes             ; Auto-Found Verilog HDL File        ; E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_adder.v                      ;         ;
; arithmatic/fixed_multiplier.v         ; yes             ; Auto-Found Verilog HDL File        ; E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v                 ;         ;
; controller/SMC_Observe/SMC_obv_ctrl.v ; yes             ; Auto-Found Verilog HDL File        ; E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ctrl.v         ;         ;
; controller/SMC_Observe/SMC_obv_ob.v   ; yes             ; Auto-Found Verilog HDL File        ; E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ob.v           ;         ;
; ../timer/control_timer.v              ; yes             ; Auto-Found Verilog HDL File        ; E:/FPGA/SEA/SEA_FPGA/timer/control_timer.v                         ;         ;
; arithmatic/arithmatic.v               ; yes             ; Auto-Found Verilog HDL File        ; E:/FPGA/SEA/SEA_FPGA/arithmatic/arithmatic.v                       ;         ;
; controller/controller_defines.v       ; yes             ; Auto-Found Verilog HDL File        ; E:/FPGA/SEA/SEA_FPGA/controller/controller_defines.v               ;         ;
; controller/smc_observe/smc_obv_def.v  ; yes             ; Auto-Found Verilog HDL File        ; E:/FPGA/SEA/SEA_FPGA/controller/smc_observe/smc_obv_def.v          ;         ;
; lpm_decode.tdf                        ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf          ;         ;
; declut.inc                            ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/declut.inc              ;         ;
; altshift.inc                          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altshift.inc            ;         ;
; lpm_compare.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_constant.inc                      ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; aglobal180.inc                        ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/aglobal180.inc          ;         ;
; db/decode_lvf.tdf                     ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/decode_lvf.tdf                             ;         ;
; altpll.tdf                            ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; stratix_pll.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll_m_altpll.v                     ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v                             ;         ;
; dcfifo.tdf                            ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf              ;         ;
; lpm_counter.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_add_sub.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; altdpram.inc                          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; a_graycounter.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/a_graycounter.inc       ;         ;
; a_fefifo.inc                          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/a_fefifo.inc            ;         ;
; a_gray2bin.inc                        ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/a_gray2bin.inc          ;         ;
; dffpipe.inc                           ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; alt_sync_fifo.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;         ;
; altsyncram_fifo.inc                   ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;         ;
; db/dcfifo_fcp1.tdf                    ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf                            ;         ;
; db/a_gray2bin_ugb.tdf                 ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/a_gray2bin_ugb.tdf                         ;         ;
; db/a_graycounter_t57.tdf              ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/a_graycounter_t57.tdf                      ;         ;
; db/a_graycounter_pjc.tdf              ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/a_graycounter_pjc.tdf                      ;         ;
; db/altsyncram_ak61.tdf                ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf                        ;         ;
; db/dffpipe_3dc.tdf                    ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/dffpipe_3dc.tdf                            ;         ;
; db/dffpipe_gd9.tdf                    ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/dffpipe_gd9.tdf                            ;         ;
; db/alt_synch_pipe_mc8.tdf             ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/alt_synch_pipe_mc8.tdf                     ;         ;
; db/dffpipe_hd9.tdf                    ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/dffpipe_hd9.tdf                            ;         ;
; db/cmpr_b66.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/cmpr_b66.tdf                               ;         ;
; db/cmpr_a66.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/cmpr_a66.tdf                               ;         ;
; db/mux_j28.tdf                        ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/mux_j28.tdf                                ;         ;
; fifo_control.v                        ; yes             ; Auto-Found Verilog HDL File        ; E:/FPGA/SEA/SEA_FPGA/fifo_control.v                                ;         ;
; db/decode_9bf.tdf                     ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/decode_9bf.tdf                             ;         ;
; baudrate_ctrl.v                       ; yes             ; Auto-Found Verilog HDL File        ; E:/FPGA/SEA/SEA_FPGA/baudrate_ctrl.v                               ;         ;
; ab_8.v                                ; yes             ; Auto-Found Verilog HDL File        ; E:/FPGA/SEA/SEA_FPGA/ab_8.v                                        ;         ;
; spi_ctrl.v                            ; yes             ; Auto-Found Verilog HDL File        ; E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v                                    ;         ;
; altshift_taps.tdf                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altshift_taps.tdf       ;         ;
; db/shift_taps_cnm.tdf                 ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/shift_taps_cnm.tdf                         ;         ;
; db/altsyncram_66b1.tdf                ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/altsyncram_66b1.tdf                        ;         ;
; db/cntr_9rf.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/cntr_9rf.tdf                               ;         ;
; db/cmpr_tgc.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/cmpr_tgc.tdf                               ;         ;
; db/cntr_vah.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/cntr_vah.tdf                               ;         ;
; lpm_mult.tdf                          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; multcore.inc                          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; db/mult_v8t.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/mult_v8t.tdf                               ;         ;
; db/mult_vgt.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/mult_vgt.tdf                               ;         ;
; db/mult_8at.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/mult_8at.tdf                               ;         ;
; db/mult_d8t.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/mult_d8t.tdf                               ;         ;
; multcore.tdf                          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                           ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                           ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                        ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                      ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                    ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; mpar_add.tdf                          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                           ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc               ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_ckh.tdf                    ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/add_sub_ckh.tdf                            ;         ;
; db/add_sub_i9h.tdf                    ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/add_sub_i9h.tdf                            ;         ;
; db/add_sub_gkh.tdf                    ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/add_sub_gkh.tdf                            ;         ;
; altshift.tdf                          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/mult_58t.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/mult_58t.tdf                               ;         ;
; db/mult_69t.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/mult_69t.tdf                               ;         ;
; db/mult_l8t.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/mult_l8t.tdf                               ;         ;
; db/mult_k8t.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/mult_k8t.tdf                               ;         ;
; db/mult_iat.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/FPGA/SEA/SEA_FPGA/db/mult_iat.tdf                               ;         ;
+---------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 2,893                ;
;                                             ;                      ;
; Total combinational functions               ; 2539                 ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 858                  ;
;     -- 3 input functions                    ; 1122                 ;
;     -- <=2 input functions                  ; 559                  ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 1632                 ;
;     -- arithmetic mode                      ; 907                  ;
;                                             ;                      ;
; Total registers                             ; 864                  ;
;     -- Dedicated logic registers            ; 864                  ;
;     -- I/O registers                        ; 0                    ;
;                                             ;                      ;
; I/O pins                                    ; 40                   ;
; Total memory bits                           ; 1568                 ;
;                                             ;                      ;
; Embedded Multiplier 9-bit elements          ; 28                   ;
;                                             ;                      ;
; Total PLLs                                  ; 1                    ;
;     -- PLLs                                 ; 1                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; rst_n:inst4|Equal0~1 ;
; Maximum fan-out                             ; 506                  ;
; Total fan-out                               ; 11124                ;
; Average fan-out                             ; 3.14                 ;
+---------------------------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                             ; Entity Name      ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |SEA                                                 ; 2539 (2)            ; 864 (10)                  ; 1568        ; 28           ; 4       ; 12        ; 40   ; 0            ; |SEA                                                                                                                                                                            ; SEA              ; work         ;
;    |AB_8:inst56|                                     ; 327 (311)           ; 84 (84)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SEA|AB_8:inst56                                                                                                                                                                ; AB_8             ; work         ;
;       |lpm_mult:Mult0|                               ; 16 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SEA|AB_8:inst56|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult         ; work         ;
;          |mult_vgt:auto_generated|                   ; 16 (16)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SEA|AB_8:inst56|lpm_mult:Mult0|mult_vgt:auto_generated                                                                                                                         ; mult_vgt         ; work         ;
;    |PLL_M:inst|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|PLL_M:inst                                                                                                                                                                 ; PLL_M            ; work         ;
;       |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|PLL_M:inst|altpll:altpll_component                                                                                                                                         ; altpll           ; work         ;
;          |PLL_M_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|PLL_M:inst|altpll:altpll_component|PLL_M_altpll:auto_generated                                                                                                             ; PLL_M_altpll     ; work         ;
;    |PULSE:inst6|                                     ; 111 (111)           ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|PULSE:inst6                                                                                                                                                                ; PULSE            ; work         ;
;    |baudrate_ctrl:inst9|                             ; 19 (19)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|baudrate_ctrl:inst9                                                                                                                                                        ; baudrate_ctrl    ; work         ;
;    |nominal_top:inst55|                              ; 1465 (481)          ; 333 (212)                 ; 1568        ; 24           ; 4       ; 10        ; 0    ; 0            ; |SEA|nominal_top:inst55                                                                                                                                                         ; nominal_top      ; work         ;
;       |altshift_taps:delay_theta_r_rtl_0|            ; 25 (0)              ; 15 (0)                    ; 1568        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0                                                                                                                       ; altshift_taps    ; work         ;
;          |shift_taps_cnm:auto_generated|             ; 25 (0)              ; 15 (1)                    ; 1568        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0|shift_taps_cnm:auto_generated                                                                                         ; shift_taps_cnm   ; work         ;
;             |altsyncram_66b1:altsyncram2|            ; 0 (0)               ; 0 (0)                     ; 1568        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0|shift_taps_cnm:auto_generated|altsyncram_66b1:altsyncram2                                                             ; altsyncram_66b1  ; work         ;
;             |cntr_9rf:cntr1|                         ; 17 (15)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0|shift_taps_cnm:auto_generated|cntr_9rf:cntr1                                                                          ; cntr_9rf         ; work         ;
;                |cmpr_tgc:cmpr6|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0|shift_taps_cnm:auto_generated|cntr_9rf:cntr1|cmpr_tgc:cmpr6                                                           ; cmpr_tgc         ; work         ;
;             |cntr_vah:cntr3|                         ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0|shift_taps_cnm:auto_generated|cntr_vah:cntr3                                                                          ; cntr_vah         ; work         ;
;       |control_timer:inst1|                          ; 48 (48)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|control_timer:inst1                                                                                                                                     ; control_timer    ; work         ;
;       |fixed_adder:enc_error_inst|                   ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_adder:enc_error_inst                                                                                                                              ; fixed_adder      ; work         ;
;       |fixed_adder:inst9|                            ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_adder:inst9                                                                                                                                       ; fixed_adder      ; work         ;
;       |fixed_adder:intpl_error_inst|                 ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_adder:intpl_error_inst                                                                                                                            ; fixed_adder      ; work         ;
;       |fixed_adder:intpl_inc_inst|                   ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_adder:intpl_inc_inst                                                                                                                              ; fixed_adder      ; work         ;
;       |fixed_adder:theta_d_inst|                     ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_adder:theta_d_inst                                                                                                                                ; fixed_adder      ; work         ;
;       |fixed_multiplier:inst3|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_multiplier:inst3                                                                                                                                  ; fixed_multiplier ; work         ;
;          |lpm_mult:Mult0|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_multiplier:inst3|lpm_mult:Mult0                                                                                                                   ; lpm_mult         ; work         ;
;             |mult_v8t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_multiplier:inst3|lpm_mult:Mult0|mult_v8t:auto_generated                                                                                           ; mult_v8t         ; work         ;
;       |fixed_multiplier:intpl_temp_inst|             ; 79 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_multiplier:intpl_temp_inst                                                                                                                        ; fixed_multiplier ; work         ;
;          |lpm_mult:Mult0|                            ; 79 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0                                                                                                         ; lpm_mult         ; work         ;
;             |multcore:mult_core|                     ; 79 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore         ; work         ;
;                |mpar_add:padder|                     ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add         ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub      ; work         ;
;                      |add_sub_i9h:auto_generated|    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated                      ; add_sub_i9h      ; work         ;
;                   |lpm_add_sub:adder[1]|             ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub      ; work         ;
;                      |add_sub_ckh:auto_generated|    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated                      ; add_sub_ckh      ; work         ;
;                   |mpar_add:sub_par_add|             ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add         ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub      ; work         ;
;                         |add_sub_gkh:auto_generated| ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_gkh:auto_generated ; add_sub_gkh      ; work         ;
;       |smc_ob_ctrl:smc_ob_ctrl_instance|             ; 393 (0)             ; 0 (0)                     ; 0           ; 11           ; 3       ; 4         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance                                                                                                                        ; smc_ob_ctrl      ; work         ;
;          |fixed_adder:pipe1_1|                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe1_1                                                                                                    ; fixed_adder      ; work         ;
;          |fixed_adder:pipe1_2|                       ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe1_2                                                                                                    ; fixed_adder      ; work         ;
;          |fixed_adder:pipe2_3|                       ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe2_3                                                                                                    ; fixed_adder      ; work         ;
;          |fixed_adder:pipe3_1|                       ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe3_1                                                                                                    ; fixed_adder      ; work         ;
;          |fixed_adder:pipe3_3|                       ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe3_3                                                                                                    ; fixed_adder      ; work         ;
;          |fixed_adder:pipe4_2|                       ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe4_2                                                                                                    ; fixed_adder      ; work         ;
;          |fixed_adder:pipe5_1|                       ; 63 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe5_1                                                                                                    ; fixed_adder      ; work         ;
;          |fixed_adder:pipe6_1|                       ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe6_1                                                                                                    ; fixed_adder      ; work         ;
;          |fixed_multiplier:pipe1_3|                  ; 21 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3                                                                                               ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                         ; 21 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3|lpm_mult:Mult0                                                                                ; lpm_mult         ; work         ;
;                |mult_iat:auto_generated|             ; 21 (21)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3|lpm_mult:Mult0|mult_iat:auto_generated                                                        ; mult_iat         ; work         ;
;          |fixed_multiplier:pipe2_1|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_1                                                                                               ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_1|lpm_mult:Mult0                                                                                ; lpm_mult         ; work         ;
;                |mult_58t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_1|lpm_mult:Mult0|mult_58t:auto_generated                                                        ; mult_58t         ; work         ;
;          |fixed_multiplier:pipe2_2|                  ; 22 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_2                                                                                               ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                         ; 22 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_2|lpm_mult:Mult0                                                                                ; lpm_mult         ; work         ;
;                |mult_69t:auto_generated|             ; 22 (22)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_2|lpm_mult:Mult0|mult_69t:auto_generated                                                        ; mult_69t         ; work         ;
;          |fixed_multiplier:pipe4_1|                  ; 24 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe4_1                                                                                               ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                         ; 24 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe4_1|lpm_mult:Mult0                                                                                ; lpm_mult         ; work         ;
;                |mult_d8t:auto_generated|             ; 24 (24)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe4_1|lpm_mult:Mult0|mult_d8t:auto_generated                                                        ; mult_d8t         ; work         ;
;       |smc_obv_ob:smc_obv_ob_instance|               ; 337 (3)             ; 80 (80)                   ; 0           ; 11           ; 1       ; 5         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance                                                                                                                          ; smc_obv_ob       ; work         ;
;          |fixed_adder:comb_2_1|                      ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_2_1                                                                                                     ; fixed_adder      ; work         ;
;          |fixed_adder:comb_2_2|                      ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_2_2                                                                                                     ; fixed_adder      ; work         ;
;          |fixed_adder:comb_3|                        ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_3                                                                                                       ; fixed_adder      ; work         ;
;          |fixed_adder:comb_6|                        ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_6                                                                                                       ; fixed_adder      ; work         ;
;          |fixed_multiplier:comb_1_1|                 ; 22 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_1                                                                                                ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                         ; 22 (0)              ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_1|lpm_mult:Mult0                                                                                 ; lpm_mult         ; work         ;
;                |mult_8at:auto_generated|             ; 22 (22)             ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_1|lpm_mult:Mult0|mult_8at:auto_generated                                                         ; mult_8at         ; work         ;
;          |fixed_multiplier:comb_4|                   ; 70 (34)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_4                                                                                                  ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                         ; 36 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_4|lpm_mult:Mult0                                                                                   ; lpm_mult         ; work         ;
;                |mult_l8t:auto_generated|             ; 36 (36)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_4|lpm_mult:Mult0|mult_l8t:auto_generated                                                           ; mult_l8t         ; work         ;
;          |fixed_multiplier:comb_5|                   ; 25 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5                                                                                                  ; fixed_multiplier ; work         ;
;             |lpm_mult:Mult0|                         ; 25 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5|lpm_mult:Mult0                                                                                   ; lpm_mult         ; work         ;
;                |mult_k8t:auto_generated|             ; 25 (25)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5|lpm_mult:Mult0|mult_k8t:auto_generated                                                           ; mult_k8t         ; work         ;
;    |rs485:inst14|                                    ; 455 (455)           ; 295 (295)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|rs485:inst14                                                                                                                                                               ; rs485            ; work         ;
;    |rst_n:inst10|                                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|rst_n:inst10                                                                                                                                                               ; rst_n            ; work         ;
;    |rst_n:inst4|                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|rst_n:inst4                                                                                                                                                                ; rst_n            ; work         ;
;    |spi_ctrl:inst18|                                 ; 151 (151)           ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SEA|spi_ctrl:inst18                                                                                                                                                            ; spi_ctrl         ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0|shift_taps_cnm:auto_generated|altsyncram_66b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 98           ; 16           ; 98           ; 16           ; 1568 ; None ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 4           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 28          ;
; Signed Embedded Multipliers           ; 8           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 6           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |SEA|PLL_M:inst       ; PLL_M.v         ;
; Altera ; LPM_DECODE   ; 18.0    ; N/A          ; N/A          ; |SEA|DECODE:inst5     ; DECODE.v        ;
; Altera ; LPM_DECODE   ; 18.0    ; N/A          ; N/A          ; |SEA|DECODE1:inst16   ; DECODE1.v       ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |SEA|fifo_data:inst20 ; fifo_data.v     ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal               ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; nominal_top:inst55|pul_enable_out                   ; nominal_top:inst55|pul_enable_out ; yes                    ;
; PULSE:inst6|rate[1]                                 ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[2]                                 ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[3]                                 ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[4]                                 ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[5]                                 ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[6]                                 ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[7]                                 ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[8]                                 ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[9]                                 ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[10]                                ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[11]                                ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[12]                                ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[13]                                ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[14]                                ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[15]                                ; PULSE:inst6|rate[1]               ; yes                    ;
; PULSE:inst6|rate[0]                                 ; PULSE:inst6|rate[1]               ; yes                    ;
; nominal_top:inst55|rdfifobegin                      ; nominal_top:inst55|rdfifobegin    ; yes                    ;
; rs485:inst14|tama_zero[0][15]                       ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][14]                       ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][13]                       ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][12]                       ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][11]                       ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][10]                       ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][9]                        ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][8]                        ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][7]                        ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][6]                        ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][5]                        ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][4]                        ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][3]                        ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][2]                        ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][1]                        ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; rs485:inst14|tama_zero[0][0]                        ; rs485:inst14|tama_zero[0][0]      ; yes                    ;
; nominal_top:inst55|start                            ; nominal_top:inst55|pul_enable_out ; yes                    ;
; nominal_top:inst55|dtheta_d[15]                     ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|ddtheta_d[15]                    ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|dtheta_d[14]                     ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|dtheta_d[13]                     ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|dtheta_d[12]                     ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|dtheta_d[11]                     ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|dtheta_d[10]                     ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|dtheta_d[9]                      ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|dtheta_d[8]                      ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|dtheta_d[7]                      ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|dtheta_d[6]                      ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|dtheta_d[5]                      ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|dtheta_d[4]                      ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|dtheta_d[3]                      ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|dtheta_d[2]                      ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|dtheta_d[1]                      ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|ddtheta_d[14]                    ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|ddtheta_d[13]                    ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|ddtheta_d[12]                    ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|ddtheta_d[11]                    ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|ddtheta_d[10]                    ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|ddtheta_d[9]                     ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|ddtheta_d[8]                     ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|ddtheta_d[7]                     ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|ddtheta_d[6]                     ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|ddtheta_d[5]                     ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|ddtheta_d[4]                     ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|ddtheta_d[3]                     ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|ddtheta_d[2]                     ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|dtheta_d[0]                      ; nominal_top:inst55|dtheta_d[15]   ; yes                    ;
; nominal_top:inst55|ddtheta_d[1]                     ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|ddtheta_d[0]                     ; nominal_top:inst55|ddtheta_d[15]  ; yes                    ;
; nominal_top:inst55|theta_d[15]                      ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[14]                      ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[13]                      ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[12]                      ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[11]                      ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[10]                      ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[9]                       ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[8]                       ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[7]                       ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[6]                       ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[5]                       ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[4]                       ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[3]                       ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[2]                       ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[1]                       ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; nominal_top:inst55|theta_d[0]                       ; nominal_top:inst55|theta_d[15]    ; yes                    ;
; AB_8:inst56|zero_low[0]                             ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[1]                             ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[2]                             ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[3]                             ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[4]                             ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[5]                             ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[6]                             ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[7]                             ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[8]                             ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[9]                             ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[10]                            ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[11]                            ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[12]                            ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[13]                            ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[14]                            ; AB_8:inst56|zero_low[7]           ; yes                    ;
; AB_8:inst56|zero_low[15]                            ; AB_8:inst56|zero_low[7]           ; yes                    ;
; Number of user-specified and inferred latches = 99  ;                                   ;                        ;
+-----------------------------------------------------+-----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                      ; Reason for Removal                          ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; rs485:inst14|cmd[7]                                                                                                ; Stuck at GND due to stuck port data_in      ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|rdemp_eq_comp_lsb_aeb                          ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|delayed_wrptr_g[0..4]                          ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|rdemp_eq_comp_msb_aeb                          ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|delayed_wrptr_g[5..8]                          ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|rdptr_g[0..8]                                  ; Stuck at GND due to stuck port clock_enable ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_3dc:wraclr|dffe10a[0]                  ; Stuck at VCC due to stuck port data_in      ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_3dc:wraclr|dffe11a[0]                  ; Stuck at VCC due to stuck port data_in      ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_3dc:rdaclr|dffe10a[0]                  ; Stuck at VCC due to stuck port data_in      ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_3dc:rdaclr|dffe11a[0]                  ; Stuck at VCC due to stuck port data_in      ;
; nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|u_r[16..31]                                                      ; Stuck at GND due to stuck port data_in      ;
; FIFO_CONTROL:inst12|wr_clk                                                                                         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                     ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|wrfull_eq_comp_msb_mux_reg                     ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|wrptr_g[0..8]                                  ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a0         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a1         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a2         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a3         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a4         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a5         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a6         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a7         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a8         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity7            ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity8a[0..2] ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a0         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a1         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a2         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a3         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a4         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a5         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a6         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a7         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a8         ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|parity4            ; Lost fanout                                 ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity5a[0..2] ; Lost fanout                                 ;
; nominal_top:inst55|rd_clk                                                                                          ; Lost fanout                                 ;
; nominal_top:inst55|outaddr_out[2,3]                                                                                ; Stuck at GND due to stuck port data_in      ;
; rst_n:inst11|rst_cnt[1]                                                                                            ; Merged with rst_n:inst10|rst_cnt[1]         ;
; rst_n:inst13|rst_cnt[1]                                                                                            ; Merged with rst_n:inst10|rst_cnt[1]         ;
; rst_n:inst15|rst_cnt[1]                                                                                            ; Merged with rst_n:inst10|rst_cnt[1]         ;
; rst_n:inst17|rst_cnt[1]                                                                                            ; Merged with rst_n:inst10|rst_cnt[1]         ;
; rst_n:inst4|rst_cnt[1]                                                                                             ; Merged with rst_n:inst10|rst_cnt[1]         ;
; rst_n:inst8|rst_cnt[1]                                                                                             ; Merged with rst_n:inst10|rst_cnt[1]         ;
; rst_n:inst11|rst_cnt[5]                                                                                            ; Merged with rst_n:inst10|rst_cnt[5]         ;
; rst_n:inst13|rst_cnt[5]                                                                                            ; Merged with rst_n:inst10|rst_cnt[5]         ;
; rst_n:inst15|rst_cnt[5]                                                                                            ; Merged with rst_n:inst10|rst_cnt[5]         ;
; rst_n:inst17|rst_cnt[5]                                                                                            ; Merged with rst_n:inst10|rst_cnt[5]         ;
; rst_n:inst4|rst_cnt[5]                                                                                             ; Merged with rst_n:inst10|rst_cnt[5]         ;
; rst_n:inst8|rst_cnt[5]                                                                                             ; Merged with rst_n:inst10|rst_cnt[5]         ;
; rst_n:inst11|rst_cnt[4]                                                                                            ; Merged with rst_n:inst10|rst_cnt[4]         ;
; rst_n:inst13|rst_cnt[4]                                                                                            ; Merged with rst_n:inst10|rst_cnt[4]         ;
; rst_n:inst15|rst_cnt[4]                                                                                            ; Merged with rst_n:inst10|rst_cnt[4]         ;
; rst_n:inst17|rst_cnt[4]                                                                                            ; Merged with rst_n:inst10|rst_cnt[4]         ;
; rst_n:inst4|rst_cnt[4]                                                                                             ; Merged with rst_n:inst10|rst_cnt[4]         ;
; rst_n:inst8|rst_cnt[4]                                                                                             ; Merged with rst_n:inst10|rst_cnt[4]         ;
; rst_n:inst11|rst_cnt[3]                                                                                            ; Merged with rst_n:inst10|rst_cnt[3]         ;
; rst_n:inst13|rst_cnt[3]                                                                                            ; Merged with rst_n:inst10|rst_cnt[3]         ;
; rst_n:inst15|rst_cnt[3]                                                                                            ; Merged with rst_n:inst10|rst_cnt[3]         ;
; rst_n:inst17|rst_cnt[3]                                                                                            ; Merged with rst_n:inst10|rst_cnt[3]         ;
; rst_n:inst4|rst_cnt[3]                                                                                             ; Merged with rst_n:inst10|rst_cnt[3]         ;
; rst_n:inst8|rst_cnt[3]                                                                                             ; Merged with rst_n:inst10|rst_cnt[3]         ;
; rst_n:inst11|rst_cnt[2]                                                                                            ; Merged with rst_n:inst10|rst_cnt[2]         ;
; rst_n:inst13|rst_cnt[2]                                                                                            ; Merged with rst_n:inst10|rst_cnt[2]         ;
; rst_n:inst15|rst_cnt[2]                                                                                            ; Merged with rst_n:inst10|rst_cnt[2]         ;
; rst_n:inst17|rst_cnt[2]                                                                                            ; Merged with rst_n:inst10|rst_cnt[2]         ;
; rst_n:inst4|rst_cnt[2]                                                                                             ; Merged with rst_n:inst10|rst_cnt[2]         ;
; rst_n:inst8|rst_cnt[2]                                                                                             ; Merged with rst_n:inst10|rst_cnt[2]         ;
; rst_n:inst11|rst_cnt[0]                                                                                            ; Merged with rst_n:inst10|rst_cnt[0]         ;
; rst_n:inst13|rst_cnt[0]                                                                                            ; Merged with rst_n:inst10|rst_cnt[0]         ;
; rst_n:inst15|rst_cnt[0]                                                                                            ; Merged with rst_n:inst10|rst_cnt[0]         ;
; rst_n:inst17|rst_cnt[0]                                                                                            ; Merged with rst_n:inst10|rst_cnt[0]         ;
; rst_n:inst4|rst_cnt[0]                                                                                             ; Merged with rst_n:inst10|rst_cnt[0]         ;
; rst_n:inst8|rst_cnt[0]                                                                                             ; Merged with rst_n:inst10|rst_cnt[0]         ;
; nominal_top:inst55|databuf[1..15]                                                                                  ; Merged with nominal_top:inst55|databuf[0]   ;
; rs485:inst14|cmd[5,6]                                                                                              ; Stuck at GND due to stuck port data_in      ;
; nominal_top:inst55|u[15]                                                                                           ; Merged with nominal_top:inst55|u[14]        ;
; Total Number of Removed Registers = 136                                                                            ;                                             ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                     ; Reason for Removal             ; Registers Removed due to This Register                                                                      ;
+---------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|rdemp_eq_comp_lsb_aeb         ; Lost Fanouts                   ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|delayed_wrptr_g[0],                     ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|delayed_wrptr_g[2],                     ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|delayed_wrptr_g[4],                     ;
;                                                                                                   ;                                ; FIFO_CONTROL:inst12|wr_clk,                                                                                 ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|wrptr_g[4],                             ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|wrptr_g[2],                             ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|wrptr_g[1],                             ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|wrptr_g[0],                             ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a0, ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a4, ;
;                                                                                                   ;                                ; nominal_top:inst55|rd_clk                                                                                   ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|rdemp_eq_comp_msb_aeb         ; Lost Fanouts                   ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|delayed_wrptr_g[5],                     ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|delayed_wrptr_g[6],                     ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|delayed_wrptr_g[7],                     ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|delayed_wrptr_g[8],                     ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|wrptr_g[8],                             ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|wrptr_g[7],                             ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|wrptr_g[6],                             ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|wrptr_g[5],                             ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a5, ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a6, ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a7  ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|rdptr_g[8]                    ; Stuck at GND                   ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a5, ;
;                                                                                                   ; due to stuck port clock_enable ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a6, ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a7, ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a8, ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a8  ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|rdptr_g[4]                    ; Stuck at GND                   ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a0, ;
;                                                                                                   ; due to stuck port clock_enable ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a1, ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a2, ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a3, ;
;                                                                                                   ;                                ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a4  ;
; rs485:inst14|cmd[7]                                                                               ; Stuck at GND                   ; rs485:inst14|cmd[6], rs485:inst14|cmd[5]                                                                    ;
;                                                                                                   ; due to stuck port data_in      ;                                                                                                             ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|rdptr_g[3]                    ; Stuck at GND                   ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|wrfull_eq_comp_msb_mux_reg,             ;
;                                                                                                   ; due to stuck port clock_enable ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a3  ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_3dc:rdaclr|dffe10a[0] ; Stuck at VCC                   ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_3dc:rdaclr|dffe11a[0],          ;
;                                                                                                   ; due to stuck port data_in      ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|delayed_wrptr_g[3]            ; Lost Fanouts                   ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|wrptr_g[3]                              ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|rdptr_g[2]                    ; Stuck at GND                   ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a2  ;
;                                                                                                   ; due to stuck port clock_enable ;                                                                                                             ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|rdptr_g[1]                    ; Stuck at GND                   ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a1  ;
;                                                                                                   ; due to stuck port clock_enable ;                                                                                                             ;
; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_3dc:wraclr|dffe10a[0] ; Stuck at VCC                   ; fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_3dc:wraclr|dffe11a[0]           ;
;                                                                                                   ; due to stuck port data_in      ;                                                                                                             ;
+---------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 864   ;
; Number of registers using Synchronous Clear  ; 55    ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 489   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 472   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                       ;
+------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------+---------+
; nominal_top:inst55|rateout[12]                                                           ; 2       ;
; nominal_top:inst55|rateout[9]                                                            ; 2       ;
; nominal_top:inst55|rateout[8]                                                            ; 2       ;
; nominal_top:inst55|rateout[7]                                                            ; 2       ;
; spi_ctrl:inst18|spi_cs                                                                   ; 2       ;
; spi_ctrl:inst18|spi_clk                                                                  ; 3       ;
; nominal_top:inst55|cs_rate_out                                                           ; 3       ;
; nominal_top:inst55|wr_rate_out                                                           ; 3       ;
; nominal_top:inst55|rateout[3]                                                            ; 2       ;
; rs485:inst14|cmd[1]                                                                      ; 1       ;
; spi_ctrl:inst18|db_out[15]~en                                                            ; 2       ;
; spi_ctrl:inst18|db_out[14]~en                                                            ; 2       ;
; spi_ctrl:inst18|db_out[13]~en                                                            ; 2       ;
; spi_ctrl:inst18|db_out[12]~en                                                            ; 2       ;
; spi_ctrl:inst18|db_out[11]~en                                                            ; 2       ;
; spi_ctrl:inst18|db_out[10]~en                                                            ; 2       ;
; spi_ctrl:inst18|db_out[9]~en                                                             ; 2       ;
; spi_ctrl:inst18|db_out[8]~en                                                             ; 2       ;
; spi_ctrl:inst18|db_out[7]~en                                                             ; 2       ;
; spi_ctrl:inst18|db_out[6]~en                                                             ; 2       ;
; spi_ctrl:inst18|db_out[5]~en                                                             ; 2       ;
; spi_ctrl:inst18|db_out[4]~en                                                             ; 2       ;
; spi_ctrl:inst18|db_out[3]~en                                                             ; 2       ;
; spi_ctrl:inst18|db_out[2]~en                                                             ; 2       ;
; spi_ctrl:inst18|db_out[1]~en                                                             ; 2       ;
; spi_ctrl:inst18|db_out[0]~en                                                             ; 2       ;
; rs485:inst14|cmd[3]                                                                      ; 1       ;
; rs485:inst14|cmd[4]                                                                      ; 2       ;
; nominal_top:inst55|cs_code_out[0]                                                        ; 2       ;
; nominal_top:inst55|rd_code_out                                                           ; 3       ;
; nominal_top:inst55|cs_code_out[1]                                                        ; 2       ;
; nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0|shift_taps_cnm:auto_generated|dffe4 ; 16      ;
; Total number of inverted registers = 32                                                  ;         ;
+------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                    ;
+-------------------------------------------+----------------------------------------+------------+
; Register Name                             ; Megafunction                           ; Type       ;
+-------------------------------------------+----------------------------------------+------------+
; nominal_top:inst55|delay_theta_r[0..1599] ; nominal_top:inst55|delay_theta_r_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------------+----------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SEA|nominal_top:inst55|intpl_thetad_r2[6] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |SEA|rs485:inst14|cnt[7]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SEA|nominal_top:inst55|u[1]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SEA|rs485:inst14|receive_data[10][4]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SEA|rs485:inst14|receive_data[9][6]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SEA|rs485:inst14|receive_data[8][6]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SEA|rs485:inst14|receive_data[7][7]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SEA|rs485:inst14|receive_data[6][1]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SEA|rs485:inst14|receive_data[4][5]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SEA|rs485:inst14|receive_data[3][2]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SEA|rs485:inst14|receive_data[2][6]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SEA|rs485:inst14|receive_data[1][5]       ;
; 128:1              ; 2 bits    ; 170 LEs       ; 6 LEs                ; 164 LEs                ; Yes        ; |SEA|spi_ctrl:inst18|i[0]                  ;
; 256:1              ; 2 bits    ; 340 LEs       ; 4 LEs                ; 336 LEs                ; Yes        ; |SEA|nominal_top:inst55|outaddr_out[1]     ;
; 257:1              ; 5 bits    ; 855 LEs       ; 95 LEs               ; 760 LEs                ; Yes        ; |SEA|nominal_top:inst55|status[7]          ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 16 LEs               ; 1352 LEs               ; Yes        ; |SEA|rs485:inst14|crc_calculate[7]         ;
; 258:1              ; 2 bits    ; 344 LEs       ; 12 LEs               ; 332 LEs                ; Yes        ; |SEA|rs485:inst14|cnt[1]                   ;
; 125:1              ; 8 bits    ; 664 LEs       ; 8 LEs                ; 656 LEs                ; Yes        ; |SEA|rs485:inst14|data_in[4]               ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |SEA|rs485:inst14|receive_data[5][4]       ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |SEA|rs485:inst14|receive_data[0][4]       ;
; 513:1              ; 7 bits    ; 2394 LEs      ; 63 LEs               ; 2331 LEs               ; Yes        ; |SEA|rs485:inst14|j[4]                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |SEA|rs485:inst14|db_out[15]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SEA|rs485:inst14|db_out[1]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SEA|rs485:inst14|cmd[1]                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |SEA|AB_8:inst56|count_raw[25]             ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |SEA|rs485:inst14|tama_out[12]             ;
; 256:1              ; 2 bits    ; 340 LEs       ; 4 LEs                ; 336 LEs                ; Yes        ; |SEA|nominal_top:inst55|cs_code_out[0]     ;
; 16:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |SEA|nominal_top:inst55|dataout[5]         ;
; 16:1               ; 10 bits   ; 100 LEs       ; 90 LEs               ; 10 LEs                 ; Yes        ; |SEA|nominal_top:inst55|dataout[15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |SEA|PULSE:inst6|rate                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |SEA|rs485:inst14|Mux21                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for fifo_data:inst20|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------+
; Assignment                      ; Value ; From ; To             ;
+---------------------------------+-------+------+----------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -              ;
+---------------------------------+-------+------+----------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------+
; Assignment                            ; Value ; From ; To                                  ;
+---------------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                   ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb               ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                             ;
+---------------------------------------+-------+------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|alt_synch_pipe_mc8:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                             ;
+-----------------------+-------+------+--------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                              ;
+-----------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|alt_synch_pipe_mc8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                             ;
+-----------------------+-------+------+--------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                              ;
+-----------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0|shift_taps_cnm:auto_generated|altsyncram_66b1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe1_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                              ;
; q              ; 32    ; Signed Integer                                                                              ;
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe1_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                              ;
; q              ; 32    ; Signed Integer                                                                              ;
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                                   ;
; q              ; 9     ; Signed Integer                                                                                   ;
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                                   ;
; q              ; 9     ; Signed Integer                                                                                   ;
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                                   ;
; q              ; 9     ; Signed Integer                                                                                   ;
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe2_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                              ;
; q              ; 32    ; Signed Integer                                                                              ;
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe3_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                              ;
; q              ; 32    ; Signed Integer                                                                              ;
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe3_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                              ;
; q              ; 32    ; Signed Integer                                                                              ;
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe4_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                                   ;
; q              ; 9     ; Signed Integer                                                                                   ;
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe4_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                              ;
; q              ; 32    ; Signed Integer                                                                              ;
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe5_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                              ;
; q              ; 32    ; Signed Integer                                                                              ;
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe6_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                              ;
; q              ; 32    ; Signed Integer                                                                              ;
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                                  ;
; q              ; 9     ; Signed Integer                                                                                  ;
; n              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                                  ;
; q              ; 9     ; Signed Integer                                                                                  ;
; n              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_2_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                             ;
; q              ; 32    ; Signed Integer                                                                             ;
; n              ; 32    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_2_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                             ;
; q              ; 32    ; Signed Integer                                                                             ;
; n              ; 32    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_3 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                           ;
; q              ; 32    ; Signed Integer                                                                           ;
; n              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                                ;
; q              ; 9     ; Signed Integer                                                                                ;
; n              ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                                ;
; q              ; 16    ; Signed Integer                                                                                ;
; n              ; 48    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_6 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                                           ;
; q              ; 32    ; Signed Integer                                                                           ;
; n              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_adder:enc_error_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                    ;
; q              ; 32    ; Signed Integer                                                    ;
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_adder:theta_d_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                  ;
; q              ; 32    ; Signed Integer                                                  ;
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_adder:inst9 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; p              ; 32    ; Signed Integer                                           ;
; q              ; 32    ; Signed Integer                                           ;
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_multiplier:inst3 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; p              ; 32    ; Signed Integer                                                ;
; q              ; 16    ; Signed Integer                                                ;
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_adder:inst4 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; p              ; 32    ; Signed Integer                                           ;
; q              ; 32    ; Signed Integer                                           ;
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_adder:intpl_error_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; p              ; 16    ; Signed Integer                                                      ;
; q              ; 16    ; Signed Integer                                                      ;
; n              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_multiplier:intpl_temp_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; p              ; 16    ; Signed Integer                                                          ;
; q              ; 9     ; Signed Integer                                                          ;
; n              ; 25    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nominal_top:inst55|fixed_adder:intpl_inc_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; p              ; 16    ; Signed Integer                                                    ;
; q              ; 16    ; Signed Integer                                                    ;
; n              ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DECODE:inst5|lpm_decode:LPM_DECODE_component ;
+------------------------+--------------+---------------------------------------------------+
; Parameter Name         ; Value        ; Type                                              ;
+------------------------+--------------+---------------------------------------------------+
; LPM_WIDTH              ; 3            ; Signed Integer                                    ;
; LPM_DECODES            ; 8            ; Signed Integer                                    ;
; LPM_PIPELINE           ; 0            ; Untyped                                           ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                           ;
; CBXI_PARAMETER         ; decode_lvf   ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                    ;
+------------------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_M:inst|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------+
; Parameter Name                ; Value                   ; Type                  ;
+-------------------------------+-------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped               ;
; PLL_TYPE                      ; AUTO                    ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_M ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped               ;
; SCAN_CHAIN                    ; LONG                    ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped               ;
; LOCK_HIGH                     ; 1                       ; Untyped               ;
; LOCK_LOW                      ; 1                       ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped               ;
; SKIP_VCO                      ; OFF                     ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped               ;
; BANDWIDTH                     ; 0                       ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped               ;
; DOWN_SPREAD                   ; 0                       ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                       ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 1                       ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 2                       ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK2_DIVIDE_BY                ; 50                      ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 2                       ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                      ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped               ;
; DPA_DIVIDER                   ; 0                       ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped               ;
; VCO_MIN                       ; 0                       ; Untyped               ;
; VCO_MAX                       ; 0                       ; Untyped               ;
; VCO_CENTER                    ; 0                       ; Untyped               ;
; PFD_MIN                       ; 0                       ; Untyped               ;
; PFD_MAX                       ; 0                       ; Untyped               ;
; M_INITIAL                     ; 0                       ; Untyped               ;
; M                             ; 0                       ; Untyped               ;
; N                             ; 1                       ; Untyped               ;
; M2                            ; 1                       ; Untyped               ;
; N2                            ; 1                       ; Untyped               ;
; SS                            ; 1                       ; Untyped               ;
; C0_HIGH                       ; 0                       ; Untyped               ;
; C1_HIGH                       ; 0                       ; Untyped               ;
; C2_HIGH                       ; 0                       ; Untyped               ;
; C3_HIGH                       ; 0                       ; Untyped               ;
; C4_HIGH                       ; 0                       ; Untyped               ;
; C5_HIGH                       ; 0                       ; Untyped               ;
; C6_HIGH                       ; 0                       ; Untyped               ;
; C7_HIGH                       ; 0                       ; Untyped               ;
; C8_HIGH                       ; 0                       ; Untyped               ;
; C9_HIGH                       ; 0                       ; Untyped               ;
; C0_LOW                        ; 0                       ; Untyped               ;
; C1_LOW                        ; 0                       ; Untyped               ;
; C2_LOW                        ; 0                       ; Untyped               ;
; C3_LOW                        ; 0                       ; Untyped               ;
; C4_LOW                        ; 0                       ; Untyped               ;
; C5_LOW                        ; 0                       ; Untyped               ;
; C6_LOW                        ; 0                       ; Untyped               ;
; C7_LOW                        ; 0                       ; Untyped               ;
; C8_LOW                        ; 0                       ; Untyped               ;
; C9_LOW                        ; 0                       ; Untyped               ;
; C0_INITIAL                    ; 0                       ; Untyped               ;
; C1_INITIAL                    ; 0                       ; Untyped               ;
; C2_INITIAL                    ; 0                       ; Untyped               ;
; C3_INITIAL                    ; 0                       ; Untyped               ;
; C4_INITIAL                    ; 0                       ; Untyped               ;
; C5_INITIAL                    ; 0                       ; Untyped               ;
; C6_INITIAL                    ; 0                       ; Untyped               ;
; C7_INITIAL                    ; 0                       ; Untyped               ;
; C8_INITIAL                    ; 0                       ; Untyped               ;
; C9_INITIAL                    ; 0                       ; Untyped               ;
; C0_MODE                       ; BYPASS                  ; Untyped               ;
; C1_MODE                       ; BYPASS                  ; Untyped               ;
; C2_MODE                       ; BYPASS                  ; Untyped               ;
; C3_MODE                       ; BYPASS                  ; Untyped               ;
; C4_MODE                       ; BYPASS                  ; Untyped               ;
; C5_MODE                       ; BYPASS                  ; Untyped               ;
; C6_MODE                       ; BYPASS                  ; Untyped               ;
; C7_MODE                       ; BYPASS                  ; Untyped               ;
; C8_MODE                       ; BYPASS                  ; Untyped               ;
; C9_MODE                       ; BYPASS                  ; Untyped               ;
; C0_PH                         ; 0                       ; Untyped               ;
; C1_PH                         ; 0                       ; Untyped               ;
; C2_PH                         ; 0                       ; Untyped               ;
; C3_PH                         ; 0                       ; Untyped               ;
; C4_PH                         ; 0                       ; Untyped               ;
; C5_PH                         ; 0                       ; Untyped               ;
; C6_PH                         ; 0                       ; Untyped               ;
; C7_PH                         ; 0                       ; Untyped               ;
; C8_PH                         ; 0                       ; Untyped               ;
; C9_PH                         ; 0                       ; Untyped               ;
; L0_HIGH                       ; 1                       ; Untyped               ;
; L1_HIGH                       ; 1                       ; Untyped               ;
; G0_HIGH                       ; 1                       ; Untyped               ;
; G1_HIGH                       ; 1                       ; Untyped               ;
; G2_HIGH                       ; 1                       ; Untyped               ;
; G3_HIGH                       ; 1                       ; Untyped               ;
; E0_HIGH                       ; 1                       ; Untyped               ;
; E1_HIGH                       ; 1                       ; Untyped               ;
; E2_HIGH                       ; 1                       ; Untyped               ;
; E3_HIGH                       ; 1                       ; Untyped               ;
; L0_LOW                        ; 1                       ; Untyped               ;
; L1_LOW                        ; 1                       ; Untyped               ;
; G0_LOW                        ; 1                       ; Untyped               ;
; G1_LOW                        ; 1                       ; Untyped               ;
; G2_LOW                        ; 1                       ; Untyped               ;
; G3_LOW                        ; 1                       ; Untyped               ;
; E0_LOW                        ; 1                       ; Untyped               ;
; E1_LOW                        ; 1                       ; Untyped               ;
; E2_LOW                        ; 1                       ; Untyped               ;
; E3_LOW                        ; 1                       ; Untyped               ;
; L0_INITIAL                    ; 1                       ; Untyped               ;
; L1_INITIAL                    ; 1                       ; Untyped               ;
; G0_INITIAL                    ; 1                       ; Untyped               ;
; G1_INITIAL                    ; 1                       ; Untyped               ;
; G2_INITIAL                    ; 1                       ; Untyped               ;
; G3_INITIAL                    ; 1                       ; Untyped               ;
; E0_INITIAL                    ; 1                       ; Untyped               ;
; E1_INITIAL                    ; 1                       ; Untyped               ;
; E2_INITIAL                    ; 1                       ; Untyped               ;
; E3_INITIAL                    ; 1                       ; Untyped               ;
; L0_MODE                       ; BYPASS                  ; Untyped               ;
; L1_MODE                       ; BYPASS                  ; Untyped               ;
; G0_MODE                       ; BYPASS                  ; Untyped               ;
; G1_MODE                       ; BYPASS                  ; Untyped               ;
; G2_MODE                       ; BYPASS                  ; Untyped               ;
; G3_MODE                       ; BYPASS                  ; Untyped               ;
; E0_MODE                       ; BYPASS                  ; Untyped               ;
; E1_MODE                       ; BYPASS                  ; Untyped               ;
; E2_MODE                       ; BYPASS                  ; Untyped               ;
; E3_MODE                       ; BYPASS                  ; Untyped               ;
; L0_PH                         ; 0                       ; Untyped               ;
; L1_PH                         ; 0                       ; Untyped               ;
; G0_PH                         ; 0                       ; Untyped               ;
; G1_PH                         ; 0                       ; Untyped               ;
; G2_PH                         ; 0                       ; Untyped               ;
; G3_PH                         ; 0                       ; Untyped               ;
; E0_PH                         ; 0                       ; Untyped               ;
; E1_PH                         ; 0                       ; Untyped               ;
; E2_PH                         ; 0                       ; Untyped               ;
; E3_PH                         ; 0                       ; Untyped               ;
; M_PH                          ; 0                       ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped               ;
; CLK0_COUNTER                  ; G0                      ; Untyped               ;
; CLK1_COUNTER                  ; G0                      ; Untyped               ;
; CLK2_COUNTER                  ; G0                      ; Untyped               ;
; CLK3_COUNTER                  ; G0                      ; Untyped               ;
; CLK4_COUNTER                  ; G0                      ; Untyped               ;
; CLK5_COUNTER                  ; G0                      ; Untyped               ;
; CLK6_COUNTER                  ; E0                      ; Untyped               ;
; CLK7_COUNTER                  ; E1                      ; Untyped               ;
; CLK8_COUNTER                  ; E2                      ; Untyped               ;
; CLK9_COUNTER                  ; E3                      ; Untyped               ;
; L0_TIME_DELAY                 ; 0                       ; Untyped               ;
; L1_TIME_DELAY                 ; 0                       ; Untyped               ;
; G0_TIME_DELAY                 ; 0                       ; Untyped               ;
; G1_TIME_DELAY                 ; 0                       ; Untyped               ;
; G2_TIME_DELAY                 ; 0                       ; Untyped               ;
; G3_TIME_DELAY                 ; 0                       ; Untyped               ;
; E0_TIME_DELAY                 ; 0                       ; Untyped               ;
; E1_TIME_DELAY                 ; 0                       ; Untyped               ;
; E2_TIME_DELAY                 ; 0                       ; Untyped               ;
; E3_TIME_DELAY                 ; 0                       ; Untyped               ;
; M_TIME_DELAY                  ; 0                       ; Untyped               ;
; N_TIME_DELAY                  ; 0                       ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped               ;
; ENABLE0_COUNTER               ; L0                      ; Untyped               ;
; ENABLE1_COUNTER               ; L0                      ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped               ;
; LOOP_FILTER_C                 ; 5                       ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped               ;
; VCO_POST_SCALE                ; 0                       ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK0                     ; PORT_USED               ; Untyped               ;
; PORT_CLK1                     ; PORT_USED               ; Untyped               ;
; PORT_CLK2                     ; PORT_USED               ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped               ;
; M_TEST_SOURCE                 ; 5                       ; Untyped               ;
; C0_TEST_SOURCE                ; 5                       ; Untyped               ;
; C1_TEST_SOURCE                ; 5                       ; Untyped               ;
; C2_TEST_SOURCE                ; 5                       ; Untyped               ;
; C3_TEST_SOURCE                ; 5                       ; Untyped               ;
; C4_TEST_SOURCE                ; 5                       ; Untyped               ;
; C5_TEST_SOURCE                ; 5                       ; Untyped               ;
; C6_TEST_SOURCE                ; 5                       ; Untyped               ;
; C7_TEST_SOURCE                ; 5                       ; Untyped               ;
; C8_TEST_SOURCE                ; 5                       ; Untyped               ;
; C9_TEST_SOURCE                ; 5                       ; Untyped               ;
; CBXI_PARAMETER                ; PLL_M_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped               ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE        ;
+-------------------------------+-------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_data:inst20|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------+
; Parameter Name          ; Value        ; Type                                         ;
+-------------------------+--------------+----------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                               ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                               ;
; LPM_WIDTHU              ; 8            ; Signed Integer                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                      ;
; USE_EAB                 ; ON           ; Untyped                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                      ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                               ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                      ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                      ;
; READ_ACLR_SYNCH         ; ON           ; Untyped                                      ;
; CBXI_PARAMETER          ; dcfifo_fcp1  ; Untyped                                      ;
+-------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs485:inst14 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; Encoder_switch ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DECODE1:inst16|lpm_decode:LPM_DECODE_component ;
+------------------------+--------------+-----------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                ;
+------------------------+--------------+-----------------------------------------------------+
; LPM_WIDTH              ; 2            ; Signed Integer                                      ;
; LPM_DECODES            ; 4            ; Signed Integer                                      ;
; LPM_PIPELINE           ; 0            ; Untyped                                             ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                             ;
; CBXI_PARAMETER         ; decode_9bf   ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                      ;
+------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baudrate_ctrl:inst9 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; baudrate       ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                ;
+----------------+----------------+---------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                             ;
; TAP_DISTANCE   ; 100            ; Untyped                                                             ;
; WIDTH          ; 16             ; Untyped                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                             ;
; CBXI_PARAMETER ; shift_taps_cnm ; Untyped                                                             ;
+----------------+----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nominal_top:inst55|fixed_multiplier:inst3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                      ;
+------------------------------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                   ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                   ;
; LPM_WIDTHP                                     ; 25           ; Untyped                                   ;
; LPM_WIDTHR                                     ; 25           ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                   ;
; LATENCY                                        ; 0            ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_v8t     ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                   ;
+------------------------------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AB_8:inst56|lpm_mult:Mult0         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 48           ; Untyped             ;
; LPM_WIDTHR                                     ; 48           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_vgt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 25           ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_8at     ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe4_1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTHA                                     ; 27           ; Untyped                                                                      ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                                      ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                                                      ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                      ;
; CBXI_PARAMETER                                 ; mult_d8t     ; Untyped                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                             ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                             ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                             ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                                                      ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                                      ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                      ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                      ;
; CBXI_PARAMETER                                 ; mult_58t     ; Untyped                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTHA                                     ; 26           ; Untyped                                                                      ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                                      ;
; LPM_WIDTHP                                     ; 31           ; Untyped                                                                      ;
; LPM_WIDTHR                                     ; 31           ; Untyped                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                      ;
; CBXI_PARAMETER                                 ; mult_69t     ; Untyped                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 39           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 39           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_l8t     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 4            ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 36           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 36           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_k8t     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTHA                                     ; 25           ; Untyped                                                                      ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                                      ;
; LPM_WIDTHP                                     ; 31           ; Untyped                                                                      ;
; LPM_WIDTHR                                     ; 31           ; Untyped                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                      ;
; CBXI_PARAMETER                                 ; mult_iat     ; Untyped                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; PLL_M:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-----------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                          ;
+----------------------------+------------------------------------------+
; Name                       ; Value                                    ;
+----------------------------+------------------------------------------+
; Number of entity instances ; 1                                        ;
; Entity Instance            ; fifo_data:inst20|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                               ;
;     -- LPM_WIDTH           ; 16                                       ;
;     -- LPM_NUMWORDS        ; 256                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                       ;
;     -- USE_EAB             ; ON                                       ;
+----------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                               ;
+----------------------------+------------------------------------------------------+
; Name                       ; Value                                                ;
+----------------------------+------------------------------------------------------+
; Number of entity instances ; 1                                                    ;
; Entity Instance            ; nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                    ;
;     -- TAP_DISTANCE        ; 100                                                  ;
;     -- WIDTH               ; 16                                                   ;
+----------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                      ;
+---------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                       ;
+---------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances            ; 10                                                                                          ;
; Entity Instance                       ; nominal_top:inst55|fixed_multiplier:inst3|lpm_mult:Mult0                                    ;
;     -- LPM_WIDTHA                     ; 17                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                           ;
;     -- LPM_WIDTHP                     ; 25                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; AB_8:inst56|lpm_mult:Mult0                                                                  ;
;     -- LPM_WIDTHA                     ; 32                                                                                          ;
;     -- LPM_WIDTHB                     ; 16                                                                                          ;
;     -- LPM_WIDTHP                     ; 48                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_1|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 25                                                                                          ;
;     -- LPM_WIDTHB                     ; 7                                                                                           ;
;     -- LPM_WIDTHP                     ; 32                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe4_1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 27                                                                                          ;
;     -- LPM_WIDTHB                     ; 5                                                                                           ;
;     -- LPM_WIDTHP                     ; 32                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0                          ;
;     -- LPM_WIDTHA                     ; 16                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                           ;
;     -- LPM_WIDTHP                     ; 24                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                                                                          ;
;     -- LPM_WIDTHB                     ; 5                                                                                           ;
;     -- LPM_WIDTHP                     ; 22                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 26                                                                                          ;
;     -- LPM_WIDTHB                     ; 5                                                                                           ;
;     -- LPM_WIDTHP                     ; 31                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_4|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 32                                                                                          ;
;     -- LPM_WIDTHB                     ; 7                                                                                           ;
;     -- LPM_WIDTHP                     ; 39                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 32                                                                                          ;
;     -- LPM_WIDTHB                     ; 4                                                                                           ;
;     -- LPM_WIDTHP                     ; 36                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 25                                                                                          ;
;     -- LPM_WIDTHB                     ; 6                                                                                           ;
;     -- LPM_WIDTHP                     ; 31                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
+---------------------------------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|fixed_adder:intpl_inc_inst" ;
+------+--------+----------+------------------------------------------------+
; Port ; Type   ; Severity ; Details                                        ;
+------+--------+----------+------------------------------------------------+
; op   ; Input  ; Info     ; Stuck at VCC                                   ;
; ov   ; Output ; Info     ; Explicitly unconnected                         ;
+------+--------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|fixed_multiplier:intpl_temp_inst"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; y[8..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; y[4..3]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; y[6..5]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; y[2..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; y[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; z[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov       ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|fixed_adder:intpl_error_inst" ;
+------+--------+----------+--------------------------------------------------+
; Port ; Type   ; Severity ; Details                                          ;
+------+--------+----------+--------------------------------------------------+
; op   ; Input  ; Info     ; Stuck at GND                                     ;
; ov   ; Output ; Info     ; Explicitly unconnected                           ;
+------+--------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|fixed_adder:inst4"                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; op   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ov   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|fixed_multiplier:inst3"                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; y[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; y[15..7] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; y[4..3]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; y[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; y[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; ov       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|fixed_adder:inst9" ;
+------+--------+----------+---------------------------------------+
; Port ; Type   ; Severity ; Details                               ;
+------+--------+----------+---------------------------------------+
; op   ; Input  ; Info     ; Stuck at GND                          ;
; ov   ; Output ; Info     ; Explicitly unconnected                ;
+------+--------+----------+---------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|fixed_adder:theta_d_inst" ;
+---------+--------+----------+-------------------------------------------+
; Port    ; Type   ; Severity ; Details                                   ;
+---------+--------+----------+-------------------------------------------+
; y[5..0] ; Input  ; Info     ; Stuck at GND                              ;
; op      ; Input  ; Info     ; Stuck at VCC                              ;
; ov      ; Output ; Info     ; Explicitly unconnected                    ;
+---------+--------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|fixed_adder:enc_error_inst"                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; z[31..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ov        ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_6" ;
+------+--------+----------+-----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                               ;
+------+--------+----------+-----------------------------------------------------------------------+
; op   ; Input  ; Info     ; Stuck at VCC                                                          ;
; ov   ; Output ; Info     ; Explicitly unconnected                                                ;
+------+--------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5"                                                   ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; y[15..3] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; y[2]     ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; y[1]     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; y[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; z        ; Output ; Warning  ; Output or bidir port (48 bits) is wider than the port expression (32 bits) it drives; bit(s) "z[47..32]" have no fanouts ;
; z[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; ov       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_4" ;
+---------+--------+----------+-------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------+
; y[5..4] ; Input  ; Info     ; Stuck at VCC                                                            ;
; y[8..6] ; Input  ; Info     ; Stuck at GND                                                            ;
; y[3..2] ; Input  ; Info     ; Stuck at GND                                                            ;
; y[1]    ; Input  ; Info     ; Stuck at VCC                                                            ;
; y[0]    ; Input  ; Info     ; Stuck at GND                                                            ;
; ov      ; Output ; Info     ; Explicitly unconnected                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_3" ;
+------+--------+----------+-----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                               ;
+------+--------+----------+-----------------------------------------------------------------------+
; op   ; Input  ; Info     ; Stuck at GND                                                          ;
; ov   ; Output ; Info     ; Explicitly unconnected                                                ;
+------+--------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_2_2" ;
+------+--------+----------+-------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------+
; op   ; Input  ; Info     ; Stuck at GND                                                            ;
; ov   ; Output ; Info     ; Explicitly unconnected                                                  ;
+------+--------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_adder:comb_2_1" ;
+------+--------+----------+-------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------+
; op   ; Input  ; Info     ; Stuck at VCC                                                            ;
; ov   ; Output ; Info     ; Explicitly unconnected                                                  ;
+------+--------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_2"           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; y[4..3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; y[8..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; y[2..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; y[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; z[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov      ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_1"           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; y[5..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; y[8..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; y[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; y[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; y[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; z[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov      ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance"                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; u    ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "u[31..16]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe6_1"               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; z[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ov      ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe5_1" ;
+------+--------+----------+--------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------+
; op   ; Input  ; Info     ; Stuck at VCC                                                             ;
; ov   ; Output ; Info     ; Explicitly unconnected                                                   ;
+------+--------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe4_2" ;
+---------+--------+----------+-----------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------+
; y[2..0] ; Input  ; Info     ; Stuck at GND                                                          ;
; y[3]    ; Input  ; Info     ; Stuck at VCC                                                          ;
; op      ; Input  ; Info     ; Stuck at VCC                                                          ;
; ov      ; Output ; Info     ; Explicitly unconnected                                                ;
+---------+--------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe4_1" ;
+---------+--------+----------+----------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------+
; y[8..4] ; Input  ; Info     ; Stuck at GND                                                               ;
; y[3]    ; Input  ; Info     ; Stuck at VCC                                                               ;
; y[2]    ; Input  ; Info     ; Stuck at GND                                                               ;
; y[1]    ; Input  ; Info     ; Stuck at VCC                                                               ;
; y[0]    ; Input  ; Info     ; Stuck at GND                                                               ;
; ov      ; Output ; Info     ; Explicitly unconnected                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe3_3" ;
+------+--------+----------+--------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------+
; op   ; Input  ; Info     ; Stuck at VCC                                                             ;
; ov   ; Output ; Info     ; Explicitly unconnected                                                   ;
+------+--------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe3_1" ;
+------+--------+----------+--------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------+
; op   ; Input  ; Info     ; Stuck at VCC                                                             ;
; ov   ; Output ; Info     ; Explicitly unconnected                                                   ;
+------+--------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe2_3" ;
+------+--------+----------+--------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------+
; op   ; Input  ; Info     ; Stuck at GND                                                             ;
; ov   ; Output ; Info     ; Explicitly unconnected                                                   ;
+------+--------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_2" ;
+---------+--------+----------+----------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------+
; y[8..4] ; Input  ; Info     ; Stuck at GND                                                               ;
; y[3]    ; Input  ; Info     ; Stuck at VCC                                                               ;
; y[2]    ; Input  ; Info     ; Stuck at GND                                                               ;
; y[1]    ; Input  ; Info     ; Stuck at VCC                                                               ;
; y[0]    ; Input  ; Info     ; Stuck at GND                                                               ;
; ov      ; Output ; Info     ; Explicitly unconnected                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_1" ;
+---------+--------+----------+----------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------+
; y[8..4] ; Input  ; Info     ; Stuck at GND                                                               ;
; y[3]    ; Input  ; Info     ; Stuck at VCC                                                               ;
; y[2]    ; Input  ; Info     ; Stuck at GND                                                               ;
; y[1]    ; Input  ; Info     ; Stuck at VCC                                                               ;
; y[0]    ; Input  ; Info     ; Stuck at GND                                                               ;
; ov      ; Output ; Info     ; Explicitly unconnected                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3" ;
+---------+--------+----------+----------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------+
; y[4..3] ; Input  ; Info     ; Stuck at VCC                                                               ;
; y[8..5] ; Input  ; Info     ; Stuck at GND                                                               ;
; y[2..1] ; Input  ; Info     ; Stuck at GND                                                               ;
; y[0]    ; Input  ; Info     ; Stuck at VCC                                                               ;
; ov      ; Output ; Info     ; Explicitly unconnected                                                     ;
+---------+--------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe1_2" ;
+------+--------+----------+--------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------+
; op   ; Input  ; Info     ; Stuck at GND                                                             ;
; ov   ; Output ; Info     ; Explicitly unconnected                                                   ;
+------+--------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe1_1" ;
+------+--------+----------+--------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------+
; op   ; Input  ; Info     ; Stuck at GND                                                             ;
; ov   ; Output ; Info     ; Explicitly unconnected                                                   ;
+------+--------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance"                                                                     ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; u    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "u[31..16]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nominal_top:inst55|control_timer:inst1"                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; clk_m ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 40                          ;
; cycloneiii_ff         ; 864                         ;
;     CLR               ; 269                         ;
;     CLR SCLR          ; 18                          ;
;     CLR SLD           ; 15                          ;
;     ENA               ; 242                         ;
;     ENA CLR           ; 171                         ;
;     ENA CLR SCLR      ; 5                           ;
;     ENA CLR SLD       ; 11                          ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 11                          ;
;     plain             ; 90                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 2541                        ;
;     arith             ; 907                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 377                         ;
;         3 data inputs ; 529                         ;
;     normal            ; 1634                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 41                          ;
;         2 data inputs ; 135                         ;
;         3 data inputs ; 593                         ;
;         4 data inputs ; 858                         ;
; cycloneiii_mac_mult   ; 16                          ;
; cycloneiii_mac_out    ; 16                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 31.90                       ;
; Average LUT depth     ; 9.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:29     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Mar 06 17:57:51 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SEA -c SEA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10229): Verilog HDL Expression warning at control_timer.v(53): truncated literal to match 8 bits File: E:/FPGA/SEA/SEA_FPGA/timer/control_timer.v Line: 53
Warning (10229): Verilog HDL Expression warning at control_timer.v(57): truncated literal to match 8 bits File: E:/FPGA/SEA/SEA_FPGA/timer/control_timer.v Line: 57
Warning (10275): Verilog HDL Module Instantiation warning at nominal_top.v(269): ignored dangling comma in List of Port Connections File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 269
Warning (10275): Verilog HDL Module Instantiation warning at nominal_top.v(278): ignored dangling comma in List of Port Connections File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 278
Info (12021): Found 6 design units, including 6 entities, in source file controller/nominal_top.v
    Info (12023): Found entity 1: fixed_adder File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_adder.v Line: 4
    Info (12023): Found entity 2: fixed_multiplier File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 4
    Info (12023): Found entity 3: smc_ob_ctrl File: E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ctrl.v Line: 4
    Info (12023): Found entity 4: smc_obv_ob File: E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ob.v Line: 7
    Info (12023): Found entity 5: control_timer File: E:/FPGA/SEA/SEA_FPGA/timer/control_timer.v Line: 2
    Info (12023): Found entity 6: nominal_top File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sea.bdf
    Info (12023): Found entity 1: SEA
Info (12021): Found 1 design units, including 1 entities, in source file pll_m.v
    Info (12023): Found entity 1: PLL_M File: E:/FPGA/SEA/SEA_FPGA/PLL_M.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file decode.v
    Info (12023): Found entity 1: DECODE File: E:/FPGA/SEA/SEA_FPGA/DECODE.v Line: 39
Warning (10274): Verilog HDL macro warning at PULSE.v(28): overriding existing definition for macro "FREQ", which was defined in "controller/controller_defines.v", line 7 File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pulse.v
    Info (12023): Found entity 1: PULSE File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 29
Warning (10229): Verilog HDL Expression warning at Rst_n.v(33): truncated literal to match 4 bits File: E:/FPGA/SEA/SEA_FPGA/Rst_n.v Line: 33
Warning (10229): Verilog HDL Expression warning at Rst_n.v(35): truncated literal to match 4 bits File: E:/FPGA/SEA/SEA_FPGA/Rst_n.v Line: 35
Warning (10229): Verilog HDL Expression warning at Rst_n.v(40): truncated literal to match 4 bits File: E:/FPGA/SEA/SEA_FPGA/Rst_n.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rst_n.v
    Info (12023): Found entity 1: rst_n File: E:/FPGA/SEA/SEA_FPGA/Rst_n.v Line: 26
Warning (12019): Can't analyze file -- file test.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file fifo_data.v
    Info (12023): Found entity 1: fifo_data File: E:/FPGA/SEA/SEA_FPGA/fifo_data.v Line: 39
Warning (12019): Can't analyze file -- file output_files/output_files/fifocontrol.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file rs485.v
    Info (12023): Found entity 1: rs485 File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 33
Warning (10274): Verilog HDL macro warning at driver.v(28): overriding existing definition for macro "FREQ", which was defined in "controller/controller_defines.v", line 7 File: E:/FPGA/SEA/SEA_FPGA/driver.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file driver.v
    Info (12023): Found entity 1: DRIVER File: E:/FPGA/SEA/SEA_FPGA/driver.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file decode1.v
    Info (12023): Found entity 1: DECODE1 File: E:/FPGA/SEA/SEA_FPGA/DECODE1.v Line: 39
Info (12127): Elaborating entity "SEA" for the top level hierarchy
Info (12128): Elaborating entity "PULSE" for hierarchy "PULSE:inst6"
Warning (10240): Verilog HDL Always Construct warning at PULSE.v(68): inferring latch(es) for variable "rate", which holds its previous value in one or more paths through the always construct File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[0]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[1]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[2]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[3]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[4]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[5]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[6]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[7]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[8]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[9]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[10]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[11]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[12]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[13]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[14]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (10041): Inferred latch for "rate[15]" at PULSE.v(68) File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 68
Info (12128): Elaborating entity "nominal_top" for hierarchy "nominal_top:inst55"
Warning (10858): Verilog HDL warning at nominal_top.v(77): object rd_req used but never assigned File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at nominal_top.v(92): object "tama_temp" assigned a value but never read File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 92
Warning (10036): Verilog HDL or VHDL warning at nominal_top.v(92): object "tama_temp_r" assigned a value but never read File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 92
Warning (10036): Verilog HDL or VHDL warning at nominal_top.v(136): object "used_info" assigned a value but never read File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 136
Warning (10036): Verilog HDL or VHDL warning at nominal_top.v(138): object "db_fifo" assigned a value but never read File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 138
Warning (10858): Verilog HDL warning at nominal_top.v(153): object u_debug used but never assigned File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at nominal_top.v(154): object "u_debug_buffer" assigned a value but never read File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 154
Warning (10230): Verilog HDL assignment warning at nominal_top.v(307): truncated value with size 25 to match size of target (16) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 307
Warning (10230): Verilog HDL assignment warning at nominal_top.v(339): truncated value with size 32 to match size of target (16) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 339
Warning (10230): Verilog HDL assignment warning at nominal_top.v(383): truncated value with size 32 to match size of target (16) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 383
Warning (10230): Verilog HDL assignment warning at nominal_top.v(386): truncated value with size 32 to match size of target (16) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 386
Warning (10240): Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable "rdfifobegin", which holds its previous value in one or more paths through the always construct File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Warning (10240): Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable "fifo_clr", which holds its previous value in one or more paths through the always construct File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Warning (10240): Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable "start", which holds its previous value in one or more paths through the always construct File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Warning (10240): Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable "pul_enable_out", which holds its previous value in one or more paths through the always construct File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Warning (10240): Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable "theta_d", which holds its previous value in one or more paths through the always construct File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Warning (10240): Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable "ddtheta_d", which holds its previous value in one or more paths through the always construct File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Warning (10240): Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable "dtheta_d", which holds its previous value in one or more paths through the always construct File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Warning (10030): Net "u_debug[15..0]" at nominal_top.v(153) has no driver or initial value, using a default initial value '0' File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 153
Warning (10030): Net "rd_req" at nominal_top.v(77) has no driver or initial value, using a default initial value '0' File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 77
Info (10041): Inferred latch for "dtheta_d[0]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[1]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[2]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[3]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[4]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[5]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[6]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[7]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[8]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[9]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[10]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[11]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[12]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[13]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[14]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "dtheta_d[15]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[0]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[1]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[2]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[3]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[4]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[5]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[6]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[7]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[8]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[9]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[10]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[11]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[12]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[13]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[14]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "ddtheta_d[15]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[0]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[1]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[2]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[3]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[4]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[5]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[6]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[7]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[8]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[9]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[10]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[11]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[12]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[13]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[14]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "theta_d[15]" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "pul_enable_out" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "start" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "fifo_clr" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (10041): Inferred latch for "rdfifobegin" at nominal_top.v(471) File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
Info (12128): Elaborating entity "control_timer" for hierarchy "nominal_top:inst55|control_timer:inst1" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 161
Info (12128): Elaborating entity "smc_ob_ctrl" for hierarchy "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 229
Warning (10036): Verilog HDL or VHDL warning at SMC_obv_ctrl.v(27): object "obv" assigned a value but never read File: E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ctrl.v Line: 27
Info (12128): Elaborating entity "fixed_adder" for hierarchy "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe1_1" File: E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ctrl.v Line: 31
Warning (10230): Verilog HDL assignment warning at fixed_adder.v(28): truncated value with size 32 to match size of target (1) File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_adder.v Line: 28
Info (12128): Elaborating entity "fixed_multiplier" for hierarchy "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3" File: E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ctrl.v Line: 33
Warning (10230): Verilog HDL assignment warning at fixed_multiplier.v(23): truncated value with size 32 to match size of target (1) File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 23
Info (12128): Elaborating entity "smc_obv_ob" for hierarchy "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 238
Info (12128): Elaborating entity "fixed_multiplier" for hierarchy "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5" File: E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ob.v Line: 69
Warning (10230): Verilog HDL assignment warning at fixed_multiplier.v(23): truncated value with size 32 to match size of target (1) File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 23
Info (12128): Elaborating entity "fixed_multiplier" for hierarchy "nominal_top:inst55|fixed_multiplier:inst3" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 269
Warning (10230): Verilog HDL assignment warning at fixed_multiplier.v(23): truncated value with size 32 to match size of target (1) File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 23
Info (12128): Elaborating entity "fixed_adder" for hierarchy "nominal_top:inst55|fixed_adder:intpl_error_inst" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 305
Warning (10230): Verilog HDL assignment warning at fixed_adder.v(28): truncated value with size 32 to match size of target (1) File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_adder.v Line: 28
Info (12128): Elaborating entity "fixed_multiplier" for hierarchy "nominal_top:inst55|fixed_multiplier:intpl_temp_inst" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 306
Warning (10230): Verilog HDL assignment warning at fixed_multiplier.v(23): truncated value with size 32 to match size of target (1) File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 23
Info (12128): Elaborating entity "DECODE" for hierarchy "DECODE:inst5"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "DECODE:inst5|lpm_decode:LPM_DECODE_component" File: E:/FPGA/SEA/SEA_FPGA/DECODE.v Line: 90
Info (12130): Elaborated megafunction instantiation "DECODE:inst5|lpm_decode:LPM_DECODE_component" File: E:/FPGA/SEA/SEA_FPGA/DECODE.v Line: 90
Info (12133): Instantiated megafunction "DECODE:inst5|lpm_decode:LPM_DECODE_component" with the following parameter: File: E:/FPGA/SEA/SEA_FPGA/DECODE.v Line: 90
    Info (12134): Parameter "lpm_decodes" = "8"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lvf.tdf
    Info (12023): Found entity 1: decode_lvf File: E:/FPGA/SEA/SEA_FPGA/db/decode_lvf.tdf Line: 22
Info (12128): Elaborating entity "decode_lvf" for hierarchy "DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_lvf:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf Line: 76
Info (12128): Elaborating entity "rst_n" for hierarchy "rst_n:inst4"
Info (12128): Elaborating entity "PLL_M" for hierarchy "PLL_M:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_M:inst|altpll:altpll_component" File: E:/FPGA/SEA/SEA_FPGA/PLL_M.v Line: 98
Info (12130): Elaborated megafunction instantiation "PLL_M:inst|altpll:altpll_component" File: E:/FPGA/SEA/SEA_FPGA/PLL_M.v Line: 98
Info (12133): Instantiated megafunction "PLL_M:inst|altpll:altpll_component" with the following parameter: File: E:/FPGA/SEA/SEA_FPGA/PLL_M.v Line: 98
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "50"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_M"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_m_altpll.v
    Info (12023): Found entity 1: PLL_M_altpll File: E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_M_altpll" for hierarchy "PLL_M:inst|altpll:altpll_component|PLL_M_altpll:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "fifo_data" for hierarchy "fifo_data:inst20"
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_data:inst20|dcfifo:dcfifo_component" File: E:/FPGA/SEA/SEA_FPGA/fifo_data.v Line: 92
Info (12130): Elaborated megafunction instantiation "fifo_data:inst20|dcfifo:dcfifo_component" File: E:/FPGA/SEA/SEA_FPGA/fifo_data.v Line: 92
Info (12133): Instantiated megafunction "fifo_data:inst20|dcfifo:dcfifo_component" with the following parameter: File: E:/FPGA/SEA/SEA_FPGA/fifo_data.v Line: 92
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_fcp1.tdf
    Info (12023): Found entity 1: dcfifo_fcp1 File: E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_fcp1" for hierarchy "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: E:/FPGA/SEA/SEA_FPGA/db/a_gray2bin_ugb.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin" File: E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57 File: E:/FPGA/SEA/SEA_FPGA/db/a_graycounter_t57.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_t57:rdptr_g1p" File: E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: E:/FPGA/SEA/SEA_FPGA/db/a_graycounter_pjc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ak61.tdf
    Info (12023): Found entity 1: altsyncram_ak61 File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ak61" for hierarchy "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram" File: E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: E:/FPGA/SEA/SEA_FPGA/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_3dc:rdaclr" File: E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: E:/FPGA/SEA/SEA_FPGA/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|dffpipe_gd9:rs_brp" File: E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_mc8 File: E:/FPGA/SEA/SEA_FPGA/db/alt_synch_pipe_mc8.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_mc8" for hierarchy "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|alt_synch_pipe_mc8:rs_dgwp" File: E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: E:/FPGA/SEA/SEA_FPGA/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe13" File: E:/FPGA/SEA/SEA_FPGA/db/alt_synch_pipe_mc8.tdf Line: 34
Info (12128): Elaborating entity "alt_synch_pipe_mc8" for hierarchy "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|alt_synch_pipe_mc8:ws_dgrp" File: E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: E:/FPGA/SEA/SEA_FPGA/db/cmpr_b66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb" File: E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66 File: E:/FPGA/SEA/SEA_FPGA/db/cmpr_a66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb" File: E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: E:/FPGA/SEA/SEA_FPGA/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf Line: 96
Warning (12125): Using design file fifo_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FIFO_CONTROL File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 28
Info (12128): Elaborating entity "FIFO_CONTROL" for hierarchy "FIFO_CONTROL:inst12"
Warning (10036): Verilog HDL or VHDL warning at fifo_control.v(57): object "wrcnt" assigned a value but never read File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 57
Warning (10240): Verilog HDL Always Construct warning at fifo_control.v(64): inferring latch(es) for variable "db_out", which holds its previous value in one or more paths through the always construct File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10264): Verilog HDL Case Statement information at fifo_control.v(119): all case item expressions in this case statement are onehot File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 119
Warning (10240): Verilog HDL Always Construct warning at fifo_control.v(108): inferring latch(es) for variable "wr_req", which holds its previous value in one or more paths through the always construct File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Warning (10240): Verilog HDL Always Construct warning at fifo_control.v(108): inferring latch(es) for variable "wr_data", which holds its previous value in one or more paths through the always construct File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[0]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[1]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[2]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[3]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[4]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[5]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[6]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[7]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[8]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[9]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[10]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[11]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[12]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[13]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[14]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_data[15]" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "wr_req" at fifo_control.v(108) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 108
Info (10041): Inferred latch for "db_out[0]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[1]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[2]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[3]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[4]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[5]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[6]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[7]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[8]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[9]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[10]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[11]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[12]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[13]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[14]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (10041): Inferred latch for "db_out[15]" at fifo_control.v(64) File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 64
Info (12128): Elaborating entity "rs485" for hierarchy "rs485:inst14"
Warning (10036): Verilog HDL or VHDL warning at rs485.v(66): object "end_id" assigned a value but never read File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at rs485.v(67): object "multi_turn_data" assigned a value but never read File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at rs485.v(68): object "error" assigned a value but never read File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at rs485.v(156): inferring latch(es) for variable "startrecode", which holds its previous value in one or more paths through the always construct File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 156
Info (10041): Inferred latch for "startrecode" at rs485.v(156) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 156
Info (10041): Inferred latch for "tama_zero[0][0]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][1]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][2]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][3]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][4]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][5]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][6]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][7]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][8]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][9]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][10]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][11]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][12]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][13]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][14]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (10041): Inferred latch for "tama_zero[0][15]" at rs485.v(108) File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 108
Info (12128): Elaborating entity "DECODE1" for hierarchy "DECODE1:inst16"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "DECODE1:inst16|lpm_decode:LPM_DECODE_component" File: E:/FPGA/SEA/SEA_FPGA/DECODE1.v Line: 72
Info (12130): Elaborated megafunction instantiation "DECODE1:inst16|lpm_decode:LPM_DECODE_component" File: E:/FPGA/SEA/SEA_FPGA/DECODE1.v Line: 72
Info (12133): Instantiated megafunction "DECODE1:inst16|lpm_decode:LPM_DECODE_component" with the following parameter: File: E:/FPGA/SEA/SEA_FPGA/DECODE1.v Line: 72
    Info (12134): Parameter "lpm_decodes" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_9bf.tdf
    Info (12023): Found entity 1: decode_9bf File: E:/FPGA/SEA/SEA_FPGA/db/decode_9bf.tdf Line: 22
Info (12128): Elaborating entity "decode_9bf" for hierarchy "DECODE1:inst16|lpm_decode:LPM_DECODE_component|decode_9bf:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf Line: 76
Warning (12125): Using design file baudrate_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: baudrate_ctrl File: E:/FPGA/SEA/SEA_FPGA/baudrate_ctrl.v Line: 28
Info (12128): Elaborating entity "baudrate_ctrl" for hierarchy "baudrate_ctrl:inst9"
Warning (10230): Verilog HDL assignment warning at baudrate_ctrl.v(51): truncated value with size 12 to match size of target (1) File: E:/FPGA/SEA/SEA_FPGA/baudrate_ctrl.v Line: 51
Warning (12125): Using design file ab_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: AB_8 File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 32
Info (12128): Elaborating entity "AB_8" for hierarchy "AB_8:inst56"
Warning (10036): Verilog HDL or VHDL warning at ab_8.v(72): object "count_ratio" assigned a value but never read File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 72
Info (10264): Verilog HDL Case Statement information at ab_8.v(129): all case item expressions in this case statement are onehot File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 129
Warning (10763): Verilog HDL warning at ab_8.v(137): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at ab_8.v(115): inferring latch(es) for variable "zero_low", which holds its previous value in one or more paths through the always construct File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 115
Warning (10230): Verilog HDL assignment warning at ab_8.v(154): truncated value with size 48 to match size of target (16) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 154
Info (10041): Inferred latch for "zero_low[0]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[1]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[2]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[3]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[4]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[5]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[6]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[7]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[8]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[9]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[10]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[11]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[12]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[13]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[14]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Info (10041): Inferred latch for "zero_low[15]" at ab_8.v(128) File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 128
Warning (12125): Using design file spi_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: spi_ctrl File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 25
Info (12128): Elaborating entity "spi_ctrl" for hierarchy "spi_ctrl:inst18"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[0]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 40
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[1]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 70
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[2]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 100
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[3]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 130
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[4]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 160
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[5]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 190
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[6]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 220
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[7]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 250
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[8]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 280
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[9]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 310
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[10]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 340
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[11]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 370
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[12]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 400
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[13]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 430
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[14]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 460
        Warning (14320): Synthesized away node "fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|q_b[15]" File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf Line: 490
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nominal_top:inst55|delay_theta_r_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 100
        Info (286033): Parameter WIDTH set to 16
Info (278001): Inferred 10 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nominal_top:inst55|fixed_multiplier:inst3|Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AB_8:inst56|Mult0" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 153
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_1|Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe4_1|Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_1|Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_2|Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_4|Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5|Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3|Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
Info (12130): Elaborated megafunction instantiation "nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0"
Info (12133): Instantiated megafunction "nominal_top:inst55|altshift_taps:delay_theta_r_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "100"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_cnm.tdf
    Info (12023): Found entity 1: shift_taps_cnm File: E:/FPGA/SEA/SEA_FPGA/db/shift_taps_cnm.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_66b1.tdf
    Info (12023): Found entity 1: altsyncram_66b1 File: E:/FPGA/SEA/SEA_FPGA/db/altsyncram_66b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9rf.tdf
    Info (12023): Found entity 1: cntr_9rf File: E:/FPGA/SEA/SEA_FPGA/db/cntr_9rf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: E:/FPGA/SEA/SEA_FPGA/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vah.tdf
    Info (12023): Found entity 1: cntr_vah File: E:/FPGA/SEA/SEA_FPGA/db/cntr_vah.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "nominal_top:inst55|fixed_multiplier:inst3|lpm_mult:Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
Info (12133): Instantiated megafunction "nominal_top:inst55|fixed_multiplier:inst3|lpm_mult:Mult0" with the following parameter: File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v8t.tdf
    Info (12023): Found entity 1: mult_v8t File: E:/FPGA/SEA/SEA_FPGA/db/mult_v8t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "AB_8:inst56|lpm_mult:Mult0" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 153
Info (12133): Instantiated megafunction "AB_8:inst56|lpm_mult:Mult0" with the following parameter: File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 153
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_vgt.tdf
    Info (12023): Found entity 1: mult_vgt File: E:/FPGA/SEA/SEA_FPGA/db/mult_vgt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_1|lpm_mult:Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
Info (12133): Instantiated megafunction "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_1_1|lpm_mult:Mult0" with the following parameter: File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (12134): Parameter "LPM_WIDTHA" = "25"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_8at.tdf
    Info (12023): Found entity 1: mult_8at File: E:/FPGA/SEA/SEA_FPGA/db/mult_8at.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe4_1|lpm_mult:Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
Info (12133): Instantiated megafunction "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe4_1|lpm_mult:Mult0" with the following parameter: File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (12134): Parameter "LPM_WIDTHA" = "27"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_d8t.tdf
    Info (12023): Found entity 1: mult_d8t File: E:/FPGA/SEA/SEA_FPGA/db/mult_d8t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
Info (12133): Instantiated megafunction "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0" with the following parameter: File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf
    Info (12023): Found entity 1: add_sub_ckh File: E:/FPGA/SEA/SEA_FPGA/db/add_sub_ckh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf
    Info (12023): Found entity 1: add_sub_i9h File: E:/FPGA/SEA/SEA_FPGA/db/add_sub_i9h.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf
    Info (12023): Found entity 1: add_sub_gkh File: E:/FPGA/SEA/SEA_FPGA/db/add_sub_gkh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "nominal_top:inst55|fixed_multiplier:intpl_temp_inst|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_1|lpm_mult:Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
Info (12133): Instantiated megafunction "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_1|lpm_mult:Mult0" with the following parameter: File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_58t.tdf
    Info (12023): Found entity 1: mult_58t File: E:/FPGA/SEA/SEA_FPGA/db/mult_58t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_2|lpm_mult:Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
Info (12133): Instantiated megafunction "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe2_2|lpm_mult:Mult0" with the following parameter: File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (12134): Parameter "LPM_WIDTHA" = "26"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_69t.tdf
    Info (12023): Found entity 1: mult_69t File: E:/FPGA/SEA/SEA_FPGA/db/mult_69t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_4|lpm_mult:Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
Info (12133): Instantiated megafunction "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_4|lpm_mult:Mult0" with the following parameter: File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "39"
    Info (12134): Parameter "LPM_WIDTHR" = "39"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t File: E:/FPGA/SEA/SEA_FPGA/db/mult_l8t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5|lpm_mult:Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
Info (12133): Instantiated megafunction "nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5|lpm_mult:Mult0" with the following parameter: File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_k8t.tdf
    Info (12023): Found entity 1: mult_k8t File: E:/FPGA/SEA/SEA_FPGA/db/mult_k8t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3|lpm_mult:Mult0" File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
Info (12133): Instantiated megafunction "nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3|lpm_mult:Mult0" with the following parameter: File: E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v Line: 20
    Info (12134): Parameter "LPM_WIDTHA" = "25"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_iat.tdf
    Info (12023): Found entity 1: mult_iat File: E:/FPGA/SEA/SEA_FPGA/db/mult_iat.tdf Line: 30
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 382 buffer(s)
    Info (13019): Ignored 382 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "PULSE:inst6|rate" and its non-tri-state driver. File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 54
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[1]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[2]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[3]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[4]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[5]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[6]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[7]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[8]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[9]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[10]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[11]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[12]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[13]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[14]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[15]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "PULSE:inst6|outdata[0]" to the node "PULSE:inst6|rate" File: E:/FPGA/SEA/SEA_FPGA/PULSE.v Line: 44
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[15]" to the node "FSMC_DATA[15]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[14]" to the node "FSMC_DATA[14]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[13]" to the node "FSMC_DATA[13]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[12]" to the node "FSMC_DATA[12]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[11]" to the node "FSMC_DATA[11]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[10]" to the node "FSMC_DATA[10]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[9]" to the node "FSMC_DATA[9]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[8]" to the node "FSMC_DATA[8]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[7]" to the node "FSMC_DATA[7]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[6]" to the node "FSMC_DATA[6]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[5]" to the node "FSMC_DATA[5]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[4]" to the node "FSMC_DATA[4]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[3]" to the node "FSMC_DATA[3]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[2]" to the node "FSMC_DATA[2]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[1]" to the node "FSMC_DATA[1]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "FIFO_CONTROL:inst12|data[0]" to the node "FSMC_DATA[0]" File: E:/FPGA/SEA/SEA_FPGA/fifo_control.v Line: 48
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[9]" to the node "nominal_top:inst55|lowdata[9]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[8]" to the node "nominal_top:inst55|lowdata[8]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[7]" to the node "nominal_top:inst55|lowdata[7]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[6]" to the node "nominal_top:inst55|lowdata[6]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[5]" to the node "nominal_top:inst55|lowdata[5]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[4]" to the node "nominal_top:inst55|lowdata[4]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[3]" to the node "nominal_top:inst55|lowdata[3]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[2]" to the node "nominal_top:inst55|lowdata[2]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[1]" to the node "nominal_top:inst55|lowdata[1]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[0]" to the node "nominal_top:inst55|lowdata[0]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[13]" to the node "nominal_top:inst55|lowdata[13]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[12]" to the node "nominal_top:inst55|lowdata[12]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[11]" to the node "nominal_top:inst55|lowdata[11]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[10]" to the node "nominal_top:inst55|lowdata[10]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[15]" to the node "nominal_top:inst55|lowdata[15]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
    Warning (13047): Converted the fan-out from the tri-state buffer "rs485:inst14|db[14]" to the node "nominal_top:inst55|lowdata[14]" into an OR gate File: E:/FPGA/SEA/SEA_FPGA/rs485.v Line: 54
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "nominal_top:inst55|start" merged with LATCH primitive "nominal_top:inst55|pul_enable_out" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 134
Warning (13012): Latch nominal_top:inst55|pul_enable_out has unsafe behavior File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 471
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nominal_top:inst55|Equal4~synth File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 527
Warning (13012): Latch nominal_top:inst55|rdfifobegin has unsafe behavior File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 135
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nominal_top:inst55|Equal4~synth File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 527
Info (13000): Registers with preset signals will power-up high File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 106
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "nominal_top:inst55|stop_cnt[7]" is converted into an equivalent circuit using register "nominal_top:inst55|stop_cnt[7]~_emulated" and latch "nominal_top:inst55|stop_cnt[7]~1" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 548
    Warning (13310): Register "nominal_top:inst55|stop_cnt[6]" is converted into an equivalent circuit using register "nominal_top:inst55|stop_cnt[6]~_emulated" and latch "nominal_top:inst55|stop_cnt[6]~5" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 548
    Warning (13310): Register "nominal_top:inst55|stop_cnt[4]" is converted into an equivalent circuit using register "nominal_top:inst55|stop_cnt[4]~_emulated" and latch "nominal_top:inst55|stop_cnt[4]~9" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 548
    Warning (13310): Register "nominal_top:inst55|stop_cnt[3]" is converted into an equivalent circuit using register "nominal_top:inst55|stop_cnt[3]~_emulated" and latch "nominal_top:inst55|stop_cnt[3]~13" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 548
    Warning (13310): Register "nominal_top:inst55|stop_cnt[2]" is converted into an equivalent circuit using register "nominal_top:inst55|stop_cnt[2]~_emulated" and latch "nominal_top:inst55|stop_cnt[2]~17" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 548
    Warning (13310): Register "nominal_top:inst55|stop_cnt[1]" is converted into an equivalent circuit using register "nominal_top:inst55|stop_cnt[1]~_emulated" and latch "nominal_top:inst55|stop_cnt[1]~21" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 548
    Warning (13310): Register "nominal_top:inst55|stop_cnt[5]" is converted into an equivalent circuit using register "nominal_top:inst55|stop_cnt[5]~_emulated" and latch "nominal_top:inst55|stop_cnt[5]~25" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 548
    Warning (13310): Register "nominal_top:inst55|stop_cnt[0]" is converted into an equivalent circuit using register "nominal_top:inst55|stop_cnt[0]~_emulated" and latch "nominal_top:inst55|stop_cnt[0]~29" File: E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v Line: 548
    Warning (13310): Register "AB_8:inst56|count_raw[18]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[18]~_emulated" and latch "AB_8:inst56|count_raw[18]~1" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[19]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[19]~_emulated" and latch "AB_8:inst56|count_raw[19]~6" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[20]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[20]~_emulated" and latch "AB_8:inst56|count_raw[20]~11" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[21]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[21]~_emulated" and latch "AB_8:inst56|count_raw[21]~16" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[22]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[22]~_emulated" and latch "AB_8:inst56|count_raw[22]~21" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[23]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[23]~_emulated" and latch "AB_8:inst56|count_raw[23]~26" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[24]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[24]~_emulated" and latch "AB_8:inst56|count_raw[24]~31" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[25]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[25]~_emulated" and latch "AB_8:inst56|count_raw[25]~36" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[26]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[26]~_emulated" and latch "AB_8:inst56|count_raw[26]~41" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[27]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[27]~_emulated" and latch "AB_8:inst56|count_raw[27]~46" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[28]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[28]~_emulated" and latch "AB_8:inst56|count_raw[28]~51" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[29]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[29]~_emulated" and latch "AB_8:inst56|count_raw[29]~56" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[30]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[30]~_emulated" and latch "AB_8:inst56|count_raw[30]~61" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[31]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[31]~_emulated" and latch "AB_8:inst56|count_raw[31]~66" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[0]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[0]~_emulated" and latch "AB_8:inst56|count_raw[0]~71" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[1]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[1]~_emulated" and latch "AB_8:inst56|count_raw[1]~76" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[2]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[2]~_emulated" and latch "AB_8:inst56|count_raw[2]~81" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[3]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[3]~_emulated" and latch "AB_8:inst56|count_raw[3]~86" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[4]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[4]~_emulated" and latch "AB_8:inst56|count_raw[4]~91" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[5]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[5]~_emulated" and latch "AB_8:inst56|count_raw[5]~96" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[6]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[6]~_emulated" and latch "AB_8:inst56|count_raw[6]~101" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[7]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[7]~_emulated" and latch "AB_8:inst56|count_raw[7]~106" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[8]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[8]~_emulated" and latch "AB_8:inst56|count_raw[8]~111" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[9]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[9]~_emulated" and latch "AB_8:inst56|count_raw[9]~116" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[10]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[10]~_emulated" and latch "AB_8:inst56|count_raw[10]~121" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[11]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[11]~_emulated" and latch "AB_8:inst56|count_raw[11]~126" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[12]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[12]~_emulated" and latch "AB_8:inst56|count_raw[12]~131" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[13]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[13]~_emulated" and latch "AB_8:inst56|count_raw[13]~136" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[14]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[14]~_emulated" and latch "AB_8:inst56|count_raw[14]~141" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[15]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[15]~_emulated" and latch "AB_8:inst56|count_raw[15]~146" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[16]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[16]~_emulated" and latch "AB_8:inst56|count_raw[16]~151" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
    Warning (13310): Register "AB_8:inst56|count_raw[17]" is converted into an equivalent circuit using register "AB_8:inst56|count_raw[17]~_emulated" and latch "AB_8:inst56|count_raw[17]~156" File: E:/FPGA/SEA/SEA_FPGA/ab_8.v Line: 137
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[15]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[14]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[13]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[12]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[11]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[10]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[9]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[8]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[7]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[6]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[5]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[4]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[3]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[2]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[1]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
    Critical Warning (18010): Register spi_ctrl:inst18|db_out[0]~en will power up to High File: E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v Line: 88
Info (17049): 50 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/FPGA/SEA/SEA_FPGA/output_files/SEA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FSMC_ADDR[7]"
    Warning (15610): No output dependent on input pin "SIG1_Z"
Info (21057): Implemented 3078 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 7 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2993 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 28 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 208 warnings
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Wed Mar 06 17:59:23 2019
    Info: Elapsed time: 00:01:32
    Info: Total CPU time (on all processors): 00:01:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/FPGA/SEA/SEA_FPGA/output_files/SEA.map.smsg.


