Start time: 22:36:31 on May 01,2017
qverilog -f example_06-07_run.f 
-- Compiling module bus_xor
-- Compiling module test
-- Compiling module top

Top level modules:
	top
# vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6 win64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
# At   10ns: a=0010  b=0000  EXPECT: out=0010, ACTUAL: 0010  OK
# At   30ns: a=0000  b=0110  EXPECT: out=0110, ACTUAL: 0110  OK
# At   50ns: a=0100  b=1011  EXPECT: out=1001, ACTUAL: 1001  OK
# ** Note: $finish    : example_06-07_testbench.sv(30)
#    Time: 60 ns  Iteration: 1  Instance: /top/test
# End time: 22:36:33 on May 01,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
