Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 20 17:03:28 2024
| Host         : DESKTOP-LUOGMV1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2412 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.056        0.000                      0                 6896        0.076        0.000                      0                 6896        3.000        0.000                       0                  2414  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 6.250}      12.500          80.000          
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 6.250}      12.500          80.000          
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.056        0.000                      0                 6896        0.153        0.000                      0                 6896        5.750        0.000                       0                  2410  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.057        0.000                      0                 6896        0.153        0.000                      0                 6896        5.750        0.000                       0                  2410  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.056        0.000                      0                 6896        0.076        0.000                      0                 6896  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.056        0.000                      0                 6896        0.076        0.000                      0                 6896  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.177ns  (logic 3.365ns (27.634%)  route 8.812ns (72.366%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.906    11.540    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y100        LUT4 (Prop_lut4_I1_O)        0.097    11.637 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][7]_i_3/O
                         net (fo=1, routed)           0.174    11.811    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][7]_i_3_n_0
    SLICE_X71Y100        LUT6 (Prop_lut6_I2_O)        0.097    11.908 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][7]_i_1/O
                         net (fo=1, routed)           0.000    11.908    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][7]
    SLICE_X71Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X71Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X71Y100        FDRE (Setup_fdre_C_D)        0.032    11.964    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.169ns  (logic 3.365ns (27.653%)  route 8.804ns (72.347%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.444    11.803    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X71Y102        LUT6 (Prop_lut6_I2_O)        0.097    11.900 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][9]_i_1/O
                         net (fo=1, routed)           0.000    11.900    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][9]
    SLICE_X71Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X71Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X71Y102        FDRE (Setup_fdre_C_D)        0.032    11.964    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.145ns  (logic 3.365ns (27.708%)  route 8.780ns (72.292%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.566    11.200    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y102        LUT5 (Prop_lut5_I0_O)        0.097    11.297 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5/O
                         net (fo=8, routed)           0.482    11.779    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5_n_0
    SLICE_X69Y102        LUT6 (Prop_lut6_I5_O)        0.097    11.876 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][8]_i_1/O
                         net (fo=1, routed)           0.000    11.876    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][8]
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)        0.030    11.962    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 3.365ns (27.883%)  route 8.703ns (72.117%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.344    11.703    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I4_O)        0.097    11.800 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][1]_i_1/O
                         net (fo=1, routed)           0.000    11.800    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][1]
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.030    11.962    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 3.365ns (27.883%)  route 8.703ns (72.117%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.344    11.703    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I4_O)        0.097    11.800 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][6]_i_1/O
                         net (fo=1, routed)           0.000    11.800    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][6]
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.032    11.964    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.051ns  (logic 3.365ns (27.924%)  route 8.686ns (72.076%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.326    11.685    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X71Y103        LUT6 (Prop_lut6_I4_O)        0.097    11.782 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][4]_i_1/O
                         net (fo=1, routed)           0.000    11.782    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][4]
    SLICE_X71Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X71Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X71Y103        FDRE (Setup_fdre_C_D)        0.030    11.962    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.044ns  (logic 3.365ns (27.940%)  route 8.679ns (72.060%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.319    11.678    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X69Y102        LUT6 (Prop_lut6_I2_O)        0.097    11.775 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][3]_i_1/O
                         net (fo=1, routed)           0.000    11.775    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][3]
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)        0.033    11.965    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.042ns  (logic 3.365ns (27.943%)  route 8.677ns (72.057%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.318    11.677    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.097    11.774 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_1/O
                         net (fo=1, routed)           0.000    11.774    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][11]
    SLICE_X69Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X69Y101        FDRE (Setup_fdre_C_D)        0.033    11.965    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.008ns  (logic 3.365ns (28.023%)  route 8.643ns (71.977%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.810    11.445    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X68Y102        LUT4 (Prop_lut4_I1_O)        0.097    11.542 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_3/O
                         net (fo=1, routed)           0.101    11.642    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_3_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.097    11.739 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_1/O
                         net (fo=1, routed)           0.000    11.739    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][5]
    SLICE_X68Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X68Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X68Y102        FDRE (Setup_fdre_C_D)        0.030    11.962    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        11.977ns  (logic 3.365ns (28.097%)  route 8.612ns (71.903%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.566    11.200    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y102        LUT5 (Prop_lut5_I0_O)        0.097    11.297 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5/O
                         net (fo=8, routed)           0.314    11.611    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5_n_0
    SLICE_X69Y102        LUT6 (Prop_lut6_I5_O)        0.097    11.708 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][2]_i_1/O
                         net (fo=1, routed)           0.000    11.708    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][2]
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)        0.032    11.964    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                  0.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.189ns (69.140%)  route 0.084ns (30.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.571    -0.593    sigma/clk_out1
    SLICE_X32Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigma/gpio_bo_reg_reg[13]/Q
                         net (fo=1, routed)           0.084    -0.368    sigma/sigma_tile/riscv/csr_rdata_reg[23][5]
    SLICE_X33Y94         LUT3 (Prop_lut3_I0_O)        0.048    -0.320 r  sigma/sigma_tile/riscv/csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    sigma/csr_rdata[13]
    SLICE_X33Y94         FDRE                                         r  sigma/csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.842    -0.831    sigma/clk_out1
    SLICE_X33Y94         FDRE                                         r  sigma/csr_rdata_reg[13]/C
                         clock pessimism              0.251    -0.580    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.107    -0.473    sigma/csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.552%)  route 0.074ns (34.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.598    -0.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X82Y111        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[20]/Q
                         net (fo=3, routed)           0.074    -0.351    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[20]
    SLICE_X83Y111        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.870    -0.803    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X83Y111        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X83Y111        FDRE (Hold_fdre_C_D)         0.047    -0.506    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.483%)  route 0.112ns (37.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.598    -0.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X82Y110        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[4]/Q
                         net (fo=3, routed)           0.112    -0.313    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[4]
    SLICE_X84Y109        LUT2 (Prop_lut2_I0_O)        0.045    -0.268 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[4]_i_1_n_0
    SLICE_X84Y109        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.871    -0.802    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X84Y109        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.120    -0.429    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/rx_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.146%)  route 0.134ns (41.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.563    -0.601    sigma/udm/uart_rx/clk_out1
    SLICE_X41Y83         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/uart_rx/dout_bo_reg[0]/Q
                         net (fo=5, routed)           0.134    -0.326    sigma/udm/uart_rx/rx_data[0]
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  sigma/udm/uart_rx/rx_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.281    sigma/udm/udm_controller/rx_sync31_out
    SLICE_X42Y83         FDRE                                         r  sigma/udm/udm_controller/rx_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y83         FDRE                                         r  sigma/udm/udm_controller/rx_sync_reg/C
                         clock pessimism              0.275    -0.567    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.121    -0.446    sigma/udm/udm_controller/rx_sync_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.251%)  route 0.119ns (45.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X36Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bo_reg_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.334    sigma/Q[1]
    SLICE_X38Y92         FDRE                                         r  sigma/csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X38Y92         FDRE                                         r  sigma/csr_rdata_reg[1]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.059    -0.500    sigma/csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.979%)  route 0.119ns (39.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y87         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/Q
                         net (fo=4, routed)           0.119    -0.339    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[4]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.294 r  sigma/udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sigma/udm/udm_controller/p_1_in[4]
    SLICE_X38Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.835    -0.838    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.121    -0.464    sigma/udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X37Y90         FDRE                                         r  sigma/gpio_bo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/gpio_bo_reg_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.342    sigma/Q[5]
    SLICE_X36Y90         FDRE                                         r  sigma/csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X36Y90         FDRE                                         r  sigma/csr_rdata_reg[5]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.070    -0.512    sigma/csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.757%)  route 0.124ns (37.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.591    -0.573    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X78Y112        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/Q
                         net (fo=3, routed)           0.124    -0.285    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[29]
    SLICE_X80Y112        LUT2 (Prop_lut2_I0_O)        0.045    -0.240 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[29]_i_1_n_0
    SLICE_X80Y112        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.863    -0.809    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X80Y112        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]/C
                         clock pessimism              0.275    -0.534    
    SLICE_X80Y112        FDRE (Hold_fdre_C_D)         0.121    -0.413    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.209ns (75.093%)  route 0.069ns (24.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.565    -0.599    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[1]/Q
                         net (fo=3, routed)           0.069    -0.366    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[1]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.045    -0.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][curinstr_addr][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][curinstr_addr][1]
    SLICE_X59Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.836    -0.837    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.092    -0.494    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.537%)  route 0.098ns (34.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y86         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.361    sigma/udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X39Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.316 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    sigma/udm/udm_controller/p_1_in[0]
    SLICE_X39Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.835    -0.838    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.092    -0.493    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X3Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X3Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y90     sigma/csr_rdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y89     sigma/csr_rdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y89     sigma/csr_rdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y92     sigma/csr_rdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y92     sigma/csr_rdata_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y89     sigma/csr_rdata_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y90     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y89     sigma/csr_rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y89     sigma/csr_rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y92     sigma/csr_rdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X39Y94     sigma/csr_rdata_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X39Y94     sigma/csr_rdata_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.177ns  (logic 3.365ns (27.634%)  route 8.812ns (72.366%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.906    11.540    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y100        LUT4 (Prop_lut4_I1_O)        0.097    11.637 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][7]_i_3/O
                         net (fo=1, routed)           0.174    11.811    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][7]_i_3_n_0
    SLICE_X71Y100        LUT6 (Prop_lut6_I2_O)        0.097    11.908 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][7]_i_1/O
                         net (fo=1, routed)           0.000    11.908    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][7]
    SLICE_X71Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X71Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.076    11.933    
    SLICE_X71Y100        FDRE (Setup_fdre_C_D)        0.032    11.965    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.169ns  (logic 3.365ns (27.653%)  route 8.804ns (72.347%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.444    11.803    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X71Y102        LUT6 (Prop_lut6_I2_O)        0.097    11.900 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][9]_i_1/O
                         net (fo=1, routed)           0.000    11.900    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][9]
    SLICE_X71Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X71Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.076    11.933    
    SLICE_X71Y102        FDRE (Setup_fdre_C_D)        0.032    11.965    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.145ns  (logic 3.365ns (27.708%)  route 8.780ns (72.292%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.566    11.200    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y102        LUT5 (Prop_lut5_I0_O)        0.097    11.297 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5/O
                         net (fo=8, routed)           0.482    11.779    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5_n_0
    SLICE_X69Y102        LUT6 (Prop_lut6_I5_O)        0.097    11.876 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][8]_i_1/O
                         net (fo=1, routed)           0.000    11.876    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][8]
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.076    11.933    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)        0.030    11.963    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 3.365ns (27.883%)  route 8.703ns (72.117%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.344    11.703    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I4_O)        0.097    11.800 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][1]_i_1/O
                         net (fo=1, routed)           0.000    11.800    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][1]
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.076    11.933    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.030    11.963    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 3.365ns (27.883%)  route 8.703ns (72.117%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.344    11.703    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I4_O)        0.097    11.800 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][6]_i_1/O
                         net (fo=1, routed)           0.000    11.800    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][6]
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.076    11.933    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.032    11.965    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.051ns  (logic 3.365ns (27.924%)  route 8.686ns (72.076%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.326    11.685    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X71Y103        LUT6 (Prop_lut6_I4_O)        0.097    11.782 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][4]_i_1/O
                         net (fo=1, routed)           0.000    11.782    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][4]
    SLICE_X71Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X71Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.076    11.933    
    SLICE_X71Y103        FDRE (Setup_fdre_C_D)        0.030    11.963    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.044ns  (logic 3.365ns (27.940%)  route 8.679ns (72.060%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.319    11.678    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X69Y102        LUT6 (Prop_lut6_I2_O)        0.097    11.775 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][3]_i_1/O
                         net (fo=1, routed)           0.000    11.775    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][3]
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.076    11.933    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)        0.033    11.966    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]
  -------------------------------------------------------------------
                         required time                         11.966    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.042ns  (logic 3.365ns (27.943%)  route 8.677ns (72.057%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.318    11.677    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.097    11.774 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_1/O
                         net (fo=1, routed)           0.000    11.774    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][11]
    SLICE_X69Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.076    11.933    
    SLICE_X69Y101        FDRE (Setup_fdre_C_D)        0.033    11.966    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]
  -------------------------------------------------------------------
                         required time                         11.966    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.008ns  (logic 3.365ns (28.023%)  route 8.643ns (71.977%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.810    11.445    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X68Y102        LUT4 (Prop_lut4_I1_O)        0.097    11.542 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_3/O
                         net (fo=1, routed)           0.101    11.642    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_3_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.097    11.739 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_1/O
                         net (fo=1, routed)           0.000    11.739    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][5]
    SLICE_X68Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X68Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.076    11.933    
    SLICE_X68Y102        FDRE (Setup_fdre_C_D)        0.030    11.963    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        11.977ns  (logic 3.365ns (28.097%)  route 8.612ns (71.903%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.566    11.200    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y102        LUT5 (Prop_lut5_I0_O)        0.097    11.297 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5/O
                         net (fo=8, routed)           0.314    11.611    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5_n_0
    SLICE_X69Y102        LUT6 (Prop_lut6_I5_O)        0.097    11.708 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][2]_i_1/O
                         net (fo=1, routed)           0.000    11.708    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][2]
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.076    11.933    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)        0.032    11.965    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                  0.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.189ns (69.140%)  route 0.084ns (30.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.571    -0.593    sigma/clk_out1
    SLICE_X32Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigma/gpio_bo_reg_reg[13]/Q
                         net (fo=1, routed)           0.084    -0.368    sigma/sigma_tile/riscv/csr_rdata_reg[23][5]
    SLICE_X33Y94         LUT3 (Prop_lut3_I0_O)        0.048    -0.320 r  sigma/sigma_tile/riscv/csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    sigma/csr_rdata[13]
    SLICE_X33Y94         FDRE                                         r  sigma/csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.842    -0.831    sigma/clk_out1
    SLICE_X33Y94         FDRE                                         r  sigma/csr_rdata_reg[13]/C
                         clock pessimism              0.251    -0.580    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.107    -0.473    sigma/csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.552%)  route 0.074ns (34.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.598    -0.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X82Y111        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[20]/Q
                         net (fo=3, routed)           0.074    -0.351    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[20]
    SLICE_X83Y111        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.870    -0.803    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X83Y111        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X83Y111        FDRE (Hold_fdre_C_D)         0.047    -0.506    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.483%)  route 0.112ns (37.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.598    -0.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X82Y110        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[4]/Q
                         net (fo=3, routed)           0.112    -0.313    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[4]
    SLICE_X84Y109        LUT2 (Prop_lut2_I0_O)        0.045    -0.268 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[4]_i_1_n_0
    SLICE_X84Y109        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.871    -0.802    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X84Y109        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.120    -0.429    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/rx_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.146%)  route 0.134ns (41.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.563    -0.601    sigma/udm/uart_rx/clk_out1
    SLICE_X41Y83         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/uart_rx/dout_bo_reg[0]/Q
                         net (fo=5, routed)           0.134    -0.326    sigma/udm/uart_rx/rx_data[0]
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  sigma/udm/uart_rx/rx_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.281    sigma/udm/udm_controller/rx_sync31_out
    SLICE_X42Y83         FDRE                                         r  sigma/udm/udm_controller/rx_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y83         FDRE                                         r  sigma/udm/udm_controller/rx_sync_reg/C
                         clock pessimism              0.275    -0.567    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.121    -0.446    sigma/udm/udm_controller/rx_sync_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.251%)  route 0.119ns (45.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X36Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bo_reg_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.334    sigma/Q[1]
    SLICE_X38Y92         FDRE                                         r  sigma/csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X38Y92         FDRE                                         r  sigma/csr_rdata_reg[1]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.059    -0.500    sigma/csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.979%)  route 0.119ns (39.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y87         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/Q
                         net (fo=4, routed)           0.119    -0.339    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[4]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.294 r  sigma/udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sigma/udm/udm_controller/p_1_in[4]
    SLICE_X38Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.835    -0.838    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.121    -0.464    sigma/udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X37Y90         FDRE                                         r  sigma/gpio_bo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/gpio_bo_reg_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.342    sigma/Q[5]
    SLICE_X36Y90         FDRE                                         r  sigma/csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X36Y90         FDRE                                         r  sigma/csr_rdata_reg[5]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.070    -0.512    sigma/csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.757%)  route 0.124ns (37.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.591    -0.573    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X78Y112        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/Q
                         net (fo=3, routed)           0.124    -0.285    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[29]
    SLICE_X80Y112        LUT2 (Prop_lut2_I0_O)        0.045    -0.240 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[29]_i_1_n_0
    SLICE_X80Y112        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.863    -0.809    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X80Y112        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]/C
                         clock pessimism              0.275    -0.534    
    SLICE_X80Y112        FDRE (Hold_fdre_C_D)         0.121    -0.413    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.209ns (75.093%)  route 0.069ns (24.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.565    -0.599    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[1]/Q
                         net (fo=3, routed)           0.069    -0.366    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[1]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.045    -0.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][curinstr_addr][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][curinstr_addr][1]
    SLICE_X59Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.836    -0.837    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.092    -0.494    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.537%)  route 0.098ns (34.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y86         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.361    sigma/udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X39Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.316 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    sigma/udm/udm_controller/p_1_in[0]
    SLICE_X39Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.835    -0.838    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.092    -0.493    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X3Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X3Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         12.500      10.266     RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y90     sigma/csr_rdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y89     sigma/csr_rdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y89     sigma/csr_rdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y92     sigma/csr_rdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y92     sigma/csr_rdata_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y89     sigma/csr_rdata_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y90     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y89     sigma/csr_rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y89     sigma/csr_rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y89     sigma/csr_rdata_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y92     sigma/csr_rdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X39Y94     sigma/csr_rdata_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X39Y94     sigma/csr_rdata_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.177ns  (logic 3.365ns (27.634%)  route 8.812ns (72.366%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.906    11.540    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y100        LUT4 (Prop_lut4_I1_O)        0.097    11.637 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][7]_i_3/O
                         net (fo=1, routed)           0.174    11.811    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][7]_i_3_n_0
    SLICE_X71Y100        LUT6 (Prop_lut6_I2_O)        0.097    11.908 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][7]_i_1/O
                         net (fo=1, routed)           0.000    11.908    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][7]
    SLICE_X71Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X71Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X71Y100        FDRE (Setup_fdre_C_D)        0.032    11.964    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.169ns  (logic 3.365ns (27.653%)  route 8.804ns (72.347%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.444    11.803    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X71Y102        LUT6 (Prop_lut6_I2_O)        0.097    11.900 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][9]_i_1/O
                         net (fo=1, routed)           0.000    11.900    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][9]
    SLICE_X71Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X71Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X71Y102        FDRE (Setup_fdre_C_D)        0.032    11.964    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.145ns  (logic 3.365ns (27.708%)  route 8.780ns (72.292%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.566    11.200    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y102        LUT5 (Prop_lut5_I0_O)        0.097    11.297 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5/O
                         net (fo=8, routed)           0.482    11.779    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5_n_0
    SLICE_X69Y102        LUT6 (Prop_lut6_I5_O)        0.097    11.876 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][8]_i_1/O
                         net (fo=1, routed)           0.000    11.876    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][8]
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)        0.030    11.962    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 3.365ns (27.883%)  route 8.703ns (72.117%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.344    11.703    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I4_O)        0.097    11.800 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][1]_i_1/O
                         net (fo=1, routed)           0.000    11.800    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][1]
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.030    11.962    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 3.365ns (27.883%)  route 8.703ns (72.117%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.344    11.703    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I4_O)        0.097    11.800 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][6]_i_1/O
                         net (fo=1, routed)           0.000    11.800    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][6]
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.032    11.964    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.051ns  (logic 3.365ns (27.924%)  route 8.686ns (72.076%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.326    11.685    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X71Y103        LUT6 (Prop_lut6_I4_O)        0.097    11.782 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][4]_i_1/O
                         net (fo=1, routed)           0.000    11.782    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][4]
    SLICE_X71Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X71Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X71Y103        FDRE (Setup_fdre_C_D)        0.030    11.962    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.044ns  (logic 3.365ns (27.940%)  route 8.679ns (72.060%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.319    11.678    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X69Y102        LUT6 (Prop_lut6_I2_O)        0.097    11.775 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][3]_i_1/O
                         net (fo=1, routed)           0.000    11.775    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][3]
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)        0.033    11.965    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.042ns  (logic 3.365ns (27.943%)  route 8.677ns (72.057%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.318    11.677    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.097    11.774 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_1/O
                         net (fo=1, routed)           0.000    11.774    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][11]
    SLICE_X69Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X69Y101        FDRE (Setup_fdre_C_D)        0.033    11.965    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.008ns  (logic 3.365ns (28.023%)  route 8.643ns (71.977%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.810    11.445    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X68Y102        LUT4 (Prop_lut4_I1_O)        0.097    11.542 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_3/O
                         net (fo=1, routed)           0.101    11.642    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_3_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.097    11.739 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_1/O
                         net (fo=1, routed)           0.000    11.739    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][5]
    SLICE_X68Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X68Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X68Y102        FDRE (Setup_fdre_C_D)        0.030    11.962    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk rise@12.500ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        11.977ns  (logic 3.365ns (28.097%)  route 8.612ns (71.903%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.566    11.200    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y102        LUT5 (Prop_lut5_I0_O)        0.097    11.297 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5/O
                         net (fo=8, routed)           0.314    11.611    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5_n_0
    SLICE_X69Y102        LUT6 (Prop_lut6_I5_O)        0.097    11.708 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][2]_i_1/O
                         net (fo=1, routed)           0.000    11.708    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][2]
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)        0.032    11.964    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                  0.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.189ns (69.140%)  route 0.084ns (30.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.571    -0.593    sigma/clk_out1
    SLICE_X32Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigma/gpio_bo_reg_reg[13]/Q
                         net (fo=1, routed)           0.084    -0.368    sigma/sigma_tile/riscv/csr_rdata_reg[23][5]
    SLICE_X33Y94         LUT3 (Prop_lut3_I0_O)        0.048    -0.320 r  sigma/sigma_tile/riscv/csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    sigma/csr_rdata[13]
    SLICE_X33Y94         FDRE                                         r  sigma/csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.842    -0.831    sigma/clk_out1
    SLICE_X33Y94         FDRE                                         r  sigma/csr_rdata_reg[13]/C
                         clock pessimism              0.251    -0.580    
                         clock uncertainty            0.077    -0.503    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.107    -0.396    sigma/csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.552%)  route 0.074ns (34.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.598    -0.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X82Y111        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[20]/Q
                         net (fo=3, routed)           0.074    -0.351    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[20]
    SLICE_X83Y111        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.870    -0.803    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X83Y111        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X83Y111        FDRE (Hold_fdre_C_D)         0.047    -0.429    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.483%)  route 0.112ns (37.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.598    -0.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X82Y110        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[4]/Q
                         net (fo=3, routed)           0.112    -0.313    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[4]
    SLICE_X84Y109        LUT2 (Prop_lut2_I0_O)        0.045    -0.268 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[4]_i_1_n_0
    SLICE_X84Y109        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.871    -0.802    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X84Y109        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.120    -0.352    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/rx_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.146%)  route 0.134ns (41.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.563    -0.601    sigma/udm/uart_rx/clk_out1
    SLICE_X41Y83         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/uart_rx/dout_bo_reg[0]/Q
                         net (fo=5, routed)           0.134    -0.326    sigma/udm/uart_rx/rx_data[0]
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  sigma/udm/uart_rx/rx_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.281    sigma/udm/udm_controller/rx_sync31_out
    SLICE_X42Y83         FDRE                                         r  sigma/udm/udm_controller/rx_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y83         FDRE                                         r  sigma/udm/udm_controller/rx_sync_reg/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.077    -0.490    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.121    -0.369    sigma/udm/udm_controller/rx_sync_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.251%)  route 0.119ns (45.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X36Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bo_reg_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.334    sigma/Q[1]
    SLICE_X38Y92         FDRE                                         r  sigma/csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X38Y92         FDRE                                         r  sigma/csr_rdata_reg[1]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.077    -0.482    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.059    -0.423    sigma/csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.979%)  route 0.119ns (39.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y87         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/Q
                         net (fo=4, routed)           0.119    -0.339    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[4]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.294 r  sigma/udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sigma/udm/udm_controller/p_1_in[4]
    SLICE_X38Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.835    -0.838    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.077    -0.508    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.121    -0.387    sigma/udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X37Y90         FDRE                                         r  sigma/gpio_bo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/gpio_bo_reg_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.342    sigma/Q[5]
    SLICE_X36Y90         FDRE                                         r  sigma/csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X36Y90         FDRE                                         r  sigma/csr_rdata_reg[5]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.077    -0.505    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.070    -0.435    sigma/csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.757%)  route 0.124ns (37.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.591    -0.573    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X78Y112        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/Q
                         net (fo=3, routed)           0.124    -0.285    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[29]
    SLICE_X80Y112        LUT2 (Prop_lut2_I0_O)        0.045    -0.240 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[29]_i_1_n_0
    SLICE_X80Y112        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.863    -0.809    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X80Y112        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]/C
                         clock pessimism              0.275    -0.534    
                         clock uncertainty            0.077    -0.457    
    SLICE_X80Y112        FDRE (Hold_fdre_C_D)         0.121    -0.336    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.209ns (75.093%)  route 0.069ns (24.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.565    -0.599    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[1]/Q
                         net (fo=3, routed)           0.069    -0.366    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[1]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.045    -0.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][curinstr_addr][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][curinstr_addr][1]
    SLICE_X59Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.836    -0.837    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.077    -0.509    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.092    -0.417    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.537%)  route 0.098ns (34.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y86         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.361    sigma/udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X39Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.316 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    sigma/udm/udm_controller/p_1_in[0]
    SLICE_X39Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.835    -0.838    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.077    -0.508    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.092    -0.416    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.177ns  (logic 3.365ns (27.634%)  route 8.812ns (72.366%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.906    11.540    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y100        LUT4 (Prop_lut4_I1_O)        0.097    11.637 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][7]_i_3/O
                         net (fo=1, routed)           0.174    11.811    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][7]_i_3_n_0
    SLICE_X71Y100        LUT6 (Prop_lut6_I2_O)        0.097    11.908 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][7]_i_1/O
                         net (fo=1, routed)           0.000    11.908    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][7]
    SLICE_X71Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X71Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X71Y100        FDRE (Setup_fdre_C_D)        0.032    11.964    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][7]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.169ns  (logic 3.365ns (27.653%)  route 8.804ns (72.347%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.444    11.803    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X71Y102        LUT6 (Prop_lut6_I2_O)        0.097    11.900 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][9]_i_1/O
                         net (fo=1, routed)           0.000    11.900    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][9]
    SLICE_X71Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X71Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X71Y102        FDRE (Setup_fdre_C_D)        0.032    11.964    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][9]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.145ns  (logic 3.365ns (27.708%)  route 8.780ns (72.292%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.566    11.200    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y102        LUT5 (Prop_lut5_I0_O)        0.097    11.297 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5/O
                         net (fo=8, routed)           0.482    11.779    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5_n_0
    SLICE_X69Y102        LUT6 (Prop_lut6_I5_O)        0.097    11.876 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][8]_i_1/O
                         net (fo=1, routed)           0.000    11.876    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][8]
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)        0.030    11.962    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][8]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 3.365ns (27.883%)  route 8.703ns (72.117%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.344    11.703    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I4_O)        0.097    11.800 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][1]_i_1/O
                         net (fo=1, routed)           0.000    11.800    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][1]
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.030    11.962    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][1]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 3.365ns (27.883%)  route 8.703ns (72.117%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.344    11.703    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I4_O)        0.097    11.800 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][6]_i_1/O
                         net (fo=1, routed)           0.000    11.800    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][6]
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X68Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.032    11.964    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][6]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.051ns  (logic 3.365ns (27.924%)  route 8.686ns (72.076%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.326    11.685    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X71Y103        LUT6 (Prop_lut6_I4_O)        0.097    11.782 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][4]_i_1/O
                         net (fo=1, routed)           0.000    11.782    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][4]
    SLICE_X71Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X71Y103        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X71Y103        FDRE (Setup_fdre_C_D)        0.030    11.962    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][4]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.044ns  (logic 3.365ns (27.940%)  route 8.679ns (72.060%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.319    11.678    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X69Y102        LUT6 (Prop_lut6_I2_O)        0.097    11.775 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][3]_i_1/O
                         net (fo=1, routed)           0.000    11.775    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][3]
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)        0.033    11.965    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][3]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.042ns  (logic 3.365ns (27.943%)  route 8.677ns (72.057%))
  Logic Levels:           14  (LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.628    11.262    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y101        LUT2 (Prop_lut2_I0_O)        0.097    11.359 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3/O
                         net (fo=8, routed)           0.318    11.677    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_3_n_0
    SLICE_X69Y101        LUT6 (Prop_lut6_I2_O)        0.097    11.774 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_1/O
                         net (fo=1, routed)           0.000    11.774    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][11]
    SLICE_X69Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y101        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X69Y101        FDRE (Setup_fdre_C_D)        0.033    11.965    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][11]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.008ns  (logic 3.365ns (28.023%)  route 8.643ns (71.977%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.810    11.445    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X68Y102        LUT4 (Prop_lut4_I1_O)        0.097    11.542 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_3/O
                         net (fo=1, routed)           0.101    11.642    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_3_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.097    11.739 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][5]_i_1/O
                         net (fo=1, routed)           0.000    11.739    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][5]
    SLICE_X68Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X68Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X68Y102        FDRE (Setup_fdre_C_D)        0.030    11.962    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][5]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_sys_clk_1 rise@12.500ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        11.977ns  (logic 3.365ns (28.097%)  route 8.612ns (71.903%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 11.722 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.348    -0.269    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.846     1.577 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[3]
                         net (fo=4, routed)           0.670     2.248    sigma/sigma_tile/riscv/dat0_o[15]
    SLICE_X66Y98         LUT4 (Prop_lut4_I3_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14/O
                         net (fo=116, routed)         1.061     3.405    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_14_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.097     3.502 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4/O
                         net (fo=1, routed)           0.885     4.387    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_4_n_0
    SLICE_X75Y93         LUT6 (Prop_lut6_I0_O)        0.097     4.484 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2/O
                         net (fo=13, routed)          0.469     4.953    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_req][0]_i_2_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.050 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6/O
                         net (fo=3, routed)           0.422     5.472    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][rd_wdata][4]_i_6_n_0
    SLICE_X76Y94         LUT4 (Prop_lut4_I0_O)        0.097     5.569 f  sigma/sigma_tile/riscv/mult_result_w_i_64/O
                         net (fo=129, routed)         1.120     6.689    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[4]_0[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.110     6.799 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98/O
                         net (fo=2, routed)           0.421     7.220    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_98_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.245     7.465 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30/O
                         net (fo=1, routed)           0.492     7.956    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_30_n_0
    SLICE_X82Y92         LUT5 (Prop_lut5_I0_O)        0.097     8.053 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28/O
                         net (fo=1, routed)           0.464     8.518    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_28_n_0
    SLICE_X81Y92         LUT6 (Prop_lut6_I3_O)        0.097     8.615 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24/O
                         net (fo=2, routed)           0.368     8.982    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][0]_i_24_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I3_O)        0.097     9.079 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47/O
                         net (fo=1, routed)           0.671     9.750    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_47_n_0
    SLICE_X74Y104        LUT6 (Prop_lut6_I1_O)        0.097     9.847 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22/O
                         net (fo=1, routed)           0.690    10.537    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_22_n_0
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.097    10.634 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7/O
                         net (fo=19, routed)          0.566    11.200    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][31]_i_7_n_0
    SLICE_X71Y102        LUT5 (Prop_lut5_I0_O)        0.097    11.297 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5/O
                         net (fo=8, routed)           0.314    11.611    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][11]_i_5_n_0
    SLICE_X69Y102        LUT6 (Prop_lut6_I5_O)        0.097    11.708 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][jump_vector][2]_i_1/O
                         net (fo=1, routed)           0.000    11.708    sigma/sigma_tile/riscv/genpstage_MEMWB_TRX_BUF[0][jump_vector][2]
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    13.763 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    14.679    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     9.290 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    10.524    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    10.596 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        1.126    11.722    sigma/sigma_tile/riscv/clk_out1
    SLICE_X69Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]/C
                         clock pessimism              0.287    12.009    
                         clock uncertainty           -0.077    11.932    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)        0.032    11.964    sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][jump_vector][2]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                  0.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.189ns (69.140%)  route 0.084ns (30.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.571    -0.593    sigma/clk_out1
    SLICE_X32Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  sigma/gpio_bo_reg_reg[13]/Q
                         net (fo=1, routed)           0.084    -0.368    sigma/sigma_tile/riscv/csr_rdata_reg[23][5]
    SLICE_X33Y94         LUT3 (Prop_lut3_I0_O)        0.048    -0.320 r  sigma/sigma_tile/riscv/csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    sigma/csr_rdata[13]
    SLICE_X33Y94         FDRE                                         r  sigma/csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.842    -0.831    sigma/clk_out1
    SLICE_X33Y94         FDRE                                         r  sigma/csr_rdata_reg[13]/C
                         clock pessimism              0.251    -0.580    
                         clock uncertainty            0.077    -0.503    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.107    -0.396    sigma/csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.552%)  route 0.074ns (34.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.598    -0.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X82Y111        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[20]/Q
                         net (fo=3, routed)           0.074    -0.351    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[20]
    SLICE_X83Y111        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.870    -0.803    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X83Y111        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X83Y111        FDRE (Hold_fdre_C_D)         0.047    -0.429    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.483%)  route 0.112ns (37.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.598    -0.566    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X82Y110        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[4]/Q
                         net (fo=3, routed)           0.112    -0.313    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[4]
    SLICE_X84Y109        LUT2 (Prop_lut2_I0_O)        0.045    -0.268 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[4]_i_1_n_0
    SLICE_X84Y109        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.871    -0.802    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X84Y109        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.077    -0.472    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.120    -0.352    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/rx_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.146%)  route 0.134ns (41.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.563    -0.601    sigma/udm/uart_rx/clk_out1
    SLICE_X41Y83         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/uart_rx/dout_bo_reg[0]/Q
                         net (fo=5, routed)           0.134    -0.326    sigma/udm/uart_rx/rx_data[0]
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  sigma/udm/uart_rx/rx_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.281    sigma/udm/udm_controller/rx_sync31_out
    SLICE_X42Y83         FDRE                                         r  sigma/udm/udm_controller/rx_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y83         FDRE                                         r  sigma/udm/udm_controller/rx_sync_reg/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.077    -0.490    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.121    -0.369    sigma/udm/udm_controller/rx_sync_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.251%)  route 0.119ns (45.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X36Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bo_reg_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.334    sigma/Q[1]
    SLICE_X38Y92         FDRE                                         r  sigma/csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X38Y92         FDRE                                         r  sigma/csr_rdata_reg[1]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.077    -0.482    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.059    -0.423    sigma/csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.979%)  route 0.119ns (39.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y87         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/tx_sendbyte_reg[4]/Q
                         net (fo=4, routed)           0.119    -0.339    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[4]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.294 r  sigma/udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    sigma/udm/udm_controller/p_1_in[4]
    SLICE_X38Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.835    -0.838    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.077    -0.508    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.121    -0.387    sigma/udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X37Y90         FDRE                                         r  sigma/gpio_bo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/gpio_bo_reg_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.342    sigma/Q[5]
    SLICE_X36Y90         FDRE                                         r  sigma/csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X36Y90         FDRE                                         r  sigma/csr_rdata_reg[5]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.077    -0.505    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.070    -0.435    sigma/csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.757%)  route 0.124ns (37.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.591    -0.573    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X78Y112        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/Q
                         net (fo=3, routed)           0.124    -0.285    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[29]
    SLICE_X80Y112        LUT2 (Prop_lut2_I0_O)        0.045    -0.240 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[29]_i_1_n_0
    SLICE_X80Y112        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.863    -0.809    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X80Y112        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]/C
                         clock pessimism              0.275    -0.534    
                         clock uncertainty            0.077    -0.457    
    SLICE_X80Y112        FDRE (Hold_fdre_C_D)         0.121    -0.336    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.209ns (75.093%)  route 0.069ns (24.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.565    -0.599    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[1]/Q
                         net (fo=3, routed)           0.069    -0.366    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[1]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.045    -0.321 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][curinstr_addr][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][curinstr_addr][1]
    SLICE_X59Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.836    -0.837    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y92         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.077    -0.509    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.092    -0.417    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.537%)  route 0.098ns (34.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y86         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.361    sigma/udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X39Y86         LUT4 (Prop_lut4_I1_O)        0.045    -0.316 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    sigma/udm/udm_controller/p_1_in[0]
    SLICE_X39Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2412, routed)        0.835    -0.838    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y86         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.077    -0.508    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.092    -0.416    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.100    





