

================================================================
== Vivado HLS Report for 'jacobi_HLS'
================================================================
* Date:           Mon May 27 13:01:50 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Jacobi
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.623|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5819|  5819|  5819|  5819|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    16|    16|         1|          1|          1|    16|    yes   |
        |- Loop 2         |  5680|  5680|       355|          -|          -|    16|    no    |
        | + Loop 2.1      |   352|   352|        88|          -|          -|     4|    no    |
        |  ++ Loop 2.1.1  |    28|    28|         7|          -|          -|     4|    no    |
        |- Loop 3         |    88|    88|        14|          5|          1|    16|    yes   |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|   1077|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     14|    6217|   8210|
|Memory           |        0|      -|     128|     16|
|Multiplexer      |        -|      -|       -|    716|
|Register         |        0|      -|     798|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     20|    7143|  10051|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      9|       6|     18|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |jacobi_HLS_dadddsbkb_U1  |jacobi_HLS_dadddsbkb  |        0|      3|   445|  1149|
    |jacobi_HLS_ddiv_6dEe_U3  |jacobi_HLS_ddiv_6dEe  |        0|      0|  3211|  3658|
    |jacobi_HLS_dmul_6cud_U2  |jacobi_HLS_dmul_6cud  |        0|     11|   317|   578|
    |jacobi_HLS_dsqrt_fYi_U5  |jacobi_HLS_dsqrt_fYi  |        0|      0|  1832|  2180|
    |jacobi_HLS_sitodpeOg_U4  |jacobi_HLS_sitodpeOg  |        0|      0|   412|   645|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     14|  6217|  8210|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------+-------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |       Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------+---------+----+----+------+-----+------+-------------+
    |x_prev_U  |jacobi_HLS_x_prev  |        0|  64|   8|    16|   32|     1|          512|
    |x_new_U   |jacobi_HLS_x_prev  |        0|  64|   8|    16|   32|     1|          512|
    +----------+-------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                   |        0| 128|  16|    32|   64|     2|         1024|
    +----------+-------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |tmp_14_fu_412_p2      |     *    |      3|  0|   20|          32|          32|
    |tmp_4_fu_606_p2       |     *    |      3|  0|   20|          32|          32|
    |i_1_fu_338_p2         |     +    |      0|  0|   15|           5|           1|
    |i_2_fu_368_p2         |     +    |      0|  0|   12|           3|           1|
    |j_1_fu_422_p2         |     +    |      0|  0|   12|           3|           1|
    |q_1_fu_588_p2         |     +    |      0|  0|   15|           5|           1|
    |sh_assign_fu_484_p2   |     +    |      0|  0|   12|          11|          12|
    |t_1_fu_356_p2         |     +    |      0|  0|   15|           5|           1|
    |tmp_16_fu_401_p2      |     +    |      0|  0|   15|           6|           6|
    |tmp_9_fu_374_p2       |     +    |      0|  0|   12|           3|           2|
    |result_V_1_fu_570_p2  |     -    |      0|  0|   39|           1|          32|
    |tmp_3_fu_600_p2       |     -    |      0|  0|   39|          32|          32|
    |tmp_i_i_i_fu_498_p2   |     -    |      0|  0|   13|          10|          11|
    |exitcond1_fu_416_p2   |   icmp   |      0|  0|    9|           3|           4|
    |exitcond2_fu_362_p2   |   icmp   |      0|  0|    9|           3|           4|
    |exitcond3_fu_350_p2   |   icmp   |      0|  0|   11|           5|           6|
    |exitcond4_fu_332_p2   |   icmp   |      0|  0|   11|           5|           6|
    |exitcond_fu_582_p2    |   icmp   |      0|  0|   11|           5|           6|
    |tmp_13_fu_428_p2      |   icmp   |      0|  0|    9|           3|           3|
    |r_V_fu_528_p2         |   lshr   |      0|  0|  162|          54|          54|
    |p_Val2_5_fu_562_p3    |  select  |      0|  0|   32|           1|          32|
    |p_Val2_6_fu_575_p3    |  select  |      0|  0|   32|           1|          32|
    |sigma_1_fu_434_p3     |  select  |      0|  0|   64|           1|          64|
    |ush_fu_508_p3         |  select  |      0|  0|   12|           1|          12|
    |r_V_1_fu_534_p2       |    shl   |      0|  0|  474|         137|         137|
    |ap_enable_pp1         |    xor   |      0|  0|    2|           1|           2|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      6|  0| 1077|         368|         526|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  473|        108|    1|        108|
    |ap_enable_reg_pp1_iter2     |    9|          2|    1|          2|
    |ap_phi_mux_q_phi_fu_286_p4  |    9|          2|    5|         10|
    |grp_fu_293_opcode           |   15|          3|    2|          6|
    |grp_fu_293_p0               |   21|          4|   64|        256|
    |grp_fu_293_p1               |   15|          3|   64|        192|
    |grp_fu_309_p0               |   27|          5|   32|        160|
    |i1_reg_235                  |    9|          2|    3|          6|
    |i_reg_213                   |    9|          2|    5|         10|
    |j_reg_259                   |    9|          2|    3|          6|
    |q_reg_282                   |    9|          2|    5|         10|
    |sigma_reg_247               |    9|          2|   64|        128|
    |sum_reg_270                 |    9|          2|   64|        128|
    |t_reg_224                   |    9|          2|    5|         10|
    |x_new_address0              |   27|          5|    4|         20|
    |x_new_d0                    |   15|          3|   32|         96|
    |x_prev_address0             |   27|          5|    4|         20|
    |x_prev_d0                   |   15|          3|   32|         96|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  716|        157|  390|       1264|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |J_load_reg_661           |   32|   0|   32|          0|
    |ap_CS_fsm                |  107|   0|  107|          0|
    |ap_enable_reg_pp1_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |    1|   0|    1|          0|
    |exitcond_reg_726         |    1|   0|    1|          0|
    |i1_reg_235               |    3|   0|    3|          0|
    |i_2_reg_640              |    3|   0|    3|          0|
    |i_reg_213                |    5|   0|    5|          0|
    |j_1_reg_680              |    3|   0|    3|          0|
    |j_reg_259                |    3|   0|    3|          0|
    |p_Result_s_reg_715       |    1|   0|    1|          0|
    |p_Val2_5_reg_720         |   32|   0|   32|          0|
    |q_1_reg_730              |    5|   0|    5|          0|
    |q_reg_282                |    5|   0|    5|          0|
    |reg_319                  |   64|   0|   64|          0|
    |reg_326                  |   64|   0|   64|          0|
    |sigma_reg_247            |   64|   0|   64|          0|
    |sum_reg_270              |   64|   0|   64|          0|
    |t_1_reg_632              |    5|   0|    5|          0|
    |t_reg_224                |    5|   0|    5|          0|
    |tmp_10_reg_705           |   64|   0|   64|          0|
    |tmp_12_reg_645           |    3|   0|   64|         61|
    |tmp_13_reg_685           |    1|   0|    1|          0|
    |tmp_14_reg_672           |   32|   0|   32|          0|
    |tmp_2_reg_735            |    5|   0|   64|         59|
    |tmp_3_reg_750            |   32|   0|   32|          0|
    |tmp_4_reg_756            |   32|   0|   32|          0|
    |x_assign_reg_710         |   64|   0|   64|          0|
    |x_prev_load_1_reg_667    |   32|   0|   32|          0|
    |exitcond_reg_726         |   64|  32|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  798|  32|  855|        120|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  jacobi_HLS  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  jacobi_HLS  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |  jacobi_HLS  | return value |
|ap_done     | out |    1| ap_ctrl_hs |  jacobi_HLS  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |  jacobi_HLS  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |  jacobi_HLS  | return value |
|ap_return   | out |   64| ap_ctrl_hs |  jacobi_HLS  | return value |
|J_address0  | out |    4|  ap_memory |       J      |     array    |
|J_ce0       | out |    1|  ap_memory |       J      |     array    |
|J_q0        |  in |   32|  ap_memory |       J      |     array    |
|b_address0  | out |    2|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
|x_address0  | out |    4|  ap_memory |       x      |     array    |
|x_ce0       | out |    1|  ap_memory |       x      |     array    |
|x_we0       | out |    1|  ap_memory |       x      |     array    |
|x_d0        | out |   32|  ap_memory |       x      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 5, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 116
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 5, D = 14, States = { 72 73 74 75 76 77 78 79 80 81 82 83 84 85 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond4)
	2  / (!exitcond4)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond3)
	72  / (exitcond3)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond2)
	4  / (exitcond2)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / (!exitcond1)
	22  / (exitcond1)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	15  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	6  / true
72 --> 
	86  / (exitcond)
	73  / (!exitcond)
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	72  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %J) nounwind, !map !7"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %b) nounwind, !map !13"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %x) nounwind, !map !18"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !24"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @jacobi_HLS_str) nounwind"   --->   Operation 121 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (2.32ns)   --->   "%x_prev = alloca [16 x i32], align 16" [Jacobi/main.c:7]   --->   Operation 122 'alloca' 'x_prev' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 123 [1/1] (2.32ns)   --->   "%x_new = alloca [16 x i32], align 16" [Jacobi/main.c:7]   --->   Operation 123 'alloca' 'x_new' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 124 [1/1] (1.76ns)   --->   "br label %1" [Jacobi/main.c:9]   --->   Operation 124 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 125 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %i, -16" [Jacobi/main.c:9]   --->   Operation 126 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 127 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i, 1" [Jacobi/main.c:9]   --->   Operation 128 'add' 'i_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader6.preheader, label %2" [Jacobi/main.c:9]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [Jacobi/main.c:10]   --->   Operation 130 'specregionbegin' 'tmp_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Jacobi/main.c:11]   --->   Operation 131 'specpipeline' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp = zext i5 %i to i64" [Jacobi/main.c:12]   --->   Operation 132 'zext' 'tmp' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%x_prev_addr_1 = getelementptr inbounds [16 x i32]* %x_prev, i64 0, i64 %tmp" [Jacobi/main.c:12]   --->   Operation 133 'getelementptr' 'x_prev_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (2.32ns)   --->   "store i32 0, i32* %x_prev_addr_1, align 4" [Jacobi/main.c:12]   --->   Operation 134 'store' <Predicate = (!exitcond4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%x_new_addr_1 = getelementptr inbounds [16 x i32]* %x_new, i64 0, i64 %tmp" [Jacobi/main.c:13]   --->   Operation 135 'getelementptr' 'x_new_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (2.32ns)   --->   "store i32 1, i32* %x_new_addr_1, align 4" [Jacobi/main.c:13]   --->   Operation 136 'store' <Predicate = (!exitcond4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1) nounwind" [Jacobi/main.c:14]   --->   Operation 137 'specregionend' 'empty_7' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "br label %1" [Jacobi/main.c:9]   --->   Operation 138 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%x_new_addr = getelementptr inbounds [16 x i32]* %x_new, i64 0, i64 16" [Jacobi/main.c:19]   --->   Operation 139 'getelementptr' 'x_new_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%x_prev_addr = getelementptr inbounds [16 x i32]* %x_prev, i64 0, i64 16" [Jacobi/main.c:19]   --->   Operation 140 'getelementptr' 'x_prev_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (1.76ns)   --->   "br label %.preheader6" [Jacobi/main.c:16]   --->   Operation 141 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%t = phi i5 [ 0, %.preheader6.preheader ], [ %t_1, %.preheader6.loopexit ]"   --->   Operation 142 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %t, -16" [Jacobi/main.c:16]   --->   Operation 143 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 144 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (1.78ns)   --->   "%t_1 = add i5 %t, 1" [Jacobi/main.c:16]   --->   Operation 145 'add' 't_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %3" [Jacobi/main.c:16]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (2.32ns)   --->   "%x_new_load = load i32* %x_new_addr, align 16" [Jacobi/main.c:19]   --->   Operation 147 'load' 'x_new_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 148 [1/1] (1.76ns)   --->   "br label %.preheader" [Jacobi/main.c:36]   --->   Operation 148 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 149 [1/2] (2.32ns)   --->   "%x_new_load = load i32* %x_new_addr, align 16" [Jacobi/main.c:19]   --->   Operation 149 'load' 'x_new_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 150 [1/1] (2.32ns)   --->   "store i32 %x_new_load, i32* %x_prev_addr, align 16" [Jacobi/main.c:19]   --->   Operation 150 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 151 [1/1] (1.76ns)   --->   "br label %4" [Jacobi/main.c:20]   --->   Operation 151 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 5.75>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ 0, %3 ], [ %i_2, %5 ]"   --->   Operation 152 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %i1, -4" [Jacobi/main.c:20]   --->   Operation 153 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 154 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (1.65ns)   --->   "%i_2 = add i3 %i1, 1" [Jacobi/main.c:20]   --->   Operation 155 'add' 'i_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader6.loopexit, label %.preheader5.preheader" [Jacobi/main.c:20]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (1.65ns)   --->   "%tmp_9 = add i3 %i1, -1" [Jacobi/main.c:28]   --->   Operation 157 'add' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_9, i2 0)" [Jacobi/main.c:28]   --->   Operation 158 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i5 %tmp_11 to i6" [Jacobi/main.c:28]   --->   Operation 159 'sext' 'tmp_16_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_12 = zext i3 %i1 to i64" [Jacobi/main.c:28]   --->   Operation 160 'zext' 'tmp_12' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i3 %i1 to i6" [Jacobi/main.c:28]   --->   Operation 161 'zext' 'tmp_12_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (1.78ns)   --->   "%tmp_16 = add i6 %tmp_12_cast, %tmp_16_cast" [Jacobi/main.c:28]   --->   Operation 162 'add' 'tmp_16' <Predicate = (!exitcond2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i6 %tmp_16 to i64" [Jacobi/main.c:28]   --->   Operation 163 'sext' 'tmp_17_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%J_addr = getelementptr [16 x i32]* %J, i64 0, i64 %tmp_17_cast" [Jacobi/main.c:28]   --->   Operation 164 'getelementptr' 'J_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 165 [2/2] (2.32ns)   --->   "%J_load = load i32* %J_addr, align 4" [Jacobi/main.c:28]   --->   Operation 165 'load' 'J_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%x_prev_addr_3 = getelementptr inbounds [16 x i32]* %x_prev, i64 0, i64 %tmp_12" [Jacobi/main.c:28]   --->   Operation 166 'getelementptr' 'x_prev_addr_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 167 [2/2] (2.32ns)   --->   "%x_prev_load_1 = load i32* %x_prev_addr_3, align 4" [Jacobi/main.c:28]   --->   Operation 167 'load' 'x_prev_load_1' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 168 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 169 [1/2] (2.32ns)   --->   "%J_load = load i32* %J_addr, align 4" [Jacobi/main.c:28]   --->   Operation 169 'load' 'J_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 170 [1/2] (2.32ns)   --->   "%x_prev_load_1 = load i32* %x_prev_addr_3, align 4" [Jacobi/main.c:28]   --->   Operation 170 'load' 'x_prev_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 171 [1/1] (8.51ns)   --->   "%tmp_14 = mul nsw i32 %J_load, %x_prev_load_1" [Jacobi/main.c:28]   --->   Operation 171 'mul' 'tmp_14' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 172 [6/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %tmp_14 to double" [Jacobi/main.c:28]   --->   Operation 172 'sitodp' 'tmp_15' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 173 [5/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %tmp_14 to double" [Jacobi/main.c:28]   --->   Operation 173 'sitodp' 'tmp_15' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 174 [4/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %tmp_14 to double" [Jacobi/main.c:28]   --->   Operation 174 'sitodp' 'tmp_15' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 175 [3/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %tmp_14 to double" [Jacobi/main.c:28]   --->   Operation 175 'sitodp' 'tmp_15' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.28>
ST_13 : Operation 176 [2/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %tmp_14 to double" [Jacobi/main.c:28]   --->   Operation 176 'sitodp' 'tmp_15' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.28>
ST_14 : Operation 177 [1/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %tmp_14 to double" [Jacobi/main.c:28]   --->   Operation 177 'sitodp' 'tmp_15' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (1.76ns)   --->   "br label %.preheader5" [Jacobi/main.c:23]   --->   Operation 178 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%sigma = phi double [ %sigma_1, %_ifconv ], [ 0.000000e+00, %.preheader5.preheader ]"   --->   Operation 179 'phi' 'sigma' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%j = phi i3 [ %j_1, %_ifconv ], [ 0, %.preheader5.preheader ]"   --->   Operation 180 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %j, -4" [Jacobi/main.c:23]   --->   Operation 181 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 182 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j, 1" [Jacobi/main.c:23]   --->   Operation 183 'add' 'j_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %5, label %_ifconv" [Jacobi/main.c:23]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (1.13ns)   --->   "%tmp_13 = icmp eq i3 %j, %i1" [Jacobi/main.c:26]   --->   Operation 185 'icmp' 'tmp_13' <Predicate = (!exitcond1)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [4 x i32]* %b, i64 0, i64 %tmp_12" [Jacobi/main.c:31]   --->   Operation 186 'getelementptr' 'b_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_15 : Operation 187 [2/2] (2.32ns)   --->   "%b_load = load i32* %b_addr, align 4" [Jacobi/main.c:31]   --->   Operation 187 'load' 'b_load' <Predicate = (exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 8.23>
ST_16 : Operation 188 [5/5] (8.23ns)   --->   "%sigma_2 = fadd double %sigma, %tmp_15" [Jacobi/main.c:28]   --->   Operation 188 'dadd' 'sigma_2' <Predicate = (tmp_13)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.23>
ST_17 : Operation 189 [4/5] (8.23ns)   --->   "%sigma_2 = fadd double %sigma, %tmp_15" [Jacobi/main.c:28]   --->   Operation 189 'dadd' 'sigma_2' <Predicate = (tmp_13)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.23>
ST_18 : Operation 190 [3/5] (8.23ns)   --->   "%sigma_2 = fadd double %sigma, %tmp_15" [Jacobi/main.c:28]   --->   Operation 190 'dadd' 'sigma_2' <Predicate = (tmp_13)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.23>
ST_19 : Operation 191 [2/5] (8.23ns)   --->   "%sigma_2 = fadd double %sigma, %tmp_15" [Jacobi/main.c:28]   --->   Operation 191 'dadd' 'sigma_2' <Predicate = (tmp_13)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.23>
ST_20 : Operation 192 [1/5] (8.23ns)   --->   "%sigma_2 = fadd double %sigma, %tmp_15" [Jacobi/main.c:28]   --->   Operation 192 'dadd' 'sigma_2' <Predicate = (tmp_13)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.48>
ST_21 : Operation 193 [1/1] (1.48ns)   --->   "%sigma_1 = select i1 %tmp_13, double %sigma_2, double %sigma" [Jacobi/main.c:26]   --->   Operation 193 'select' 'sigma_1' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "br label %.preheader5" [Jacobi/main.c:23]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 15> <Delay = 8.60>
ST_22 : Operation 195 [1/2] (2.32ns)   --->   "%b_load = load i32* %b_addr, align 4" [Jacobi/main.c:31]   --->   Operation 195 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 196 [6/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %b_load to double" [Jacobi/main.c:31]   --->   Operation 196 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 16> <Delay = 6.28>
ST_23 : Operation 197 [5/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %b_load to double" [Jacobi/main.c:31]   --->   Operation 197 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 17> <Delay = 6.28>
ST_24 : Operation 198 [4/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %b_load to double" [Jacobi/main.c:31]   --->   Operation 198 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 18> <Delay = 6.28>
ST_25 : Operation 199 [3/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %b_load to double" [Jacobi/main.c:31]   --->   Operation 199 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 19> <Delay = 6.28>
ST_26 : Operation 200 [2/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %b_load to double" [Jacobi/main.c:31]   --->   Operation 200 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 20> <Delay = 6.28>
ST_27 : Operation 201 [6/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %J_load to double" [Jacobi/main.c:31]   --->   Operation 201 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 202 [1/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %b_load to double" [Jacobi/main.c:31]   --->   Operation 202 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 21> <Delay = 8.23>
ST_28 : Operation 203 [5/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %J_load to double" [Jacobi/main.c:31]   --->   Operation 203 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 204 [5/5] (8.23ns)   --->   "%tmp_8 = fsub double %tmp_7, %sigma" [Jacobi/main.c:31]   --->   Operation 204 'dsub' 'tmp_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 22> <Delay = 8.23>
ST_29 : Operation 205 [4/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %J_load to double" [Jacobi/main.c:31]   --->   Operation 205 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 206 [4/5] (8.23ns)   --->   "%tmp_8 = fsub double %tmp_7, %sigma" [Jacobi/main.c:31]   --->   Operation 206 'dsub' 'tmp_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 23> <Delay = 8.23>
ST_30 : Operation 207 [3/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %J_load to double" [Jacobi/main.c:31]   --->   Operation 207 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 208 [3/5] (8.23ns)   --->   "%tmp_8 = fsub double %tmp_7, %sigma" [Jacobi/main.c:31]   --->   Operation 208 'dsub' 'tmp_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 24> <Delay = 8.23>
ST_31 : Operation 209 [2/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %J_load to double" [Jacobi/main.c:31]   --->   Operation 209 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 210 [2/5] (8.23ns)   --->   "%tmp_8 = fsub double %tmp_7, %sigma" [Jacobi/main.c:31]   --->   Operation 210 'dsub' 'tmp_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 25> <Delay = 8.23>
ST_32 : Operation 211 [1/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %J_load to double" [Jacobi/main.c:31]   --->   Operation 211 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 212 [1/5] (8.23ns)   --->   "%tmp_8 = fsub double %tmp_7, %sigma" [Jacobi/main.c:31]   --->   Operation 212 'dsub' 'tmp_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 26> <Delay = 7.78>
ST_33 : Operation 213 [6/6] (7.78ns)   --->   "%tmp_10 = fmul double %tmp_6, %tmp_8" [Jacobi/main.c:31]   --->   Operation 213 'dmul' 'tmp_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 27> <Delay = 7.78>
ST_34 : Operation 214 [5/6] (7.78ns)   --->   "%tmp_10 = fmul double %tmp_6, %tmp_8" [Jacobi/main.c:31]   --->   Operation 214 'dmul' 'tmp_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 7.78>
ST_35 : Operation 215 [4/6] (7.78ns)   --->   "%tmp_10 = fmul double %tmp_6, %tmp_8" [Jacobi/main.c:31]   --->   Operation 215 'dmul' 'tmp_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 7.78>
ST_36 : Operation 216 [3/6] (7.78ns)   --->   "%tmp_10 = fmul double %tmp_6, %tmp_8" [Jacobi/main.c:31]   --->   Operation 216 'dmul' 'tmp_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 30> <Delay = 7.78>
ST_37 : Operation 217 [2/6] (7.78ns)   --->   "%tmp_10 = fmul double %tmp_6, %tmp_8" [Jacobi/main.c:31]   --->   Operation 217 'dmul' 'tmp_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 31> <Delay = 7.78>
ST_38 : Operation 218 [1/6] (7.78ns)   --->   "%tmp_10 = fmul double %tmp_6, %tmp_8" [Jacobi/main.c:31]   --->   Operation 218 'dmul' 'tmp_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 32> <Delay = 8.62>
ST_39 : Operation 219 [31/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 219 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 33> <Delay = 8.62>
ST_40 : Operation 220 [30/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 220 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 34> <Delay = 8.62>
ST_41 : Operation 221 [29/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 221 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 35> <Delay = 8.62>
ST_42 : Operation 222 [28/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 222 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 36> <Delay = 8.62>
ST_43 : Operation 223 [27/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 223 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 37> <Delay = 8.62>
ST_44 : Operation 224 [26/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 224 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 8.62>
ST_45 : Operation 225 [25/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 225 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 39> <Delay = 8.62>
ST_46 : Operation 226 [24/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 226 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 40> <Delay = 8.62>
ST_47 : Operation 227 [23/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 227 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 41> <Delay = 8.62>
ST_48 : Operation 228 [22/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 228 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 42> <Delay = 8.62>
ST_49 : Operation 229 [21/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 229 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 43> <Delay = 8.62>
ST_50 : Operation 230 [20/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 230 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 44> <Delay = 8.62>
ST_51 : Operation 231 [19/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 231 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 45> <Delay = 8.62>
ST_52 : Operation 232 [18/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 232 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 46> <Delay = 8.62>
ST_53 : Operation 233 [17/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 233 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 47> <Delay = 8.62>
ST_54 : Operation 234 [16/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 234 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 48> <Delay = 8.62>
ST_55 : Operation 235 [15/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 235 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 49> <Delay = 8.62>
ST_56 : Operation 236 [14/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 236 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 50> <Delay = 8.62>
ST_57 : Operation 237 [13/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 237 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 51> <Delay = 8.62>
ST_58 : Operation 238 [12/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 238 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 52> <Delay = 8.62>
ST_59 : Operation 239 [11/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 239 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 53> <Delay = 8.62>
ST_60 : Operation 240 [10/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 240 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 54> <Delay = 8.62>
ST_61 : Operation 241 [9/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 241 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 55> <Delay = 8.62>
ST_62 : Operation 242 [8/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 242 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 56> <Delay = 8.62>
ST_63 : Operation 243 [7/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 243 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 57> <Delay = 8.62>
ST_64 : Operation 244 [6/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 244 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 58> <Delay = 8.62>
ST_65 : Operation 245 [5/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 245 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 59> <Delay = 8.62>
ST_66 : Operation 246 [4/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 246 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 60> <Delay = 8.62>
ST_67 : Operation 247 [3/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 247 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 61> <Delay = 8.62>
ST_68 : Operation 248 [2/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 248 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 62> <Delay = 8.62>
ST_69 : Operation 249 [1/31] (8.62ns)   --->   "%x_assign = fdiv double 1.000000e+00, %tmp_10" [Jacobi/main.c:31]   --->   Operation 249 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 63> <Delay = 6.94>
ST_70 : Operation 250 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 250 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 251 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 252 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i64 %p_Val2_s to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 253 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 254 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_1, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 254 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%mantissa_V_1_cast = zext i54 %mantissa_V to i137" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 255 'zext' 'mantissa_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast2 = zext i11 %tmp_V to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 256 'zext' 'tmp_i_i_i_i_cast2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 257 [1/1] (1.63ns)   --->   "%sh_assign = add i12 -1023, %tmp_i_i_i_i_cast2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 257 'add' 'sh_assign' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 258 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 258 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 259 [1/1] (1.63ns)   --->   "%tmp_i_i_i = sub i11 1023, %tmp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 259 'sub' 'tmp_i_i_i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast = sext i11 %tmp_i_i_i to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 260 'sext' 'tmp_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 261 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %tmp_i_i_i_cast, i12 %sh_assign" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 261 'select' 'ush' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 262 [1/1] (0.00ns)   --->   "%sh_assign_2_cast = sext i12 %ush to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 262 'sext' 'sh_assign_2_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_i_i_i_11 = zext i32 %sh_assign_2_cast to i137" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 263 'zext' 'tmp_i_i_i_11' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_i_i_i_cast_12 = zext i32 %sh_assign_2_cast to i54" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 264 'zext' 'tmp_i_i_i_cast_12' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i54 %mantissa_V, %tmp_i_i_i_cast_12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 265 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i137 %mantissa_V_1_cast, %tmp_i_i_i_11" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 266 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 267 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_17 = zext i1 %tmp_22 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 268 'zext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_1, i32 53, i32 84)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 269 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 270 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %tmp_17, i32 %tmp_18" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 270 'select' 'p_Val2_5' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 71 <SV = 64> <Delay = 5.57>
ST_71 : Operation 271 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 271 'sub' 'result_V_1' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 272 [1/1] (0.69ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Jacobi/main.c:31]   --->   Operation 272 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 273 [1/1] (0.00ns)   --->   "%x_new_addr_3 = getelementptr inbounds [16 x i32]* %x_new, i64 0, i64 %tmp_12" [Jacobi/main.c:31]   --->   Operation 273 'getelementptr' 'x_new_addr_3' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 274 [1/1] (2.32ns)   --->   "store i32 %p_Val2_6, i32* %x_new_addr_3, align 4" [Jacobi/main.c:31]   --->   Operation 274 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_71 : Operation 275 [1/1] (0.00ns)   --->   "br label %4" [Jacobi/main.c:20]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>

State 72 <SV = 4> <Delay = 2.32>
ST_72 : Operation 276 [1/1] (0.00ns)   --->   "%sum = phi double [ %sum_1, %6 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 276 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 277 [1/1] (0.00ns)   --->   "%q = phi i5 [ %q_1, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 277 'phi' 'q' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 278 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %q, -16" [Jacobi/main.c:36]   --->   Operation 278 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 279 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 279 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 280 [1/1] (1.78ns)   --->   "%q_1 = add i5 %q, 1" [Jacobi/main.c:36]   --->   Operation 280 'add' 'q_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 281 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %6" [Jacobi/main.c:36]   --->   Operation 281 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_2 = zext i5 %q to i64" [Jacobi/main.c:39]   --->   Operation 282 'zext' 'tmp_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_72 : Operation 283 [1/1] (0.00ns)   --->   "%x_new_addr_2 = getelementptr inbounds [16 x i32]* %x_new, i64 0, i64 %tmp_2" [Jacobi/main.c:39]   --->   Operation 283 'getelementptr' 'x_new_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_72 : Operation 284 [2/2] (2.32ns)   --->   "%x_new_load_1 = load i32* %x_new_addr_2, align 4" [Jacobi/main.c:39]   --->   Operation 284 'load' 'x_new_load_1' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_72 : Operation 285 [1/1] (0.00ns)   --->   "%x_prev_addr_2 = getelementptr inbounds [16 x i32]* %x_prev, i64 0, i64 %tmp_2" [Jacobi/main.c:40]   --->   Operation 285 'getelementptr' 'x_prev_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_72 : Operation 286 [2/2] (2.32ns)   --->   "%x_prev_load = load i32* %x_prev_addr_2, align 4" [Jacobi/main.c:40]   --->   Operation 286 'load' 'x_prev_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 73 <SV = 5> <Delay = 4.87>
ST_73 : Operation 287 [1/2] (2.32ns)   --->   "%x_new_load_1 = load i32* %x_new_addr_2, align 4" [Jacobi/main.c:39]   --->   Operation 287 'load' 'x_new_load_1' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_73 : Operation 288 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [16 x i32]* %x, i64 0, i64 %tmp_2" [Jacobi/main.c:39]   --->   Operation 288 'getelementptr' 'x_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 289 [1/1] (2.32ns)   --->   "store i32 %x_new_load_1, i32* %x_addr, align 4" [Jacobi/main.c:39]   --->   Operation 289 'store' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_73 : Operation 290 [1/2] (2.32ns)   --->   "%x_prev_load = load i32* %x_prev_addr_2, align 4" [Jacobi/main.c:40]   --->   Operation 290 'load' 'x_prev_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_73 : Operation 291 [1/1] (2.55ns)   --->   "%tmp_3 = sub nsw i32 %x_new_load_1, %x_prev_load" [Jacobi/main.c:40]   --->   Operation 291 'sub' 'tmp_3' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 6> <Delay = 8.51>
ST_74 : Operation 292 [1/1] (8.51ns)   --->   "%tmp_4 = mul nsw i32 %tmp_3, %tmp_3" [Jacobi/main.c:40]   --->   Operation 292 'mul' 'tmp_4' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 7> <Delay = 6.28>
ST_75 : Operation 293 [6/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %tmp_4 to double" [Jacobi/main.c:40]   --->   Operation 293 'sitodp' 'tmp_5' <Predicate = (!exitcond)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 8> <Delay = 6.28>
ST_76 : Operation 294 [5/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %tmp_4 to double" [Jacobi/main.c:40]   --->   Operation 294 'sitodp' 'tmp_5' <Predicate = (!exitcond)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 9> <Delay = 6.28>
ST_77 : Operation 295 [4/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %tmp_4 to double" [Jacobi/main.c:40]   --->   Operation 295 'sitodp' 'tmp_5' <Predicate = (!exitcond)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 10> <Delay = 6.28>
ST_78 : Operation 296 [3/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %tmp_4 to double" [Jacobi/main.c:40]   --->   Operation 296 'sitodp' 'tmp_5' <Predicate = (!exitcond)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 11> <Delay = 6.28>
ST_79 : Operation 297 [2/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %tmp_4 to double" [Jacobi/main.c:40]   --->   Operation 297 'sitodp' 'tmp_5' <Predicate = (!exitcond)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 12> <Delay = 6.28>
ST_80 : Operation 298 [1/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %tmp_4 to double" [Jacobi/main.c:40]   --->   Operation 298 'sitodp' 'tmp_5' <Predicate = (!exitcond)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 13> <Delay = 8.23>
ST_81 : Operation 299 [5/5] (8.23ns)   --->   "%sum_1 = fadd double %sum, %tmp_5" [Jacobi/main.c:40]   --->   Operation 299 'dadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 14> <Delay = 8.23>
ST_82 : Operation 300 [4/5] (8.23ns)   --->   "%sum_1 = fadd double %sum, %tmp_5" [Jacobi/main.c:40]   --->   Operation 300 'dadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 15> <Delay = 8.23>
ST_83 : Operation 301 [3/5] (8.23ns)   --->   "%sum_1 = fadd double %sum, %tmp_5" [Jacobi/main.c:40]   --->   Operation 301 'dadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 16> <Delay = 8.23>
ST_84 : Operation 302 [2/5] (8.23ns)   --->   "%sum_1 = fadd double %sum, %tmp_5" [Jacobi/main.c:40]   --->   Operation 302 'dadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 17> <Delay = 8.23>
ST_85 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [Jacobi/main.c:37]   --->   Operation 303 'specregionbegin' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_85 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Jacobi/main.c:38]   --->   Operation 304 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_85 : Operation 305 [1/5] (8.23ns)   --->   "%sum_1 = fadd double %sum, %tmp_5" [Jacobi/main.c:40]   --->   Operation 305 'dadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 306 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_s) nounwind" [Jacobi/main.c:41]   --->   Operation 306 'specregionend' 'empty_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_85 : Operation 307 [1/1] (0.00ns)   --->   "br label %.preheader" [Jacobi/main.c:36]   --->   Operation 307 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 86 <SV = 5> <Delay = 8.62>
ST_86 : Operation 308 [31/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 308 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 6> <Delay = 8.62>
ST_87 : Operation 309 [30/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 309 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 7> <Delay = 8.62>
ST_88 : Operation 310 [29/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 310 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 8> <Delay = 8.62>
ST_89 : Operation 311 [28/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 311 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 9> <Delay = 8.62>
ST_90 : Operation 312 [27/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 312 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 10> <Delay = 8.62>
ST_91 : Operation 313 [26/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 313 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 11> <Delay = 8.62>
ST_92 : Operation 314 [25/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 314 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 12> <Delay = 8.62>
ST_93 : Operation 315 [24/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 315 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 13> <Delay = 8.62>
ST_94 : Operation 316 [23/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 316 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 14> <Delay = 8.62>
ST_95 : Operation 317 [22/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 317 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 15> <Delay = 8.62>
ST_96 : Operation 318 [21/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 318 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 16> <Delay = 8.62>
ST_97 : Operation 319 [20/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 319 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 17> <Delay = 8.62>
ST_98 : Operation 320 [19/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 320 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 18> <Delay = 8.62>
ST_99 : Operation 321 [18/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 321 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 19> <Delay = 8.62>
ST_100 : Operation 322 [17/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 322 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 20> <Delay = 8.62>
ST_101 : Operation 323 [16/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 323 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 21> <Delay = 8.62>
ST_102 : Operation 324 [15/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 324 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 22> <Delay = 8.62>
ST_103 : Operation 325 [14/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 325 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 23> <Delay = 8.62>
ST_104 : Operation 326 [13/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 326 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 24> <Delay = 8.62>
ST_105 : Operation 327 [12/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 327 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 25> <Delay = 8.62>
ST_106 : Operation 328 [11/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 328 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 26> <Delay = 8.62>
ST_107 : Operation 329 [10/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 329 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 27> <Delay = 8.62>
ST_108 : Operation 330 [9/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 330 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 28> <Delay = 8.62>
ST_109 : Operation 331 [8/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 331 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 29> <Delay = 8.62>
ST_110 : Operation 332 [7/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 332 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 30> <Delay = 8.62>
ST_111 : Operation 333 [6/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 333 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 31> <Delay = 8.62>
ST_112 : Operation 334 [5/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 334 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 32> <Delay = 8.62>
ST_113 : Operation 335 [4/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 335 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 33> <Delay = 8.62>
ST_114 : Operation 336 [3/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 336 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 115 <SV = 34> <Delay = 8.62>
ST_115 : Operation 337 [2/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 337 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 116 <SV = 35> <Delay = 8.62>
ST_116 : Operation 338 [1/31] (8.62ns)   --->   "%error = call double @llvm.sqrt.f64(double %sum)" [Jacobi/main.c:42]   --->   Operation 338 'dsqrt' 'error' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 339 [1/1] (0.00ns)   --->   "ret double %error" [Jacobi/main.c:43]   --->   Operation 339 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ J]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_117      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_118      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_119      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_120      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_121      (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_prev            (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000]
x_new             (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000]
StgValue_124      (br               ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                 (phi              ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond4         (icmp             ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1               (add              ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_129      (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1             (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_131      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_prev_addr_1     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_134      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_new_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_136      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_7           (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_138      (br               ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_new_addr        (getelementptr    ) [ 000011111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
x_prev_addr       (getelementptr    ) [ 000011111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
StgValue_141      (br               ) [ 000111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
t                 (phi              ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3         (icmp             ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000]
empty_8           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t_1               (add              ) [ 000111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
StgValue_146      (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_148      (br               ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000]
x_new_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_150      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_151      (br               ) [ 000011111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
i1                (phi              ) [ 000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2         (icmp             ) [ 000011111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
empty_9           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_2               (add              ) [ 000011111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
StgValue_156      (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16_cast       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12            (zext             ) [ 000000011111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
tmp_12_cast       (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17_cast       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
J_addr            (getelementptr    ) [ 000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_prev_addr_3     (getelementptr    ) [ 000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_168      (br               ) [ 000111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
J_load            (load             ) [ 000000001111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_prev_load_1     (load             ) [ 000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14            (mul              ) [ 000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15            (sitodp           ) [ 000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_178      (br               ) [ 000011111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
sigma             (phi              ) [ 000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j                 (phi              ) [ 000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond1         (icmp             ) [ 000011111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
empty_10          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_1               (add              ) [ 000011111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
StgValue_184      (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13            (icmp             ) [ 000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_addr            (getelementptr    ) [ 000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sigma_2           (dadd             ) [ 000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sigma_1           (select           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
StgValue_194      (br               ) [ 000011111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
b_load            (load             ) [ 000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7             (sitodp           ) [ 000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6             (sitodp           ) [ 000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8             (dsub             ) [ 000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10            (dmul             ) [ 000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000]
x_assign          (ddiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
p_Val2_s          (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s        (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
tmp_V             (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_1           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_V        (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_V_1_cast (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_i_cast2 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign         (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg             (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i         (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_cast    (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush               (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_2_cast  (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_11      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_cast_12 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V               (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1             (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22            (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_5          (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
result_V_1        (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_6          (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_new_addr_3      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_274      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_275      (br               ) [ 000011111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
sum               (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111]
q                 (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
exitcond          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000]
empty_13          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_1               (add              ) [ 000010000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000]
StgValue_281      (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
x_new_addr_2      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
x_prev_addr_2     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
x_new_load_1      (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_addr            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_289      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_prev_load       (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
tmp_4             (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000]
tmp_5             (sitodp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111110000111110000000000000000000000000000000]
tmp_s             (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_304      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_1             (dadd             ) [ 000010000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000]
empty_14          (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_307      (br               ) [ 000010000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000]
error             (dsqrt            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_339      (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="J">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="J"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jacobi_HLS_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="x_prev_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_prev/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_new_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_new/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="x_prev_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_prev_addr_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_134/2 StgValue_150/5 x_prev_load_1/6 x_prev_load/72 "/>
</bind>
</comp>

<comp id="117" class="1004" name="x_new_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_new_addr_1/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_136/2 x_new_load/4 StgValue_274/71 x_new_load_1/72 "/>
</bind>
</comp>

<comp id="130" class="1004" name="x_new_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_new_addr/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="x_prev_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_prev_addr/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="J_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="J_addr/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="J_load/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="x_prev_addr_3_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_prev_addr_3/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="b_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="9"/>
<pin id="169" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/15 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/15 "/>
</bind>
</comp>

<comp id="178" class="1004" name="x_new_addr_3_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="59"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_new_addr_3/71 "/>
</bind>
</comp>

<comp id="185" class="1004" name="x_new_addr_2_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_new_addr_2/72 "/>
</bind>
</comp>

<comp id="192" class="1004" name="x_prev_addr_2_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_prev_addr_2/72 "/>
</bind>
</comp>

<comp id="199" class="1004" name="x_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="1"/>
<pin id="203" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/73 "/>
</bind>
</comp>

<comp id="206" class="1004" name="StgValue_289_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_289/73 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="1"/>
<pin id="215" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="t_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="1"/>
<pin id="226" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="t_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="1"/>
<pin id="237" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="i1_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="3" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/6 "/>
</bind>
</comp>

<comp id="247" class="1005" name="sigma_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sigma (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="sigma_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="64" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sigma/15 "/>
</bind>
</comp>

<comp id="259" class="1005" name="j_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="1"/>
<pin id="261" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="j_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/15 "/>
</bind>
</comp>

<comp id="270" class="1005" name="sum_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="sum_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="64" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/72 "/>
</bind>
</comp>

<comp id="282" class="1005" name="q_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="1"/>
<pin id="284" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="q (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="q_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="q/72 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="0" index="1" bw="64" slack="1"/>
<pin id="296" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sigma_2/16 tmp_8/28 sum_1/81 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="0" index="1" bw="64" slack="1"/>
<pin id="303" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_10/33 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="1"/>
<pin id="307" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="x_assign/39 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_15/9 tmp_7/22 tmp_6/27 tmp_5/75 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="1"/>
<pin id="316" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="error/86 "/>
</bind>
</comp>

<comp id="319" class="1005" name="reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 tmp_7 tmp_6 tmp_5 "/>
</bind>
</comp>

<comp id="326" class="1005" name="reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sigma_2 tmp_8 sum_1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="exitcond4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="i_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="exitcond3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="t_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="exitcond2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="i_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_9_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_11_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="0"/>
<pin id="382" dir="0" index="1" bw="3" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_16_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_12_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_12_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_16_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_17_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_cast/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_14_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="exitcond1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="0"/>
<pin id="418" dir="0" index="1" bw="3" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/15 "/>
</bind>
</comp>

<comp id="422" class="1004" name="j_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/15 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_13_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="0" index="1" bw="3" slack="9"/>
<pin id="431" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/15 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sigma_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="6"/>
<pin id="436" dir="0" index="1" bw="64" slack="1"/>
<pin id="437" dir="0" index="2" bw="64" slack="6"/>
<pin id="438" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sigma_1/21 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_Val2_s_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/70 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_Result_s_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="64" slack="0"/>
<pin id="447" dir="0" index="2" bw="7" slack="0"/>
<pin id="448" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/70 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="0"/>
<pin id="455" dir="0" index="2" bw="7" slack="0"/>
<pin id="456" dir="0" index="3" bw="7" slack="0"/>
<pin id="457" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/70 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_V_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="0"/>
<pin id="464" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/70 "/>
</bind>
</comp>

<comp id="466" class="1004" name="mantissa_V_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="54" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="52" slack="0"/>
<pin id="470" dir="0" index="3" bw="1" slack="0"/>
<pin id="471" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/70 "/>
</bind>
</comp>

<comp id="476" class="1004" name="mantissa_V_1_cast_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="54" slack="0"/>
<pin id="478" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mantissa_V_1_cast/70 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_i_i_i_i_cast2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_cast2/70 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sh_assign_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="0"/>
<pin id="486" dir="0" index="1" bw="11" slack="0"/>
<pin id="487" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/70 "/>
</bind>
</comp>

<comp id="490" class="1004" name="isNeg_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="12" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/70 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_i_i_i_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="0"/>
<pin id="500" dir="0" index="1" bw="11" slack="0"/>
<pin id="501" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_i/70 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_i_i_i_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="0"/>
<pin id="506" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_i_cast/70 "/>
</bind>
</comp>

<comp id="508" class="1004" name="ush_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="12" slack="0"/>
<pin id="511" dir="0" index="2" bw="12" slack="0"/>
<pin id="512" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/70 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sh_assign_2_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_2_cast/70 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_i_i_i_11_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="0"/>
<pin id="522" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_11/70 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_i_i_i_cast_12_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="12" slack="0"/>
<pin id="526" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast_12/70 "/>
</bind>
</comp>

<comp id="528" class="1004" name="r_V_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="54" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/70 "/>
</bind>
</comp>

<comp id="534" class="1004" name="r_V_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="54" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/70 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_22_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="54" slack="0"/>
<pin id="543" dir="0" index="2" bw="7" slack="0"/>
<pin id="544" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/70 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_17_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/70 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_18_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="137" slack="0"/>
<pin id="555" dir="0" index="2" bw="7" slack="0"/>
<pin id="556" dir="0" index="3" bw="8" slack="0"/>
<pin id="557" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/70 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_Val2_5_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="32" slack="0"/>
<pin id="566" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/70 "/>
</bind>
</comp>

<comp id="570" class="1004" name="result_V_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="1"/>
<pin id="573" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_1/71 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_Val2_6_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="0" index="2" bw="32" slack="1"/>
<pin id="579" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/71 "/>
</bind>
</comp>

<comp id="582" class="1004" name="exitcond_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="5" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/72 "/>
</bind>
</comp>

<comp id="588" class="1004" name="q_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_1/72 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/72 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/73 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="0" index="1" bw="32" slack="1"/>
<pin id="609" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/74 "/>
</bind>
</comp>

<comp id="613" class="1005" name="i_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="0"/>
<pin id="615" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="x_new_addr_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="1"/>
<pin id="620" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_new_addr "/>
</bind>
</comp>

<comp id="623" class="1005" name="x_prev_addr_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="4" slack="2"/>
<pin id="625" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="x_prev_addr "/>
</bind>
</comp>

<comp id="628" class="1005" name="exitcond3_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="632" class="1005" name="t_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="0"/>
<pin id="634" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="i_2_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="0"/>
<pin id="642" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_12_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="9"/>
<pin id="647" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="651" class="1005" name="J_addr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="1"/>
<pin id="653" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="J_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="x_prev_addr_3_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="1"/>
<pin id="658" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_prev_addr_3 "/>
</bind>
</comp>

<comp id="661" class="1005" name="J_load_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="J_load "/>
</bind>
</comp>

<comp id="667" class="1005" name="x_prev_load_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_prev_load_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="tmp_14_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="680" class="1005" name="j_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_13_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="690" class="1005" name="b_addr_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="1"/>
<pin id="692" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="695" class="1005" name="sigma_1_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="1"/>
<pin id="697" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sigma_1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="b_load_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="705" class="1005" name="tmp_10_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="64" slack="1"/>
<pin id="707" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="710" class="1005" name="x_assign_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="1"/>
<pin id="712" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="715" class="1005" name="p_Result_s_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="720" class="1005" name="p_Val2_5_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="726" class="1005" name="exitcond_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="1"/>
<pin id="728" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="730" class="1005" name="q_1_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="5" slack="0"/>
<pin id="732" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="q_1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_2_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="64" slack="1"/>
<pin id="737" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="740" class="1005" name="x_new_addr_2_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="1"/>
<pin id="742" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_new_addr_2 "/>
</bind>
</comp>

<comp id="745" class="1005" name="x_prev_addr_2_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="1"/>
<pin id="747" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_prev_addr_2 "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_3_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_4_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="144"><net_src comp="123" pin="3"/><net_sink comp="110" pin=1"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="178" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="185" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="192" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="204"><net_src comp="4" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="123" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="8" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="281"><net_src comp="274" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="285"><net_src comp="16" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="247" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="247" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="270" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="172" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="94" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="270" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="309" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="329"><net_src comp="293" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="336"><net_src comp="217" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="18" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="217" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="24" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="217" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="354"><net_src comp="228" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="18" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="228" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="24" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="239" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="239" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="50" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="239" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="52" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="239" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="400"><net_src comp="239" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="388" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="420"><net_src comp="263" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="46" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="263" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="50" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="263" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="235" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="326" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="440"><net_src comp="247" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="449"><net_src comp="60" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="441" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="62" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="458"><net_src comp="64" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="441" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="66" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="68" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="465"><net_src comp="441" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="70" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="72" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="462" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="74" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="479"><net_src comp="466" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="452" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="76" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="78" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="80" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="82" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="452" pin="4"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="490" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="484" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="508" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="516" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="466" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="476" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="520" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="84" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="528" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="86" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="88" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="534" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="86" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="90" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="567"><net_src comp="490" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="548" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="552" pin="4"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="36" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="581"><net_src comp="575" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="586"><net_src comp="286" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="18" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="286" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="24" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="286" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="604"><net_src comp="123" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="110" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="616"><net_src comp="338" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="621"><net_src comp="130" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="626"><net_src comp="137" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="631"><net_src comp="350" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="356" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="643"><net_src comp="368" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="648"><net_src comp="392" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="654"><net_src comp="145" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="659"><net_src comp="158" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="664"><net_src comp="152" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="670"><net_src comp="110" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="675"><net_src comp="412" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="683"><net_src comp="422" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="688"><net_src comp="428" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="693"><net_src comp="165" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="698"><net_src comp="434" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="703"><net_src comp="172" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="708"><net_src comp="300" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="713"><net_src comp="304" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="718"><net_src comp="444" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="723"><net_src comp="562" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="729"><net_src comp="582" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="588" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="738"><net_src comp="594" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="743"><net_src comp="185" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="748"><net_src comp="192" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="753"><net_src comp="600" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="759"><net_src comp="606" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="309" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {73 }
 - Input state : 
	Port: jacobi_HLS : J | {6 7 }
	Port: jacobi_HLS : b | {15 22 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		i_1 : 1
		StgValue_129 : 2
		tmp : 1
		x_prev_addr_1 : 2
		StgValue_134 : 3
		x_new_addr_1 : 2
		StgValue_136 : 3
		empty_7 : 1
	State 3
	State 4
		exitcond3 : 1
		t_1 : 1
		StgValue_146 : 2
	State 5
		StgValue_150 : 1
	State 6
		exitcond2 : 1
		i_2 : 1
		StgValue_156 : 2
		tmp_9 : 1
		tmp_11 : 2
		tmp_16_cast : 3
		tmp_12 : 1
		tmp_12_cast : 1
		tmp_16 : 4
		tmp_17_cast : 5
		J_addr : 6
		J_load : 7
		x_prev_addr_3 : 2
		x_prev_load_1 : 3
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		exitcond1 : 1
		j_1 : 1
		StgValue_184 : 2
		tmp_13 : 1
		b_load : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_7 : 1
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
		p_Result_s : 1
		tmp_V : 1
		tmp_V_1 : 1
		mantissa_V : 2
		mantissa_V_1_cast : 3
		tmp_i_i_i_i_cast2 : 2
		sh_assign : 3
		isNeg : 4
		tmp_i_i_i : 2
		tmp_i_i_i_cast : 3
		ush : 5
		sh_assign_2_cast : 6
		tmp_i_i_i_11 : 7
		tmp_i_i_i_cast_12 : 7
		r_V : 8
		r_V_1 : 8
		tmp_22 : 9
		tmp_17 : 10
		tmp_18 : 9
		p_Val2_5 : 11
	State 71
		p_Val2_6 : 1
		StgValue_274 : 2
	State 72
		exitcond : 1
		q_1 : 1
		StgValue_281 : 2
		tmp_2 : 1
		x_new_addr_2 : 2
		x_new_load_1 : 3
		x_prev_addr_2 : 2
		x_prev_load : 3
	State 73
		StgValue_289 : 1
		tmp_3 : 1
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
		empty_14 : 1
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
		StgValue_339 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   ddiv   |        grp_fu_304        |    0    |   3211  |   3658  |
|----------|--------------------------|---------|---------|---------|
|   dsqrt  |        grp_fu_313        |    0    |   1832  |   2180  |
|----------|--------------------------|---------|---------|---------|
|   dadd   |        grp_fu_293        |    3    |   445   |   1149  |
|----------|--------------------------|---------|---------|---------|
|  sitodp  |        grp_fu_309        |    0    |   412   |   645   |
|----------|--------------------------|---------|---------|---------|
|   dmul   |        grp_fu_300        |    11   |   317   |   578   |
|----------|--------------------------|---------|---------|---------|
|   lshr   |        r_V_fu_528        |    0    |    0    |   162   |
|----------|--------------------------|---------|---------|---------|
|    shl   |       r_V_1_fu_534       |    0    |    0    |   162   |
|----------|--------------------------|---------|---------|---------|
|          |      sigma_1_fu_434      |    0    |    0    |    64   |
|  select  |        ush_fu_508        |    0    |    0    |    12   |
|          |      p_Val2_5_fu_562     |    0    |    0    |    32   |
|          |      p_Val2_6_fu_575     |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |        i_1_fu_338        |    0    |    0    |    15   |
|          |        t_1_fu_356        |    0    |    0    |    15   |
|          |        i_2_fu_368        |    0    |    0    |    12   |
|    add   |       tmp_9_fu_374       |    0    |    0    |    12   |
|          |       tmp_16_fu_401      |    0    |    0    |    15   |
|          |        j_1_fu_422        |    0    |    0    |    12   |
|          |     sh_assign_fu_484     |    0    |    0    |    13   |
|          |        q_1_fu_588        |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|          |     tmp_i_i_i_fu_498     |    0    |    0    |    13   |
|    sub   |     result_V_1_fu_570    |    0    |    0    |    39   |
|          |       tmp_3_fu_600       |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |     exitcond4_fu_332     |    0    |    0    |    11   |
|          |     exitcond3_fu_350     |    0    |    0    |    11   |
|   icmp   |     exitcond2_fu_362     |    0    |    0    |    9    |
|          |     exitcond1_fu_416     |    0    |    0    |    9    |
|          |       tmp_13_fu_428      |    0    |    0    |    9    |
|          |      exitcond_fu_582     |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|    mul   |       tmp_14_fu_412      |    3    |    0    |    20   |
|          |       tmp_4_fu_606       |    3    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_344        |    0    |    0    |    0    |
|          |       tmp_12_fu_392      |    0    |    0    |    0    |
|          |    tmp_12_cast_fu_397    |    0    |    0    |    0    |
|          | mantissa_V_1_cast_fu_476 |    0    |    0    |    0    |
|   zext   | tmp_i_i_i_i_cast2_fu_480 |    0    |    0    |    0    |
|          |    tmp_i_i_i_11_fu_520   |    0    |    0    |    0    |
|          | tmp_i_i_i_cast_12_fu_524 |    0    |    0    |    0    |
|          |       tmp_17_fu_548      |    0    |    0    |    0    |
|          |       tmp_2_fu_594       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       tmp_11_fu_380      |    0    |    0    |    0    |
|          |     mantissa_V_fu_466    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    tmp_16_cast_fu_388    |    0    |    0    |    0    |
|   sext   |    tmp_17_cast_fu_407    |    0    |    0    |    0    |
|          |   tmp_i_i_i_cast_fu_504  |    0    |    0    |    0    |
|          |  sh_assign_2_cast_fu_516 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_s_fu_444    |    0    |    0    |    0    |
| bitselect|       isNeg_fu_490       |    0    |    0    |    0    |
|          |       tmp_22_fu_540      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|       tmp_V_fu_452       |    0    |    0    |    0    |
|          |       tmp_18_fu_552      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |      tmp_V_1_fu_462      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    20   |   6217  |   8974  |
|----------|--------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
| x_new|    0   |   64   |    8   |
|x_prev|    0   |   64   |    8   |
+------+--------+--------+--------+
| Total|    0   |   128  |   16   |
+------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    J_addr_reg_651   |    4   |
|    J_load_reg_661   |   32   |
|    b_addr_reg_690   |    2   |
|    b_load_reg_700   |   32   |
|  exitcond3_reg_628  |    1   |
|   exitcond_reg_726  |    1   |
|      i1_reg_235     |    3   |
|     i_1_reg_613     |    5   |
|     i_2_reg_640     |    3   |
|      i_reg_213      |    5   |
|     j_1_reg_680     |    3   |
|      j_reg_259      |    3   |
|  p_Result_s_reg_715 |    1   |
|   p_Val2_5_reg_720  |   32   |
|     q_1_reg_730     |    5   |
|      q_reg_282      |    5   |
|       reg_319       |   64   |
|       reg_326       |   64   |
|   sigma_1_reg_695   |   64   |
|    sigma_reg_247    |   64   |
|     sum_reg_270     |   64   |
|     t_1_reg_632     |    5   |
|      t_reg_224      |    5   |
|    tmp_10_reg_705   |   64   |
|    tmp_12_reg_645   |   64   |
|    tmp_13_reg_685   |    1   |
|    tmp_14_reg_672   |   32   |
|    tmp_2_reg_735    |   64   |
|    tmp_3_reg_750    |   32   |
|    tmp_4_reg_756    |   32   |
|   x_assign_reg_710  |   64   |
| x_new_addr_2_reg_740|    4   |
|  x_new_addr_reg_618 |    4   |
|x_prev_addr_2_reg_745|    4   |
|x_prev_addr_3_reg_656|    4   |
| x_prev_addr_reg_623 |    4   |
|x_prev_load_1_reg_667|   32   |
+---------------------+--------+
|        Total        |   872  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_110 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_123 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_123 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_152 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_172 |  p0  |   2  |   2  |    4   ||    9    |
|     i1_reg_235    |  p0  |   2  |   3  |    6   ||    9    |
|   sigma_reg_247   |  p0  |   2  |  64  |   128  ||    9    |
|    sum_reg_270    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_293    |  p0  |   3  |  64  |   192  ||    15   |
|     grp_fu_293    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_309    |  p0  |   5  |  32  |   160  ||    27   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   926  || 21.7312 ||   174   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   20   |    -   |  6217  |  8974  |
|   Memory  |    0   |    -   |    -   |   128  |   16   |
|Multiplexer|    -   |    -   |   21   |    -   |   174  |
|  Register |    -   |    -   |    -   |   872  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   20   |   21   |  7217  |  9164  |
+-----------+--------+--------+--------+--------+--------+
