Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
ERROR:HDLParsers:3011 - "f:/sincos/sincos.vhd" Line 37. End Identifier design does not match declaration, sincos.
ERROR:HDLParsers:164 - "f:/sincos/sincos.vhd" Line 40. parse error, unexpected END
WARNING:HDLParsers:3481 - Library work has no units. Did not save reference file "xst/work/hdllib.ref" for it.
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
ERROR:HDLParsers:164 - "f:/sincos/sincos.vhd" Line 67. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "f:/sincos/sincos.vhd" Line 87. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "f:/sincos/sincos.vhd" Line 113. parse error, unexpected IF, expecting PROCESS
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
ERROR:HDLParsers:164 - "f:/sincos/sincos.vhd" Line 116. parse error, unexpected PROCESS, expecting IF
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <Behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
WARNING:Xst:1306 - Output <io_ud> is never assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 8-bit comparator lessequal for signal <$n0009> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 7-bit up counter                  : 1
# Registers                        : 5
 1-bit register                    : 1
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Architecture behavioral of Entity sincos is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
WARNING:Xst:1306 - Output <io_ud> is never assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 8-bit comparator lessequal for signal <$n0009> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 7-bit up counter                  : 1
# Registers                        : 5
 1-bit register                    : 1
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Extracting independent architecture files...
Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl sincos.ngc sincos.ngd 

Reading NGO file 'f:/sincos/sincos.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...
ERROR:NgdBuild:755 - Line 21 in 'sincos.ucf': Could not find net(s) 'rst' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Allow Unmatched LOC Constraints' ISE property can also be
   set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "sincos.ucf".

Writing NGDBUILD log file "sincos.bld"...
Error: 
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:936 - The output buffer 'io_ud_OBUF' is missing an input and will
   be deleted.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 37 equations into 8 function blocks.....................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 7-bit up counter                  : 1
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 38 equations into 8 function blocks....................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------



ERROR: Unable to create temporary directory f:\sincos/__projnav.

       Please make sure you have write access to the project directory "f:\sincos"
Reason: can't create directory "f:/": permission denied







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 7-bit up counter                  : 1
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 38 equations into 8 function blocks....................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 7-bit up counter                  : 1
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 38 equations into 8 function blocks....................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 7-bit up counter                  : 1
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 38 equations into 8 function blocks....................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
ERROR:HDLParsers:526 - "f:/sincos/sincos.vhd" Line 44. Non array type integer can not have a index constraint.
ERROR:HDLParsers:808 - "f:/sincos/sincos.vhd" Line 62. = can not have such operands in this context.
ERROR:HDLParsers:3313 - "f:/sincos/sincos.vhd" Line 63. Undefined symbol 'count'.  Should it be: dount?
ERROR:HDLParsers:1209 - "f:/sincos/sincos.vhd" Line 65. count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - "f:/sincos/sincos.vhd" Line 97. Undefined symbol 'count'.  Should it be: dount?
ERROR:HDLParsers:1209 - "f:/sincos/sincos.vhd" Line 97. count: Undefined symbol (last report in this block)
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    6 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Generate Timing".

Release 7.1.04i - Timing Report Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Note: This design contains no timing constraints.
Note: A default set of constraints using a delay of 0.000ns will be used for
analysis.
Path tracing ......
The number of paths traced: 317.

..
The number of paths traced: 635.

Checking for asynchronous logic...
No asynchronous logic found.
Generating TA GUI report ...
Generating detailed paths report ...

f:\sincos/sincos_html/tim/timing_report.htm has been created.




Started process "Generate HTML report".

Release 7.1.04i - CPLD HTML Report Processor H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.






Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------




Started process "Create Schematic Symbol".

Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.






Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Instantiation Template".

Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Generate HTML report".

Release 7.1.04i - CPLD HTML Report Processor H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.






Project Navigator Auto-Make Log File
-------------------------------------




Started process "Generate Post-Fit Simulation Model".

Release 7.1.04i - CPLD Timing Simulation Interface H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Creating NGA for simulation.
Speed File: Version 3.0



Release 7.1.04i - netgen H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: netgen -rpw 100 -ar Structure -xon true -w -ofmt vhdl -sim
sincos.nga sincos_timesim.vhd  

Reading design 'sincos.nga' ...
Flattening design ...
Processing design ... 
  Preping design's networks ...
  Preping design's macros ...
Writing VHDL netlist 'sincos_timesim.vhd' ...
Writing VHDL SDF file 'sincos_timesim.sdf' ...
INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM
   simulation primitives and has to be used with SIMPRIM library for correct
   compilation and simulation. 
Number of warnings: 0
Number of info messages: 1
Total memory usage is 44316 kilobytes

Created netgen log file 'sincos_timesim.nlf'.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Generate IBIS Model".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Lock Pins".

Release 7.1.04i - pin2ucf H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Pin Locking constraints file generated in : sincos.ucf


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks........................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks........................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
WARNING:Xst:1306 - Output <mst_rst> is never assigned.
WARNING:Xst:1780 - Signal <dount> is never used or assigned.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Summary:
	inferred   2 Counter(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 1
 7-bit up counter                  : 1
# Registers                        : 5
 1-bit register                    : 1
 6-bit register                    : 2
 8-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:936 - The output buffer 'mst_rst_OBUF' is missing an input and will
   be deleted.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 37 equations into 8 function blocks.....................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks........................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 84.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 8-bit comparator lessequal for signal <$n0011> created at line 76.
    Found 6-bit register for signal <address_tmp>.
    Found 7-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 7-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 7-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 8-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0009> created at line 72.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
ERROR:HDLParsers:808 - "f:/sincos/sincos.vhd" Line 77. = can not have such operands in this context.
ERROR:HDLParsers:164 - "f:/sincos/sincos.vhd" Line 94. parse error, unexpected PROCESS, expecting IF
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Architecture behavioral of Entity sincos is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.
ERROR:HDLParsers:164 - "f:/sincos/sincos.vhd" Line 101. parse error, unexpected INTEGER_LITERAL
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "f:/sincos/sincos.vhd" is newer than current system time.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------









An error occurred while executing C:/Xilinx/data/projnav/scripts/TclFileWrapper4Halite.tcl

Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Architecture behavioral of Entity sincos is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_7> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_7> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 40 equations into 8 function blocks.......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_7> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_7> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 41 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_7> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_7> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 41 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "f:/sincos/sincos.vhd" is newer than current system time.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Architecture behavioral of Entity sincos is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Architecture behavioral of Entity sincos is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "f:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "f:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'f:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/SINCOS is now defined in a different file: was f:/sincos/sincos.vhd, now is D:/sincos/sincos.vhd
WARNING:HDLParsers:3215 - Unit work/SINCOS/BEHAVIORAL is now defined in a different file: was f:/sincos/sincos.vhd, now is D:/sincos/sincos.vhd
Compiling vhdl file "D:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "D:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'D:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/SINCOS is now defined in a different file: was D:/sincos/sincos.vhd, now is E:/sincos/sincos.vhd
WARNING:HDLParsers:3215 - Unit work/SINCOS/BEHAVIORAL is now defined in a different file: was D:/sincos/sincos.vhd, now is E:/sincos/sincos.vhd
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <sincos>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <sincos>.

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 42 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
ERROR:HDLParsers:3384 - "E:/sincos/sincos.vhd" Line 55. String literal "0100100" is not of size 6.
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/sincos/sincos.vhd" in Library work.
Entity <sincos> compiled.
Entity <sincos> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sincos> (Architecture <behavioral>).
Entity <sincos> analyzed. Unit <sincos> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sincos>.
    Related source file is "E:/sincos/sincos.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0005> created at line 65.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <dount>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <sincos> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 6-bit up counter                  : 2
# Registers                        : 6
 1-bit register                    : 2
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sincos> ...




Started process "Translate".

Release 7.1i - ngdbuild H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc sincos.ucf -p xc9500xl sincos.ngc sincos.ngd

Reading NGO file 'E:/sincos/sincos.ngc' ...

Applying constraints in "sincos.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "sincos.ngd" ...

Writing NGDBUILD log file "sincos.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1i - CPLD Optimizer/Partitioner H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 43 equations into 8 function blocks......................

Design sincos has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1i - Programming File Generator H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

