Timestamp	Event type	Contents
02:00:00.510 751 555	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:00.510 754 415	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:00.510 754 695	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:00.510 755 605	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:00.510 755 675	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:00.510 756 605	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:00.510 756 715	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:00.510 756 725	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:00.510 756 795	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 757 946	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 758 026	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 759 216	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 759 316	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 760 036	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 760 106	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 760 816	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 760 896	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 761 556	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 761 646	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 762 306	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 762 376	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:00.510 763 026	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:00.510 763 096	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:00.510 763 826	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:00.510 763 896	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:00.510 764 556	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:00.510 764 626	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:00.510 765 276	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:00.510 765 346	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:00.510 766 006	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:00.510 766 086	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 766 816	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 766 886	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 767 536	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 767 616	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 768 317	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:00.510 768 407	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:00.512 342 094	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:00.512 342 164	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:00.512 342 954	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:00.512 343 044	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:00.512 343 764	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:00.512 343 834	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:00.512 344 494	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:00.512 344 524	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:00.512 344 564	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 344 664	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:00.512 344 784	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 344 854	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 345 054	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 345 124	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 345 584	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 345 654	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 345 724	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 345 794	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 345 864	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 345 934	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 346 094	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 346 164	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 346 324	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 346 394	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 346 464	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 346 534	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 346 604	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 346 674	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 346 784	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 346 854	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 347 014	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 347 084	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 347 154	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 347 224	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 347 294	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 347 364	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 347 474	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 347 545	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 347 715	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 347 785	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:00.512 673 417	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:00.970 643 883	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:00.970 669 536	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:00.970 680 087	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:00.972 238 123	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:00.972 238 223	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:00.972 238 393	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:00.972 238 463	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.972 238 673	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.972 238 743	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:00.972 238 923	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:00.972 325 932	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:00.972 326 352	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:00.972 326 422	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:00.972 326 592	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:00.972 326 662	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:00.972 327 172	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:00.972 327 282	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:00.972 327 292	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:00.972 327 362	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 328 022	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 328 092	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 328 742	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 328 812	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 329 462	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 329 532	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 330 192	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 330 262	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 330 912	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 330 982	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 331 632	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 331 702	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:00.972 332 352	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:00.972 332 422	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:00.972 333 072	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:00.972 333 142	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:00.972 333 792	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:00.972 333 862	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:00.972 334 512	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:00.972 334 582	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:00.972 335 242	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:00.972 335 312	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 335 983	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 336 053	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 336 703	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 336 773	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 337 423	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:00.972 337 493	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:00.973 894 388	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:00.973 894 458	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:00.973 895 108	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:00.973 895 178	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:00.973 895 829	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:00.973 895 899	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:00.973 896 549	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:00.973 896 579	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:00.973 896 619	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 896 689	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 896 719	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:00.973 896 759	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 896 829	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 896 899	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 896 969	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 897 039	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 897 109	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 897 179	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 897 249	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 897 319	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 897 389	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 897 459	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 897 529	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 897 599	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 897 669	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 897 739	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 897 809	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 897 879	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 897 949	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 898 019	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 898 089	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 898 159	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 898 229	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 898 299	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 898 369	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 898 439	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 898 509	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 898 579	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 898 649	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:00.973 898 719	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:00.975 826 482	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:01.288 442 350	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:01.288 491 024	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:01.288 496 455	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:01.290 053 551	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.290 053 641	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.290 053 781	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.290 053 851	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.290 053 931	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.290 054 001	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.290 054 071	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.290 111 856	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:01.290 112 217	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:01.290 112 287	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:01.290 112 387	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:01.290 112 457	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:01.290 112 957	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:01.290 113 067	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:01.290 113 077	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:01.290 113 147	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 113 817	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 113 887	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 114 547	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 114 617	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 115 277	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 115 347	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 115 997	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 116 067	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 116 727	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 116 797	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 117 447	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 117 517	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:01.290 118 177	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:01.290 118 247	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:01.290 118 907	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:01.290 118 977	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:01.290 119 627	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:01.290 119 697	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:01.290 120 347	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:01.290 120 417	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:01.290 121 077	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:01.290 121 147	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 121 807	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 121 877	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 122 528	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 122 598	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 123 258	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:01.290 123 328	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.291 686 914	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.291 686 984	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.291 687 644	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.291 687 714	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:01.291 688 364	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:01.291 688 434	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.291 689 084	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.291 689 114	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:01.291 689 154	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 689 254	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:01.291 689 254	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 689 324	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 689 394	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 689 464	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 689 534	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 689 604	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 689 674	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 689 744	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 689 814	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 689 884	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 689 954	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 690 024	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 690 094	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 690 164	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 690 234	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 690 304	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 690 374	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 690 444	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 690 514	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 690 584	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 690 654	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 690 724	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 690 794	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 690 864	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 690 934	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 691 004	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 691 074	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 691 144	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 691 214	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 691 284	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.291 938 459	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:01.440 104 779	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:01.442 412 810	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:01.442 413 080	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:01.443 970 225	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.443 970 295	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.443 970 385	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.443 970 455	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.443 970 535	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.443 970 605	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.443 970 685	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.444 028 221	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:01.444 028 591	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:01.444 028 661	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:01.444 028 761	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:01.444 028 831	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:01.444 029 321	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:01.444 029 431	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:01.444 029 441	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:01.444 029 511	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 030 171	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 030 241	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 030 891	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 030 961	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 031 622	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 031 692	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 032 342	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 032 412	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 033 072	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 033 142	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 033 792	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 033 862	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:01.444 034 522	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:01.444 034 592	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:01.444 035 242	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:01.444 035 312	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:01.444 035 962	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:01.444 036 032	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:01.444 036 692	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:01.444 036 762	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:01.444 037 422	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:01.444 037 492	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 038 132	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 038 202	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 038 852	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 038 922	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 039 582	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:01.444 039 652	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.445 596 278	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.445 596 348	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.445 597 008	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.445 597 078	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:01.445 597 728	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:01.445 597 798	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.445 598 448	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.445 598 478	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:01.445 598 518	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 598 588	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 598 618	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:01.445 598 658	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 598 728	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 598 798	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 598 868	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 598 938	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 008	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 078	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 148	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 218	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 288	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 358	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 428	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 498	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 568	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 638	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 708	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 778	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 848	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 918	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 599 988	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 600 058	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 600 128	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 600 198	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 600 268	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 600 338	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 600 408	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 600 478	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 600 548	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.445 600 618	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.446 727 941	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:01.594 895 511	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:01.597 203 542	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:01.597 203 812	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:01.598 765 398	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.598 765 478	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.598 765 588	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.598 765 658	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.598 765 728	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.598 765 798	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.598 765 868	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.598 823 174	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:01.598 823 534	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:01.598 823 604	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:01.598 823 714	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:01.598 823 784	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:01.598 824 274	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:01.598 824 384	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:01.598 824 394	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:01.598 824 464	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 825 124	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 825 194	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 825 844	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 825 914	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 826 574	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 826 644	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 827 294	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 827 364	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 828 014	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 828 084	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 828 734	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 828 804	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:01.598 829 464	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:01.598 829 534	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:01.598 830 184	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:01.598 830 255	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:01.598 830 915	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:01.598 830 985	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:01.598 831 635	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:01.598 831 705	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:01.598 832 365	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:01.598 832 435	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 833 085	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 833 155	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 833 815	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 833 885	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 834 545	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:01.598 834 615	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.600 391 181	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.600 391 251	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.600 391 901	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.600 391 971	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:01.600 392 631	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:01.600 392 701	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.600 393 351	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:01.600 393 381	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:01.600 393 421	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 393 491	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 393 521	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:01.600 393 561	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 393 631	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 393 701	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 393 771	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 393 841	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 393 911	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 393 981	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 394 051	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 394 121	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 394 191	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 394 261	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 394 331	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 394 401	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 394 471	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 394 541	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 394 611	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 394 681	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 394 751	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 394 821	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 394 891	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 394 961	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 395 031	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 395 101	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 395 171	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 395 241	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 395 311	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 395 381	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 395 451	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:01.600 395 521	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:01.601 622 874	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.026 901 030	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.032 958 236	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.032 958 506	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.034 519 832	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.034 519 932	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.034 520 082	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.034 520 152	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.034 520 252	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.034 520 322	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.034 520 402	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.034 578 148	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.034 578 538	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.034 578 608	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.034 578 728	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.034 578 798	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.034 579 288	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.034 579 398	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.034 579 408	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.034 579 478	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 580 138	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 580 208	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 580 868	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 580 938	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 581 598	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 581 668	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 582 318	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 582 388	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 583 048	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 583 119	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 583 779	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 583 849	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.034 584 499	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.034 584 569	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.034 585 219	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.034 585 289	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.034 585 939	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.034 586 009	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.034 586 669	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.034 586 739	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.034 587 399	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.034 587 469	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 588 119	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 588 189	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 588 849	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 588 919	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 589 569	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.034 589 639	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.036 146 295	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.036 146 365	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.036 147 015	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.036 147 085	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.036 147 735	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.036 147 805	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.036 148 465	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.036 148 495	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.036 148 535	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 148 605	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 148 635	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.036 148 675	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 148 745	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 148 815	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 148 885	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 148 955	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 149 025	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 149 095	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 149 165	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 149 235	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 149 305	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 149 375	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 149 445	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 149 515	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 149 585	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 149 655	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 149 725	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 149 795	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 149 865	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 149 935	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 150 005	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 150 075	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 150 145	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 150 215	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 150 285	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 150 355	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 150 425	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 150 495	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 150 565	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 150 635	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.036 397 730	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.184 564 880	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.186 872 911	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.186 873 181	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.188 430 226	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.188 430 306	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.188 430 426	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.188 430 496	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.188 430 566	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.188 430 636	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.188 430 706	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.188 488 122	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.188 488 462	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.188 488 532	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.188 488 632	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.188 488 702	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.188 489 192	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.188 489 302	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.188 489 312	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.188 489 382	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 490 042	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 490 112	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 490 772	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 490 842	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 491 502	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 491 572	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 492 222	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 492 292	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 492 953	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 493 023	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 493 683	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 493 753	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.188 494 413	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.188 494 483	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.188 495 133	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.188 495 203	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.188 495 853	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.188 495 923	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.188 496 583	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.188 496 653	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.188 497 313	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.188 497 383	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 498 043	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 498 113	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 498 763	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 498 833	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 499 493	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.188 499 563	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.190 056 129	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.190 056 199	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.190 056 849	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.190 056 919	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.190 057 569	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.190 057 639	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.190 058 289	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.190 058 319	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.190 058 359	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 058 429	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 058 459	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.190 058 499	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 058 569	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 058 639	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 058 709	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 058 779	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 058 849	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 058 919	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 058 989	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 059 059	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 059 129	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 059 199	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 059 269	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 059 339	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 059 409	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 059 479	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 059 549	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 059 619	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 059 689	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 059 759	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 059 829	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 059 899	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 059 969	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 060 039	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 060 109	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 060 179	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 060 249	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 060 319	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 060 389	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.190 060 459	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.191 187 792	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.339 354 852	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.341 662 943	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.341 663 213	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.343 224 729	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.343 224 819	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.343 224 939	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.343 225 009	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.343 225 079	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.343 225 149	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.343 225 219	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.343 282 855	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.343 283 185	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.343 283 255	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.343 283 345	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.343 283 415	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.343 283 905	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.343 284 015	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.343 284 025	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.343 284 095	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 284 755	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 284 825	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 285 485	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 285 555	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 286 205	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 286 275	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 286 935	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 287 005	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 287 665	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 287 735	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 288 385	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 288 455	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.343 289 115	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.343 289 185	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.343 289 845	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.343 289 915	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.343 290 565	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.343 290 635	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.343 291 295	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.343 291 366	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.343 292 026	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.343 292 096	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 292 746	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 292 816	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 293 476	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 293 546	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 294 206	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.343 294 276	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.344 850 851	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.344 850 921	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.344 851 572	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.344 851 642	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.344 852 302	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.344 852 372	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.344 853 022	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.344 853 052	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.344 853 092	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 853 162	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 853 192	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.344 853 232	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 853 302	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 853 372	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 853 442	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 853 512	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 853 582	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 853 652	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 853 722	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 853 792	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 853 862	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 853 932	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 002	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 072	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 142	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 212	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 282	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 352	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 422	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 492	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 562	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 632	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 702	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 772	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 842	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 912	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 854 982	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 855 052	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 855 122	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.344 855 192	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.349 815 588	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.506 390 739	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.506 489 499	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.506 492 369	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.508 049 305	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.508 049 395	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.508 049 505	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.508 049 575	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.508 049 645	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.508 049 715	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.508 049 785	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.508 107 080	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.508 107 390	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.508 107 460	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.508 107 590	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.508 107 660	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.508 108 150	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.508 108 260	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.508 108 270	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.508 108 340	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 108 991	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 109 061	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 109 711	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 109 781	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 110 441	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 110 511	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 111 161	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 111 231	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 111 881	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 111 951	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 112 591	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 112 661	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.508 113 311	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.508 113 381	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.508 114 031	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.508 114 101	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.508 114 751	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.508 114 821	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.508 115 471	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.508 115 541	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.508 116 201	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.508 116 271	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 116 921	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 116 991	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 117 641	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 117 711	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 118 351	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.508 118 422	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.509 674 947	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.509 675 017	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.509 675 677	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.509 675 747	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.509 676 397	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.509 676 467	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.509 677 117	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.509 677 147	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.509 677 187	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 677 257	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 677 287	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.509 677 327	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 677 397	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 677 467	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 677 537	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 677 607	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 677 677	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 677 747	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 677 817	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 677 887	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 677 957	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 678 027	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 678 098	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 678 168	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 678 238	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 678 308	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 678 378	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 678 448	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 678 518	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 678 588	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 678 658	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 678 728	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 678 798	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 678 868	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 678 938	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 679 008	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 679 078	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 679 148	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 679 218	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.509 679 288	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.510 275 747	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.584 182 159	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.586 600 601	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.586 600 871	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.588 157 677	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.588 157 757	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.588 157 877	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.588 157 947	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.588 158 027	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.588 158 097	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.588 158 177	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.588 215 603	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.588 215 923	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.588 215 993	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.588 216 103	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.588 216 173	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.588 216 663	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.588 216 773	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.588 216 783	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.588 216 853	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 217 513	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 217 583	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 218 243	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 218 313	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 218 973	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 219 043	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 219 693	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 219 763	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 220 423	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 220 493	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 221 143	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 221 213	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.588 221 873	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.588 221 943	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.588 222 594	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.588 222 664	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.588 223 314	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.588 223 384	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.588 224 034	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.588 224 104	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.588 224 764	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.588 224 834	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 225 484	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 225 554	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 226 214	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 226 284	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 226 934	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.588 227 004	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.589 783 530	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.589 783 600	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.589 784 260	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.589 784 330	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.589 784 980	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.589 785 050	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.589 785 700	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.589 785 730	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.589 785 770	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 785 840	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 785 870	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.589 785 910	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 785 980	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 786 050	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 786 120	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 786 190	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 786 260	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 786 330	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 786 400	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 786 470	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 786 540	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 786 610	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 786 680	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 786 750	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 786 820	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 786 890	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 786 960	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 787 030	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 787 100	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 787 170	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 787 240	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 787 310	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 787 380	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 787 450	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 787 520	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 787 590	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 787 660	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 787 730	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 787 800	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.589 787 870	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.593 906 682	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.667 814 004	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.670 232 446	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.670 232 716	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.671 794 082	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.671 794 172	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.671 794 282	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.671 794 352	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.671 794 422	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.671 794 492	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.671 794 562	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.671 851 868	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.671 852 208	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.671 852 278	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.671 852 398	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.671 852 468	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.671 852 958	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.671 853 068	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.671 853 078	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.671 853 148	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 853 808	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 853 878	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 854 528	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 854 598	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 855 258	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 855 328	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 855 979	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 856 049	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 856 709	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 856 779	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 857 439	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 857 509	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.671 858 159	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.671 858 229	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.671 858 879	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.671 858 949	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.671 859 599	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.671 859 669	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.671 860 319	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.671 860 389	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.671 861 049	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.671 861 119	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 861 769	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 861 839	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 862 499	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 862 569	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 863 219	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.671 863 289	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.673 419 915	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.673 419 985	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.673 420 635	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.673 420 705	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.673 421 355	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.673 421 425	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.673 422 075	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.673 422 105	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.673 422 145	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 422 215	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 422 245	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.673 422 285	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 422 355	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 422 425	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 422 495	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 422 565	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 422 635	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 422 705	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 422 775	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 422 845	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 422 915	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 422 985	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 423 055	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 423 125	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 423 195	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 423 265	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 423 335	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 423 405	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 423 475	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 423 545	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 423 615	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 423 685	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 423 755	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 423 825	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 423 895	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 423 965	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 424 035	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 424 105	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 424 175	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.673 424 245	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.675 452 008	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.886 798 317	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.893 123 070	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.893 123 340	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.894 685 616	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.894 685 706	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.894 685 806	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.894 685 876	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.894 685 956	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.894 686 026	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.894 686 106	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.894 743 662	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.894 744 012	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.894 744 082	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.894 744 182	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.894 744 252	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.894 744 742	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.894 744 852	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.894 744 862	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.894 744 932	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 745 592	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 745 662	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 746 312	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 746 382	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 747 042	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 747 112	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 747 762	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 747 832	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 748 482	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 748 552	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 749 202	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 749 272	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.894 749 932	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.894 750 002	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.894 750 652	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.894 750 722	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.894 751 373	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.894 751 443	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.894 752 093	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.894 752 163	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.894 752 823	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.894 752 893	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 753 543	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 753 613	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 754 263	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 754 333	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 754 983	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.894 755 053	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.896 311 609	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.896 311 679	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.896 312 339	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.896 312 409	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.896 313 069	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.896 313 139	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.896 313 789	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.896 313 819	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.896 313 859	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 313 929	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 313 959	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.896 313 999	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 314 069	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 314 139	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 314 209	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 314 279	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 314 349	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 314 419	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 314 489	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 314 559	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 314 629	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 314 699	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 314 769	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 314 839	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 314 909	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 314 979	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 315 049	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 315 119	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 315 189	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 315 259	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 315 329	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 315 399	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 315 469	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 315 539	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 315 609	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 315 679	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 315 749	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 315 819	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 315 889	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 315 959	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.896 911 859	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.970 818 781	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.973 237 223	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:02.973 237 493	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.974 799 509	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.974 799 589	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.974 799 729	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.974 799 799	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.974 799 879	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.974 799 949	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.974 800 019	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.974 857 815	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.974 858 155	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:02.974 858 225	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.974 858 365	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:02.974 858 435	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.974 858 925	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.974 859 035	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:02.974 859 045	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:02.974 859 115	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 859 775	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 859 845	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 860 485	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 860 555	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 861 215	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 861 285	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 861 935	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 862 005	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 862 655	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 862 725	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 863 385	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 863 455	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.974 864 115	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:02.974 864 185	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.974 864 845	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:02.974 864 915	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.974 865 576	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.974 865 646	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.974 866 306	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:02.974 866 376	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.974 867 026	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:02.974 867 096	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 867 746	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 867 816	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 868 476	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 868 546	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 869 196	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.974 869 266	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.976 425 962	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.976 426 032	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.976 426 682	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.976 426 752	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.976 427 412	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:02.976 427 482	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.976 428 142	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:02.976 428 172	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:02.976 428 212	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 428 282	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 428 312	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:02.976 428 352	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 428 422	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 428 492	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 428 562	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 428 632	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 428 702	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 428 772	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 428 842	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 428 912	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 428 982	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 429 052	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 429 122	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 429 192	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 429 262	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 429 332	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 429 402	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 429 472	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 429 542	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 429 612	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 429 682	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 429 752	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 429 822	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 429 892	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 429 962	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 430 032	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 430 102	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 430 172	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 430 242	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:02.976 430 312	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:02.980 550 604	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.054 459 817	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.056 878 258	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.056 878 528	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.058 440 235	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.058 440 305	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.058 440 425	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.058 440 495	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.058 440 565	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.058 440 635	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.058 440 705	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.058 498 351	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.058 498 691	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.058 498 761	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.058 498 871	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.058 498 941	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.058 499 441	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.058 499 551	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.058 499 561	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.058 499 631	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 500 281	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 500 351	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 501 011	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 501 081	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 501 731	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 501 801	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 502 451	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 502 521	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 503 181	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 503 251	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 503 901	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 503 971	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.058 504 631	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.058 504 701	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.058 505 351	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.058 505 421	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.058 506 081	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.058 506 151	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.058 506 801	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.058 506 871	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.058 507 531	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.058 507 601	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 508 251	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 508 322	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 508 972	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 509 042	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 509 702	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.058 509 772	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.060 066 367	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.060 066 437	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.060 067 087	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.060 067 157	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.060 067 807	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.060 067 877	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.060 068 528	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.060 068 558	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.060 068 598	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 068 668	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 068 698	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.060 068 738	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 068 808	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 068 878	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 068 948	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 018	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 088	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 158	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 228	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 298	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 368	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 438	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 508	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 578	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 648	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 718	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 788	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 858	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 928	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 069 998	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 070 068	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 070 138	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 070 208	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 070 278	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 070 348	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 070 418	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 070 488	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 070 558	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 070 628	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.060 070 698	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.077 043 875	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.155 871 830	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.156 074 600	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.156 076 190	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.157 633 216	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.157 633 286	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.157 633 396	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.157 633 466	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.157 633 536	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.157 633 606	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.157 633 676	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.157 691 142	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.157 691 482	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.157 691 552	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.157 691 662	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.157 691 732	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.157 692 222	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.157 692 332	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.157 692 342	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.157 692 412	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 693 062	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 693 132	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 693 792	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 693 862	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 694 522	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 694 592	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 695 242	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 695 312	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 695 972	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 696 042	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 696 692	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 696 762	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.157 697 412	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.157 697 482	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.157 698 142	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.157 698 212	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.157 698 863	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.157 698 933	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.157 699 583	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.157 699 653	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.157 700 313	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.157 700 383	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 701 043	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 701 113	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 701 773	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 701 843	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 702 503	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.157 702 573	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.159 265 639	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.159 265 709	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.159 266 359	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.159 266 429	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.159 267 079	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.159 267 149	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.159 267 799	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.159 267 829	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.159 267 869	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 267 939	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 267 969	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.159 268 009	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 268 079	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 268 150	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 268 220	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 268 290	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 268 360	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 268 430	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 268 500	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 268 570	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 268 640	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 268 710	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 268 780	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 268 850	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 268 920	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 268 990	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 269 060	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 269 130	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 269 200	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 269 270	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 269 340	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 269 410	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 269 480	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 269 550	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 269 620	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 269 690	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 269 760	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 269 830	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 269 900	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.159 269 970	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.161 234 266	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.197 919 305	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.200 570 571	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.200 570 841	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.202 127 606	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.202 127 676	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.202 127 776	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.202 127 846	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.202 127 926	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.202 127 996	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.202 128 076	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.202 185 232	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.202 185 552	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.202 185 622	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.202 185 742	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.202 185 812	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.202 186 302	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.202 186 412	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.202 186 422	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.202 186 492	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 187 152	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 187 222	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 187 882	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 187 952	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 188 612	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 188 682	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 189 342	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 189 412	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 190 073	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 190 143	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 190 803	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 190 873	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.202 191 533	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.202 191 603	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.202 192 253	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.202 192 323	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.202 192 973	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.202 193 043	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.202 193 693	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.202 193 763	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.202 194 423	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.202 194 493	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 195 143	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 195 213	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 195 873	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 195 943	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 196 603	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.202 196 673	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.203 759 570	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.203 759 640	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.203 760 300	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.203 760 370	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.203 761 020	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.203 761 090	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.203 761 740	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.203 761 770	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.203 761 810	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 761 880	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 761 910	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.203 761 950	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 762 020	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 762 090	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 762 160	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 762 230	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 762 300	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 762 370	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 762 440	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 762 510	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 762 580	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 762 650	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 762 720	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 762 790	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 762 860	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 762 930	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 763 000	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 763 070	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 763 140	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 763 210	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 763 280	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 763 350	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 763 420	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 763 490	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 763 560	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 763 630	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 763 700	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 763 770	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 763 840	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.203 763 910	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.219 819 566	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.256 504 605	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.259 155 870	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.259 156 140	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.260 713 186	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.260 713 266	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.260 713 366	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.260 713 436	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.260 713 506	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.260 713 576	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.260 713 646	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.260 771 072	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.260 771 402	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.260 771 472	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.260 771 632	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.260 771 702	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.260 772 192	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.260 772 302	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.260 772 312	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.260 772 382	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 773 042	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 773 112	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 773 762	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 773 832	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 774 492	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 774 562	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 775 222	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 775 292	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 775 952	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 776 022	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 776 672	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 776 742	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.260 777 402	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.260 777 472	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.260 778 133	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.260 778 203	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.260 778 863	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.260 778 933	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.260 779 593	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.260 779 663	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.260 780 323	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.260 780 393	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 781 043	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 781 113	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 781 773	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 781 843	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 782 503	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.260 782 573	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.262 339 129	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.262 339 199	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.262 339 859	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.262 339 929	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.262 340 579	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.262 340 649	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.262 341 329	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.262 341 469	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.262 347 650	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.262 347 740	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 347 870	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 347 940	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 348 030	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 348 100	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 348 170	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 348 240	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 348 310	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 348 380	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 348 450	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 348 520	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 348 590	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 348 660	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 348 730	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 348 800	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 348 870	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 348 940	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 349 010	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 349 080	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 349 150	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 349 220	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 349 290	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 349 360	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 349 430	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 349 500	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 349 570	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 349 640	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 349 710	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 349 780	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 349 850	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.262 349 920	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.267 234 078	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.370 965 563	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.377 845 092	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.377 845 362	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.379 407 018	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.379 407 098	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.379 407 228	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.379 407 298	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.379 407 388	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.379 407 458	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.379 407 528	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.379 465 074	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.379 465 424	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.379 465 494	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.379 465 614	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.379 465 684	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.379 466 174	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.379 466 284	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.379 466 294	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.379 466 364	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 467 014	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 467 084	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 467 734	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 467 804	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 468 464	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 468 534	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 469 184	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 469 254	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 469 904	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 469 974	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 470 624	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 470 694	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.379 471 344	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.379 471 414	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.379 472 064	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.379 472 134	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.379 472 794	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.379 472 864	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.379 473 514	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.379 473 584	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.379 474 245	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.379 474 315	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 474 965	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 475 035	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 475 695	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 475 765	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 476 415	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.379 476 485	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.381 033 040	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.381 033 110	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.381 033 770	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.381 033 841	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.381 034 501	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.381 034 571	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.381 035 221	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.381 035 251	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.381 035 291	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 035 361	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 035 391	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.381 035 431	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 035 501	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 035 571	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 035 641	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 035 711	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 035 781	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 035 851	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 035 921	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 035 991	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 036 061	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 036 131	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 036 201	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 036 271	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 036 341	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 036 411	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 036 481	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 036 551	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 036 621	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 036 691	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 036 761	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 036 831	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 036 901	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 036 971	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 037 041	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 037 111	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 037 181	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 037 251	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 037 321	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.381 037 391	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.382 551 302	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.412 961 194	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.415 140 092	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.415 140 362	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.416 697 098	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.416 697 168	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.416 697 258	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.416 697 328	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.416 697 398	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.416 697 468	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.416 697 538	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.416 754 723	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.416 755 053	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.416 755 123	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.416 755 253	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.416 755 323	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.416 755 813	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.416 755 923	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.416 755 933	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.416 756 003	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 756 664	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 756 734	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 757 384	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 757 454	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 758 114	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 758 184	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 758 844	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 758 914	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 759 574	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 759 644	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 760 294	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 760 364	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.416 761 024	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.416 761 094	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.416 761 744	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.416 761 814	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.416 762 464	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.416 762 534	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.416 763 184	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.416 763 254	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.416 763 914	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.416 763 984	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 764 634	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 764 704	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 765 364	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 765 434	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 766 094	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.416 766 164	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.418 322 680	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.418 322 750	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.418 323 400	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.418 323 470	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.418 324 120	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.418 324 190	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.418 324 840	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.418 324 870	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.418 324 910	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 324 980	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 325 010	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.418 325 050	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 325 120	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 325 190	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 325 260	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 325 330	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 325 400	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 325 470	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 325 540	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 325 610	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 325 680	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 325 750	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 325 820	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 325 890	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 325 960	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 326 030	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 326 100	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 326 170	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 326 240	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 326 310	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 326 381	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 326 451	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 326 521	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 326 591	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 326 661	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 326 731	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 326 801	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 326 871	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 326 941	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.418 327 011	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.430 409 809	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.460 820 051	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.462 998 949	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.462 999 219	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.464 556 054	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.464 556 134	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.464 556 254	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.464 556 324	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.464 556 404	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.464 556 474	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.464 556 554	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.464 613 830	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.464 614 170	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.464 614 240	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.464 614 360	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.464 614 430	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.464 614 920	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.464 615 030	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.464 615 040	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.464 615 110	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 615 760	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 615 830	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 616 480	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 616 550	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 617 211	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 617 281	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 617 941	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 618 011	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 618 671	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 618 741	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 619 391	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 619 461	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.464 620 121	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.464 620 191	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.464 620 851	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.464 620 921	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.464 621 571	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.464 621 641	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.464 622 291	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.464 622 361	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.464 623 021	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.464 623 091	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 623 741	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 623 811	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 624 471	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 624 541	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 625 191	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.464 625 261	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.466 181 837	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.466 181 907	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.466 182 557	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.466 182 627	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.466 183 277	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.466 183 347	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.466 183 997	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.466 184 027	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.466 184 067	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 184 137	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 184 167	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.466 184 207	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 184 277	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 184 347	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 184 417	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 184 487	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 184 557	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 184 627	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 184 697	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 184 767	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 184 837	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 184 907	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 184 977	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 185 047	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 185 117	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 185 187	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 185 257	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 185 327	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 185 397	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 185 467	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 185 537	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 185 607	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 185 677	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 185 747	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 185 817	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 185 887	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 185 957	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 186 027	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 186 097	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.466 186 167	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.508 834 173	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.538 660 016	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.538 981 678	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.538 982 629	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.540 539 424	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.540 539 494	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.540 539 584	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.540 539 654	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.540 539 724	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.540 539 794	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.540 539 864	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.540 597 200	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.540 597 540	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.540 597 610	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.540 597 720	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.540 597 790	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.540 598 280	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.540 598 390	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.540 598 400	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.540 598 470	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 599 130	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 599 200	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 599 860	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 599 930	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 600 590	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 600 660	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 601 320	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 601 390	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 602 041	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 602 111	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 602 761	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 602 831	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.540 603 481	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.540 603 551	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.540 604 211	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.540 604 281	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.540 604 931	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.540 605 001	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.540 605 651	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.540 605 721	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.540 606 381	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.540 606 451	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 607 101	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 607 171	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 607 821	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 607 891	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 608 541	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.540 608 611	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.542 165 097	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.542 165 167	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.542 165 817	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.542 165 887	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.542 166 537	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.542 166 607	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.542 167 257	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.542 167 287	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.542 167 327	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 167 397	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 167 427	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.542 167 467	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 167 537	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 167 607	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 167 677	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 167 747	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 167 817	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 167 887	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 167 957	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 168 027	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 168 097	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 168 167	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 168 237	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 168 307	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 168 377	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 168 447	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 168 517	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 168 587	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 168 657	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 168 727	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 168 797	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 168 867	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 168 937	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 169 007	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 169 077	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 169 147	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 169 217	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 169 287	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 169 357	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.542 169 427	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.545 490 079	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.556 126 743	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.557 993 210	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.557 993 480	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.559 554 436	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.559 554 516	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.559 554 636	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.559 554 706	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.559 554 786	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.559 554 856	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.559 554 926	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.559 612 382	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.559 612 702	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.559 612 772	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.559 612 882	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.559 612 952	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.559 613 442	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.559 613 552	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.559 613 562	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.559 613 632	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 614 292	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 614 362	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 615 022	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 615 092	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 615 752	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 615 822	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 616 482	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 616 552	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 617 202	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 617 272	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 617 922	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 617 992	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.559 618 653	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.559 618 723	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.559 619 373	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.559 619 443	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.559 620 093	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.559 620 163	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.559 620 813	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.559 620 883	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.559 621 543	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.559 621 613	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 622 263	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 622 333	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 622 983	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 623 053	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 623 703	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.559 623 773	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.561 180 349	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.561 180 419	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.561 181 069	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.561 181 139	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.561 181 799	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.561 181 869	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.561 182 519	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.561 182 549	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.561 182 589	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 182 659	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 182 689	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.561 182 729	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 182 799	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 182 869	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 182 939	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 009	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 079	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 149	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 219	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 289	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 359	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 429	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 499	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 569	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 639	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 709	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 779	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 849	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 919	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 183 989	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 184 059	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 184 129	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 184 199	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 184 269	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 184 339	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 184 409	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 184 479	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 184 549	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 184 619	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.561 184 689	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.589 166 468	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.599 803 132	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.601 669 598	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.601 669 869	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.603 231 105	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.603 231 175	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.603 231 295	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.603 231 365	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.603 231 435	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.603 231 505	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.603 231 575	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.603 288 800	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.603 289 150	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.603 289 220	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.603 289 351	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.603 289 421	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.603 289 911	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.603 290 021	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.603 290 031	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.603 290 101	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 290 761	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 290 831	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 291 481	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 291 551	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 292 211	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 292 281	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 292 941	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 293 011	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 293 661	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 293 731	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 294 381	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 294 451	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.603 295 111	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.603 295 181	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.603 295 841	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.603 295 911	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.603 296 571	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.603 296 641	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.603 297 291	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.603 297 361	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.603 298 021	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.603 298 091	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 298 741	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 298 811	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 299 462	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 299 532	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 300 182	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.603 300 252	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.604 856 817	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.604 856 887	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.604 857 537	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.604 857 607	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.604 858 257	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.604 858 327	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.604 858 977	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.604 859 007	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.604 859 048	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 859 118	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 859 148	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.604 859 188	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 859 258	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 859 328	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 859 398	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 859 468	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 859 538	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 859 608	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 859 678	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 859 748	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 859 818	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 859 888	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 859 958	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 860 028	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 860 098	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 860 168	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 860 238	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 860 308	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 860 378	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 860 448	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 860 518	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 860 588	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 860 658	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 860 728	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 860 798	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 860 868	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 860 938	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 861 008	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 861 078	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.604 861 148	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.611 961 108	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.636 992 321	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.641 145 417	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.641 145 687	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.642 706 743	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.642 706 813	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.642 706 923	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.642 706 993	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.642 707 073	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.642 707 143	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.642 707 213	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.642 764 539	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.642 764 849	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.642 764 919	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.642 765 039	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.642 765 109	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.642 765 599	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.642 765 709	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.642 765 719	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.642 765 789	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 766 439	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 766 509	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 767 169	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 767 239	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 767 899	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 767 969	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 768 629	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 768 699	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 769 359	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 769 429	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 770 089	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 770 159	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.642 770 819	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.642 770 889	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.642 771 540	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.642 771 610	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.642 772 260	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.642 772 330	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.642 772 980	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.642 773 050	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.642 773 710	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.642 773 780	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 774 430	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 774 500	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 775 160	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 775 230	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 775 890	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.642 775 960	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.644 332 506	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.644 332 576	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.644 333 236	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.644 333 306	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.644 333 966	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.644 334 036	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.644 334 686	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.644 334 716	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.644 334 756	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 334 826	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 334 856	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.644 334 896	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 334 966	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 335 036	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 335 106	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 335 176	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 335 246	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 335 316	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 335 386	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 335 456	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 335 526	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 335 596	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 335 666	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 335 736	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 335 806	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 335 876	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 335 946	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 336 016	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 336 086	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 336 156	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 336 226	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 336 296	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 336 366	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 336 436	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 336 506	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 336 576	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 336 646	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 336 716	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 336 786	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.644 336 856	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.649 025 975	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.662 322 845	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.664 682 161	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.664 682 431	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.666 239 457	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.666 239 527	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.666 239 637	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.666 239 707	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.666 239 777	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.666 239 847	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.666 239 917	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.666 297 183	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.666 297 533	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.666 297 603	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.666 297 723	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.666 297 793	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.666 298 283	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.666 298 393	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.666 298 403	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.666 298 473	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 299 123	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 299 193	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 299 843	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 299 913	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 300 573	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 300 643	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 301 293	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 301 363	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 302 013	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 302 083	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 302 733	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 302 803	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.666 303 463	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.666 303 533	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.666 304 193	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.666 304 263	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.666 304 913	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.666 304 983	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.666 305 633	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.666 305 703	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.666 306 363	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.666 306 433	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 307 084	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 307 154	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 307 804	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 307 874	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 308 524	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.666 308 594	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.667 871 630	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.667 871 700	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.667 872 350	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.667 872 420	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.667 873 070	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.667 873 140	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.667 873 800	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.667 873 830	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.667 873 870	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 873 940	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 873 970	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.667 874 010	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 874 080	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 874 150	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 874 220	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 874 290	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 874 360	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 874 430	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 874 500	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 874 570	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 874 640	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 874 710	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 874 780	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 874 850	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 874 920	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 874 990	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 875 060	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 875 130	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 875 200	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 875 270	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 875 340	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 875 410	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 875 480	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 875 550	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 875 620	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 875 690	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 875 760	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 875 830	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 875 900	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.667 875 970	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.708 014 035	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.721 311 335	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.723 670 651	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.723 670 921	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.725 227 677	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.725 227 747	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.725 227 867	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.725 227 937	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.725 228 007	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.725 228 077	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.725 228 157	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.725 285 603	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.725 285 933	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.725 286 003	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.725 286 133	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.725 286 203	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.725 286 693	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.725 286 803	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.725 286 813	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.725 286 883	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 287 533	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 287 603	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 288 263	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 288 333	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 288 993	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 289 063	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 289 713	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 289 783	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 290 443	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 290 513	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 291 163	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 291 233	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.725 291 893	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.725 291 963	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.725 292 613	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.725 292 683	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.725 293 333	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.725 293 403	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.725 294 053	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.725 294 123	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.725 294 783	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.725 294 853	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 295 504	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 295 574	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 296 224	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 296 294	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 296 944	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.725 297 014	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.726 859 820	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.726 859 890	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.726 860 540	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.726 860 610	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.726 861 260	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.726 861 330	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.726 861 990	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.726 862 020	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.726 862 060	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 862 130	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 862 160	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.726 862 200	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 862 270	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 862 340	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 862 410	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 862 480	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 862 550	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 862 620	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 862 690	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 862 760	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 862 830	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 862 900	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 862 970	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 863 040	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 863 110	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 863 180	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 863 250	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 863 320	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 863 390	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 863 460	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 863 530	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 863 600	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 863 670	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 863 740	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 863 810	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 863 880	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 863 950	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 864 020	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 864 090	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.726 864 160	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.768 943 219	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.823 321 768	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.832 765 433	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.832 765 673	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.834 322 428	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.834 322 508	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.834 322 608	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.834 322 678	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.834 322 748	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.834 322 818	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.834 322 888	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.834 381 934	SW_START	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.834 382 294	SW_STOP	name=_p0_fpga_top_1_noasync-cmdSend[0], file=dbg_file, line=9, column=42
02:00:03.834 382 364	SW_START	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.834 382 504	SW_STOP	name=_p0_fpga_top_1_noasync-cmdWait[0], file=dbg_file, line=9, column=42
02:00:03.834 382 574	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.834 383 064	XFER_START	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.834 383 175	XFER_STOP	name=fpga_top_1_if:S_AXIS_BRAM_0[0], file=dbg_file, line=9, column=42
02:00:03.834 383 185	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-send[0], file=dbg_file, line=9, column=42
02:00:03.834 383 255	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 383 905	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 383 975	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 384 625	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 384 695	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 385 355	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 385 425	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 386 085	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 386 155	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 386 815	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 386 885	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 387 535	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 387 605	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.834 388 255	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-send[0], file=dbg_file, line=9, column=42
02:00:03.834 388 325	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.834 388 975	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-send[0], file=dbg_file, line=9, column=42
02:00:03.834 389 045	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.834 389 695	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.834 389 765	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.834 390 415	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-send[0], file=dbg_file, line=9, column=42
02:00:03.834 390 485	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.834 391 145	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-send[0], file=dbg_file, line=9, column=42
02:00:03.834 391 215	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 391 865	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 391 935	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 392 595	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 392 665	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 393 316	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.834 393 386	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.835 949 901	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.835 949 971	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.835 950 621	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.835 950 691	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.835 951 351	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-send[0], file=dbg_file, line=9, column=42
02:00:03.835 951 421	SW_START	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.835 952 081	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-send[0], file=dbg_file, line=9, column=42
02:00:03.835 952 111	ACC_START	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.835 952 151	SW_START	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 952 221	SW_STOP	name=_p0_fpga_top_1_noasync:layer_name_PORTA-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 952 251	RECV_START	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.835 952 291	SW_START	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 952 361	SW_STOP	name=_p0_fpga_top_1_noasync:layer_width_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 952 431	SW_START	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 952 501	SW_STOP	name=_p0_fpga_top_1_noasync:layer_height_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 952 571	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 952 641	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_in_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 952 711	SW_START	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 952 781	SW_STOP	name=_p0_fpga_top_1_noasync:layer_channels_out_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 952 852	SW_START	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 952 922	SW_STOP	name=_p0_fpga_top_1_noasync:layer_kernel_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 952 992	SW_START	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 953 062	SW_STOP	name=_p0_fpga_top_1_noasync:layer_stride_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 953 132	SW_START	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 953 202	SW_STOP	name=_p0_fpga_top_1_noasync:layer_pad-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 953 272	SW_START	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 953 342	SW_STOP	name=_p0_fpga_top_1_noasync:layer_relu-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 953 412	SW_START	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 953 482	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_first_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 953 552	SW_START	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 953 622	SW_STOP	name=_p0_fpga_top_1_noasync:layer_is_second_split_layer-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 953 692	SW_START	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 953 762	SW_STOP	name=_p0_fpga_top_1_noasync:layer_global_pool-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 953 832	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 953 902	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_input_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 953 972	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 954 042	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_output_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 954 112	SW_START	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 954 182	SW_STOP	name=_p0_fpga_top_1_noasync:layer_mem_addr_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.835 954 252	SW_START	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.878 033 960	XFER_START	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.932 411 609	RECV_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[0], file=dbg_file, line=9, column=42
02:00:03.941 855 254	XFER_STOP	name=fpga_top_1:m_axi_SHARED_DRAM[1], file=dbg_file, line=9, column=42
02:00:03.941 855 494	ACC_STOP	name=fpga_top_1[0], file=dbg_file, line=9, column=42
02:00:03.943 418 640	SW_STOP	name=_p0_fpga_top_1_noasync:SHARED_DRAM_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.943 418 730	SW_START	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.943 418 850	SW_STOP	name=_p0_fpga_top_1_noasync:weights_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.943 418 920	SW_START	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.943 419 000	SW_STOP	name=_p0_fpga_top_1_noasync:num_weights_V-wait[0], file=dbg_file, line=9, column=42
02:00:03.943 419 070	SW_START	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
02:00:03.943 419 140	SW_STOP	name=_p0_fpga_top_1_noasync:input_offset-wait[0], file=dbg_file, line=9, column=42
