
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fallocate_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401290 <.init>:
  401290:	stp	x29, x30, [sp, #-16]!
  401294:	mov	x29, sp
  401298:	bl	402168 <ferror@plt+0xb38>
  40129c:	ldp	x29, x30, [sp], #16
  4012a0:	ret

Disassembly of section .plt:

00000000004012b0 <memcpy@plt-0x20>:
  4012b0:	stp	x16, x30, [sp, #-16]!
  4012b4:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4012b8:	ldr	x17, [x16, #4088]
  4012bc:	add	x16, x16, #0xff8
  4012c0:	br	x17
  4012c4:	nop
  4012c8:	nop
  4012cc:	nop

00000000004012d0 <memcpy@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4012d4:	ldr	x17, [x16]
  4012d8:	add	x16, x16, #0x0
  4012dc:	br	x17

00000000004012e0 <_exit@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4012e4:	ldr	x17, [x16, #8]
  4012e8:	add	x16, x16, #0x8
  4012ec:	br	x17

00000000004012f0 <strtoul@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4012f4:	ldr	x17, [x16, #16]
  4012f8:	add	x16, x16, #0x10
  4012fc:	br	x17

0000000000401300 <strlen@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401304:	ldr	x17, [x16, #24]
  401308:	add	x16, x16, #0x18
  40130c:	br	x17

0000000000401310 <fputs@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401314:	ldr	x17, [x16, #32]
  401318:	add	x16, x16, #0x20
  40131c:	br	x17

0000000000401320 <exit@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401324:	ldr	x17, [x16, #40]
  401328:	add	x16, x16, #0x28
  40132c:	br	x17

0000000000401330 <dup@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401334:	ldr	x17, [x16, #48]
  401338:	add	x16, x16, #0x30
  40133c:	br	x17

0000000000401340 <posix_fallocate@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401344:	ldr	x17, [x16, #56]
  401348:	add	x16, x16, #0x38
  40134c:	br	x17

0000000000401350 <strtod@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401354:	ldr	x17, [x16, #64]
  401358:	add	x16, x16, #0x40
  40135c:	br	x17

0000000000401360 <__cxa_atexit@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401364:	ldr	x17, [x16, #72]
  401368:	add	x16, x16, #0x48
  40136c:	br	x17

0000000000401370 <fputc@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401374:	ldr	x17, [x16, #80]
  401378:	add	x16, x16, #0x50
  40137c:	br	x17

0000000000401380 <lseek@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401384:	ldr	x17, [x16, #88]
  401388:	add	x16, x16, #0x58
  40138c:	br	x17

0000000000401390 <snprintf@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401394:	ldr	x17, [x16, #96]
  401398:	add	x16, x16, #0x60
  40139c:	br	x17

00000000004013a0 <localeconv@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013a4:	ldr	x17, [x16, #104]
  4013a8:	add	x16, x16, #0x68
  4013ac:	br	x17

00000000004013b0 <fileno@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013b4:	ldr	x17, [x16, #112]
  4013b8:	add	x16, x16, #0x70
  4013bc:	br	x17

00000000004013c0 <fsync@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013c4:	ldr	x17, [x16, #120]
  4013c8:	add	x16, x16, #0x78
  4013cc:	br	x17

00000000004013d0 <malloc@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013d4:	ldr	x17, [x16, #128]
  4013d8:	add	x16, x16, #0x80
  4013dc:	br	x17

00000000004013e0 <open@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013e4:	ldr	x17, [x16, #136]
  4013e8:	add	x16, x16, #0x88
  4013ec:	br	x17

00000000004013f0 <__strtol_internal@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013f4:	ldr	x17, [x16, #144]
  4013f8:	add	x16, x16, #0x90
  4013fc:	br	x17

0000000000401400 <strncmp@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401404:	ldr	x17, [x16, #152]
  401408:	add	x16, x16, #0x98
  40140c:	br	x17

0000000000401410 <bindtextdomain@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401414:	ldr	x17, [x16, #160]
  401418:	add	x16, x16, #0xa0
  40141c:	br	x17

0000000000401420 <__libc_start_main@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401424:	ldr	x17, [x16, #168]
  401428:	add	x16, x16, #0xa8
  40142c:	br	x17

0000000000401430 <fgetc@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401434:	ldr	x17, [x16, #176]
  401438:	add	x16, x16, #0xb0
  40143c:	br	x17

0000000000401440 <__strtoul_internal@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401444:	ldr	x17, [x16, #184]
  401448:	add	x16, x16, #0xb8
  40144c:	br	x17

0000000000401450 <getpagesize@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401454:	ldr	x17, [x16, #192]
  401458:	add	x16, x16, #0xc0
  40145c:	br	x17

0000000000401460 <strdup@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401464:	ldr	x17, [x16, #200]
  401468:	add	x16, x16, #0xc8
  40146c:	br	x17

0000000000401470 <close@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401474:	ldr	x17, [x16, #208]
  401478:	add	x16, x16, #0xd0
  40147c:	br	x17

0000000000401480 <__gmon_start__@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401484:	ldr	x17, [x16, #216]
  401488:	add	x16, x16, #0xd8
  40148c:	br	x17

0000000000401490 <abort@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401494:	ldr	x17, [x16, #224]
  401498:	add	x16, x16, #0xe0
  40149c:	br	x17

00000000004014a0 <posix_fadvise@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014a4:	ldr	x17, [x16, #232]
  4014a8:	add	x16, x16, #0xe8
  4014ac:	br	x17

00000000004014b0 <textdomain@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014b4:	ldr	x17, [x16, #240]
  4014b8:	add	x16, x16, #0xf0
  4014bc:	br	x17

00000000004014c0 <getopt_long@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014c4:	ldr	x17, [x16, #248]
  4014c8:	add	x16, x16, #0xf8
  4014cc:	br	x17

00000000004014d0 <strcmp@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014d4:	ldr	x17, [x16, #256]
  4014d8:	add	x16, x16, #0x100
  4014dc:	br	x17

00000000004014e0 <warn@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014e4:	ldr	x17, [x16, #264]
  4014e8:	add	x16, x16, #0x108
  4014ec:	br	x17

00000000004014f0 <__ctype_b_loc@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014f4:	ldr	x17, [x16, #272]
  4014f8:	add	x16, x16, #0x110
  4014fc:	br	x17

0000000000401500 <strtol@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401504:	ldr	x17, [x16, #280]
  401508:	add	x16, x16, #0x118
  40150c:	br	x17

0000000000401510 <free@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401514:	ldr	x17, [x16, #288]
  401518:	add	x16, x16, #0x120
  40151c:	br	x17

0000000000401520 <vasprintf@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401524:	ldr	x17, [x16, #296]
  401528:	add	x16, x16, #0x128
  40152c:	br	x17

0000000000401530 <strndup@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401534:	ldr	x17, [x16, #304]
  401538:	add	x16, x16, #0x130
  40153c:	br	x17

0000000000401540 <strspn@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401544:	ldr	x17, [x16, #312]
  401548:	add	x16, x16, #0x138
  40154c:	br	x17

0000000000401550 <strchr@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401554:	ldr	x17, [x16, #320]
  401558:	add	x16, x16, #0x140
  40155c:	br	x17

0000000000401560 <pread@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401564:	ldr	x17, [x16, #328]
  401568:	add	x16, x16, #0x148
  40156c:	br	x17

0000000000401570 <fflush@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401574:	ldr	x17, [x16, #336]
  401578:	add	x16, x16, #0x150
  40157c:	br	x17

0000000000401580 <warnx@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401584:	ldr	x17, [x16, #344]
  401588:	add	x16, x16, #0x158
  40158c:	br	x17

0000000000401590 <__fxstat@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401594:	ldr	x17, [x16, #352]
  401598:	add	x16, x16, #0x160
  40159c:	br	x17

00000000004015a0 <dcgettext@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015a4:	ldr	x17, [x16, #360]
  4015a8:	add	x16, x16, #0x168
  4015ac:	br	x17

00000000004015b0 <errx@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015b4:	ldr	x17, [x16, #368]
  4015b8:	add	x16, x16, #0x170
  4015bc:	br	x17

00000000004015c0 <fallocate@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015c4:	ldr	x17, [x16, #376]
  4015c8:	add	x16, x16, #0x178
  4015cc:	br	x17

00000000004015d0 <strcspn@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015d4:	ldr	x17, [x16, #384]
  4015d8:	add	x16, x16, #0x180
  4015dc:	br	x17

00000000004015e0 <printf@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015e4:	ldr	x17, [x16, #392]
  4015e8:	add	x16, x16, #0x188
  4015ec:	br	x17

00000000004015f0 <__errno_location@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015f4:	ldr	x17, [x16, #400]
  4015f8:	add	x16, x16, #0x190
  4015fc:	br	x17

0000000000401600 <fprintf@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401604:	ldr	x17, [x16, #408]
  401608:	add	x16, x16, #0x198
  40160c:	br	x17

0000000000401610 <err@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401614:	ldr	x17, [x16, #416]
  401618:	add	x16, x16, #0x1a0
  40161c:	br	x17

0000000000401620 <setlocale@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401624:	ldr	x17, [x16, #424]
  401628:	add	x16, x16, #0x1a8
  40162c:	br	x17

0000000000401630 <ferror@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401634:	ldr	x17, [x16, #432]
  401638:	add	x16, x16, #0x1b0
  40163c:	br	x17

Disassembly of section .text:

0000000000401640 <.text>:
  401640:	stp	x29, x30, [sp, #-272]!
  401644:	mov	x29, sp
  401648:	stp	x19, x20, [sp, #16]
  40164c:	mov	w19, w0
  401650:	mov	x20, x1
  401654:	mov	w0, #0x6                   	// #6
  401658:	adrp	x1, 403000 <ferror@plt+0x19d0>
  40165c:	add	x1, x1, #0xfa8
  401660:	stp	x21, x22, [sp, #32]
  401664:	adrp	x21, 403000 <ferror@plt+0x19d0>
  401668:	stp	x23, x24, [sp, #48]
  40166c:	add	x21, x21, #0xf60
  401670:	mov	w24, #0x0                   	// #0
  401674:	stp	x25, x26, [sp, #64]
  401678:	mov	w22, #0x0                   	// #0
  40167c:	mov	w23, #0x0                   	// #0
  401680:	stp	x27, x28, [sp, #80]
  401684:	adrp	x26, 416000 <ferror@plt+0x149d0>
  401688:	mov	x27, #0x0                   	// #0
  40168c:	stp	xzr, xzr, [sp, #128]
  401690:	bl	401620 <setlocale@plt>
  401694:	adrp	x1, 403000 <ferror@plt+0x19d0>
  401698:	add	x1, x1, #0xf48
  40169c:	mov	x0, x21
  4016a0:	bl	401410 <bindtextdomain@plt>
  4016a4:	mov	x0, x21
  4016a8:	adrp	x21, 404000 <ferror@plt+0x29d0>
  4016ac:	bl	4014b0 <textdomain@plt>
  4016b0:	add	x21, x21, #0x368
  4016b4:	mov	x1, #0xfffffffffffffffe    	// #-2
  4016b8:	adrp	x0, 402000 <ferror@plt+0x9d0>
  4016bc:	add	x0, x0, #0x2a0
  4016c0:	str	x1, [sp, #112]
  4016c4:	bl	403eb0 <ferror@plt+0x2880>
  4016c8:	adrp	x3, 404000 <ferror@plt+0x29d0>
  4016cc:	add	x25, x3, #0x550
  4016d0:	mov	x3, x25
  4016d4:	mov	x2, x21
  4016d8:	mov	x1, x20
  4016dc:	mov	w0, w19
  4016e0:	mov	x4, #0x0                   	// #0
  4016e4:	bl	4014c0 <getopt_long@plt>
  4016e8:	cmn	w0, #0x1
  4016ec:	b.eq	401788 <ferror@plt+0x158>  // b.none
  4016f0:	cmp	w0, #0x62
  4016f4:	b.le	401744 <ferror@plt+0x114>
  4016f8:	add	x2, sp, #0x80
  4016fc:	add	x28, x25, #0x1a0
  401700:	mov	w1, #0x63                  	// #99
  401704:	nop
  401708:	cmp	w0, w1
  40170c:	mov	x4, x28
  401710:	b.lt	401730 <ferror@plt+0x100>  // b.tstop
  401714:	cmp	w0, w1
  401718:	b.eq	401844 <ferror@plt+0x214>  // b.none
  40171c:	ldr	w1, [x4, #4]!
  401720:	cmp	w1, #0x0
  401724:	ccmp	w0, w1, #0x1, ne  // ne = any
  401728:	b.ge	401714 <ferror@plt+0xe4>  // b.tcont
  40172c:	nop
  401730:	ldr	w1, [x28, #64]!
  401734:	add	x2, x2, #0x4
  401738:	cmp	w1, #0x0
  40173c:	ccmp	w0, w1, #0x1, ne  // ne = any
  401740:	b.ge	401708 <ferror@plt+0xd8>  // b.tcont
  401744:	cmp	w0, #0x6e
  401748:	b.eq	401c28 <ferror@plt+0x5f8>  // b.none
  40174c:	b.gt	40196c <ferror@plt+0x33c>
  401750:	cmp	w0, #0x64
  401754:	b.eq	401c10 <ferror@plt+0x5e0>  // b.none
  401758:	b.le	401934 <ferror@plt+0x304>
  40175c:	cmp	w0, #0x69
  401760:	b.ne	40190c <ferror@plt+0x2dc>  // b.any
  401764:	mov	x3, x25
  401768:	mov	x2, x21
  40176c:	mov	x1, x20
  401770:	mov	w0, w19
  401774:	mov	x4, #0x0                   	// #0
  401778:	orr	w23, w23, #0x20
  40177c:	bl	4014c0 <getopt_long@plt>
  401780:	cmn	w0, #0x1
  401784:	b.ne	4016f0 <ferror@plt+0xc0>  // b.any
  401788:	adrp	x2, 416000 <ferror@plt+0x149d0>
  40178c:	ldr	w1, [x2, #480]
  401790:	cmp	w1, w19
  401794:	b.eq	402024 <ferror@plt+0x9f4>  // b.none
  401798:	ldr	x0, [x20, w1, sxtw #3]
  40179c:	add	w1, w1, #0x1
  4017a0:	cmp	w1, w19
  4017a4:	str	w1, [x2, #480]
  4017a8:	adrp	x1, 416000 <ferror@plt+0x149d0>
  4017ac:	add	x1, x1, #0x200
  4017b0:	str	x0, [x1, #8]
  4017b4:	b.ne	402044 <ferror@plt+0xa14>  // b.any
  4017b8:	ldr	x1, [sp, #112]
  4017bc:	cmn	x1, #0x2
  4017c0:	cbnz	w22, 401c30 <ferror@plt+0x600>
  4017c4:	b.eq	4020f8 <ferror@plt+0xac8>  // b.none
  4017c8:	ldr	x1, [sp, #112]
  4017cc:	cmp	x1, #0x0
  4017d0:	b.le	4020d8 <ferror@plt+0xaa8>
  4017d4:	tbnz	x27, #63, 4020b8 <ferror@plt+0xa88>
  4017d8:	cbnz	w23, 401f9c <ferror@plt+0x96c>
  4017dc:	mov	w2, #0x1b6                 	// #438
  4017e0:	mov	w1, #0x42                  	// #66
  4017e4:	bl	4013e0 <open@plt>
  4017e8:	mov	w22, w0
  4017ec:	tbnz	w0, #31, 401fb0 <ferror@plt+0x980>
  4017f0:	cbz	w24, 401f50 <ferror@plt+0x920>
  4017f4:	ldr	x2, [sp, #112]
  4017f8:	mov	x1, x27
  4017fc:	mov	w0, w22
  401800:	bl	401340 <posix_fallocate@plt>
  401804:	tbnz	w0, #31, 402064 <ferror@plt+0xa34>
  401808:	mov	w0, w22
  40180c:	bl	4013c0 <fsync@plt>
  401810:	mov	w19, w0
  401814:	mov	w0, w22
  401818:	bl	401470 <close@plt>
  40181c:	orr	w19, w19, w0
  401820:	cbnz	w19, 40200c <ferror@plt+0x9dc>
  401824:	mov	w0, #0x0                   	// #0
  401828:	ldp	x19, x20, [sp, #16]
  40182c:	ldp	x21, x22, [sp, #32]
  401830:	ldp	x23, x24, [sp, #48]
  401834:	ldp	x25, x26, [sp, #64]
  401838:	ldp	x27, x28, [sp, #80]
  40183c:	ldp	x29, x30, [sp], #272
  401840:	ret
  401844:	ldr	w1, [x2]
  401848:	cbnz	w1, 401868 <ferror@plt+0x238>
  40184c:	ldr	w1, [x28, #64]!
  401850:	add	x2, x2, #0x4
  401854:	stur	w0, [x2, #-4]
  401858:	cmp	w1, #0x0
  40185c:	ccmp	w0, w1, #0x1, ne  // ne = any
  401860:	b.ge	401708 <ferror@plt+0xd8>  // b.tcont
  401864:	b	401744 <ferror@plt+0x114>
  401868:	cmp	w0, w1
  40186c:	b.eq	401730 <ferror@plt+0x100>  // b.none
  401870:	adrp	x20, 416000 <ferror@plt+0x149d0>
  401874:	mov	w2, #0x5                   	// #5
  401878:	adrp	x1, 403000 <ferror@plt+0x19d0>
  40187c:	mov	x0, #0x0                   	// #0
  401880:	ldr	x19, [x20, #464]
  401884:	add	x1, x1, #0xf70
  401888:	bl	4015a0 <dcgettext@plt>
  40188c:	adrp	x21, 404000 <ferror@plt+0x29d0>
  401890:	adrp	x2, 416000 <ferror@plt+0x149d0>
  401894:	mov	x1, x0
  401898:	add	x21, x21, #0x4c8
  40189c:	mov	x0, x19
  4018a0:	ldr	x2, [x2, #496]
  4018a4:	adrp	x19, 403000 <ferror@plt+0x19d0>
  4018a8:	add	x19, x19, #0xf40
  4018ac:	mov	x23, #0x0                   	// #0
  4018b0:	adrp	x22, 403000 <ferror@plt+0x19d0>
  4018b4:	bl	401600 <fprintf@plt>
  4018b8:	ldr	w4, [x28, x23]
  4018bc:	cbz	w4, 4018f8 <ferror@plt+0x2c8>
  4018c0:	mov	x2, x19
  4018c4:	mov	x0, x25
  4018c8:	b	4018d4 <ferror@plt+0x2a4>
  4018cc:	ldr	x2, [x0, #32]!
  4018d0:	cbz	x2, 401f74 <ferror@plt+0x944>
  4018d4:	ldr	w1, [x0, #24]
  4018d8:	cmp	w4, w1
  4018dc:	b.ne	4018cc <ferror@plt+0x29c>  // b.any
  4018e0:	ldr	x0, [x20, #464]
  4018e4:	mov	x1, x21
  4018e8:	bl	401600 <fprintf@plt>
  4018ec:	add	x23, x23, #0x4
  4018f0:	cmp	x23, #0x3c
  4018f4:	b.ne	4018b8 <ferror@plt+0x288>  // b.any
  4018f8:	ldr	x1, [x20, #464]
  4018fc:	mov	w0, #0xa                   	// #10
  401900:	bl	401370 <fputc@plt>
  401904:	mov	w0, #0x1                   	// #1
  401908:	bl	401320 <exit@plt>
  40190c:	cmp	w0, #0x6c
  401910:	b.ne	401988 <ferror@plt+0x358>  // b.any
  401914:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401918:	add	x1, sp, #0x90
  40191c:	ldr	x0, [x0, #472]
  401920:	bl	4029f0 <ferror@plt+0x13c0>
  401924:	cbnz	w0, 401fc0 <ferror@plt+0x990>
  401928:	ldr	x0, [sp, #144]
  40192c:	str	x0, [sp, #112]
  401930:	b	4016d0 <ferror@plt+0xa0>
  401934:	cmp	w0, #0x56
  401938:	b.ne	401bbc <ferror@plt+0x58c>  // b.any
  40193c:	mov	w2, #0x5                   	// #5
  401940:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401944:	mov	x0, #0x0                   	// #0
  401948:	add	x1, x1, #0x318
  40194c:	bl	4015a0 <dcgettext@plt>
  401950:	adrp	x1, 416000 <ferror@plt+0x149d0>
  401954:	adrp	x2, 404000 <ferror@plt+0x29d0>
  401958:	add	x2, x2, #0x328
  40195c:	ldr	x1, [x1, #496]
  401960:	bl	4015e0 <printf@plt>
  401964:	mov	w0, #0x0                   	// #0
  401968:	bl	401320 <exit@plt>
  40196c:	cmp	w0, #0x76
  401970:	b.eq	401c18 <ferror@plt+0x5e8>  // b.none
  401974:	b.le	401bdc <ferror@plt+0x5ac>
  401978:	cmp	w0, #0x78
  40197c:	b.ne	401bcc <ferror@plt+0x59c>  // b.any
  401980:	mov	w24, #0x1                   	// #1
  401984:	b	4016d0 <ferror@plt+0xa0>
  401988:	cmp	w0, #0x68
  40198c:	b.ne	401fd4 <ferror@plt+0x9a4>  // b.any
  401990:	adrp	x3, 416000 <ferror@plt+0x149d0>
  401994:	mov	w2, #0x5                   	// #5
  401998:	adrp	x1, 403000 <ferror@plt+0x19d0>
  40199c:	mov	x0, #0x0                   	// #0
  4019a0:	ldr	x19, [x3, #488]
  4019a4:	add	x1, x1, #0xfa0
  4019a8:	bl	4015a0 <dcgettext@plt>
  4019ac:	mov	x1, x19
  4019b0:	bl	401310 <fputs@plt>
  4019b4:	mov	w2, #0x5                   	// #5
  4019b8:	adrp	x1, 403000 <ferror@plt+0x19d0>
  4019bc:	mov	x0, #0x0                   	// #0
  4019c0:	add	x1, x1, #0xfb0
  4019c4:	bl	4015a0 <dcgettext@plt>
  4019c8:	mov	x1, x0
  4019cc:	adrp	x2, 416000 <ferror@plt+0x149d0>
  4019d0:	mov	x0, x19
  4019d4:	ldr	x2, [x2, #496]
  4019d8:	bl	401600 <fprintf@plt>
  4019dc:	mov	x1, x19
  4019e0:	mov	w0, #0xa                   	// #10
  4019e4:	bl	401370 <fputc@plt>
  4019e8:	mov	w2, #0x5                   	// #5
  4019ec:	adrp	x1, 403000 <ferror@plt+0x19d0>
  4019f0:	mov	x0, #0x0                   	// #0
  4019f4:	add	x1, x1, #0xfd0
  4019f8:	bl	4015a0 <dcgettext@plt>
  4019fc:	mov	x1, x19
  401a00:	bl	401310 <fputs@plt>
  401a04:	mov	w2, #0x5                   	// #5
  401a08:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a0c:	mov	x0, #0x0                   	// #0
  401a10:	add	x1, x1, #0x8
  401a14:	bl	4015a0 <dcgettext@plt>
  401a18:	mov	x1, x19
  401a1c:	bl	401310 <fputs@plt>
  401a20:	mov	w2, #0x5                   	// #5
  401a24:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a28:	mov	x0, #0x0                   	// #0
  401a2c:	add	x1, x1, #0x18
  401a30:	bl	4015a0 <dcgettext@plt>
  401a34:	mov	x1, x19
  401a38:	bl	401310 <fputs@plt>
  401a3c:	mov	w2, #0x5                   	// #5
  401a40:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a44:	mov	x0, #0x0                   	// #0
  401a48:	add	x1, x1, #0x50
  401a4c:	bl	4015a0 <dcgettext@plt>
  401a50:	mov	x1, x19
  401a54:	bl	401310 <fputs@plt>
  401a58:	mov	w2, #0x5                   	// #5
  401a5c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a60:	mov	x0, #0x0                   	// #0
  401a64:	add	x1, x1, #0x90
  401a68:	bl	4015a0 <dcgettext@plt>
  401a6c:	mov	x1, x19
  401a70:	bl	401310 <fputs@plt>
  401a74:	mov	w2, #0x5                   	// #5
  401a78:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a7c:	mov	x0, #0x0                   	// #0
  401a80:	add	x1, x1, #0xd8
  401a84:	bl	4015a0 <dcgettext@plt>
  401a88:	mov	x1, x19
  401a8c:	bl	401310 <fputs@plt>
  401a90:	mov	w2, #0x5                   	// #5
  401a94:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a98:	mov	x0, #0x0                   	// #0
  401a9c:	add	x1, x1, #0x118
  401aa0:	bl	4015a0 <dcgettext@plt>
  401aa4:	mov	x1, x19
  401aa8:	bl	401310 <fputs@plt>
  401aac:	mov	w2, #0x5                   	// #5
  401ab0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401ab4:	mov	x0, #0x0                   	// #0
  401ab8:	add	x1, x1, #0x158
  401abc:	bl	4015a0 <dcgettext@plt>
  401ac0:	mov	x1, x19
  401ac4:	bl	401310 <fputs@plt>
  401ac8:	mov	w2, #0x5                   	// #5
  401acc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401ad0:	mov	x0, #0x0                   	// #0
  401ad4:	add	x1, x1, #0x198
  401ad8:	bl	4015a0 <dcgettext@plt>
  401adc:	mov	x1, x19
  401ae0:	bl	401310 <fputs@plt>
  401ae4:	mov	w2, #0x5                   	// #5
  401ae8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401aec:	mov	x0, #0x0                   	// #0
  401af0:	add	x1, x1, #0x1d8
  401af4:	bl	4015a0 <dcgettext@plt>
  401af8:	mov	x1, x19
  401afc:	bl	401310 <fputs@plt>
  401b00:	mov	w2, #0x5                   	// #5
  401b04:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b08:	mov	x0, #0x0                   	// #0
  401b0c:	add	x1, x1, #0x218
  401b10:	bl	4015a0 <dcgettext@plt>
  401b14:	mov	x1, x19
  401b18:	bl	401310 <fputs@plt>
  401b1c:	mov	w2, #0x5                   	// #5
  401b20:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b24:	mov	x0, #0x0                   	// #0
  401b28:	add	x1, x1, #0x260
  401b2c:	bl	4015a0 <dcgettext@plt>
  401b30:	mov	x1, x19
  401b34:	bl	401310 <fputs@plt>
  401b38:	mov	x1, x19
  401b3c:	mov	w0, #0xa                   	// #10
  401b40:	bl	401370 <fputc@plt>
  401b44:	mov	w2, #0x5                   	// #5
  401b48:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b4c:	mov	x0, #0x0                   	// #0
  401b50:	add	x1, x1, #0x288
  401b54:	bl	4015a0 <dcgettext@plt>
  401b58:	mov	x19, x0
  401b5c:	mov	w2, #0x5                   	// #5
  401b60:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b64:	mov	x0, #0x0                   	// #0
  401b68:	add	x1, x1, #0x2a0
  401b6c:	bl	4015a0 <dcgettext@plt>
  401b70:	mov	x4, x0
  401b74:	adrp	x3, 404000 <ferror@plt+0x29d0>
  401b78:	add	x3, x3, #0x2b0
  401b7c:	mov	x2, x19
  401b80:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b84:	adrp	x0, 404000 <ferror@plt+0x29d0>
  401b88:	add	x1, x1, #0x2c0
  401b8c:	add	x0, x0, #0x2d0
  401b90:	bl	4015e0 <printf@plt>
  401b94:	mov	w2, #0x5                   	// #5
  401b98:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401b9c:	mov	x0, #0x0                   	// #0
  401ba0:	add	x1, x1, #0x2e8
  401ba4:	bl	4015a0 <dcgettext@plt>
  401ba8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401bac:	add	x1, x1, #0x308
  401bb0:	bl	4015e0 <printf@plt>
  401bb4:	mov	w0, #0x0                   	// #0
  401bb8:	bl	401320 <exit@plt>
  401bbc:	cmp	w0, #0x63
  401bc0:	b.ne	401fd4 <ferror@plt+0x9a4>  // b.any
  401bc4:	orr	w23, w23, #0x8
  401bc8:	b	4016d0 <ferror@plt+0xa0>
  401bcc:	cmp	w0, #0x7a
  401bd0:	b.ne	401fd4 <ferror@plt+0x9a4>  // b.any
  401bd4:	orr	w23, w23, #0x10
  401bd8:	b	4016d0 <ferror@plt+0xa0>
  401bdc:	cmp	w0, #0x6f
  401be0:	b.ne	401c00 <ferror@plt+0x5d0>  // b.any
  401be4:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401be8:	add	x1, sp, #0x90
  401bec:	ldr	x0, [x0, #472]
  401bf0:	bl	4029f0 <ferror@plt+0x13c0>
  401bf4:	cbnz	w0, 401fcc <ferror@plt+0x99c>
  401bf8:	ldr	x27, [sp, #144]
  401bfc:	b	4016d0 <ferror@plt+0xa0>
  401c00:	cmp	w0, #0x70
  401c04:	b.ne	401fd4 <ferror@plt+0x9a4>  // b.any
  401c08:	orr	w23, w23, #0x3
  401c0c:	b	4016d0 <ferror@plt+0xa0>
  401c10:	mov	w22, #0x1                   	// #1
  401c14:	b	4016d0 <ferror@plt+0xa0>
  401c18:	ldr	w0, [x26, #512]
  401c1c:	add	w0, w0, #0x1
  401c20:	str	w0, [x26, #512]
  401c24:	b	4016d0 <ferror@plt+0xa0>
  401c28:	orr	w23, w23, #0x1
  401c2c:	b	4016d0 <ferror@plt+0xa0>
  401c30:	b.eq	401f94 <ferror@plt+0x964>  // b.none
  401c34:	tbnz	x1, #63, 4020d8 <ferror@plt+0xaa8>
  401c38:	tbnz	x27, #63, 4020b8 <ferror@plt+0xa88>
  401c3c:	mov	w2, #0x1b6                 	// #438
  401c40:	mov	w1, #0x2                   	// #2
  401c44:	bl	4013e0 <open@plt>
  401c48:	mov	w22, w0
  401c4c:	tbnz	w0, #31, 401fb0 <ferror@plt+0x980>
  401c50:	ldr	x0, [sp, #112]
  401c54:	cbnz	x0, 401f68 <ferror@plt+0x938>
  401c58:	bl	401450 <getpagesize@plt>
  401c5c:	lsl	w23, w0, #8
  401c60:	add	x2, sp, #0x90
  401c64:	mov	w1, w22
  401c68:	sxtw	x23, w23
  401c6c:	mov	w0, #0x0                   	// #0
  401c70:	bl	401590 <__fxstat@plt>
  401c74:	cbnz	w0, 4020a8 <ferror@plt+0xa78>
  401c78:	ldrsw	x25, [sp, #200]
  401c7c:	mov	x1, x27
  401c80:	mov	w0, w22
  401c84:	mov	w2, #0x0                   	// #0
  401c88:	bl	401380 <lseek@plt>
  401c8c:	tbnz	x0, #63, 402098 <ferror@plt+0xa68>
  401c90:	add	x20, x25, #0x8
  401c94:	mov	x0, x20
  401c98:	bl	4013d0 <malloc@plt>
  401c9c:	cmp	x0, #0x0
  401ca0:	mov	x19, x0
  401ca4:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  401ca8:	b.ne	402084 <ferror@plt+0xa54>  // b.any
  401cac:	ldr	x0, [sp, #112]
  401cb0:	cmp	x0, #0x0
  401cb4:	cset	w1, eq  // eq = none
  401cb8:	str	w1, [sp, #124]
  401cbc:	cmp	w1, #0x0
  401cc0:	ccmp	x27, x0, #0x1, eq  // eq = none
  401cc4:	b.ge	40201c <ferror@plt+0x9ec>  // b.tcont
  401cc8:	mov	x21, x27
  401ccc:	mov	x20, #0x0                   	// #0
  401cd0:	mov	x24, #0x0                   	// #0
  401cd4:	str	xzr, [sp, #104]
  401cd8:	mov	x1, x27
  401cdc:	mov	w0, w22
  401ce0:	mov	w2, #0x3                   	// #3
  401ce4:	bl	401380 <lseek@plt>
  401ce8:	mov	x27, x0
  401cec:	cmn	x0, #0x1
  401cf0:	b.eq	401f08 <ferror@plt+0x8d8>  // b.none
  401cf4:	ldr	x28, [sp, #112]
  401cf8:	cmp	x28, #0x0
  401cfc:	cset	w26, ne  // ne = any
  401d00:	cmp	w26, #0x0
  401d04:	ccmp	x0, x28, #0x1, ne  // ne = any
  401d08:	b.ge	401e60 <ferror@plt+0x830>  // b.tcont
  401d0c:	mov	x1, x0
  401d10:	mov	w2, #0x4                   	// #4
  401d14:	mov	w0, w22
  401d18:	bl	401380 <lseek@plt>
  401d1c:	cmp	w26, #0x0
  401d20:	ccmp	x28, x0, #0x0, ne  // ne = any
  401d24:	csel	x26, x0, x28, ge  // ge = tcont
  401d28:	cmp	x27, #0x0
  401d2c:	ccmp	x26, #0x0, #0x1, ge  // ge = tcont
  401d30:	b.lt	401e60 <ferror@plt+0x830>  // b.tstop
  401d34:	mov	x2, x26
  401d38:	mov	x1, x27
  401d3c:	mov	w0, w22
  401d40:	mov	w3, #0x2                   	// #2
  401d44:	bl	4014a0 <posix_fadvise@plt>
  401d48:	cmp	x27, x26
  401d4c:	b.lt	401d78 <ferror@plt+0x748>  // b.tstop
  401d50:	b	401e48 <ferror@plt+0x818>
  401d54:	cmp	x20, #0x0
  401d58:	add	x20, x20, x0
  401d5c:	csel	x24, x24, x27, ne  // ne = any
  401d60:	sub	x5, x27, x21
  401d64:	cmp	x5, x23
  401d68:	b.gt	401e20 <ferror@plt+0x7f0>
  401d6c:	mov	x27, x28
  401d70:	cmp	x26, x28
  401d74:	b.le	401e48 <ferror@plt+0x818>
  401d78:	mov	x3, x27
  401d7c:	mov	x2, x25
  401d80:	mov	x1, x19
  401d84:	mov	w0, w22
  401d88:	bl	401560 <pread@plt>
  401d8c:	cmp	x0, #0x0
  401d90:	b.lt	401ed0 <ferror@plt+0x8a0>  // b.tstop
  401d94:	b.eq	401e48 <ferror@plt+0x818>  // b.none
  401d98:	sub	x1, x26, x0
  401d9c:	add	x28, x0, x27
  401da0:	cmp	x1, x27
  401da4:	b.ge	401db8 <ferror@plt+0x788>  // b.tcont
  401da8:	sub	x0, x26, x27
  401dac:	cmp	x0, #0x0
  401db0:	b.le	401e48 <ferror@plt+0x818>
  401db4:	mov	x28, x26
  401db8:	add	x3, x19, x0
  401dbc:	mov	x2, x19
  401dc0:	mov	x1, #0x101010101010101     	// #72340172838076673
  401dc4:	str	x1, [x19, x0]
  401dc8:	mov	x1, x2
  401dcc:	ldr	x7, [x2], #8
  401dd0:	cbz	x7, 401dc8 <ferror@plt+0x798>
  401dd4:	ldrsb	w2, [x1], #1
  401dd8:	cbz	w2, 401dd4 <ferror@plt+0x7a4>
  401ddc:	cmp	x3, x1
  401de0:	b.cc	401d54 <ferror@plt+0x724>  // b.lo, b.ul, b.last
  401de4:	cbz	x20, 401d60 <ferror@plt+0x730>
  401de8:	ldr	x0, [sp, #104]
  401dec:	mov	x2, x24
  401df0:	mov	x3, x20
  401df4:	mov	w1, #0x3                   	// #3
  401df8:	add	x0, x0, x20
  401dfc:	str	x0, [sp, #104]
  401e00:	mov	w0, w22
  401e04:	bl	402228 <ferror@plt+0xbf8>
  401e08:	sub	x5, x27, x21
  401e0c:	mov	x24, #0x0                   	// #0
  401e10:	cmp	x5, x23
  401e14:	mov	x20, #0x0                   	// #0
  401e18:	b.le	401d6c <ferror@plt+0x73c>
  401e1c:	nop
  401e20:	udiv	x5, x5, x23
  401e24:	mov	x1, x21
  401e28:	mov	w0, w22
  401e2c:	mov	w3, #0x4                   	// #4
  401e30:	mov	x27, x28
  401e34:	mul	x2, x23, x5
  401e38:	add	x21, x21, x2
  401e3c:	bl	4014a0 <posix_fadvise@plt>
  401e40:	cmp	x26, x28
  401e44:	b.gt	401d78 <ferror@plt+0x748>
  401e48:	cbnz	x20, 401f2c <ferror@plt+0x8fc>
  401e4c:	ldr	w0, [sp, #124]
  401e50:	cmp	w0, #0x0
  401e54:	ldr	x0, [sp, #112]
  401e58:	ccmp	x0, x27, #0x0, eq  // eq = none
  401e5c:	b.gt	401cd8 <ferror@plt+0x6a8>
  401e60:	mov	x0, x19
  401e64:	bl	401510 <free@plt>
  401e68:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401e6c:	ldr	w0, [x0, #512]
  401e70:	cbz	w0, 401808 <ferror@plt+0x1d8>
  401e74:	ldr	x21, [sp, #104]
  401e78:	mov	w0, #0x3                   	// #3
  401e7c:	mov	x1, x21
  401e80:	bl	403348 <ferror@plt+0x1d18>
  401e84:	adrp	x3, 416000 <ferror@plt+0x149d0>
  401e88:	mov	x19, x0
  401e8c:	mov	w2, #0x5                   	// #5
  401e90:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401e94:	ldr	x20, [x3, #488]
  401e98:	add	x1, x1, #0x480
  401e9c:	mov	x0, #0x0                   	// #0
  401ea0:	bl	4015a0 <dcgettext@plt>
  401ea4:	mov	x1, x0
  401ea8:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401eac:	add	x0, x0, #0x200
  401eb0:	mov	x4, x21
  401eb4:	mov	x3, x19
  401eb8:	ldr	x2, [x0, #8]
  401ebc:	mov	x0, x20
  401ec0:	bl	401600 <fprintf@plt>
  401ec4:	mov	x0, x19
  401ec8:	bl	401510 <free@plt>
  401ecc:	b	401808 <ferror@plt+0x1d8>
  401ed0:	bl	4015f0 <__errno_location@plt>
  401ed4:	ldr	w0, [x0]
  401ed8:	cbz	w0, 401e48 <ferror@plt+0x818>
  401edc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401ee0:	add	x1, x1, #0x470
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	mov	x0, #0x0                   	// #0
  401eec:	bl	4015a0 <dcgettext@plt>
  401ef0:	adrp	x1, 416000 <ferror@plt+0x149d0>
  401ef4:	add	x1, x1, #0x200
  401ef8:	ldr	x2, [x1, #8]
  401efc:	mov	x1, x0
  401f00:	mov	w0, #0x1                   	// #1
  401f04:	bl	401610 <err@plt>
  401f08:	bl	4015f0 <__errno_location@plt>
  401f0c:	ldr	w0, [x0]
  401f10:	cmp	w0, #0x6
  401f14:	b.eq	401e60 <ferror@plt+0x830>  // b.none
  401f18:	mov	x1, x27
  401f1c:	mov	w0, w22
  401f20:	mov	w2, #0x4                   	// #4
  401f24:	bl	401380 <lseek@plt>
  401f28:	b	401e60 <ferror@plt+0x830>
  401f2c:	ldr	x0, [sp, #104]
  401f30:	mov	x3, x20
  401f34:	mov	x2, x24
  401f38:	mov	w1, #0x3                   	// #3
  401f3c:	add	x0, x0, x20
  401f40:	str	x0, [sp, #104]
  401f44:	mov	w0, w22
  401f48:	bl	402228 <ferror@plt+0xbf8>
  401f4c:	b	401e4c <ferror@plt+0x81c>
  401f50:	ldr	x3, [sp, #112]
  401f54:	mov	x2, x27
  401f58:	mov	w1, w23
  401f5c:	mov	w0, w22
  401f60:	bl	402228 <ferror@plt+0xbf8>
  401f64:	b	401808 <ferror@plt+0x1d8>
  401f68:	add	x0, x0, x27
  401f6c:	str	x0, [sp, #112]
  401f70:	b	401c58 <ferror@plt+0x628>
  401f74:	sub	w0, w4, #0x21
  401f78:	cmp	w0, #0x5d
  401f7c:	b.hi	4018ec <ferror@plt+0x2bc>  // b.pmore
  401f80:	ldr	x0, [x20, #464]
  401f84:	mov	w2, w4
  401f88:	add	x1, x22, #0xf98
  401f8c:	bl	401600 <fprintf@plt>
  401f90:	b	4018ec <ferror@plt+0x2bc>
  401f94:	str	xzr, [sp, #112]
  401f98:	b	401c38 <ferror@plt+0x608>
  401f9c:	mov	w2, #0x1b6                 	// #438
  401fa0:	mov	w1, #0x2                   	// #2
  401fa4:	bl	4013e0 <open@plt>
  401fa8:	mov	w22, w0
  401fac:	tbz	w0, #31, 4017f0 <ferror@plt+0x1c0>
  401fb0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401fb4:	mov	w2, #0x5                   	// #5
  401fb8:	add	x1, x1, #0x410
  401fbc:	b	401ee8 <ferror@plt+0x8b8>
  401fc0:	mov	x0, #0xffffffffffffffff    	// #-1
  401fc4:	str	x0, [sp, #112]
  401fc8:	b	4016d0 <ferror@plt+0xa0>
  401fcc:	mov	x27, #0xffffffffffffffff    	// #-1
  401fd0:	b	4016d0 <ferror@plt+0xa0>
  401fd4:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401fe0:	add	x1, x1, #0x340
  401fe4:	ldr	x19, [x0, #464]
  401fe8:	mov	x0, #0x0                   	// #0
  401fec:	bl	4015a0 <dcgettext@plt>
  401ff0:	mov	x1, x0
  401ff4:	adrp	x2, 416000 <ferror@plt+0x149d0>
  401ff8:	mov	x0, x19
  401ffc:	ldr	x2, [x2, #496]
  402000:	bl	401600 <fprintf@plt>
  402004:	mov	w0, #0x1                   	// #1
  402008:	bl	401320 <exit@plt>
  40200c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402010:	mov	w2, #0x5                   	// #5
  402014:	add	x1, x1, #0x4b0
  402018:	b	401ee8 <ferror@plt+0x8b8>
  40201c:	str	xzr, [sp, #104]
  402020:	b	401e60 <ferror@plt+0x830>
  402024:	mov	w2, #0x5                   	// #5
  402028:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40202c:	mov	x0, #0x0                   	// #0
  402030:	add	x1, x1, #0x378
  402034:	bl	4015a0 <dcgettext@plt>
  402038:	mov	x1, x0
  40203c:	mov	w0, #0x1                   	// #1
  402040:	bl	4015b0 <errx@plt>
  402044:	mov	w2, #0x5                   	// #5
  402048:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40204c:	mov	x0, #0x0                   	// #0
  402050:	add	x1, x1, #0x390
  402054:	bl	4015a0 <dcgettext@plt>
  402058:	mov	x1, x0
  40205c:	mov	w0, #0x1                   	// #1
  402060:	bl	4015b0 <errx@plt>
  402064:	mov	w2, #0x5                   	// #5
  402068:	adrp	x1, 403000 <ferror@plt+0x19d0>
  40206c:	mov	x0, #0x0                   	// #0
  402070:	add	x1, x1, #0xf18
  402074:	bl	4015a0 <dcgettext@plt>
  402078:	mov	x1, x0
  40207c:	mov	w0, #0x1                   	// #1
  402080:	bl	401610 <err@plt>
  402084:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402088:	mov	x2, x20
  40208c:	add	x1, x1, #0x450
  402090:	mov	w0, #0x1                   	// #1
  402094:	bl	401610 <err@plt>
  402098:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40209c:	mov	w2, #0x5                   	// #5
  4020a0:	add	x1, x1, #0x438
  4020a4:	b	401ee8 <ferror@plt+0x8b8>
  4020a8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4020ac:	mov	w2, #0x5                   	// #5
  4020b0:	add	x1, x1, #0x420
  4020b4:	b	401ee8 <ferror@plt+0x8b8>
  4020b8:	mov	w2, #0x5                   	// #5
  4020bc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4020c0:	mov	x0, #0x0                   	// #0
  4020c4:	add	x1, x1, #0x3f0
  4020c8:	bl	4015a0 <dcgettext@plt>
  4020cc:	mov	x1, x0
  4020d0:	mov	w0, #0x1                   	// #1
  4020d4:	bl	4015b0 <errx@plt>
  4020d8:	mov	w2, #0x5                   	// #5
  4020dc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4020e0:	mov	x0, #0x0                   	// #0
  4020e4:	add	x1, x1, #0x3b0
  4020e8:	bl	4015a0 <dcgettext@plt>
  4020ec:	mov	x1, x0
  4020f0:	mov	w0, #0x1                   	// #1
  4020f4:	bl	4015b0 <errx@plt>
  4020f8:	mov	w2, #0x5                   	// #5
  4020fc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402100:	mov	x0, #0x0                   	// #0
  402104:	add	x1, x1, #0x3d0
  402108:	bl	4015a0 <dcgettext@plt>
  40210c:	mov	x1, x0
  402110:	mov	w0, #0x1                   	// #1
  402114:	bl	4015b0 <errx@plt>
  402118:	mov	x29, #0x0                   	// #0
  40211c:	mov	x30, #0x0                   	// #0
  402120:	mov	x5, x0
  402124:	ldr	x1, [sp]
  402128:	add	x2, sp, #0x8
  40212c:	mov	x6, sp
  402130:	movz	x0, #0x0, lsl #48
  402134:	movk	x0, #0x0, lsl #32
  402138:	movk	x0, #0x40, lsl #16
  40213c:	movk	x0, #0x1640
  402140:	movz	x3, #0x0, lsl #48
  402144:	movk	x3, #0x0, lsl #32
  402148:	movk	x3, #0x40, lsl #16
  40214c:	movk	x3, #0x3e28
  402150:	movz	x4, #0x0, lsl #48
  402154:	movk	x4, #0x0, lsl #32
  402158:	movk	x4, #0x40, lsl #16
  40215c:	movk	x4, #0x3ea8
  402160:	bl	401420 <__libc_start_main@plt>
  402164:	bl	401490 <abort@plt>
  402168:	adrp	x0, 415000 <ferror@plt+0x139d0>
  40216c:	ldr	x0, [x0, #4064]
  402170:	cbz	x0, 402178 <ferror@plt+0xb48>
  402174:	b	401480 <__gmon_start__@plt>
  402178:	ret
  40217c:	nop
  402180:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402184:	add	x0, x0, #0x1d0
  402188:	adrp	x1, 416000 <ferror@plt+0x149d0>
  40218c:	add	x1, x1, #0x1d0
  402190:	cmp	x1, x0
  402194:	b.eq	4021ac <ferror@plt+0xb7c>  // b.none
  402198:	adrp	x1, 403000 <ferror@plt+0x19d0>
  40219c:	ldr	x1, [x1, #3800]
  4021a0:	cbz	x1, 4021ac <ferror@plt+0xb7c>
  4021a4:	mov	x16, x1
  4021a8:	br	x16
  4021ac:	ret
  4021b0:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4021b4:	add	x0, x0, #0x1d0
  4021b8:	adrp	x1, 416000 <ferror@plt+0x149d0>
  4021bc:	add	x1, x1, #0x1d0
  4021c0:	sub	x1, x1, x0
  4021c4:	lsr	x2, x1, #63
  4021c8:	add	x1, x2, x1, asr #3
  4021cc:	cmp	xzr, x1, asr #1
  4021d0:	asr	x1, x1, #1
  4021d4:	b.eq	4021ec <ferror@plt+0xbbc>  // b.none
  4021d8:	adrp	x2, 403000 <ferror@plt+0x19d0>
  4021dc:	ldr	x2, [x2, #3808]
  4021e0:	cbz	x2, 4021ec <ferror@plt+0xbbc>
  4021e4:	mov	x16, x2
  4021e8:	br	x16
  4021ec:	ret
  4021f0:	stp	x29, x30, [sp, #-32]!
  4021f4:	mov	x29, sp
  4021f8:	str	x19, [sp, #16]
  4021fc:	adrp	x19, 416000 <ferror@plt+0x149d0>
  402200:	ldrb	w0, [x19, #504]
  402204:	cbnz	w0, 402214 <ferror@plt+0xbe4>
  402208:	bl	402180 <ferror@plt+0xb50>
  40220c:	mov	w0, #0x1                   	// #1
  402210:	strb	w0, [x19, #504]
  402214:	ldr	x19, [sp, #16]
  402218:	ldp	x29, x30, [sp], #32
  40221c:	ret
  402220:	b	4021b0 <ferror@plt+0xb80>
  402224:	nop
  402228:	stp	x29, x30, [sp, #-32]!
  40222c:	mov	x29, sp
  402230:	str	x19, [sp, #16]
  402234:	mov	w19, w1
  402238:	bl	4015c0 <fallocate@plt>
  40223c:	tbnz	w0, #31, 40224c <ferror@plt+0xc1c>
  402240:	ldr	x19, [sp, #16]
  402244:	ldp	x29, x30, [sp], #32
  402248:	ret
  40224c:	tbz	w19, #0, 402260 <ferror@plt+0xc30>
  402250:	bl	4015f0 <__errno_location@plt>
  402254:	ldr	w0, [x0]
  402258:	cmp	w0, #0x5f
  40225c:	b.eq	402280 <ferror@plt+0xc50>  // b.none
  402260:	mov	w2, #0x5                   	// #5
  402264:	adrp	x1, 403000 <ferror@plt+0x19d0>
  402268:	mov	x0, #0x0                   	// #0
  40226c:	add	x1, x1, #0xf18
  402270:	bl	4015a0 <dcgettext@plt>
  402274:	mov	x1, x0
  402278:	mov	w0, #0x1                   	// #1
  40227c:	bl	401610 <err@plt>
  402280:	mov	w2, #0x5                   	// #5
  402284:	adrp	x1, 403000 <ferror@plt+0x19d0>
  402288:	mov	x0, #0x0                   	// #0
  40228c:	add	x1, x1, #0xee8
  402290:	bl	4015a0 <dcgettext@plt>
  402294:	mov	x1, x0
  402298:	mov	w0, #0x1                   	// #1
  40229c:	bl	4015b0 <errx@plt>
  4022a0:	stp	x29, x30, [sp, #-32]!
  4022a4:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4022a8:	mov	x29, sp
  4022ac:	stp	x19, x20, [sp, #16]
  4022b0:	ldr	x20, [x0, #488]
  4022b4:	bl	4015f0 <__errno_location@plt>
  4022b8:	mov	x19, x0
  4022bc:	mov	x0, x20
  4022c0:	str	wzr, [x19]
  4022c4:	bl	401630 <ferror@plt>
  4022c8:	cbz	w0, 402368 <ferror@plt+0xd38>
  4022cc:	ldr	w0, [x19]
  4022d0:	cmp	w0, #0x9
  4022d4:	b.ne	402318 <ferror@plt+0xce8>  // b.any
  4022d8:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4022dc:	ldr	x20, [x0, #464]
  4022e0:	str	wzr, [x19]
  4022e4:	mov	x0, x20
  4022e8:	bl	401630 <ferror@plt>
  4022ec:	cbnz	w0, 402300 <ferror@plt+0xcd0>
  4022f0:	mov	x0, x20
  4022f4:	bl	401570 <fflush@plt>
  4022f8:	cbz	w0, 402348 <ferror@plt+0xd18>
  4022fc:	nop
  402300:	ldr	w0, [x19]
  402304:	cmp	w0, #0x9
  402308:	b.ne	402340 <ferror@plt+0xd10>  // b.any
  40230c:	ldp	x19, x20, [sp, #16]
  402310:	ldp	x29, x30, [sp], #32
  402314:	ret
  402318:	cmp	w0, #0x20
  40231c:	b.eq	4022d8 <ferror@plt+0xca8>  // b.none
  402320:	adrp	x1, 403000 <ferror@plt+0x19d0>
  402324:	mov	w2, #0x5                   	// #5
  402328:	add	x1, x1, #0xf30
  40232c:	cbz	w0, 402394 <ferror@plt+0xd64>
  402330:	mov	x0, #0x0                   	// #0
  402334:	bl	4015a0 <dcgettext@plt>
  402338:	bl	4014e0 <warn@plt>
  40233c:	nop
  402340:	mov	w0, #0x1                   	// #1
  402344:	bl	4012e0 <_exit@plt>
  402348:	mov	x0, x20
  40234c:	bl	4013b0 <fileno@plt>
  402350:	tbnz	w0, #31, 402300 <ferror@plt+0xcd0>
  402354:	bl	401330 <dup@plt>
  402358:	tbnz	w0, #31, 402300 <ferror@plt+0xcd0>
  40235c:	bl	401470 <close@plt>
  402360:	cbz	w0, 40230c <ferror@plt+0xcdc>
  402364:	b	402300 <ferror@plt+0xcd0>
  402368:	mov	x0, x20
  40236c:	bl	401570 <fflush@plt>
  402370:	cbnz	w0, 4022cc <ferror@plt+0xc9c>
  402374:	mov	x0, x20
  402378:	bl	4013b0 <fileno@plt>
  40237c:	tbnz	w0, #31, 4022cc <ferror@plt+0xc9c>
  402380:	bl	401330 <dup@plt>
  402384:	tbnz	w0, #31, 4022cc <ferror@plt+0xc9c>
  402388:	bl	401470 <close@plt>
  40238c:	cbz	w0, 4022d8 <ferror@plt+0xca8>
  402390:	b	4022cc <ferror@plt+0xc9c>
  402394:	mov	x0, #0x0                   	// #0
  402398:	bl	4015a0 <dcgettext@plt>
  40239c:	bl	401580 <warnx@plt>
  4023a0:	b	402340 <ferror@plt+0xd10>
  4023a4:	nop
  4023a8:	str	xzr, [x1]
  4023ac:	mov	x2, x0
  4023b0:	cbz	x0, 402428 <ferror@plt+0xdf8>
  4023b4:	ldrsb	w3, [x0]
  4023b8:	cmp	w3, #0x2f
  4023bc:	b.ne	402414 <ferror@plt+0xde4>  // b.any
  4023c0:	ldrsb	w3, [x2, #1]
  4023c4:	mov	x0, x2
  4023c8:	add	x2, x2, #0x1
  4023cc:	cmp	w3, #0x2f
  4023d0:	b.eq	4023c0 <ferror@plt+0xd90>  // b.none
  4023d4:	mov	x3, #0x1                   	// #1
  4023d8:	str	x3, [x1]
  4023dc:	ldrsb	w3, [x0, #1]
  4023e0:	cmp	w3, #0x2f
  4023e4:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  4023e8:	b.eq	402410 <ferror@plt+0xde0>  // b.none
  4023ec:	sub	x2, x2, #0x1
  4023f0:	mov	x3, #0x2                   	// #2
  4023f4:	nop
  4023f8:	str	x3, [x1]
  4023fc:	ldrsb	w4, [x2, x3]
  402400:	add	x3, x3, #0x1
  402404:	cmp	w4, #0x2f
  402408:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40240c:	b.ne	4023f8 <ferror@plt+0xdc8>  // b.any
  402410:	ret
  402414:	mov	x0, #0x0                   	// #0
  402418:	cbz	w3, 402410 <ferror@plt+0xde0>
  40241c:	mov	x0, x2
  402420:	add	x2, x2, #0x1
  402424:	b	4023d4 <ferror@plt+0xda4>
  402428:	mov	x0, #0x0                   	// #0
  40242c:	ret
  402430:	stp	x29, x30, [sp, #-48]!
  402434:	mov	x29, sp
  402438:	stp	x19, x20, [sp, #16]
  40243c:	mov	x20, x0
  402440:	mov	w19, #0x0                   	// #0
  402444:	str	x21, [sp, #32]
  402448:	mov	x21, x1
  40244c:	ldrsb	w1, [x0]
  402450:	mov	x0, #0x0                   	// #0
  402454:	cbz	w1, 40247c <ferror@plt+0xe4c>
  402458:	cmp	w1, #0x5c
  40245c:	b.eq	40248c <ferror@plt+0xe5c>  // b.none
  402460:	mov	x0, x21
  402464:	bl	401550 <strchr@plt>
  402468:	cbnz	x0, 4024b8 <ferror@plt+0xe88>
  40246c:	add	w19, w19, #0x1
  402470:	sxtw	x0, w19
  402474:	ldrsb	w1, [x20, w19, sxtw]
  402478:	cbnz	w1, 402458 <ferror@plt+0xe28>
  40247c:	ldp	x19, x20, [sp, #16]
  402480:	ldr	x21, [sp, #32]
  402484:	ldp	x29, x30, [sp], #48
  402488:	ret
  40248c:	add	w0, w19, #0x1
  402490:	ldrsb	w0, [x20, w0, sxtw]
  402494:	cbz	w0, 4024b8 <ferror@plt+0xe88>
  402498:	add	w19, w19, #0x2
  40249c:	sxtw	x0, w19
  4024a0:	ldrsb	w1, [x20, w19, sxtw]
  4024a4:	cbnz	w1, 402458 <ferror@plt+0xe28>
  4024a8:	ldp	x19, x20, [sp, #16]
  4024ac:	ldr	x21, [sp, #32]
  4024b0:	ldp	x29, x30, [sp], #48
  4024b4:	ret
  4024b8:	sxtw	x0, w19
  4024bc:	ldp	x19, x20, [sp, #16]
  4024c0:	ldr	x21, [sp, #32]
  4024c4:	ldp	x29, x30, [sp], #48
  4024c8:	ret
  4024cc:	nop
  4024d0:	stp	x29, x30, [sp, #-80]!
  4024d4:	mov	x29, sp
  4024d8:	stp	x19, x20, [sp, #16]
  4024dc:	mov	x19, x0
  4024e0:	stp	x21, x22, [sp, #32]
  4024e4:	mov	x22, x1
  4024e8:	mov	w21, w2
  4024ec:	str	x23, [sp, #48]
  4024f0:	adrp	x23, 416000 <ferror@plt+0x149d0>
  4024f4:	str	xzr, [sp, #72]
  4024f8:	bl	4015f0 <__errno_location@plt>
  4024fc:	str	wzr, [x0]
  402500:	cbz	x19, 402514 <ferror@plt+0xee4>
  402504:	mov	x20, x0
  402508:	ldrsb	w0, [x19]
  40250c:	adrp	x23, 416000 <ferror@plt+0x149d0>
  402510:	cbnz	w0, 40252c <ferror@plt+0xefc>
  402514:	ldr	w0, [x23, #456]
  402518:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40251c:	mov	x3, x19
  402520:	mov	x2, x22
  402524:	add	x1, x1, #0x7f0
  402528:	bl	4015b0 <errx@plt>
  40252c:	add	x1, sp, #0x48
  402530:	mov	w2, w21
  402534:	mov	x0, x19
  402538:	mov	w3, #0x0                   	// #0
  40253c:	bl	401440 <__strtoul_internal@plt>
  402540:	ldr	w1, [x20]
  402544:	cbnz	w1, 402574 <ferror@plt+0xf44>
  402548:	ldr	x1, [sp, #72]
  40254c:	cmp	x1, x19
  402550:	b.eq	402514 <ferror@plt+0xee4>  // b.none
  402554:	cbz	x1, 402560 <ferror@plt+0xf30>
  402558:	ldrsb	w1, [x1]
  40255c:	cbnz	w1, 402514 <ferror@plt+0xee4>
  402560:	ldp	x19, x20, [sp, #16]
  402564:	ldp	x21, x22, [sp, #32]
  402568:	ldr	x23, [sp, #48]
  40256c:	ldp	x29, x30, [sp], #80
  402570:	ret
  402574:	ldr	w0, [x23, #456]
  402578:	cmp	w1, #0x22
  40257c:	b.ne	402514 <ferror@plt+0xee4>  // b.any
  402580:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402584:	mov	x3, x19
  402588:	mov	x2, x22
  40258c:	add	x1, x1, #0x7f0
  402590:	bl	401610 <err@plt>
  402594:	nop
  402598:	stp	x29, x30, [sp, #-32]!
  40259c:	mov	x29, sp
  4025a0:	stp	x19, x20, [sp, #16]
  4025a4:	mov	x19, x1
  4025a8:	mov	x20, x0
  4025ac:	bl	4015f0 <__errno_location@plt>
  4025b0:	mov	x4, x0
  4025b4:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4025b8:	mov	w5, #0x22                  	// #34
  4025bc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4025c0:	mov	x3, x20
  4025c4:	ldr	w0, [x0, #456]
  4025c8:	mov	x2, x19
  4025cc:	str	w5, [x4]
  4025d0:	add	x1, x1, #0x7f0
  4025d4:	bl	401610 <err@plt>
  4025d8:	stp	x29, x30, [sp, #-32]!
  4025dc:	mov	x29, sp
  4025e0:	stp	x19, x20, [sp, #16]
  4025e4:	mov	x20, x1
  4025e8:	mov	x19, x0
  4025ec:	bl	4024d0 <ferror@plt+0xea0>
  4025f0:	mov	x1, #0xffffffff            	// #4294967295
  4025f4:	cmp	x0, x1
  4025f8:	b.hi	402608 <ferror@plt+0xfd8>  // b.pmore
  4025fc:	ldp	x19, x20, [sp, #16]
  402600:	ldp	x29, x30, [sp], #32
  402604:	ret
  402608:	mov	x1, x20
  40260c:	mov	x0, x19
  402610:	bl	402598 <ferror@plt+0xf68>
  402614:	nop
  402618:	adrp	x1, 416000 <ferror@plt+0x149d0>
  40261c:	str	w0, [x1, #456]
  402620:	ret
  402624:	nop
  402628:	stp	x29, x30, [sp, #-128]!
  40262c:	mov	x29, sp
  402630:	stp	x19, x20, [sp, #16]
  402634:	mov	x20, x0
  402638:	stp	x21, x22, [sp, #32]
  40263c:	mov	x22, x1
  402640:	stp	x23, x24, [sp, #48]
  402644:	mov	x23, x2
  402648:	str	xzr, [x1]
  40264c:	bl	4015f0 <__errno_location@plt>
  402650:	mov	x21, x0
  402654:	cbz	x20, 4028e8 <ferror@plt+0x12b8>
  402658:	ldrsb	w19, [x20]
  40265c:	cbz	w19, 4028e8 <ferror@plt+0x12b8>
  402660:	bl	4014f0 <__ctype_b_loc@plt>
  402664:	mov	x24, x0
  402668:	mov	x2, x20
  40266c:	ldr	x0, [x0]
  402670:	b	402678 <ferror@plt+0x1048>
  402674:	ldrsb	w19, [x2, #1]!
  402678:	ubfiz	x1, x19, #1, #8
  40267c:	ldrh	w1, [x0, x1]
  402680:	tbnz	w1, #13, 402674 <ferror@plt+0x1044>
  402684:	cmp	w19, #0x2d
  402688:	b.eq	4028e8 <ferror@plt+0x12b8>  // b.none
  40268c:	stp	x25, x26, [sp, #64]
  402690:	mov	x0, x20
  402694:	mov	w3, #0x0                   	// #0
  402698:	stp	x27, x28, [sp, #80]
  40269c:	add	x27, sp, #0x78
  4026a0:	mov	x1, x27
  4026a4:	str	wzr, [x21]
  4026a8:	mov	w2, #0x0                   	// #0
  4026ac:	str	xzr, [sp, #120]
  4026b0:	bl	401440 <__strtoul_internal@plt>
  4026b4:	mov	x25, x0
  4026b8:	ldr	x28, [sp, #120]
  4026bc:	ldr	w0, [x21]
  4026c0:	cmp	x28, x20
  4026c4:	b.eq	4028d8 <ferror@plt+0x12a8>  // b.none
  4026c8:	cbnz	w0, 402908 <ferror@plt+0x12d8>
  4026cc:	cbz	x28, 40297c <ferror@plt+0x134c>
  4026d0:	ldrsb	w0, [x28]
  4026d4:	mov	w20, #0x0                   	// #0
  4026d8:	mov	x26, #0x0                   	// #0
  4026dc:	cbz	w0, 40297c <ferror@plt+0x134c>
  4026e0:	ldrsb	w0, [x28, #1]
  4026e4:	cmp	w0, #0x69
  4026e8:	b.eq	402794 <ferror@plt+0x1164>  // b.none
  4026ec:	and	w1, w0, #0xffffffdf
  4026f0:	cmp	w1, #0x42
  4026f4:	b.ne	40296c <ferror@plt+0x133c>  // b.any
  4026f8:	ldrsb	w0, [x28, #2]
  4026fc:	cbz	w0, 4029b4 <ferror@plt+0x1384>
  402700:	bl	4013a0 <localeconv@plt>
  402704:	cbz	x0, 4028e0 <ferror@plt+0x12b0>
  402708:	ldr	x1, [x0]
  40270c:	cbz	x1, 4028e0 <ferror@plt+0x12b0>
  402710:	mov	x0, x1
  402714:	str	x1, [sp, #104]
  402718:	bl	401300 <strlen@plt>
  40271c:	mov	x19, x0
  402720:	cbnz	x26, 4028e0 <ferror@plt+0x12b0>
  402724:	ldrsb	w0, [x28]
  402728:	cbz	w0, 4028e0 <ferror@plt+0x12b0>
  40272c:	ldr	x1, [sp, #104]
  402730:	mov	x2, x19
  402734:	mov	x0, x1
  402738:	mov	x1, x28
  40273c:	bl	401400 <strncmp@plt>
  402740:	cbnz	w0, 4028e0 <ferror@plt+0x12b0>
  402744:	ldrsb	w4, [x28, x19]
  402748:	add	x1, x28, x19
  40274c:	cmp	w4, #0x30
  402750:	b.ne	402990 <ferror@plt+0x1360>  // b.any
  402754:	add	w0, w20, #0x1
  402758:	mov	x19, x1
  40275c:	nop
  402760:	sub	w3, w19, w1
  402764:	ldrsb	w4, [x19, #1]!
  402768:	add	w20, w3, w0
  40276c:	cmp	w4, #0x30
  402770:	b.eq	402760 <ferror@plt+0x1130>  // b.none
  402774:	ldr	x0, [x24]
  402778:	ldrh	w0, [x0, w4, sxtw #1]
  40277c:	tbnz	w0, #11, 40291c <ferror@plt+0x12ec>
  402780:	mov	x28, x19
  402784:	str	x19, [sp, #120]
  402788:	ldrsb	w0, [x28, #1]
  40278c:	cmp	w0, #0x69
  402790:	b.ne	4026ec <ferror@plt+0x10bc>  // b.any
  402794:	ldrsb	w0, [x28, #2]
  402798:	and	w0, w0, #0xffffffdf
  40279c:	cmp	w0, #0x42
  4027a0:	b.ne	402700 <ferror@plt+0x10d0>  // b.any
  4027a4:	ldrsb	w0, [x28, #3]
  4027a8:	cbnz	w0, 402700 <ferror@plt+0x10d0>
  4027ac:	mov	x19, #0x400                 	// #1024
  4027b0:	ldrsb	w27, [x28]
  4027b4:	adrp	x24, 404000 <ferror@plt+0x29d0>
  4027b8:	add	x24, x24, #0x800
  4027bc:	mov	x0, x24
  4027c0:	mov	w1, w27
  4027c4:	bl	401550 <strchr@plt>
  4027c8:	cbz	x0, 4029bc <ferror@plt+0x138c>
  4027cc:	sub	x1, x0, x24
  4027d0:	add	w1, w1, #0x1
  4027d4:	cbz	w1, 4029d8 <ferror@plt+0x13a8>
  4027d8:	sxtw	x2, w19
  4027dc:	umulh	x0, x25, x2
  4027e0:	cbnz	x0, 4029a8 <ferror@plt+0x1378>
  4027e4:	sub	w0, w1, #0x2
  4027e8:	b	4027f8 <ferror@plt+0x11c8>
  4027ec:	umulh	x3, x25, x2
  4027f0:	sub	w0, w0, #0x1
  4027f4:	cbnz	x3, 4029a8 <ferror@plt+0x1378>
  4027f8:	mul	x25, x25, x2
  4027fc:	cmn	w0, #0x1
  402800:	b.ne	4027ec <ferror@plt+0x11bc>  // b.any
  402804:	mov	w0, #0x0                   	// #0
  402808:	cbz	x23, 402810 <ferror@plt+0x11e0>
  40280c:	str	w1, [x23]
  402810:	cmp	x26, #0x0
  402814:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402818:	b.eq	4028c4 <ferror@plt+0x1294>  // b.none
  40281c:	sub	w1, w1, #0x2
  402820:	mov	x5, #0x1                   	// #1
  402824:	b	402834 <ferror@plt+0x1204>
  402828:	umulh	x2, x5, x19
  40282c:	sub	w1, w1, #0x1
  402830:	cbnz	x2, 402840 <ferror@plt+0x1210>
  402834:	mul	x5, x5, x19
  402838:	cmn	w1, #0x1
  40283c:	b.ne	402828 <ferror@plt+0x11f8>  // b.any
  402840:	cmp	x26, #0xa
  402844:	mov	x1, #0xa                   	// #10
  402848:	b.ls	402860 <ferror@plt+0x1230>  // b.plast
  40284c:	nop
  402850:	add	x1, x1, x1, lsl #2
  402854:	cmp	x26, x1, lsl #1
  402858:	lsl	x1, x1, #1
  40285c:	b.hi	402850 <ferror@plt+0x1220>  // b.pmore
  402860:	cbz	w20, 40287c <ferror@plt+0x124c>
  402864:	mov	w2, #0x0                   	// #0
  402868:	add	x1, x1, x1, lsl #2
  40286c:	add	w2, w2, #0x1
  402870:	cmp	w20, w2
  402874:	lsl	x1, x1, #1
  402878:	b.ne	402868 <ferror@plt+0x1238>  // b.any
  40287c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402880:	mov	x4, #0x1                   	// #1
  402884:	movk	x8, #0xcccd
  402888:	umulh	x6, x26, x8
  40288c:	add	x7, x4, x4, lsl #2
  402890:	mov	x3, x4
  402894:	cmp	x26, #0x9
  402898:	lsl	x4, x7, #1
  40289c:	lsr	x2, x6, #3
  4028a0:	add	x2, x2, x2, lsl #2
  4028a4:	sub	x2, x26, x2, lsl #1
  4028a8:	lsr	x26, x6, #3
  4028ac:	cbz	x2, 4028c0 <ferror@plt+0x1290>
  4028b0:	udiv	x3, x1, x3
  4028b4:	udiv	x2, x3, x2
  4028b8:	udiv	x2, x5, x2
  4028bc:	add	x25, x25, x2
  4028c0:	b.hi	402888 <ferror@plt+0x1258>  // b.pmore
  4028c4:	str	x25, [x22]
  4028c8:	tbnz	w0, #31, 402998 <ferror@plt+0x1368>
  4028cc:	ldp	x25, x26, [sp, #64]
  4028d0:	ldp	x27, x28, [sp, #80]
  4028d4:	b	4028f4 <ferror@plt+0x12c4>
  4028d8:	cbnz	w0, 402914 <ferror@plt+0x12e4>
  4028dc:	nop
  4028e0:	ldp	x25, x26, [sp, #64]
  4028e4:	ldp	x27, x28, [sp, #80]
  4028e8:	mov	w1, #0x16                  	// #22
  4028ec:	mov	w0, #0xffffffea            	// #-22
  4028f0:	str	w1, [x21]
  4028f4:	ldp	x19, x20, [sp, #16]
  4028f8:	ldp	x21, x22, [sp, #32]
  4028fc:	ldp	x23, x24, [sp, #48]
  402900:	ldp	x29, x30, [sp], #128
  402904:	ret
  402908:	sub	x1, x25, #0x1
  40290c:	cmn	x1, #0x3
  402910:	b.ls	4026cc <ferror@plt+0x109c>  // b.plast
  402914:	neg	w0, w0
  402918:	b	4028c8 <ferror@plt+0x1298>
  40291c:	str	wzr, [x21]
  402920:	mov	x1, x27
  402924:	mov	x0, x19
  402928:	mov	w3, #0x0                   	// #0
  40292c:	mov	w2, #0x0                   	// #0
  402930:	str	xzr, [sp, #120]
  402934:	bl	401440 <__strtoul_internal@plt>
  402938:	mov	x26, x0
  40293c:	ldr	x28, [sp, #120]
  402940:	ldr	w0, [x21]
  402944:	cmp	x28, x19
  402948:	b.eq	4028d8 <ferror@plt+0x12a8>  // b.none
  40294c:	cbz	w0, 402974 <ferror@plt+0x1344>
  402950:	sub	x1, x26, #0x1
  402954:	cmn	x1, #0x3
  402958:	b.hi	402914 <ferror@plt+0x12e4>  // b.pmore
  40295c:	cbz	x28, 4028e0 <ferror@plt+0x12b0>
  402960:	ldrsb	w0, [x28]
  402964:	cbnz	w0, 4026e0 <ferror@plt+0x10b0>
  402968:	b	4028e0 <ferror@plt+0x12b0>
  40296c:	cbnz	w0, 402700 <ferror@plt+0x10d0>
  402970:	b	4027ac <ferror@plt+0x117c>
  402974:	cbnz	x26, 40295c <ferror@plt+0x132c>
  402978:	b	4026e0 <ferror@plt+0x10b0>
  40297c:	mov	w0, #0x0                   	// #0
  402980:	ldp	x27, x28, [sp, #80]
  402984:	str	x25, [x22]
  402988:	ldp	x25, x26, [sp, #64]
  40298c:	b	4028f4 <ferror@plt+0x12c4>
  402990:	mov	x19, x1
  402994:	b	402774 <ferror@plt+0x1144>
  402998:	neg	w1, w0
  40299c:	ldp	x25, x26, [sp, #64]
  4029a0:	ldp	x27, x28, [sp, #80]
  4029a4:	b	4028f0 <ferror@plt+0x12c0>
  4029a8:	mov	w0, #0xffffffde            	// #-34
  4029ac:	cbnz	x23, 40280c <ferror@plt+0x11dc>
  4029b0:	b	402810 <ferror@plt+0x11e0>
  4029b4:	mov	x19, #0x3e8                 	// #1000
  4029b8:	b	4027b0 <ferror@plt+0x1180>
  4029bc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4029c0:	add	x24, x1, #0x810
  4029c4:	mov	x0, x24
  4029c8:	mov	w1, w27
  4029cc:	bl	401550 <strchr@plt>
  4029d0:	cbnz	x0, 4027cc <ferror@plt+0x119c>
  4029d4:	b	4028e0 <ferror@plt+0x12b0>
  4029d8:	mov	w0, #0x0                   	// #0
  4029dc:	cbnz	x23, 40280c <ferror@plt+0x11dc>
  4029e0:	ldp	x27, x28, [sp, #80]
  4029e4:	str	x25, [x22]
  4029e8:	ldp	x25, x26, [sp, #64]
  4029ec:	b	4028f4 <ferror@plt+0x12c4>
  4029f0:	mov	x2, #0x0                   	// #0
  4029f4:	b	402628 <ferror@plt+0xff8>
  4029f8:	stp	x29, x30, [sp, #-48]!
  4029fc:	mov	x29, sp
  402a00:	stp	x21, x22, [sp, #32]
  402a04:	mov	x22, x1
  402a08:	cbz	x0, 402a68 <ferror@plt+0x1438>
  402a0c:	mov	x21, x0
  402a10:	stp	x19, x20, [sp, #16]
  402a14:	mov	x20, x0
  402a18:	b	402a34 <ferror@plt+0x1404>
  402a1c:	bl	4014f0 <__ctype_b_loc@plt>
  402a20:	ubfiz	x19, x19, #1, #8
  402a24:	ldr	x2, [x0]
  402a28:	ldrh	w2, [x2, x19]
  402a2c:	tbz	w2, #11, 402a3c <ferror@plt+0x140c>
  402a30:	add	x20, x20, #0x1
  402a34:	ldrsb	w19, [x20]
  402a38:	cbnz	w19, 402a1c <ferror@plt+0x13ec>
  402a3c:	cbz	x22, 402a44 <ferror@plt+0x1414>
  402a40:	str	x20, [x22]
  402a44:	cmp	x20, x21
  402a48:	b.ls	402a80 <ferror@plt+0x1450>  // b.plast
  402a4c:	ldrsb	w1, [x20]
  402a50:	mov	w0, #0x1                   	// #1
  402a54:	ldp	x19, x20, [sp, #16]
  402a58:	cbnz	w1, 402a70 <ferror@plt+0x1440>
  402a5c:	ldp	x21, x22, [sp, #32]
  402a60:	ldp	x29, x30, [sp], #48
  402a64:	ret
  402a68:	cbz	x1, 402a70 <ferror@plt+0x1440>
  402a6c:	str	xzr, [x1]
  402a70:	mov	w0, #0x0                   	// #0
  402a74:	ldp	x21, x22, [sp, #32]
  402a78:	ldp	x29, x30, [sp], #48
  402a7c:	ret
  402a80:	mov	w0, #0x0                   	// #0
  402a84:	ldp	x19, x20, [sp, #16]
  402a88:	b	402a74 <ferror@plt+0x1444>
  402a8c:	nop
  402a90:	stp	x29, x30, [sp, #-48]!
  402a94:	mov	x29, sp
  402a98:	stp	x21, x22, [sp, #32]
  402a9c:	mov	x22, x1
  402aa0:	cbz	x0, 402b00 <ferror@plt+0x14d0>
  402aa4:	mov	x21, x0
  402aa8:	stp	x19, x20, [sp, #16]
  402aac:	mov	x20, x0
  402ab0:	b	402acc <ferror@plt+0x149c>
  402ab4:	bl	4014f0 <__ctype_b_loc@plt>
  402ab8:	ubfiz	x19, x19, #1, #8
  402abc:	ldr	x2, [x0]
  402ac0:	ldrh	w2, [x2, x19]
  402ac4:	tbz	w2, #12, 402ad4 <ferror@plt+0x14a4>
  402ac8:	add	x20, x20, #0x1
  402acc:	ldrsb	w19, [x20]
  402ad0:	cbnz	w19, 402ab4 <ferror@plt+0x1484>
  402ad4:	cbz	x22, 402adc <ferror@plt+0x14ac>
  402ad8:	str	x20, [x22]
  402adc:	cmp	x20, x21
  402ae0:	b.ls	402b18 <ferror@plt+0x14e8>  // b.plast
  402ae4:	ldrsb	w1, [x20]
  402ae8:	mov	w0, #0x1                   	// #1
  402aec:	ldp	x19, x20, [sp, #16]
  402af0:	cbnz	w1, 402b08 <ferror@plt+0x14d8>
  402af4:	ldp	x21, x22, [sp, #32]
  402af8:	ldp	x29, x30, [sp], #48
  402afc:	ret
  402b00:	cbz	x1, 402b08 <ferror@plt+0x14d8>
  402b04:	str	xzr, [x1]
  402b08:	mov	w0, #0x0                   	// #0
  402b0c:	ldp	x21, x22, [sp, #32]
  402b10:	ldp	x29, x30, [sp], #48
  402b14:	ret
  402b18:	mov	w0, #0x0                   	// #0
  402b1c:	ldp	x19, x20, [sp, #16]
  402b20:	b	402b0c <ferror@plt+0x14dc>
  402b24:	nop
  402b28:	stp	x29, x30, [sp, #-128]!
  402b2c:	mov	x29, sp
  402b30:	stp	x19, x20, [sp, #16]
  402b34:	mov	x20, x0
  402b38:	mov	w0, #0xffffffd0            	// #-48
  402b3c:	stp	x21, x22, [sp, #32]
  402b40:	mov	x21, x1
  402b44:	add	x22, sp, #0x80
  402b48:	add	x1, sp, #0x50
  402b4c:	stp	x22, x22, [sp, #48]
  402b50:	str	x1, [sp, #64]
  402b54:	stp	w0, wzr, [sp, #72]
  402b58:	stp	x2, x3, [sp, #80]
  402b5c:	stp	x4, x5, [sp, #96]
  402b60:	stp	x6, x7, [sp, #112]
  402b64:	b	402bb0 <ferror@plt+0x1580>
  402b68:	ldr	x1, [x2]
  402b6c:	add	x0, x2, #0xf
  402b70:	and	x0, x0, #0xfffffffffffffff8
  402b74:	str	x0, [sp, #48]
  402b78:	cbz	x1, 402bf0 <ferror@plt+0x15c0>
  402b7c:	ldr	x2, [sp, #48]
  402b80:	add	x0, x2, #0xf
  402b84:	and	x0, x0, #0xfffffffffffffff8
  402b88:	str	x0, [sp, #48]
  402b8c:	ldr	x19, [x2]
  402b90:	cbz	x19, 402bf0 <ferror@plt+0x15c0>
  402b94:	mov	x0, x20
  402b98:	bl	4014d0 <strcmp@plt>
  402b9c:	cbz	w0, 402c0c <ferror@plt+0x15dc>
  402ba0:	mov	x1, x19
  402ba4:	mov	x0, x20
  402ba8:	bl	4014d0 <strcmp@plt>
  402bac:	cbz	w0, 402c10 <ferror@plt+0x15e0>
  402bb0:	ldr	w3, [sp, #72]
  402bb4:	ldr	x2, [sp, #48]
  402bb8:	tbz	w3, #31, 402b68 <ferror@plt+0x1538>
  402bbc:	add	w0, w3, #0x8
  402bc0:	str	w0, [sp, #72]
  402bc4:	cmp	w0, #0x0
  402bc8:	b.gt	402b68 <ferror@plt+0x1538>
  402bcc:	ldr	x1, [x22, w3, sxtw]
  402bd0:	cbz	x1, 402bf0 <ferror@plt+0x15c0>
  402bd4:	cbz	w0, 402b80 <ferror@plt+0x1550>
  402bd8:	add	w3, w3, #0x10
  402bdc:	str	w3, [sp, #72]
  402be0:	cmp	w3, #0x0
  402be4:	b.gt	402b80 <ferror@plt+0x1550>
  402be8:	add	x2, x22, w0, sxtw
  402bec:	b	402b8c <ferror@plt+0x155c>
  402bf0:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402bf4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402bf8:	mov	x3, x20
  402bfc:	mov	x2, x21
  402c00:	ldr	w0, [x0, #456]
  402c04:	add	x1, x1, #0x7f0
  402c08:	bl	4015b0 <errx@plt>
  402c0c:	mov	w0, #0x1                   	// #1
  402c10:	ldp	x19, x20, [sp, #16]
  402c14:	ldp	x21, x22, [sp, #32]
  402c18:	ldp	x29, x30, [sp], #128
  402c1c:	ret
  402c20:	cbz	x1, 402c4c <ferror@plt+0x161c>
  402c24:	add	x3, x0, x1
  402c28:	sxtb	w2, w2
  402c2c:	b	402c40 <ferror@plt+0x1610>
  402c30:	b.eq	402c50 <ferror@plt+0x1620>  // b.none
  402c34:	add	x0, x0, #0x1
  402c38:	cmp	x3, x0
  402c3c:	b.eq	402c4c <ferror@plt+0x161c>  // b.none
  402c40:	ldrsb	w1, [x0]
  402c44:	cmp	w2, w1
  402c48:	cbnz	w1, 402c30 <ferror@plt+0x1600>
  402c4c:	mov	x0, #0x0                   	// #0
  402c50:	ret
  402c54:	nop
  402c58:	stp	x29, x30, [sp, #-32]!
  402c5c:	mov	w2, #0xa                   	// #10
  402c60:	mov	x29, sp
  402c64:	stp	x19, x20, [sp, #16]
  402c68:	mov	x20, x1
  402c6c:	mov	x19, x0
  402c70:	bl	4025d8 <ferror@plt+0xfa8>
  402c74:	mov	w1, #0xffff                	// #65535
  402c78:	cmp	w0, w1
  402c7c:	b.hi	402c8c <ferror@plt+0x165c>  // b.pmore
  402c80:	ldp	x19, x20, [sp, #16]
  402c84:	ldp	x29, x30, [sp], #32
  402c88:	ret
  402c8c:	mov	x1, x20
  402c90:	mov	x0, x19
  402c94:	bl	402598 <ferror@plt+0xf68>
  402c98:	stp	x29, x30, [sp, #-32]!
  402c9c:	mov	w2, #0x10                  	// #16
  402ca0:	mov	x29, sp
  402ca4:	stp	x19, x20, [sp, #16]
  402ca8:	mov	x20, x1
  402cac:	mov	x19, x0
  402cb0:	bl	4025d8 <ferror@plt+0xfa8>
  402cb4:	mov	w1, #0xffff                	// #65535
  402cb8:	cmp	w0, w1
  402cbc:	b.hi	402ccc <ferror@plt+0x169c>  // b.pmore
  402cc0:	ldp	x19, x20, [sp, #16]
  402cc4:	ldp	x29, x30, [sp], #32
  402cc8:	ret
  402ccc:	mov	x1, x20
  402cd0:	mov	x0, x19
  402cd4:	bl	402598 <ferror@plt+0xf68>
  402cd8:	mov	w2, #0xa                   	// #10
  402cdc:	b	4025d8 <ferror@plt+0xfa8>
  402ce0:	mov	w2, #0x10                  	// #16
  402ce4:	b	4025d8 <ferror@plt+0xfa8>
  402ce8:	stp	x29, x30, [sp, #-64]!
  402cec:	mov	x29, sp
  402cf0:	stp	x19, x20, [sp, #16]
  402cf4:	mov	x19, x0
  402cf8:	stp	x21, x22, [sp, #32]
  402cfc:	mov	x21, x1
  402d00:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402d04:	str	xzr, [sp, #56]
  402d08:	bl	4015f0 <__errno_location@plt>
  402d0c:	str	wzr, [x0]
  402d10:	cbz	x19, 402d24 <ferror@plt+0x16f4>
  402d14:	mov	x20, x0
  402d18:	ldrsb	w0, [x19]
  402d1c:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402d20:	cbnz	w0, 402d3c <ferror@plt+0x170c>
  402d24:	ldr	w0, [x22, #456]
  402d28:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402d2c:	mov	x3, x19
  402d30:	mov	x2, x21
  402d34:	add	x1, x1, #0x7f0
  402d38:	bl	4015b0 <errx@plt>
  402d3c:	add	x1, sp, #0x38
  402d40:	mov	x0, x19
  402d44:	mov	w3, #0x0                   	// #0
  402d48:	mov	w2, #0xa                   	// #10
  402d4c:	bl	4013f0 <__strtol_internal@plt>
  402d50:	ldr	w1, [x20]
  402d54:	cbnz	w1, 402d80 <ferror@plt+0x1750>
  402d58:	ldr	x1, [sp, #56]
  402d5c:	cmp	x1, x19
  402d60:	b.eq	402d24 <ferror@plt+0x16f4>  // b.none
  402d64:	cbz	x1, 402d70 <ferror@plt+0x1740>
  402d68:	ldrsb	w1, [x1]
  402d6c:	cbnz	w1, 402d24 <ferror@plt+0x16f4>
  402d70:	ldp	x19, x20, [sp, #16]
  402d74:	ldp	x21, x22, [sp, #32]
  402d78:	ldp	x29, x30, [sp], #64
  402d7c:	ret
  402d80:	ldr	w0, [x22, #456]
  402d84:	cmp	w1, #0x22
  402d88:	b.ne	402d24 <ferror@plt+0x16f4>  // b.any
  402d8c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402d90:	mov	x3, x19
  402d94:	mov	x2, x21
  402d98:	add	x1, x1, #0x7f0
  402d9c:	bl	401610 <err@plt>
  402da0:	stp	x29, x30, [sp, #-32]!
  402da4:	mov	x29, sp
  402da8:	stp	x19, x20, [sp, #16]
  402dac:	mov	x19, x1
  402db0:	mov	x20, x0
  402db4:	bl	402ce8 <ferror@plt+0x16b8>
  402db8:	mov	x2, #0x80000000            	// #2147483648
  402dbc:	add	x2, x0, x2
  402dc0:	mov	x1, #0xffffffff            	// #4294967295
  402dc4:	cmp	x2, x1
  402dc8:	b.hi	402dd8 <ferror@plt+0x17a8>  // b.pmore
  402dcc:	ldp	x19, x20, [sp, #16]
  402dd0:	ldp	x29, x30, [sp], #32
  402dd4:	ret
  402dd8:	bl	4015f0 <__errno_location@plt>
  402ddc:	mov	x4, x0
  402de0:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402de4:	mov	w5, #0x22                  	// #34
  402de8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402dec:	mov	x3, x20
  402df0:	ldr	w0, [x0, #456]
  402df4:	mov	x2, x19
  402df8:	str	w5, [x4]
  402dfc:	add	x1, x1, #0x7f0
  402e00:	bl	401610 <err@plt>
  402e04:	nop
  402e08:	stp	x29, x30, [sp, #-32]!
  402e0c:	mov	x29, sp
  402e10:	stp	x19, x20, [sp, #16]
  402e14:	mov	x19, x1
  402e18:	mov	x20, x0
  402e1c:	bl	402da0 <ferror@plt+0x1770>
  402e20:	add	w2, w0, #0x8, lsl #12
  402e24:	mov	w1, #0xffff                	// #65535
  402e28:	cmp	w2, w1
  402e2c:	b.hi	402e3c <ferror@plt+0x180c>  // b.pmore
  402e30:	ldp	x19, x20, [sp, #16]
  402e34:	ldp	x29, x30, [sp], #32
  402e38:	ret
  402e3c:	bl	4015f0 <__errno_location@plt>
  402e40:	mov	x4, x0
  402e44:	adrp	x0, 416000 <ferror@plt+0x149d0>
  402e48:	mov	w5, #0x22                  	// #34
  402e4c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402e50:	mov	x3, x20
  402e54:	ldr	w0, [x0, #456]
  402e58:	mov	x2, x19
  402e5c:	str	w5, [x4]
  402e60:	add	x1, x1, #0x7f0
  402e64:	bl	401610 <err@plt>
  402e68:	mov	w2, #0xa                   	// #10
  402e6c:	b	4024d0 <ferror@plt+0xea0>
  402e70:	mov	w2, #0x10                  	// #16
  402e74:	b	4024d0 <ferror@plt+0xea0>
  402e78:	stp	x29, x30, [sp, #-64]!
  402e7c:	mov	x29, sp
  402e80:	stp	x19, x20, [sp, #16]
  402e84:	mov	x19, x0
  402e88:	stp	x21, x22, [sp, #32]
  402e8c:	mov	x21, x1
  402e90:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402e94:	str	xzr, [sp, #56]
  402e98:	bl	4015f0 <__errno_location@plt>
  402e9c:	str	wzr, [x0]
  402ea0:	cbz	x19, 402eb4 <ferror@plt+0x1884>
  402ea4:	mov	x20, x0
  402ea8:	ldrsb	w0, [x19]
  402eac:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402eb0:	cbnz	w0, 402ecc <ferror@plt+0x189c>
  402eb4:	ldr	w0, [x22, #456]
  402eb8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402ebc:	mov	x3, x19
  402ec0:	mov	x2, x21
  402ec4:	add	x1, x1, #0x7f0
  402ec8:	bl	4015b0 <errx@plt>
  402ecc:	mov	x0, x19
  402ed0:	add	x1, sp, #0x38
  402ed4:	bl	401350 <strtod@plt>
  402ed8:	ldr	w0, [x20]
  402edc:	cbnz	w0, 402f08 <ferror@plt+0x18d8>
  402ee0:	ldr	x0, [sp, #56]
  402ee4:	cmp	x0, x19
  402ee8:	b.eq	402eb4 <ferror@plt+0x1884>  // b.none
  402eec:	cbz	x0, 402ef8 <ferror@plt+0x18c8>
  402ef0:	ldrsb	w0, [x0]
  402ef4:	cbnz	w0, 402eb4 <ferror@plt+0x1884>
  402ef8:	ldp	x19, x20, [sp, #16]
  402efc:	ldp	x21, x22, [sp, #32]
  402f00:	ldp	x29, x30, [sp], #64
  402f04:	ret
  402f08:	cmp	w0, #0x22
  402f0c:	ldr	w0, [x22, #456]
  402f10:	b.ne	402eb4 <ferror@plt+0x1884>  // b.any
  402f14:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402f18:	mov	x3, x19
  402f1c:	mov	x2, x21
  402f20:	add	x1, x1, #0x7f0
  402f24:	bl	401610 <err@plt>
  402f28:	stp	x29, x30, [sp, #-64]!
  402f2c:	mov	x29, sp
  402f30:	stp	x19, x20, [sp, #16]
  402f34:	mov	x19, x0
  402f38:	stp	x21, x22, [sp, #32]
  402f3c:	mov	x21, x1
  402f40:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402f44:	str	xzr, [sp, #56]
  402f48:	bl	4015f0 <__errno_location@plt>
  402f4c:	str	wzr, [x0]
  402f50:	cbz	x19, 402f64 <ferror@plt+0x1934>
  402f54:	mov	x20, x0
  402f58:	ldrsb	w0, [x19]
  402f5c:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402f60:	cbnz	w0, 402f7c <ferror@plt+0x194c>
  402f64:	ldr	w0, [x22, #456]
  402f68:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402f6c:	mov	x3, x19
  402f70:	mov	x2, x21
  402f74:	add	x1, x1, #0x7f0
  402f78:	bl	4015b0 <errx@plt>
  402f7c:	add	x1, sp, #0x38
  402f80:	mov	x0, x19
  402f84:	mov	w2, #0xa                   	// #10
  402f88:	bl	401500 <strtol@plt>
  402f8c:	ldr	w1, [x20]
  402f90:	cbnz	w1, 402fbc <ferror@plt+0x198c>
  402f94:	ldr	x1, [sp, #56]
  402f98:	cmp	x1, x19
  402f9c:	b.eq	402f64 <ferror@plt+0x1934>  // b.none
  402fa0:	cbz	x1, 402fac <ferror@plt+0x197c>
  402fa4:	ldrsb	w1, [x1]
  402fa8:	cbnz	w1, 402f64 <ferror@plt+0x1934>
  402fac:	ldp	x19, x20, [sp, #16]
  402fb0:	ldp	x21, x22, [sp, #32]
  402fb4:	ldp	x29, x30, [sp], #64
  402fb8:	ret
  402fbc:	ldr	w0, [x22, #456]
  402fc0:	cmp	w1, #0x22
  402fc4:	b.ne	402f64 <ferror@plt+0x1934>  // b.any
  402fc8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402fcc:	mov	x3, x19
  402fd0:	mov	x2, x21
  402fd4:	add	x1, x1, #0x7f0
  402fd8:	bl	401610 <err@plt>
  402fdc:	nop
  402fe0:	stp	x29, x30, [sp, #-64]!
  402fe4:	mov	x29, sp
  402fe8:	stp	x19, x20, [sp, #16]
  402fec:	mov	x19, x0
  402ff0:	stp	x21, x22, [sp, #32]
  402ff4:	mov	x21, x1
  402ff8:	adrp	x22, 416000 <ferror@plt+0x149d0>
  402ffc:	str	xzr, [sp, #56]
  403000:	bl	4015f0 <__errno_location@plt>
  403004:	str	wzr, [x0]
  403008:	cbz	x19, 40301c <ferror@plt+0x19ec>
  40300c:	mov	x20, x0
  403010:	ldrsb	w0, [x19]
  403014:	adrp	x22, 416000 <ferror@plt+0x149d0>
  403018:	cbnz	w0, 403034 <ferror@plt+0x1a04>
  40301c:	ldr	w0, [x22, #456]
  403020:	adrp	x1, 404000 <ferror@plt+0x29d0>
  403024:	mov	x3, x19
  403028:	mov	x2, x21
  40302c:	add	x1, x1, #0x7f0
  403030:	bl	4015b0 <errx@plt>
  403034:	add	x1, sp, #0x38
  403038:	mov	x0, x19
  40303c:	mov	w2, #0xa                   	// #10
  403040:	bl	4012f0 <strtoul@plt>
  403044:	ldr	w1, [x20]
  403048:	cbnz	w1, 403074 <ferror@plt+0x1a44>
  40304c:	ldr	x1, [sp, #56]
  403050:	cmp	x1, x19
  403054:	b.eq	40301c <ferror@plt+0x19ec>  // b.none
  403058:	cbz	x1, 403064 <ferror@plt+0x1a34>
  40305c:	ldrsb	w1, [x1]
  403060:	cbnz	w1, 40301c <ferror@plt+0x19ec>
  403064:	ldp	x19, x20, [sp, #16]
  403068:	ldp	x21, x22, [sp, #32]
  40306c:	ldp	x29, x30, [sp], #64
  403070:	ret
  403074:	ldr	w0, [x22, #456]
  403078:	cmp	w1, #0x22
  40307c:	b.ne	40301c <ferror@plt+0x19ec>  // b.any
  403080:	adrp	x1, 404000 <ferror@plt+0x29d0>
  403084:	mov	x3, x19
  403088:	mov	x2, x21
  40308c:	add	x1, x1, #0x7f0
  403090:	bl	401610 <err@plt>
  403094:	nop
  403098:	stp	x29, x30, [sp, #-48]!
  40309c:	mov	x29, sp
  4030a0:	stp	x19, x20, [sp, #16]
  4030a4:	mov	x19, x1
  4030a8:	mov	x20, x0
  4030ac:	add	x1, sp, #0x28
  4030b0:	bl	4029f0 <ferror@plt+0x13c0>
  4030b4:	cbz	w0, 4030ec <ferror@plt+0x1abc>
  4030b8:	bl	4015f0 <__errno_location@plt>
  4030bc:	ldr	w1, [x0]
  4030c0:	adrp	x2, 416000 <ferror@plt+0x149d0>
  4030c4:	mov	x3, x20
  4030c8:	ldr	w0, [x2, #456]
  4030cc:	mov	x2, x19
  4030d0:	cbz	w1, 4030e0 <ferror@plt+0x1ab0>
  4030d4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4030d8:	add	x1, x1, #0x7f0
  4030dc:	bl	401610 <err@plt>
  4030e0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4030e4:	add	x1, x1, #0x7f0
  4030e8:	bl	4015b0 <errx@plt>
  4030ec:	ldp	x19, x20, [sp, #16]
  4030f0:	ldr	x0, [sp, #40]
  4030f4:	ldp	x29, x30, [sp], #48
  4030f8:	ret
  4030fc:	nop
  403100:	stp	x29, x30, [sp, #-32]!
  403104:	mov	x29, sp
  403108:	str	x19, [sp, #16]
  40310c:	mov	x19, x1
  403110:	mov	x1, x2
  403114:	bl	402e78 <ferror@plt+0x1848>
  403118:	fcvtzs	d2, d0
  40311c:	mov	x0, #0x848000000000        	// #145685290680320
  403120:	movk	x0, #0x412e, lsl #48
  403124:	fmov	d1, x0
  403128:	scvtf	d3, d2
  40312c:	fsub	d0, d0, d3
  403130:	fmul	d0, d0, d1
  403134:	fcvtzs	d0, d0
  403138:	stp	d2, d0, [x19]
  40313c:	ldr	x19, [sp, #16]
  403140:	ldp	x29, x30, [sp], #32
  403144:	ret
  403148:	mov	w2, w0
  40314c:	mov	x0, x1
  403150:	and	w1, w2, #0xf000
  403154:	add	x14, x0, #0x1
  403158:	cmp	w1, #0x4, lsl #12
  40315c:	add	x13, x0, #0x2
  403160:	add	x12, x0, #0x3
  403164:	add	x11, x0, #0x4
  403168:	add	x10, x0, #0x5
  40316c:	add	x9, x0, #0x6
  403170:	add	x8, x0, #0x7
  403174:	add	x7, x0, #0x8
  403178:	add	x6, x0, #0x9
  40317c:	b.eq	4032e8 <ferror@plt+0x1cb8>  // b.none
  403180:	cmp	w1, #0xa, lsl #12
  403184:	b.eq	4031dc <ferror@plt+0x1bac>  // b.none
  403188:	cmp	w1, #0x2, lsl #12
  40318c:	b.eq	403308 <ferror@plt+0x1cd8>  // b.none
  403190:	cmp	w1, #0x6, lsl #12
  403194:	b.eq	4032f8 <ferror@plt+0x1cc8>  // b.none
  403198:	cmp	w1, #0xc, lsl #12
  40319c:	b.eq	403318 <ferror@plt+0x1ce8>  // b.none
  4031a0:	cmp	w1, #0x1, lsl #12
  4031a4:	b.eq	403328 <ferror@plt+0x1cf8>  // b.none
  4031a8:	cmp	w1, #0x8, lsl #12
  4031ac:	b.eq	403338 <ferror@plt+0x1d08>  // b.none
  4031b0:	mov	x4, x6
  4031b4:	mov	x6, x7
  4031b8:	mov	x7, x8
  4031bc:	mov	x8, x9
  4031c0:	mov	x9, x10
  4031c4:	mov	x10, x11
  4031c8:	mov	x11, x12
  4031cc:	mov	x12, x13
  4031d0:	mov	x13, x14
  4031d4:	mov	x14, x0
  4031d8:	b	4031e8 <ferror@plt+0x1bb8>
  4031dc:	mov	x4, x0
  4031e0:	mov	w1, #0x6c                  	// #108
  4031e4:	strb	w1, [x4], #10
  4031e8:	tst	x2, #0x100
  4031ec:	mov	w5, #0x2d                  	// #45
  4031f0:	mov	w3, #0x72                  	// #114
  4031f4:	csel	w3, w3, w5, ne  // ne = any
  4031f8:	tst	x2, #0x80
  4031fc:	strb	w3, [x14]
  403200:	mov	w3, #0x77                  	// #119
  403204:	csel	w3, w3, w5, ne  // ne = any
  403208:	strb	w3, [x13]
  40320c:	and	w1, w2, #0x40
  403210:	tbz	w2, #11, 4032b0 <ferror@plt+0x1c80>
  403214:	cmp	w1, #0x0
  403218:	mov	w3, #0x53                  	// #83
  40321c:	mov	w1, #0x73                  	// #115
  403220:	csel	w1, w1, w3, ne  // ne = any
  403224:	tst	x2, #0x20
  403228:	strb	w1, [x12]
  40322c:	mov	w5, #0x2d                  	// #45
  403230:	mov	w3, #0x72                  	// #114
  403234:	csel	w3, w3, w5, ne  // ne = any
  403238:	tst	x2, #0x10
  40323c:	strb	w3, [x11]
  403240:	mov	w3, #0x77                  	// #119
  403244:	csel	w3, w3, w5, ne  // ne = any
  403248:	strb	w3, [x10]
  40324c:	and	w1, w2, #0x8
  403250:	tbz	w2, #10, 4032d8 <ferror@plt+0x1ca8>
  403254:	cmp	w1, #0x0
  403258:	mov	w3, #0x53                  	// #83
  40325c:	mov	w1, #0x73                  	// #115
  403260:	csel	w1, w1, w3, ne  // ne = any
  403264:	tst	x2, #0x4
  403268:	strb	w1, [x9]
  40326c:	mov	w5, #0x2d                  	// #45
  403270:	mov	w3, #0x72                  	// #114
  403274:	csel	w3, w3, w5, ne  // ne = any
  403278:	tst	x2, #0x2
  40327c:	strb	w3, [x8]
  403280:	mov	w3, #0x77                  	// #119
  403284:	csel	w3, w3, w5, ne  // ne = any
  403288:	strb	w3, [x7]
  40328c:	and	w1, w2, #0x1
  403290:	tbz	w2, #9, 4032c0 <ferror@plt+0x1c90>
  403294:	cmp	w1, #0x0
  403298:	mov	w2, #0x54                  	// #84
  40329c:	mov	w1, #0x74                  	// #116
  4032a0:	csel	w1, w1, w2, ne  // ne = any
  4032a4:	strb	w1, [x6]
  4032a8:	strb	wzr, [x4]
  4032ac:	ret
  4032b0:	cmp	w1, #0x0
  4032b4:	mov	w1, #0x78                  	// #120
  4032b8:	csel	w1, w1, w5, ne  // ne = any
  4032bc:	b	403224 <ferror@plt+0x1bf4>
  4032c0:	cmp	w1, #0x0
  4032c4:	mov	w1, #0x78                  	// #120
  4032c8:	csel	w1, w1, w5, ne  // ne = any
  4032cc:	strb	w1, [x6]
  4032d0:	strb	wzr, [x4]
  4032d4:	ret
  4032d8:	cmp	w1, #0x0
  4032dc:	mov	w1, #0x78                  	// #120
  4032e0:	csel	w1, w1, w5, ne  // ne = any
  4032e4:	b	403264 <ferror@plt+0x1c34>
  4032e8:	mov	x4, x0
  4032ec:	mov	w1, #0x64                  	// #100
  4032f0:	strb	w1, [x4], #10
  4032f4:	b	4031e8 <ferror@plt+0x1bb8>
  4032f8:	mov	x4, x0
  4032fc:	mov	w1, #0x62                  	// #98
  403300:	strb	w1, [x4], #10
  403304:	b	4031e8 <ferror@plt+0x1bb8>
  403308:	mov	x4, x0
  40330c:	mov	w1, #0x63                  	// #99
  403310:	strb	w1, [x4], #10
  403314:	b	4031e8 <ferror@plt+0x1bb8>
  403318:	mov	x4, x0
  40331c:	mov	w1, #0x73                  	// #115
  403320:	strb	w1, [x4], #10
  403324:	b	4031e8 <ferror@plt+0x1bb8>
  403328:	mov	x4, x0
  40332c:	mov	w1, #0x70                  	// #112
  403330:	strb	w1, [x4], #10
  403334:	b	4031e8 <ferror@plt+0x1bb8>
  403338:	mov	x4, x0
  40333c:	mov	w1, #0x2d                  	// #45
  403340:	strb	w1, [x4], #10
  403344:	b	4031e8 <ferror@plt+0x1bb8>
  403348:	stp	x29, x30, [sp, #-96]!
  40334c:	mov	x29, sp
  403350:	stp	x19, x20, [sp, #16]
  403354:	stp	x21, x22, [sp, #32]
  403358:	add	x21, sp, #0x38
  40335c:	mov	x4, x21
  403360:	tbz	w0, #1, 403370 <ferror@plt+0x1d40>
  403364:	add	x4, x21, #0x1
  403368:	mov	w2, #0x20                  	// #32
  40336c:	strb	w2, [sp, #56]
  403370:	mov	w2, #0xa                   	// #10
  403374:	mov	x5, #0x1                   	// #1
  403378:	lsl	x3, x5, x2
  40337c:	cmp	x1, x3
  403380:	b.cc	403494 <ferror@plt+0x1e64>  // b.lo, b.ul, b.last
  403384:	add	w2, w2, #0xa
  403388:	cmp	w2, #0x46
  40338c:	b.ne	403378 <ferror@plt+0x1d48>  // b.any
  403390:	mov	w19, #0x3c                  	// #60
  403394:	mov	w8, #0xcccd                	// #52429
  403398:	adrp	x6, 404000 <ferror@plt+0x29d0>
  40339c:	movk	w8, #0xcccc, lsl #16
  4033a0:	add	x6, x6, #0x828
  4033a4:	mov	x5, #0xffffffffffffffff    	// #-1
  4033a8:	and	w7, w0, #0x1
  4033ac:	umull	x8, w19, w8
  4033b0:	lsl	x5, x5, x19
  4033b4:	lsr	x19, x1, x19
  4033b8:	bic	x5, x1, x5
  4033bc:	mov	w3, w19
  4033c0:	lsr	x8, x8, #35
  4033c4:	ldrsb	w1, [x6, w8, sxtw]
  4033c8:	strb	w1, [x4]
  4033cc:	cmp	w1, #0x42
  4033d0:	add	x1, x4, #0x1
  4033d4:	csel	w7, w7, wzr, ne  // ne = any
  4033d8:	cbz	w7, 4033e8 <ferror@plt+0x1db8>
  4033dc:	add	x1, x4, #0x3
  4033e0:	mov	w6, #0x4269                	// #17001
  4033e4:	sturh	w6, [x4, #1]
  4033e8:	strb	wzr, [x1]
  4033ec:	cbz	x5, 4034a8 <ferror@plt+0x1e78>
  4033f0:	sub	w2, w2, #0x14
  4033f4:	lsr	x2, x5, x2
  4033f8:	tbz	w0, #2, 4034dc <ferror@plt+0x1eac>
  4033fc:	add	x2, x2, #0x5
  403400:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403404:	movk	x0, #0xcccd
  403408:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  40340c:	movk	x4, #0x1999, lsl #48
  403410:	umulh	x20, x2, x0
  403414:	lsr	x20, x20, #3
  403418:	mul	x1, x20, x0
  40341c:	umulh	x0, x20, x0
  403420:	ror	x1, x1, #1
  403424:	lsr	x0, x0, #3
  403428:	cmp	x1, x4
  40342c:	csel	x20, x20, x0, hi  // hi = pmore
  403430:	cbz	x20, 4034a8 <ferror@plt+0x1e78>
  403434:	bl	4013a0 <localeconv@plt>
  403438:	cbz	x0, 40350c <ferror@plt+0x1edc>
  40343c:	ldr	x4, [x0]
  403440:	cbz	x4, 40350c <ferror@plt+0x1edc>
  403444:	ldrsb	w1, [x4]
  403448:	adrp	x0, 404000 <ferror@plt+0x29d0>
  40344c:	add	x0, x0, #0x820
  403450:	cmp	w1, #0x0
  403454:	csel	x4, x0, x4, eq  // eq = none
  403458:	mov	x6, x21
  40345c:	mov	x5, x20
  403460:	mov	w3, w19
  403464:	adrp	x2, 404000 <ferror@plt+0x29d0>
  403468:	add	x2, x2, #0x830
  40346c:	add	x22, sp, #0x40
  403470:	mov	x1, #0x20                  	// #32
  403474:	mov	x0, x22
  403478:	bl	401390 <snprintf@plt>
  40347c:	mov	x0, x22
  403480:	bl	401460 <strdup@plt>
  403484:	ldp	x19, x20, [sp, #16]
  403488:	ldp	x21, x22, [sp, #32]
  40348c:	ldp	x29, x30, [sp], #96
  403490:	ret
  403494:	subs	w19, w2, #0xa
  403498:	b.ne	403394 <ferror@plt+0x1d64>  // b.any
  40349c:	mov	w3, w1
  4034a0:	mov	w0, #0x42                  	// #66
  4034a4:	strh	w0, [x4]
  4034a8:	mov	x4, x21
  4034ac:	adrp	x2, 404000 <ferror@plt+0x29d0>
  4034b0:	add	x2, x2, #0x840
  4034b4:	add	x22, sp, #0x40
  4034b8:	mov	x1, #0x20                  	// #32
  4034bc:	mov	x0, x22
  4034c0:	bl	401390 <snprintf@plt>
  4034c4:	mov	x0, x22
  4034c8:	bl	401460 <strdup@plt>
  4034cc:	ldp	x19, x20, [sp, #16]
  4034d0:	ldp	x21, x22, [sp, #32]
  4034d4:	ldp	x29, x30, [sp], #96
  4034d8:	ret
  4034dc:	add	x2, x2, #0x32
  4034e0:	mov	x5, #0xf5c3                	// #62915
  4034e4:	movk	x5, #0x5c28, lsl #16
  4034e8:	lsr	x20, x2, #2
  4034ec:	movk	x5, #0xc28f, lsl #32
  4034f0:	movk	x5, #0x28f5, lsl #48
  4034f4:	umulh	x20, x20, x5
  4034f8:	lsr	x20, x20, #2
  4034fc:	cmp	x20, #0xa
  403500:	b.ne	403430 <ferror@plt+0x1e00>  // b.any
  403504:	add	w3, w19, #0x1
  403508:	b	4034a8 <ferror@plt+0x1e78>
  40350c:	adrp	x4, 404000 <ferror@plt+0x29d0>
  403510:	add	x4, x4, #0x820
  403514:	b	403458 <ferror@plt+0x1e28>
  403518:	cbz	x0, 403614 <ferror@plt+0x1fe4>
  40351c:	stp	x29, x30, [sp, #-64]!
  403520:	mov	x29, sp
  403524:	stp	x19, x20, [sp, #16]
  403528:	mov	x20, x0
  40352c:	ldrsb	w4, [x0]
  403530:	cbz	w4, 403604 <ferror@plt+0x1fd4>
  403534:	cmp	x1, #0x0
  403538:	stp	x21, x22, [sp, #32]
  40353c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403540:	stp	x23, x24, [sp, #48]
  403544:	mov	x21, x2
  403548:	mov	x23, x1
  40354c:	mov	x22, x3
  403550:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403554:	b.eq	4035fc <ferror@plt+0x1fcc>  // b.none
  403558:	mov	x19, #0x0                   	// #0
  40355c:	nop
  403560:	cmp	w4, #0x2c
  403564:	ldrsb	w4, [x20, #1]
  403568:	b.eq	403594 <ferror@plt+0x1f64>  // b.none
  40356c:	cbz	w4, 40359c <ferror@plt+0x1f6c>
  403570:	add	x20, x20, #0x1
  403574:	cmp	x21, x19
  403578:	b.hi	403560 <ferror@plt+0x1f30>  // b.pmore
  40357c:	mov	w0, #0xfffffffe            	// #-2
  403580:	ldp	x19, x20, [sp, #16]
  403584:	ldp	x21, x22, [sp, #32]
  403588:	ldp	x23, x24, [sp, #48]
  40358c:	ldp	x29, x30, [sp], #64
  403590:	ret
  403594:	mov	x24, x20
  403598:	cbnz	w4, 4035a0 <ferror@plt+0x1f70>
  40359c:	add	x24, x20, #0x1
  4035a0:	cmp	x0, x24
  4035a4:	b.cs	4035fc <ferror@plt+0x1fcc>  // b.hs, b.nlast
  4035a8:	sub	x1, x24, x0
  4035ac:	blr	x22
  4035b0:	cmn	w0, #0x1
  4035b4:	b.eq	4035fc <ferror@plt+0x1fcc>  // b.none
  4035b8:	str	w0, [x23, x19, lsl #2]
  4035bc:	add	x19, x19, #0x1
  4035c0:	ldrsb	w0, [x24]
  4035c4:	cbz	w0, 4035e4 <ferror@plt+0x1fb4>
  4035c8:	mov	x0, x20
  4035cc:	ldrsb	w4, [x0, #1]!
  4035d0:	cbz	w4, 4035e4 <ferror@plt+0x1fb4>
  4035d4:	cmp	x21, x19
  4035d8:	b.ls	40357c <ferror@plt+0x1f4c>  // b.plast
  4035dc:	mov	x20, x0
  4035e0:	b	403560 <ferror@plt+0x1f30>
  4035e4:	mov	w0, w19
  4035e8:	ldp	x19, x20, [sp, #16]
  4035ec:	ldp	x21, x22, [sp, #32]
  4035f0:	ldp	x23, x24, [sp, #48]
  4035f4:	ldp	x29, x30, [sp], #64
  4035f8:	ret
  4035fc:	ldp	x21, x22, [sp, #32]
  403600:	ldp	x23, x24, [sp, #48]
  403604:	mov	w0, #0xffffffff            	// #-1
  403608:	ldp	x19, x20, [sp, #16]
  40360c:	ldp	x29, x30, [sp], #64
  403610:	ret
  403614:	mov	w0, #0xffffffff            	// #-1
  403618:	ret
  40361c:	nop
  403620:	cbz	x0, 40369c <ferror@plt+0x206c>
  403624:	stp	x29, x30, [sp, #-32]!
  403628:	mov	x29, sp
  40362c:	str	x19, [sp, #16]
  403630:	mov	x19, x3
  403634:	mov	x3, x4
  403638:	cmp	x19, #0x0
  40363c:	ldrsb	w4, [x0]
  403640:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403644:	b.eq	403694 <ferror@plt+0x2064>  // b.none
  403648:	ldr	x5, [x19]
  40364c:	cmp	x5, x2
  403650:	b.hi	403694 <ferror@plt+0x2064>  // b.pmore
  403654:	cmp	w4, #0x2b
  403658:	b.eq	403684 <ferror@plt+0x2054>  // b.none
  40365c:	str	xzr, [x19]
  403660:	bl	403518 <ferror@plt+0x1ee8>
  403664:	cmp	w0, #0x0
  403668:	b.le	403678 <ferror@plt+0x2048>
  40366c:	ldr	x1, [x19]
  403670:	add	x1, x1, w0, sxtw
  403674:	str	x1, [x19]
  403678:	ldr	x19, [sp, #16]
  40367c:	ldp	x29, x30, [sp], #32
  403680:	ret
  403684:	add	x0, x0, #0x1
  403688:	add	x1, x1, x5, lsl #2
  40368c:	sub	x2, x2, x5
  403690:	b	403660 <ferror@plt+0x2030>
  403694:	mov	w0, #0xffffffff            	// #-1
  403698:	b	403678 <ferror@plt+0x2048>
  40369c:	mov	w0, #0xffffffff            	// #-1
  4036a0:	ret
  4036a4:	nop
  4036a8:	cmp	x2, #0x0
  4036ac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4036b0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4036b4:	b.eq	403790 <ferror@plt+0x2160>  // b.none
  4036b8:	stp	x29, x30, [sp, #-64]!
  4036bc:	mov	x29, sp
  4036c0:	stp	x19, x20, [sp, #16]
  4036c4:	mov	x20, x2
  4036c8:	mov	x19, x0
  4036cc:	stp	x21, x22, [sp, #32]
  4036d0:	mov	w21, #0x1                   	// #1
  4036d4:	str	x23, [sp, #48]
  4036d8:	mov	x23, x1
  4036dc:	ldrsb	w3, [x0]
  4036e0:	cbz	w3, 403778 <ferror@plt+0x2148>
  4036e4:	nop
  4036e8:	cmp	w3, #0x2c
  4036ec:	ldrsb	w3, [x19, #1]
  4036f0:	b.eq	403708 <ferror@plt+0x20d8>  // b.none
  4036f4:	cbz	w3, 403754 <ferror@plt+0x2124>
  4036f8:	add	x19, x19, #0x1
  4036fc:	cmp	w3, #0x2c
  403700:	ldrsb	w3, [x19, #1]
  403704:	b.ne	4036f4 <ferror@plt+0x20c4>  // b.any
  403708:	mov	x22, x19
  40370c:	cbz	w3, 403754 <ferror@plt+0x2124>
  403710:	cmp	x0, x22
  403714:	b.cs	403760 <ferror@plt+0x2130>  // b.hs, b.nlast
  403718:	sub	x1, x22, x0
  40371c:	blr	x20
  403720:	tbnz	w0, #31, 403764 <ferror@plt+0x2134>
  403724:	asr	w2, w0, #3
  403728:	and	w0, w0, #0x7
  40372c:	lsl	w0, w21, w0
  403730:	ldrb	w1, [x23, w2, sxtw]
  403734:	orr	w0, w0, w1
  403738:	strb	w0, [x23, w2, sxtw]
  40373c:	ldrsb	w0, [x22]
  403740:	cbz	w0, 403778 <ferror@plt+0x2148>
  403744:	ldrsb	w3, [x19, #1]!
  403748:	cbz	w3, 403778 <ferror@plt+0x2148>
  40374c:	mov	x0, x19
  403750:	b	4036e8 <ferror@plt+0x20b8>
  403754:	add	x22, x19, #0x1
  403758:	cmp	x0, x22
  40375c:	b.cc	403718 <ferror@plt+0x20e8>  // b.lo, b.ul, b.last
  403760:	mov	w0, #0xffffffff            	// #-1
  403764:	ldp	x19, x20, [sp, #16]
  403768:	ldp	x21, x22, [sp, #32]
  40376c:	ldr	x23, [sp, #48]
  403770:	ldp	x29, x30, [sp], #64
  403774:	ret
  403778:	mov	w0, #0x0                   	// #0
  40377c:	ldp	x19, x20, [sp, #16]
  403780:	ldp	x21, x22, [sp, #32]
  403784:	ldr	x23, [sp, #48]
  403788:	ldp	x29, x30, [sp], #64
  40378c:	ret
  403790:	mov	w0, #0xffffffea            	// #-22
  403794:	ret
  403798:	cmp	x2, #0x0
  40379c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4037a0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4037a4:	b.eq	403864 <ferror@plt+0x2234>  // b.none
  4037a8:	stp	x29, x30, [sp, #-48]!
  4037ac:	mov	x29, sp
  4037b0:	stp	x19, x20, [sp, #16]
  4037b4:	mov	x19, x0
  4037b8:	stp	x21, x22, [sp, #32]
  4037bc:	mov	x21, x2
  4037c0:	mov	x22, x1
  4037c4:	ldrsb	w3, [x0]
  4037c8:	cbz	w3, 403850 <ferror@plt+0x2220>
  4037cc:	nop
  4037d0:	cmp	w3, #0x2c
  4037d4:	ldrsb	w3, [x19, #1]
  4037d8:	b.eq	4037f0 <ferror@plt+0x21c0>  // b.none
  4037dc:	cbz	w3, 403830 <ferror@plt+0x2200>
  4037e0:	add	x19, x19, #0x1
  4037e4:	cmp	w3, #0x2c
  4037e8:	ldrsb	w3, [x19, #1]
  4037ec:	b.ne	4037dc <ferror@plt+0x21ac>  // b.any
  4037f0:	mov	x20, x19
  4037f4:	cbz	w3, 403830 <ferror@plt+0x2200>
  4037f8:	cmp	x0, x20
  4037fc:	b.cs	40383c <ferror@plt+0x220c>  // b.hs, b.nlast
  403800:	sub	x1, x20, x0
  403804:	blr	x21
  403808:	tbnz	x0, #63, 403840 <ferror@plt+0x2210>
  40380c:	ldr	x2, [x22]
  403810:	orr	x0, x2, x0
  403814:	str	x0, [x22]
  403818:	ldrsb	w0, [x20]
  40381c:	cbz	w0, 403850 <ferror@plt+0x2220>
  403820:	ldrsb	w3, [x19, #1]!
  403824:	cbz	w3, 403850 <ferror@plt+0x2220>
  403828:	mov	x0, x19
  40382c:	b	4037d0 <ferror@plt+0x21a0>
  403830:	add	x20, x19, #0x1
  403834:	cmp	x0, x20
  403838:	b.cc	403800 <ferror@plt+0x21d0>  // b.lo, b.ul, b.last
  40383c:	mov	w0, #0xffffffff            	// #-1
  403840:	ldp	x19, x20, [sp, #16]
  403844:	ldp	x21, x22, [sp, #32]
  403848:	ldp	x29, x30, [sp], #48
  40384c:	ret
  403850:	mov	w0, #0x0                   	// #0
  403854:	ldp	x19, x20, [sp, #16]
  403858:	ldp	x21, x22, [sp, #32]
  40385c:	ldp	x29, x30, [sp], #48
  403860:	ret
  403864:	mov	w0, #0xffffffea            	// #-22
  403868:	ret
  40386c:	nop
  403870:	stp	x29, x30, [sp, #-80]!
  403874:	mov	x29, sp
  403878:	str	xzr, [sp, #72]
  40387c:	cbz	x0, 403910 <ferror@plt+0x22e0>
  403880:	stp	x19, x20, [sp, #16]
  403884:	mov	x19, x0
  403888:	mov	x20, x2
  40388c:	stp	x21, x22, [sp, #32]
  403890:	mov	w21, w3
  403894:	stp	x23, x24, [sp, #48]
  403898:	mov	x23, x1
  40389c:	str	w3, [x1]
  4038a0:	str	w3, [x2]
  4038a4:	bl	4015f0 <__errno_location@plt>
  4038a8:	str	wzr, [x0]
  4038ac:	mov	x22, x0
  4038b0:	ldrsb	w0, [x19]
  4038b4:	cmp	w0, #0x3a
  4038b8:	b.eq	40391c <ferror@plt+0x22ec>  // b.none
  4038bc:	add	x24, sp, #0x48
  4038c0:	mov	x0, x19
  4038c4:	mov	x1, x24
  4038c8:	mov	w2, #0xa                   	// #10
  4038cc:	bl	401500 <strtol@plt>
  4038d0:	str	w0, [x23]
  4038d4:	str	w0, [x20]
  4038d8:	ldr	w0, [x22]
  4038dc:	cbnz	w0, 403954 <ferror@plt+0x2324>
  4038e0:	ldr	x2, [sp, #72]
  4038e4:	cmp	x2, #0x0
  4038e8:	ccmp	x2, x19, #0x4, ne  // ne = any
  4038ec:	b.eq	403954 <ferror@plt+0x2324>  // b.none
  4038f0:	ldrsb	w3, [x2]
  4038f4:	cmp	w3, #0x3a
  4038f8:	b.eq	403968 <ferror@plt+0x2338>  // b.none
  4038fc:	cmp	w3, #0x2d
  403900:	b.eq	403984 <ferror@plt+0x2354>  // b.none
  403904:	ldp	x19, x20, [sp, #16]
  403908:	ldp	x21, x22, [sp, #32]
  40390c:	ldp	x23, x24, [sp, #48]
  403910:	mov	w0, #0x0                   	// #0
  403914:	ldp	x29, x30, [sp], #80
  403918:	ret
  40391c:	add	x19, x19, #0x1
  403920:	add	x1, sp, #0x48
  403924:	mov	x0, x19
  403928:	mov	w2, #0xa                   	// #10
  40392c:	bl	401500 <strtol@plt>
  403930:	str	w0, [x20]
  403934:	ldr	w0, [x22]
  403938:	cbnz	w0, 403954 <ferror@plt+0x2324>
  40393c:	ldr	x0, [sp, #72]
  403940:	cbz	x0, 403954 <ferror@plt+0x2324>
  403944:	ldrsb	w1, [x0]
  403948:	cmp	w1, #0x0
  40394c:	ccmp	x0, x19, #0x4, eq  // eq = none
  403950:	b.ne	403904 <ferror@plt+0x22d4>  // b.any
  403954:	mov	w0, #0xffffffff            	// #-1
  403958:	ldp	x19, x20, [sp, #16]
  40395c:	ldp	x21, x22, [sp, #32]
  403960:	ldp	x23, x24, [sp, #48]
  403964:	b	403914 <ferror@plt+0x22e4>
  403968:	ldrsb	w1, [x2, #1]
  40396c:	cbnz	w1, 403984 <ferror@plt+0x2354>
  403970:	ldp	x23, x24, [sp, #48]
  403974:	str	w21, [x20]
  403978:	ldp	x19, x20, [sp, #16]
  40397c:	ldp	x21, x22, [sp, #32]
  403980:	b	403914 <ferror@plt+0x22e4>
  403984:	str	wzr, [x22]
  403988:	add	x19, x2, #0x1
  40398c:	mov	x1, x24
  403990:	mov	x0, x19
  403994:	mov	w2, #0xa                   	// #10
  403998:	str	xzr, [sp, #72]
  40399c:	bl	401500 <strtol@plt>
  4039a0:	str	w0, [x20]
  4039a4:	ldr	w0, [x22]
  4039a8:	cbz	w0, 40393c <ferror@plt+0x230c>
  4039ac:	b	403954 <ferror@plt+0x2324>
  4039b0:	cmp	x1, #0x0
  4039b4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4039b8:	b.eq	403a8c <ferror@plt+0x245c>  // b.none
  4039bc:	stp	x29, x30, [sp, #-80]!
  4039c0:	mov	x29, sp
  4039c4:	stp	x19, x20, [sp, #16]
  4039c8:	mov	x19, x1
  4039cc:	stp	x21, x22, [sp, #32]
  4039d0:	add	x22, sp, #0x48
  4039d4:	str	x23, [sp, #48]
  4039d8:	add	x23, sp, #0x40
  4039dc:	b	403a00 <ferror@plt+0x23d0>
  4039e0:	cmp	x20, #0x0
  4039e4:	add	x19, x3, x4
  4039e8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4039ec:	ccmp	x21, x4, #0x0, ne  // ne = any
  4039f0:	b.ne	403a74 <ferror@plt+0x2444>  // b.any
  4039f4:	bl	401400 <strncmp@plt>
  4039f8:	cbnz	w0, 403a74 <ferror@plt+0x2444>
  4039fc:	add	x0, x20, x21
  403a00:	mov	x1, x23
  403a04:	bl	4023a8 <ferror@plt+0xd78>
  403a08:	mov	x1, x22
  403a0c:	mov	x20, x0
  403a10:	mov	x0, x19
  403a14:	bl	4023a8 <ferror@plt+0xd78>
  403a18:	ldp	x21, x4, [sp, #64]
  403a1c:	mov	x3, x0
  403a20:	mov	x1, x3
  403a24:	mov	x0, x20
  403a28:	mov	x2, x21
  403a2c:	adds	x5, x21, x4
  403a30:	b.eq	403a5c <ferror@plt+0x242c>  // b.none
  403a34:	cmp	x5, #0x1
  403a38:	b.ne	4039e0 <ferror@plt+0x23b0>  // b.any
  403a3c:	cbz	x20, 403a4c <ferror@plt+0x241c>
  403a40:	ldrsb	w5, [x20]
  403a44:	cmp	w5, #0x2f
  403a48:	b.eq	403a5c <ferror@plt+0x242c>  // b.none
  403a4c:	cbz	x3, 403a74 <ferror@plt+0x2444>
  403a50:	ldrsb	w5, [x3]
  403a54:	cmp	w5, #0x2f
  403a58:	b.ne	4039e0 <ferror@plt+0x23b0>  // b.any
  403a5c:	mov	w0, #0x1                   	// #1
  403a60:	ldp	x19, x20, [sp, #16]
  403a64:	ldp	x21, x22, [sp, #32]
  403a68:	ldr	x23, [sp, #48]
  403a6c:	ldp	x29, x30, [sp], #80
  403a70:	ret
  403a74:	mov	w0, #0x0                   	// #0
  403a78:	ldp	x19, x20, [sp, #16]
  403a7c:	ldp	x21, x22, [sp, #32]
  403a80:	ldr	x23, [sp, #48]
  403a84:	ldp	x29, x30, [sp], #80
  403a88:	ret
  403a8c:	mov	w0, #0x0                   	// #0
  403a90:	ret
  403a94:	nop
  403a98:	stp	x29, x30, [sp, #-64]!
  403a9c:	mov	x29, sp
  403aa0:	stp	x19, x20, [sp, #16]
  403aa4:	mov	x19, x1
  403aa8:	orr	x1, x0, x1
  403aac:	cbz	x1, 403b2c <ferror@plt+0x24fc>
  403ab0:	stp	x21, x22, [sp, #32]
  403ab4:	mov	x20, x0
  403ab8:	mov	x21, x2
  403abc:	cbz	x0, 403b40 <ferror@plt+0x2510>
  403ac0:	cbz	x19, 403b58 <ferror@plt+0x2528>
  403ac4:	stp	x23, x24, [sp, #48]
  403ac8:	bl	401300 <strlen@plt>
  403acc:	mov	x23, x0
  403ad0:	mvn	x0, x0
  403ad4:	mov	x22, #0x0                   	// #0
  403ad8:	cmp	x21, x0
  403adc:	b.hi	403b14 <ferror@plt+0x24e4>  // b.pmore
  403ae0:	add	x24, x21, x23
  403ae4:	add	x0, x24, #0x1
  403ae8:	bl	4013d0 <malloc@plt>
  403aec:	mov	x22, x0
  403af0:	cbz	x0, 403b14 <ferror@plt+0x24e4>
  403af4:	mov	x1, x20
  403af8:	mov	x2, x23
  403afc:	bl	4012d0 <memcpy@plt>
  403b00:	mov	x2, x21
  403b04:	mov	x1, x19
  403b08:	add	x0, x22, x23
  403b0c:	bl	4012d0 <memcpy@plt>
  403b10:	strb	wzr, [x22, x24]
  403b14:	mov	x0, x22
  403b18:	ldp	x19, x20, [sp, #16]
  403b1c:	ldp	x21, x22, [sp, #32]
  403b20:	ldp	x23, x24, [sp, #48]
  403b24:	ldp	x29, x30, [sp], #64
  403b28:	ret
  403b2c:	ldp	x19, x20, [sp, #16]
  403b30:	adrp	x0, 403000 <ferror@plt+0x19d0>
  403b34:	ldp	x29, x30, [sp], #64
  403b38:	add	x0, x0, #0xfa8
  403b3c:	b	401460 <strdup@plt>
  403b40:	mov	x0, x19
  403b44:	mov	x1, x2
  403b48:	ldp	x19, x20, [sp, #16]
  403b4c:	ldp	x21, x22, [sp, #32]
  403b50:	ldp	x29, x30, [sp], #64
  403b54:	b	401530 <strndup@plt>
  403b58:	ldp	x19, x20, [sp, #16]
  403b5c:	ldp	x21, x22, [sp, #32]
  403b60:	ldp	x29, x30, [sp], #64
  403b64:	b	401460 <strdup@plt>
  403b68:	stp	x29, x30, [sp, #-32]!
  403b6c:	mov	x2, #0x0                   	// #0
  403b70:	mov	x29, sp
  403b74:	stp	x19, x20, [sp, #16]
  403b78:	mov	x20, x0
  403b7c:	mov	x19, x1
  403b80:	cbz	x1, 403b90 <ferror@plt+0x2560>
  403b84:	mov	x0, x1
  403b88:	bl	401300 <strlen@plt>
  403b8c:	mov	x2, x0
  403b90:	mov	x1, x19
  403b94:	mov	x0, x20
  403b98:	ldp	x19, x20, [sp, #16]
  403b9c:	ldp	x29, x30, [sp], #32
  403ba0:	b	403a98 <ferror@plt+0x2468>
  403ba4:	nop
  403ba8:	stp	x29, x30, [sp, #-288]!
  403bac:	mov	w9, #0xffffffd0            	// #-48
  403bb0:	mov	w8, #0xffffff80            	// #-128
  403bb4:	mov	x29, sp
  403bb8:	add	x10, sp, #0xf0
  403bbc:	add	x11, sp, #0x120
  403bc0:	stp	x11, x11, [sp, #80]
  403bc4:	str	x10, [sp, #96]
  403bc8:	stp	w9, w8, [sp, #104]
  403bcc:	ldp	x10, x11, [sp, #80]
  403bd0:	str	x19, [sp, #16]
  403bd4:	ldp	x8, x9, [sp, #96]
  403bd8:	mov	x19, x0
  403bdc:	add	x0, sp, #0x48
  403be0:	stp	x10, x11, [sp, #32]
  403be4:	stp	x8, x9, [sp, #48]
  403be8:	str	q0, [sp, #112]
  403bec:	str	q1, [sp, #128]
  403bf0:	str	q2, [sp, #144]
  403bf4:	str	q3, [sp, #160]
  403bf8:	str	q4, [sp, #176]
  403bfc:	str	q5, [sp, #192]
  403c00:	str	q6, [sp, #208]
  403c04:	str	q7, [sp, #224]
  403c08:	stp	x2, x3, [sp, #240]
  403c0c:	add	x2, sp, #0x20
  403c10:	stp	x4, x5, [sp, #256]
  403c14:	stp	x6, x7, [sp, #272]
  403c18:	bl	401520 <vasprintf@plt>
  403c1c:	tbnz	w0, #31, 403c4c <ferror@plt+0x261c>
  403c20:	ldr	x1, [sp, #72]
  403c24:	sxtw	x2, w0
  403c28:	mov	x0, x19
  403c2c:	bl	403a98 <ferror@plt+0x2468>
  403c30:	mov	x19, x0
  403c34:	ldr	x0, [sp, #72]
  403c38:	bl	401510 <free@plt>
  403c3c:	mov	x0, x19
  403c40:	ldr	x19, [sp, #16]
  403c44:	ldp	x29, x30, [sp], #288
  403c48:	ret
  403c4c:	mov	x19, #0x0                   	// #0
  403c50:	mov	x0, x19
  403c54:	ldr	x19, [sp, #16]
  403c58:	ldp	x29, x30, [sp], #288
  403c5c:	ret
  403c60:	stp	x29, x30, [sp, #-80]!
  403c64:	mov	x29, sp
  403c68:	stp	x21, x22, [sp, #32]
  403c6c:	ldr	x21, [x0]
  403c70:	stp	x19, x20, [sp, #16]
  403c74:	mov	x19, x0
  403c78:	ldrsb	w0, [x21]
  403c7c:	cbz	w0, 403dc0 <ferror@plt+0x2790>
  403c80:	mov	x0, x21
  403c84:	mov	x22, x2
  403c88:	stp	x23, x24, [sp, #48]
  403c8c:	mov	x24, x1
  403c90:	mov	w23, w3
  403c94:	mov	x1, x2
  403c98:	bl	401540 <strspn@plt>
  403c9c:	add	x20, x21, x0
  403ca0:	ldrsb	w21, [x21, x0]
  403ca4:	cbz	w21, 403d84 <ferror@plt+0x2754>
  403ca8:	cbz	w23, 403d2c <ferror@plt+0x26fc>
  403cac:	adrp	x0, 404000 <ferror@plt+0x29d0>
  403cb0:	mov	w1, w21
  403cb4:	add	x0, x0, #0x848
  403cb8:	bl	401550 <strchr@plt>
  403cbc:	cbz	x0, 403d5c <ferror@plt+0x272c>
  403cc0:	add	x1, sp, #0x48
  403cc4:	add	x23, x20, #0x1
  403cc8:	mov	x0, x23
  403ccc:	strb	w21, [sp, #72]
  403cd0:	strb	wzr, [sp, #73]
  403cd4:	bl	402430 <ferror@plt+0xe00>
  403cd8:	add	x1, x20, x0
  403cdc:	str	x0, [x24]
  403ce0:	ldrsb	w1, [x1, #1]
  403ce4:	cmp	w1, #0x0
  403ce8:	ccmp	w21, w1, #0x0, ne  // ne = any
  403cec:	b.ne	403d84 <ferror@plt+0x2754>  // b.any
  403cf0:	add	x0, x0, #0x2
  403cf4:	add	x21, x20, x0
  403cf8:	ldrsb	w1, [x20, x0]
  403cfc:	cbz	w1, 403d0c <ferror@plt+0x26dc>
  403d00:	mov	x0, x22
  403d04:	bl	401550 <strchr@plt>
  403d08:	cbz	x0, 403d84 <ferror@plt+0x2754>
  403d0c:	mov	x20, x23
  403d10:	ldp	x23, x24, [sp, #48]
  403d14:	str	x21, [x19]
  403d18:	mov	x0, x20
  403d1c:	ldp	x19, x20, [sp, #16]
  403d20:	ldp	x21, x22, [sp, #32]
  403d24:	ldp	x29, x30, [sp], #80
  403d28:	ret
  403d2c:	mov	x1, x22
  403d30:	mov	x0, x20
  403d34:	bl	4015d0 <strcspn@plt>
  403d38:	str	x0, [x24]
  403d3c:	add	x0, x20, x0
  403d40:	ldp	x23, x24, [sp, #48]
  403d44:	str	x0, [x19]
  403d48:	mov	x0, x20
  403d4c:	ldp	x19, x20, [sp, #16]
  403d50:	ldp	x21, x22, [sp, #32]
  403d54:	ldp	x29, x30, [sp], #80
  403d58:	ret
  403d5c:	mov	x1, x22
  403d60:	mov	x0, x20
  403d64:	bl	402430 <ferror@plt+0xe00>
  403d68:	str	x0, [x24]
  403d6c:	add	x21, x20, x0
  403d70:	ldrsb	w1, [x20, x0]
  403d74:	cbz	w1, 403da4 <ferror@plt+0x2774>
  403d78:	mov	x0, x22
  403d7c:	bl	401550 <strchr@plt>
  403d80:	cbnz	x0, 403da4 <ferror@plt+0x2774>
  403d84:	ldp	x23, x24, [sp, #48]
  403d88:	str	x20, [x19]
  403d8c:	mov	x20, #0x0                   	// #0
  403d90:	mov	x0, x20
  403d94:	ldp	x19, x20, [sp, #16]
  403d98:	ldp	x21, x22, [sp, #32]
  403d9c:	ldp	x29, x30, [sp], #80
  403da0:	ret
  403da4:	ldp	x23, x24, [sp, #48]
  403da8:	str	x21, [x19]
  403dac:	mov	x0, x20
  403db0:	ldp	x19, x20, [sp, #16]
  403db4:	ldp	x21, x22, [sp, #32]
  403db8:	ldp	x29, x30, [sp], #80
  403dbc:	ret
  403dc0:	mov	x20, #0x0                   	// #0
  403dc4:	mov	x0, x20
  403dc8:	ldp	x19, x20, [sp, #16]
  403dcc:	ldp	x21, x22, [sp, #32]
  403dd0:	ldp	x29, x30, [sp], #80
  403dd4:	ret
  403dd8:	stp	x29, x30, [sp, #-32]!
  403ddc:	mov	x29, sp
  403de0:	str	x19, [sp, #16]
  403de4:	mov	x19, x0
  403de8:	b	403df4 <ferror@plt+0x27c4>
  403dec:	cmp	w0, #0xa
  403df0:	b.eq	403e14 <ferror@plt+0x27e4>  // b.none
  403df4:	mov	x0, x19
  403df8:	bl	401430 <fgetc@plt>
  403dfc:	cmn	w0, #0x1
  403e00:	b.ne	403dec <ferror@plt+0x27bc>  // b.any
  403e04:	mov	w0, #0x1                   	// #1
  403e08:	ldr	x19, [sp, #16]
  403e0c:	ldp	x29, x30, [sp], #32
  403e10:	ret
  403e14:	mov	w0, #0x0                   	// #0
  403e18:	ldr	x19, [sp, #16]
  403e1c:	ldp	x29, x30, [sp], #32
  403e20:	ret
  403e24:	nop
  403e28:	stp	x29, x30, [sp, #-64]!
  403e2c:	mov	x29, sp
  403e30:	stp	x19, x20, [sp, #16]
  403e34:	adrp	x20, 415000 <ferror@plt+0x139d0>
  403e38:	add	x20, x20, #0xdf0
  403e3c:	stp	x21, x22, [sp, #32]
  403e40:	adrp	x21, 415000 <ferror@plt+0x139d0>
  403e44:	add	x21, x21, #0xde8
  403e48:	sub	x20, x20, x21
  403e4c:	mov	w22, w0
  403e50:	stp	x23, x24, [sp, #48]
  403e54:	mov	x23, x1
  403e58:	mov	x24, x2
  403e5c:	bl	401290 <memcpy@plt-0x40>
  403e60:	cmp	xzr, x20, asr #3
  403e64:	b.eq	403e90 <ferror@plt+0x2860>  // b.none
  403e68:	asr	x20, x20, #3
  403e6c:	mov	x19, #0x0                   	// #0
  403e70:	ldr	x3, [x21, x19, lsl #3]
  403e74:	mov	x2, x24
  403e78:	add	x19, x19, #0x1
  403e7c:	mov	x1, x23
  403e80:	mov	w0, w22
  403e84:	blr	x3
  403e88:	cmp	x20, x19
  403e8c:	b.ne	403e70 <ferror@plt+0x2840>  // b.any
  403e90:	ldp	x19, x20, [sp, #16]
  403e94:	ldp	x21, x22, [sp, #32]
  403e98:	ldp	x23, x24, [sp, #48]
  403e9c:	ldp	x29, x30, [sp], #64
  403ea0:	ret
  403ea4:	nop
  403ea8:	ret
  403eac:	nop
  403eb0:	adrp	x2, 416000 <ferror@plt+0x149d0>
  403eb4:	mov	x1, #0x0                   	// #0
  403eb8:	ldr	x2, [x2, #448]
  403ebc:	b	401360 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403ec0 <.fini>:
  403ec0:	stp	x29, x30, [sp, #-16]!
  403ec4:	mov	x29, sp
  403ec8:	ldp	x29, x30, [sp], #16
  403ecc:	ret
