<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='81' type='302'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='79'>/// SExtVElems, takes an input vector of a smaller type and sign
      /// extends to an output vector of a larger type.</doc>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1359' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='7528' u='r' c='_ZNK4llvm17PPCTargetLowering20LowerINT_TO_FPVectorENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='12558' u='r' c='_ZL22addShuffleForVecExtendPN4llvm6SDNodeERNS_12SelectionDAGENS_7SDValueEmm'/>
