// Seed: 1419566690
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd28,
    parameter id_4 = 32'd27,
    parameter id_7 = 32'd50
) (
    input uwire id_0,
    input wand id_1,
    input tri _id_2,
    output uwire id_3,
    input wire _id_4,
    output uwire id_5,
    output wand id_6,
    output supply1 _id_7
);
  logic [id_4 : -1] id_9[id_2 : id_7];
  ;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  logic [id_2 : 1] id_10;
  ;
  logic [id_2 : 1 'b0] id_11;
  ;
endmodule
