Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 13 12:44:56 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu2cgsfvc784-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 5408 |     0 |     47232 | 11.45 |
|   LUT as Logic             | 5065 |     0 |     47232 | 10.72 |
|   LUT as Memory            |  343 |     0 |     28800 |  1.19 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |  343 |     0 |           |       |
| CLB Registers              | 9982 |     0 |     94464 | 10.57 |
|   Register as Flip Flop    | 9982 |     0 |     94464 | 10.57 |
|   Register as Latch        |    0 |     0 |     94464 |  0.00 |
| CARRY8                     |   32 |     0 |      8820 |  0.36 |
| F7 Muxes                   |  133 |     0 |     35280 |  0.38 |
| F8 Muxes                   |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 70    |          Yes |           - |        Reset |
| 200   |          Yes |         Set |            - |
| 9712  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1485 |     0 |      8820 | 16.84 |
|   CLBL                                     |  981 |     0 |           |       |
|   CLBM                                     |  504 |     0 |           |       |
| LUT as Logic                               | 5065 |     0 |     47232 | 10.72 |
|   using O5 output only                     |  187 |       |           |       |
|   using O6 output only                     | 3070 |       |           |       |
|   using O5 and O6                          | 1808 |       |           |       |
| LUT as Memory                              |  343 |     0 |     28800 |  1.19 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |  343 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  237 |       |           |       |
|     using O5 and O6                        |  106 |       |           |       |
| CLB Registers                              | 9982 |     0 |     94464 | 10.57 |
|   Register driven from within the CLB      | 4070 |       |           |       |
|   Register driven from outside the CLB     | 5912 |       |           |       |
|     LUT in front of the register is unused | 4928 |       |           |       |
|     LUT in front of the register is used   |  984 |       |           |       |
| Unique Control Sets                        |  426 |       |     17640 |  2.41 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    4 |     0 |       150 |  2.67 |
|   RAMB36/FIFO*    |    2 |     0 |       150 |  1.33 |
|     RAMB36E2 only |    2 |       |           |       |
|   RAMB18          |    4 |     0 |       300 |  1.33 |
|     RAMB18E2 only |    4 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       240 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   34 |    34 |       252 | 13.49 |
| HPIOB_M          |    0 |     0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |        72 |  0.00 |
| HDIOB_M          |   17 |    17 |        48 | 35.42 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   16 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |   17 |    17 |        48 | 35.42 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   16 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       196 |  2.04 |
|   BUFGCE             |    2 |     0 |        88 |  2.27 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    2 |     0 |        72 |  2.78 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 9712 |            Register |
| LUT3     | 1892 |                 CLB |
| LUT6     | 1454 |                 CLB |
| LUT2     | 1251 |                 CLB |
| LUT4     | 1212 |                 CLB |
| LUT5     |  962 |                 CLB |
| SRL16E   |  286 |                 CLB |
| FDSE     |  200 |            Register |
| SRLC32E  |  163 |                 CLB |
| MUXF7    |  133 |                 CLB |
| LUT1     |  102 |                 CLB |
| FDCE     |   70 |            Register |
| OBUF     |   32 |                 I/O |
| CARRY8   |   32 |                 CLB |
| RAMB18E2 |    4 |           Block Ram |
| RAMB36E2 |    2 |           Block Ram |
| INBUF    |    2 |                 I/O |
| IBUFCTRL |    2 |              Others |
| BUFG_PS  |    2 |               Clock |
| BUFGCE   |    2 |               Clock |
| PS8      |    1 |            Advanced |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------+------+
|            Ref Name            | Used |
+--------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0   |    1 |
| design_1_xbar_1                |    1 |
| design_1_xbar_0                |    1 |
| design_1_util_vector_logic_0_0 |    1 |
| design_1_rst_ps8_0_149M_0      |    1 |
| design_1_dac_125M_reset_0      |    1 |
| design_1_axi_gpio_0_0          |    1 |
| design_1_axi_dma_1_0           |    1 |
| design_1_axi_dma_0_0           |    1 |
| design_1_auto_us_3             |    1 |
| design_1_auto_us_2             |    1 |
| design_1_auto_us_1             |    1 |
| design_1_auto_us_0             |    1 |
| design_1_auto_pc_0             |    1 |
| design_1_ad9767_send_1_0       |    1 |
| design_1_ad9767_send_0_0       |    1 |
+--------------------------------+------+


