0.7
2020.1
May 27 2020
20:09:33
E:/vivadoproject/CPU_Design.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/vivadoproject/CPU_Design.srcs/sim_1/new/CPU_Design_sim.v,1624012992,verilog,,,,CPU_Design_sim,,,,,,,,
E:/vivadoproject/CPU_Design.srcs/sources_1/ip/ROM_B/sim/ROM_B.v,1623846288,verilog,,E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v,,ROM_B,,,,,,,,
E:/vivadoproject/CPU_Design.srcs/sources_1/new/CPU_Design.v,1624013262,verilog,,E:/vivadoproject/CPU_Design.srcs/sim_1/new/CPU_Design_sim.v,,ALU;CPU;CPU_Design;CU;Code_Translation;Display;Div;ID2;IR_Register;PC;PC_ADD;Register_A_B;Register_F;Regs;data_select;immU,,,,,,,,
