Timing Analyzer report for 7
Fri Feb 16 06:17:54 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'c'
 12. Hold: 'c'
 13. Setup Transfers
 14. Hold Transfers
 15. Report TCCS
 16. Report RSKM
 17. Unconstrained Paths Summary
 18. Clock Status Summary
 19. Unconstrained Input Ports
 20. Unconstrained Output Ports
 21. Unconstrained Input Ports
 22. Unconstrained Output Ports
 23. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                            ;
+-----------------------+------------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                     ;
; Revision Name         ; 7                                                          ;
; Device Family         ; MAX II                                                     ;
; Device Name           ; EPM570ZM256I8                                              ;
; Timing Models         ; Final                                                      ;
; Delay Model           ; Slow Model                                                 ;
; Rise/Fall Delays      ; Unavailable                                                ;
+-----------------------+------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; c          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { c }   ;
; w          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { w }   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Fmax Summary                                    ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 79.23 MHz ; 79.23 MHz       ; c          ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Setup Summary                   ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; c     ; -16.771 ; -100.534      ;
+-------+---------+---------------+


+-------------------------------+
; Hold Summary                  ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; c     ; 5.254 ; 0.000         ;
+-------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+--------------------------------+
; Minimum Pulse Width Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -2.289 ; -2.289        ;
; w     ; -2.289 ; -2.289        ;
+-------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'c'                                                                                                                                                                                                                                              ;
+---------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                          ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.771 ; lpm_dff:inst2|dffs[0]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 1.000        ; 0.000      ; 17.450     ;
; -15.697 ; lpm_dff:inst2|dffs[0]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; w            ; c           ; 1.000        ; 0.000      ; 16.376     ;
; -14.641 ; lpm_dff:inst2|dffs[0]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 1.000        ; 0.000      ; 15.320     ;
; -14.144 ; lpm_dff:inst2|dffs[0]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; w            ; c           ; 1.000        ; 0.000      ; 14.823     ;
; -13.884 ; lpm_dff:inst2|dffs[0]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; w            ; c           ; 1.000        ; 0.000      ; 14.563     ;
; -13.776 ; lpm_dff:inst2|dffs[0]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; w            ; c           ; 1.000        ; 0.000      ; 14.455     ;
; -12.602 ; lpm_dff:inst2|dffs[4]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 1.000        ; 0.000      ; 13.281     ;
; -12.342 ; lpm_dff:inst2|dffs[2]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 1.000        ; 0.000      ; 13.021     ;
; -11.621 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; c            ; c           ; 1.000        ; 0.000      ; 12.300     ;
; -11.621 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 12.300     ;
; -11.621 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 12.300     ;
; -11.621 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 12.300     ;
; -11.621 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 12.300     ;
; -11.621 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; c            ; c           ; 1.000        ; 0.000      ; 12.300     ;
; -11.621 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 12.300     ;
; -11.608 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; c            ; c           ; 1.000        ; 0.000      ; 12.287     ;
; -11.608 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 12.287     ;
; -11.608 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 12.287     ;
; -11.608 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 12.287     ;
; -11.608 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 12.287     ;
; -11.608 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; c            ; c           ; 1.000        ; 0.000      ; 12.287     ;
; -11.608 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 12.287     ;
; -11.437 ; lpm_dff:inst2|dffs[1]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 1.000        ; 0.000      ; 12.116     ;
; -11.408 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; c            ; c           ; 1.000        ; 0.000      ; 12.087     ;
; -11.408 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 12.087     ;
; -11.408 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 12.087     ;
; -11.408 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 12.087     ;
; -11.408 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 12.087     ;
; -11.408 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; c            ; c           ; 1.000        ; 0.000      ; 12.087     ;
; -11.408 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 12.087     ;
; -11.268 ; lpm_dff:inst2|dffs[2]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; w            ; c           ; 1.000        ; 0.000      ; 11.947     ;
; -11.216 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; c            ; c           ; 1.000        ; 0.000      ; 11.895     ;
; -11.216 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 11.895     ;
; -11.216 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 11.895     ;
; -11.216 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 11.895     ;
; -11.216 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 11.895     ;
; -11.216 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; c            ; c           ; 1.000        ; 0.000      ; 11.895     ;
; -11.216 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 11.895     ;
; -11.129 ; lpm_dff:inst2|dffs[3]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 1.000        ; 0.000      ; 11.808     ;
; -10.685 ; lpm_dff:inst2|dffs[5]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 1.000        ; 0.000      ; 11.364     ;
; -10.472 ; lpm_dff:inst2|dffs[4]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 1.000        ; 0.000      ; 11.151     ;
; -10.368 ; lpm_dff:inst2|dffs[4]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; w            ; c           ; 1.000        ; 0.000      ; 11.047     ;
; -10.363 ; lpm_dff:inst2|dffs[1]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; w            ; c           ; 1.000        ; 0.000      ; 11.042     ;
; -10.337 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; c            ; c           ; 1.000        ; 0.000      ; 11.016     ;
; -10.337 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 11.016     ;
; -10.337 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 11.016     ;
; -10.337 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 11.016     ;
; -10.337 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 11.016     ;
; -10.337 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; c            ; c           ; 1.000        ; 0.000      ; 11.016     ;
; -10.337 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 11.016     ;
; -10.212 ; lpm_dff:inst2|dffs[2]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 1.000        ; 0.000      ; 10.891     ;
; -10.055 ; lpm_dff:inst2|dffs[3]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; w            ; c           ; 1.000        ; 0.000      ; 10.734     ;
; -9.917  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; c            ; c           ; 1.000        ; 0.000      ; 10.596     ;
; -9.917  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 10.596     ;
; -9.917  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 10.596     ;
; -9.917  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 10.596     ;
; -9.917  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 10.596     ;
; -9.917  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; c            ; c           ; 1.000        ; 0.000      ; 10.596     ;
; -9.917  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 10.596     ;
; -9.908  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; c            ; c           ; 1.000        ; 0.000      ; 10.587     ;
; -9.908  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 10.587     ;
; -9.908  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 10.587     ;
; -9.908  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 10.587     ;
; -9.908  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 10.587     ;
; -9.908  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; c            ; c           ; 1.000        ; 0.000      ; 10.587     ;
; -9.908  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 10.587     ;
; -9.565  ; lpm_dff:inst2|dffs[5]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 1.000        ; 0.000      ; 10.244     ;
; -9.455  ; lpm_dff:inst2|dffs[2]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; w            ; c           ; 1.000        ; 0.000      ; 10.134     ;
; -9.307  ; lpm_dff:inst2|dffs[1]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 1.000        ; 0.000      ; 9.986      ;
; -9.064  ; lpm_dff:inst2|dffs[1]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; w            ; c           ; 1.000        ; 0.000      ; 9.743      ;
; -8.999  ; lpm_dff:inst2|dffs[3]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 1.000        ; 0.000      ; 9.678      ;
; -8.739  ; lpm_dff:inst2|dffs[0]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; w            ; c           ; 1.000        ; 0.000      ; 9.418      ;
; -8.550  ; lpm_dff:inst2|dffs[1]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; w            ; c           ; 1.000        ; 0.000      ; 9.229      ;
; -8.497  ; lpm_dff:inst2|dffs[2]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; w            ; c           ; 1.000        ; 0.000      ; 9.176      ;
; -8.442  ; lpm_dff:inst2|dffs[1]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; w            ; c           ; 1.000        ; 0.000      ; 9.121      ;
; -7.392  ; lpm_dff:inst2|dffs[3]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; w            ; c           ; 1.000        ; 0.000      ; 8.071      ;
; -7.011  ; lpm_dff:inst2|dffs[6]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 1.000        ; 0.000      ; 7.690      ;
; -6.090  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 0.500        ; 4.832      ; 11.101     ;
; -6.090  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; w            ; c           ; 0.500        ; 4.832      ; 11.101     ;
; -6.090  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; w            ; c           ; 0.500        ; 4.832      ; 11.101     ;
; -6.090  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; w            ; c           ; 0.500        ; 4.832      ; 11.101     ;
; -6.090  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; w            ; c           ; 0.500        ; 4.832      ; 11.101     ;
; -6.090  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 0.500        ; 4.832      ; 11.101     ;
; -6.090  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; w            ; c           ; 0.500        ; 4.832      ; 11.101     ;
; -5.590  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 1.000        ; 4.832      ; 11.101     ;
; -5.590  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; w            ; c           ; 1.000        ; 4.832      ; 11.101     ;
; -5.590  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; w            ; c           ; 1.000        ; 4.832      ; 11.101     ;
; -5.590  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; w            ; c           ; 1.000        ; 4.832      ; 11.101     ;
; -5.590  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; w            ; c           ; 1.000        ; 4.832      ; 11.101     ;
; -5.590  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 1.000        ; 4.832      ; 11.101     ;
; -5.590  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; w            ; c           ; 1.000        ; 4.832      ; 11.101     ;
+---------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'c'                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.254  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 5.293      ;
; 5.266  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; c            ; c           ; 0.000        ; 0.000      ; 5.305      ;
; 5.268  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 5.307      ;
; 5.451  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 5.490      ;
; 5.452  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; c            ; c           ; 0.000        ; 0.000      ; 5.491      ;
; 5.462  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 5.501      ;
; 5.466  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 5.505      ;
; 5.989  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 6.028      ;
; 6.003  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 6.042      ;
; 6.133  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 6.172      ;
; 6.147  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 6.186      ;
; 6.230  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 0.000        ; 4.832      ; 11.101     ;
; 6.230  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; w            ; c           ; 0.000        ; 4.832      ; 11.101     ;
; 6.230  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; w            ; c           ; 0.000        ; 4.832      ; 11.101     ;
; 6.230  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; w            ; c           ; 0.000        ; 4.832      ; 11.101     ;
; 6.230  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; w            ; c           ; 0.000        ; 4.832      ; 11.101     ;
; 6.230  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 0.000        ; 4.832      ; 11.101     ;
; 6.230  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; w            ; c           ; 0.000        ; 4.832      ; 11.101     ;
; 6.277  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 6.316      ;
; 6.453  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; c            ; c           ; 0.000        ; 0.000      ; 6.492      ;
; 6.454  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; c            ; c           ; 0.000        ; 0.000      ; 6.493      ;
; 6.464  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 6.503      ;
; 6.597  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; c            ; c           ; 0.000        ; 0.000      ; 6.636      ;
; 6.730  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; -0.500       ; 4.832      ; 11.101     ;
; 6.730  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; w            ; c           ; -0.500       ; 4.832      ; 11.101     ;
; 6.730  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; w            ; c           ; -0.500       ; 4.832      ; 11.101     ;
; 6.730  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; w            ; c           ; -0.500       ; 4.832      ; 11.101     ;
; 6.730  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; w            ; c           ; -0.500       ; 4.832      ; 11.101     ;
; 6.730  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; -0.500       ; 4.832      ; 11.101     ;
; 6.730  ; w                                                                                  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; w            ; c           ; -0.500       ; 4.832      ; 11.101     ;
; 6.783  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; c            ; c           ; 0.000        ; 0.000      ; 6.822      ;
; 6.783  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; c            ; c           ; 0.000        ; 0.000      ; 6.822      ;
; 6.783  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 6.822      ;
; 6.913  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; c            ; c           ; 0.000        ; 0.000      ; 6.952      ;
; 6.913  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; c            ; c           ; 0.000        ; 0.000      ; 6.952      ;
; 6.913  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 6.952      ;
; 7.023  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; c            ; c           ; 0.000        ; 0.000      ; 7.062      ;
; 7.023  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; c            ; c           ; 0.000        ; 0.000      ; 7.062      ;
; 7.023  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 7.062      ;
; 7.100  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; c            ; c           ; 0.000        ; 0.000      ; 7.139      ;
; 7.100  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; c            ; c           ; 0.000        ; 0.000      ; 7.139      ;
; 7.100  ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 7.139      ;
; 7.651  ; lpm_dff:inst2|dffs[6]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 0.000        ; 0.000      ; 7.690      ;
; 8.032  ; lpm_dff:inst2|dffs[3]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; w            ; c           ; 0.000        ; 0.000      ; 8.071      ;
; 9.043  ; lpm_dff:inst2|dffs[1]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; w            ; c           ; 0.000        ; 0.000      ; 9.082      ;
; 9.135  ; lpm_dff:inst2|dffs[1]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; w            ; c           ; 0.000        ; 0.000      ; 9.174      ;
; 9.137  ; lpm_dff:inst2|dffs[2]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; w            ; c           ; 0.000        ; 0.000      ; 9.176      ;
; 9.379  ; lpm_dff:inst2|dffs[0]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; w            ; c           ; 0.000        ; 0.000      ; 9.418      ;
; 9.617  ; lpm_dff:inst2|dffs[3]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 0.000        ; 0.000      ; 9.656      ;
; 9.704  ; lpm_dff:inst2|dffs[1]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; w            ; c           ; 0.000        ; 0.000      ; 9.743      ;
; 9.893  ; lpm_dff:inst2|dffs[1]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 0.000        ; 0.000      ; 9.932      ;
; 10.056 ; lpm_dff:inst2|dffs[2]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; w            ; c           ; 0.000        ; 0.000      ; 10.095     ;
; 10.166 ; lpm_dff:inst2|dffs[5]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 0.000        ; 0.000      ; 10.205     ;
; 10.548 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 10.587     ;
; 10.548 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 10.587     ;
; 10.557 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 10.596     ;
; 10.557 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 10.596     ;
; 10.557 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 10.596     ;
; 10.557 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 10.596     ;
; 10.557 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; c            ; c           ; 0.000        ; 0.000      ; 10.596     ;
; 10.557 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 10.596     ;
; 10.656 ; lpm_dff:inst2|dffs[3]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; w            ; c           ; 0.000        ; 0.000      ; 10.695     ;
; 10.814 ; lpm_dff:inst2|dffs[2]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 0.000        ; 0.000      ; 10.853     ;
; 10.932 ; lpm_dff:inst2|dffs[1]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; w            ; c           ; 0.000        ; 0.000      ; 10.971     ;
; 10.977 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 11.016     ;
; 10.977 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 11.016     ;
; 10.977 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 11.016     ;
; 10.977 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 11.016     ;
; 10.977 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 11.016     ;
; 11.008 ; lpm_dff:inst2|dffs[4]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; w            ; c           ; 0.000        ; 0.000      ; 11.047     ;
; 11.112 ; lpm_dff:inst2|dffs[4]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 0.000        ; 0.000      ; 11.151     ;
; 11.325 ; lpm_dff:inst2|dffs[5]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 0.000        ; 0.000      ; 11.364     ;
; 11.747 ; lpm_dff:inst2|dffs[3]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 0.000        ; 0.000      ; 11.786     ;
; 11.853 ; lpm_dff:inst2|dffs[2]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; w            ; c           ; 0.000        ; 0.000      ; 11.892     ;
; 11.856 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 11.895     ;
; 11.856 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 11.895     ;
; 11.856 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 11.895     ;
; 11.856 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 11.895     ;
; 12.023 ; lpm_dff:inst2|dffs[1]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 0.000        ; 0.000      ; 12.062     ;
; 12.048 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 12.087     ;
; 12.261 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 12.300     ;
; 12.261 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 12.300     ;
; 12.261 ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 12.300     ;
; 12.944 ; lpm_dff:inst2|dffs[2]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 0.000        ; 0.000      ; 12.983     ;
; 13.242 ; lpm_dff:inst2|dffs[4]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 0.000        ; 0.000      ; 13.281     ;
; 14.337 ; lpm_dff:inst2|dffs[0]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[2] ; w            ; c           ; 0.000        ; 0.000      ; 14.376     ;
; 14.429 ; lpm_dff:inst2|dffs[0]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[3] ; w            ; c           ; 0.000        ; 0.000      ; 14.468     ;
; 14.745 ; lpm_dff:inst2|dffs[0]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[1] ; w            ; c           ; 0.000        ; 0.000      ; 14.784     ;
; 15.187 ; lpm_dff:inst2|dffs[0]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[6] ; w            ; c           ; 0.000        ; 0.000      ; 15.226     ;
; 16.226 ; lpm_dff:inst2|dffs[0]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[4] ; w            ; c           ; 0.000        ; 0.000      ; 16.265     ;
; 17.317 ; lpm_dff:inst2|dffs[0]                                                              ; counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_kdi:auto_generated|safe_q[5] ; w            ; c           ; 0.000        ; 0.000      ; 17.356     ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; c          ; c        ; 95       ; 0        ; 0        ; 0        ;
; w          ; c        ; 64       ; 7        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; c          ; c        ; 95       ; 0        ; 0        ; 0        ;
; w          ; c        ; 64       ; 7        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; c      ; c     ; Base ; Constrained ;
; w      ; w     ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition
    Info: Processing started: Fri Feb 16 06:17:53 2024
Info: Command: quartus_sta 7 -c 7
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: '7.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name c c
    Info (332105): create_clock -period 1.000 -name w w
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.771
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.771            -100.534 c 
Info (332146): Worst-case hold slack is 5.254
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.254               0.000 c 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 c 
    Info (332119):    -2.289              -2.289 w 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 349 megabytes
    Info: Processing ended: Fri Feb 16 06:17:54 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


