# Tiny Tapeout project information
project:
  title:        "D Latch"
  author:       "nasser hadi"
  description:  "Level-sensitive D latch with enable and active-low reset"
  language:     "Verilog"
  clock_hz:     0
  tiles:        "1x1"

  top_module:  "tt_um_nasser_hadi_dlatch"

  source_files:
    - "tt_um_nasser_hadi_dlatch.v"

pinout:
  ui[0]: "D"
  ui[1]: "EN"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  uo[0]: "Q"
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

yaml_version: 6

