blk_mem_gen_rx.v,verilog,xil_defaultlib,../../../../axidma_axiuart.srcs/sources_1/ip/blk_mem_gen_rx/sim/blk_mem_gen_rx.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
