// Seed: 102124690
module module_0;
  assign id_1 = id_1;
  wire id_2;
  always @(id_2 or posedge |id_2) release id_2;
endmodule
module module_1 (
    input tri0  id_0,
    input uwire id_1,
    input tri1  id_2
);
  assign id_4 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1 - 1) begin
    $display(1 | 1, id_3);
    id_3 <= 1;
  end
  module_0();
endmodule
