// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "03/21/2024 14:36:46"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for QuestaSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Lab4 (
	clk,
	SW0,
	SW1,
	SW2,
	SW3,
	SW4,
	SW5,
	SW6,
	SW7,
	KEY0,
	LED,
	HEX00,
	HEX01,
	HEX02,
	HEX03);
input 	logic clk ;
input 	logic SW0 ;
input 	logic SW1 ;
input 	logic SW2 ;
input 	logic SW3 ;
input 	logic SW4 ;
input 	logic SW5 ;
input 	logic SW6 ;
input 	logic SW7 ;
input 	logic KEY0 ;
output 	logic [7:0] LED ;
output 	logic [6:0] HEX00 ;
output 	logic [6:0] HEX01 ;
output 	logic [6:0] HEX02 ;
output 	logic [6:0] HEX03 ;

// Design Ports Information
// LED[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX00[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX00[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX00[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX00[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX00[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX00[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX00[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX01[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX01[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX01[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX01[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX01[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX01[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX01[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX02[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX02[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX02[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX02[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX02[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX02[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX02[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX03[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX03[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX03[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX03[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX03[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX03[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX03[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW2	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW3	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW4	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW7	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW5	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW6	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW1	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY0	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW0	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ALU_unit|Mult0~14 ;
wire \ALU_unit|Mult0~15 ;
wire \ALU_unit|Mult0~16 ;
wire \ALU_unit|Mult0~17 ;
wire \ALU_unit|Mult0~18 ;
wire \ALU_unit|Mult0~19 ;
wire \ALU_unit|Mult0~20 ;
wire \ALU_unit|Mult0~21 ;
wire \ALU_unit|Mult0~22 ;
wire \ALU_unit|Mult0~23 ;
wire \ALU_unit|Mult0~24 ;
wire \ALU_unit|Mult0~25 ;
wire \ALU_unit|Mult0~26 ;
wire \ALU_unit|Mult0~27 ;
wire \ALU_unit|Mult0~28 ;
wire \ALU_unit|Mult0~29 ;
wire \ALU_unit|Mult0~30 ;
wire \ALU_unit|Mult0~31 ;
wire \ALU_unit|Mult0~32 ;
wire \ALU_unit|Mult0~33 ;
wire \ALU_unit|Mult0~34 ;
wire \ALU_unit|Mult0~35 ;
wire \ALU_unit|Mult0~36 ;
wire \ALU_unit|Mult0~37 ;
wire \ALU_unit|Mult0~38 ;
wire \ALU_unit|Mult0~39 ;
wire \ALU_unit|Mult0~40 ;
wire \ALU_unit|Mult0~41 ;
wire \ALU_unit|Mult0~42 ;
wire \ALU_unit|Mult0~43 ;
wire \ALU_unit|Mult0~44 ;
wire \ALU_unit|Mult0~45 ;
wire \ALU_unit|Mult0~46 ;
wire \ALU_unit|Mult0~47 ;
wire \ALU_unit|Mult0~48 ;
wire \ALU_unit|Mult0~49 ;
wire \ALU_unit|Mult0~50 ;
wire \ALU_unit|Mult0~51 ;
wire \ALU_unit|Mult0~52 ;
wire \ALU_unit|Mult0~53 ;
wire \ALU_unit|Mult0~54 ;
wire \ALU_unit|Mult0~55 ;
wire \ALU_unit|Mult0~56 ;
wire \ALU_unit|Mult0~57 ;
wire \ALU_unit|Mult0~58 ;
wire \ALU_unit|Mult0~59 ;
wire \ALU_unit|Mult0~60 ;
wire \ALU_unit|Mult0~61 ;
wire \ALU_unit|Mult0~62 ;
wire \ALU_unit|Mult0~63 ;
wire \ALU_unit|Mult0~64 ;
wire \ALU_unit|Mult0~65 ;
wire \ALU_unit|Mult0~66 ;
wire \ALU_unit|Mult0~67 ;
wire \ALU_unit|Mult0~68 ;
wire \ALU_unit|Mult0~69 ;
wire \ALU_unit|Mult0~70 ;
wire \ALU_unit|Mult0~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \single_clock|Add1~1_sumout ;
wire \SW0~input_o ;
wire \single_clock|Add1~2 ;
wire \single_clock|Add1~57_sumout ;
wire \single_clock|Add1~58 ;
wire \single_clock|Add1~53_sumout ;
wire \single_clock|Add1~54 ;
wire \single_clock|Add1~49_sumout ;
wire \single_clock|Add1~50 ;
wire \single_clock|Add1~45_sumout ;
wire \single_clock|Add1~46 ;
wire \single_clock|Add1~41_sumout ;
wire \single_clock|Add1~42 ;
wire \single_clock|Add1~37_sumout ;
wire \single_clock|Add1~38 ;
wire \single_clock|Add1~17_sumout ;
wire \single_clock|cnt_nxt~0_combout ;
wire \single_clock|Add1~18 ;
wire \single_clock|Add1~13_sumout ;
wire \single_clock|Add1~14 ;
wire \single_clock|Add1~9_sumout ;
wire \single_clock|Add1~10 ;
wire \single_clock|Add1~5_sumout ;
wire \single_clock|Add1~6 ;
wire \single_clock|Add1~33_sumout ;
wire \single_clock|Add1~34 ;
wire \single_clock|Add1~101_sumout ;
wire \single_clock|cnt_nxt~11_combout ;
wire \single_clock|Add1~74 ;
wire \single_clock|Add1~69_sumout ;
wire \single_clock|cnt_nxt~3_combout ;
wire \single_clock|Add1~70 ;
wire \single_clock|Add1~65_sumout ;
wire \single_clock|cnt_nxt~2_combout ;
wire \single_clock|Add1~66 ;
wire \single_clock|Add1~21_sumout ;
wire \single_clock|Add1~22 ;
wire \single_clock|Add1~61_sumout ;
wire \single_clock|cnt_nxt~1_combout ;
wire \single_clock|Equal1~3_combout ;
wire \single_clock|Add1~102 ;
wire \single_clock|Add1~97_sumout ;
wire \single_clock|cnt_nxt~10_combout ;
wire \single_clock|Add1~98 ;
wire \single_clock|Add1~93_sumout ;
wire \single_clock|cnt_nxt~9_combout ;
wire \single_clock|Add1~94 ;
wire \single_clock|Add1~89_sumout ;
wire \single_clock|cnt_nxt~8_combout ;
wire \single_clock|Add1~90 ;
wire \single_clock|Add1~29_sumout ;
wire \single_clock|Add1~30 ;
wire \single_clock|Add1~85_sumout ;
wire \single_clock|cnt_nxt~7_combout ;
wire \single_clock|Equal1~4_combout ;
wire \single_clock|Add1~86 ;
wire \single_clock|Add1~25_sumout ;
wire \single_clock|Add1~26 ;
wire \single_clock|Add1~81_sumout ;
wire \single_clock|cnt_nxt~6_combout ;
wire \single_clock|Equal1~5_combout ;
wire \single_clock|Equal1~2_combout ;
wire \single_clock|Equal1~0_combout ;
wire \single_clock|Equal1~1_combout ;
wire \single_clock|Equal1~6_combout ;
wire \single_clock|Add1~82 ;
wire \single_clock|Add1~77_sumout ;
wire \single_clock|cnt_nxt~5_combout ;
wire \single_clock|Add1~78 ;
wire \single_clock|Add1~73_sumout ;
wire \single_clock|cnt_nxt~4_combout ;
wire \KEY0~input_o ;
wire \enable_clock~1_combout ;
wire \SW1~input_o ;
wire \enable_clock~0_combout ;
wire \enable_clock~2_combout ;
wire \enable_clock~3_combout ;
wire \ALU_unit|Add3~0_combout ;
wire \mem~4_combout ;
wire \mem~5_combout ;
wire \mem~6_combout ;
wire \reg_file|Mux0~0_combout ;
wire \mem~14_combout ;
wire \mem~15_combout ;
wire \mem~17_combout ;
wire \mem~18_combout ;
wire \mem~19_combout ;
wire \mem~20_combout ;
wire \mem~10_combout ;
wire \mem~12_combout ;
wire \mem~13_combout ;
wire \reg_file|write~0_combout ;
wire \reg_file|Decoder7~3_combout ;
wire \ALU_unit|Mux0~5_combout ;
wire \ALU_unit|Mux0~10_combout ;
wire \mem~7_combout ;
wire \reg_file|Mux11~1_combout ;
wire \mem~2_combout ;
wire \reg_file|register6|Selector1~1_combout ;
wire \ALU_unit|Add2~2 ;
wire \ALU_unit|Add2~10 ;
wire \ALU_unit|Add2~6 ;
wire \ALU_unit|Add2~13_sumout ;
wire \reg_file|register2|Selector2~0_combout ;
wire \reg_file|Decoder7~5_combout ;
wire \reg_file|register3|Selector2~0_combout ;
wire \reg_file|Decoder7~4_combout ;
wire \reg_file|register1|Selector2~0_combout ;
wire \reg_file|Mux2~1_combout ;
wire \reg_file|register0|Selector2~0_combout ;
wire \reg_file|Mux2~3_combout ;
wire \mem~0_combout ;
wire \reg_file|Mux8~1_combout ;
wire \reg_file|Decoder7~0_combout ;
wire \reg_file|register5|Selector2~0_combout ;
wire \reg_file|Decoder7~1_combout ;
wire \reg_file|register6|Selector2~0_combout ;
wire \reg_file|register4|Selector2~0_combout ;
wire \mem~1_combout ;
wire \reg_file|Mux8~0_combout ;
wire \reg_file|Mux8~3_combout ;
wire \reg_file|register2|Selector3~0_combout ;
wire \reg_file|register3|Selector3~0_combout ;
wire \ALU_unit|Mux3~0_combout ;
wire \reg_file|register1|Selector3~0_combout ;
wire \reg_file|register0|Selector3~0_combout ;
wire \reg_file|Mux3~1_combout ;
wire \reg_file|Decoder7~2_combout ;
wire \reg_file|register7|Selector3~0_combout ;
wire \reg_file|register5|Selector3~0_combout ;
wire \reg_file|register4|Selector3~0_combout ;
wire \reg_file|Mux3~0_combout ;
wire \reg_file|Mux3~2_combout ;
wire \mem~21_combout ;
wire \ALU_unit|Add2~1_sumout ;
wire \ALU_unit|Mux5~0_combout ;
wire \reg_file|register0|Selector5~0_combout ;
wire \reg_file|register1|Selector5~0_combout ;
wire \reg_file|register3|Selector5~0_combout ;
wire \reg_file|Mux5~1_combout ;
wire \reg_file|register7|Selector5~0_combout ;
wire \reg_file|register6|Selector5~0_combout ;
wire \reg_file|register4|Selector5~0_combout ;
wire \reg_file|register5|Selector5~0_combout ;
wire \reg_file|Mux5~0_combout ;
wire \reg_file|Mux5~2_combout ;
wire \reg_file|register1|Selector4~0_combout ;
wire \reg_file|register3|Selector4~0_combout ;
wire \reg_file|register0|Selector4~0_combout ;
wire \reg_file|Mux4~1_combout ;
wire \reg_file|register4|Selector4~0_combout ;
wire \reg_file|register5|Selector4~0_combout ;
wire \reg_file|register6|Selector4~0_combout ;
wire \reg_file|register7|Selector4~0_combout ;
wire \reg_file|Mux4~0_combout ;
wire \reg_file|Mux4~2_combout ;
wire \reg_file|register0|Selector0~0_combout ;
wire \reg_file|register3|Selector0~0_combout ;
wire \reg_file|register1|Selector0~0_combout ;
wire \reg_file|Mux6~1_combout ;
wire \reg_file|register6|Selector0~0_combout ;
wire \reg_file|register7|Selector0~0_combout ;
wire \reg_file|register4|Selector0~0_combout ;
wire \reg_file|register5|Selector0~0_combout ;
wire \reg_file|Mux6~0_combout ;
wire \reg_file|Mux6~2_combout ;
wire \ALU_unit|Mult0~8_resulta ;
wire \ALU_unit|Mux5~2_combout ;
wire \reg_file|register2|Selector5~0_combout ;
wire \reg_file|Mux11~0_combout ;
wire \reg_file|Mux11~2_combout ;
wire \reg_file|Mux11~3_combout ;
wire \ALU_unit|Mux0~0_combout ;
wire \ALU_unit|Add2~9_sumout ;
wire \ALU_unit|Mult0~9 ;
wire \ALU_unit|Mux4~2_combout ;
wire \reg_file|register2|Selector4~0_combout ;
wire \reg_file|Mux10~1_combout ;
wire \reg_file|Mux10~0_combout ;
wire \reg_file|Mux10~2_combout ;
wire \ALU_unit|Add0~2 ;
wire \ALU_unit|Add0~10 ;
wire \ALU_unit|Add0~5_sumout ;
wire \ALU_unit|Mux3~1_combout ;
wire \ALU_unit|Add2~5_sumout ;
wire \ALU_unit|Mult0~10 ;
wire \ALU_unit|Mux3~2_combout ;
wire \reg_file|register6|Selector3~0_combout ;
wire \reg_file|Mux9~0_combout ;
wire \reg_file|Mux9~1_combout ;
wire \reg_file|Mux9~2_combout ;
wire \ALU_unit|Add0~6 ;
wire \ALU_unit|Add0~13_sumout ;
wire \ALU_unit|Mux2~1_combout ;
wire \ALU_unit|Mult0~11 ;
wire \ALU_unit|Mux2~2_combout ;
wire \reg_file|register7|Selector2~0_combout ;
wire \reg_file|Mux2~0_combout ;
wire \reg_file|Mux8~2_combout ;
wire \reg_file|Mux2~2_combout ;
wire \ALU_unit|LessThan0~0_combout ;
wire \ALU_unit|Mux0~1_combout ;
wire \ALU_unit|Add2~14 ;
wire \ALU_unit|Add2~21_sumout ;
wire \ALU_unit|Mult0~12 ;
wire \ALU_unit|Mux1~2_combout ;
wire \ALU_unit|Mux1~0_combout ;
wire \reg_file|register1|Selector1~0_combout ;
wire \reg_file|register0|Selector1~0_combout ;
wire \reg_file|register3|Selector1~0_combout ;
wire \reg_file|Mux7~1_combout ;
wire \reg_file|register5|Selector1~0_combout ;
wire \reg_file|register7|Selector1~0_combout ;
wire \reg_file|register6|Selector1~0_combout ;
wire \reg_file|register4|Selector1~0_combout ;
wire \reg_file|Mux7~0_combout ;
wire \reg_file|Mux7~2_combout ;
wire \ALU_unit|Add0~14 ;
wire \ALU_unit|Add0~21_sumout ;
wire \ALU_unit|Mux1~1_combout ;
wire \reg_file|register2|Selector1~0_combout ;
wire \reg_file|Mux1~1_combout ;
wire \reg_file|Mux1~0_combout ;
wire \reg_file|Mux1~2_combout ;
wire \ALU_unit|Mux0~4_combout ;
wire \ALU_unit|Add3~2_combout ;
wire \ALU_unit|Add0~22 ;
wire \ALU_unit|Add0~17_sumout ;
wire \ALU_unit|Mux0~8_combout ;
wire \ALU_unit|Add2~22 ;
wire \ALU_unit|Add2~17_sumout ;
wire \ALU_unit|Mult0~13 ;
wire \ALU_unit|Mux0~9_combout ;
wire \ALU_unit|Mux0~7_combout ;
wire \reg_file|register2|Selector0~0_combout ;
wire \reg_file|Mux0~1_combout ;
wire \reg_file|Mux0~2_combout ;
wire \reg_file|Mux0~3_combout ;
wire \ALU_unit|Mux0~2_combout ;
wire \ALU_unit|Mux0~3_combout ;
wire \ALU_unit|Mux2~0_combout ;
wire \PC|myDff|Selector2~0_combout ;
wire \mem~3_combout ;
wire \ALU_unit|Add0~9_sumout ;
wire \ALU_unit|Mux4~1_combout ;
wire \ALU_unit|Mux4~0_combout ;
wire \PC|myDff|Selector4~0_combout ;
wire \mem~16_combout ;
wire \PC|myDff|Selector3~0_combout ;
wire \ALU_unit|Add3~1_combout ;
wire \PC|myDff|Selector1~0_combout ;
wire \mem~8_combout ;
wire \mem~9_combout ;
wire \PC|jump~0_combout ;
wire \PC|myDff|Selector0~0_combout ;
wire \mem~11_combout ;
wire \ALU_unit|Mux0~6_combout ;
wire \ALU_unit|Add0~1_sumout ;
wire \ALU_unit|Mux5~1_combout ;
wire \PC|myDff|Selector5~1_combout ;
wire \PC|myDff|Selector5~0_combout ;
wire \SW3~input_o ;
wire \SW4~input_o ;
wire \SW2~input_o ;
wire \Mux15~0_combout ;
wire \SW7~input_o ;
wire \SW5~input_o ;
wire \SW6~input_o ;
wire \Mux15~2_combout ;
wire \Mux17~1_combout ;
wire \Mux15~1_combout ;
wire \Mux15~3_combout ;
wire \Mux15~4_combout ;
wire \Mux17~2_combout ;
wire \Mux17~3_combout ;
wire \Mux17~4_combout ;
wire \Mux17~0_combout ;
wire \Mux17~5_combout ;
wire \Mux16~1_combout ;
wire \Mux16~2_combout ;
wire \Mux16~3_combout ;
wire \Mux16~0_combout ;
wire \Mux16~4_combout ;
wire \hex_display0|WideOr6~0_combout ;
wire \hex_display0|WideOr5~0_combout ;
wire \hex_display0|Decoder0~0_combout ;
wire \hex_display0|WideOr3~0_combout ;
wire \hex_display0|WideOr2~0_combout ;
wire \hex_display0|WideOr1~0_combout ;
wire \hex_display0|WideOr0~0_combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \Mux14~2_combout ;
wire \Mux12~0_combout ;
wire \Mux14~3_combout ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \Mux13~2_combout ;
wire \Mux13~3_combout ;
wire \Mux12~1_combout ;
wire \Mux12~2_combout ;
wire \Mux12~3_combout ;
wire \Mux12~4_combout ;
wire \hex_display1|WideOr6~0_combout ;
wire \hex_display1|WideOr5~0_combout ;
wire \hex_display1|Decoder0~0_combout ;
wire \hex_display1|WideOr3~0_combout ;
wire \hex_display1|WideOr2~0_combout ;
wire \hex_display1|WideOr1~0_combout ;
wire \hex_display1|WideOr0~0_combout ;
wire \Mux11~0_combout ;
wire \hex_display2|WideOr6~0_combout ;
wire \hex_display2|WideOr5~0_combout ;
wire \hex_display2|Decoder0~0_combout ;
wire \hex_display2|WideOr3~2_combout ;
wire \hex_display2|WideOr3~0_combout ;
wire \hex_display2|WideOr3~1_combout ;
wire \hex_display2|WideOr2~0_combout ;
wire \hex_display2|WideOr1~0_combout ;
wire \hex_display2|WideOr0~0_combout ;
wire \hex_display3|WideOr6~0_combout ;
wire \hex_display3|WideOr5~0_combout ;
wire \hex_display3|Decoder0~0_combout ;
wire \hex_display3|WideOr3~0_combout ;
wire \hex_display3|WideOr2~0_combout ;
wire \hex_display3|WideOr1~0_combout ;
wire \hex_display3|WideOr0~0_combout ;
wire [5:0] \reg_file|register1|q ;
wire [5:0] \reg_file|register3|q ;
wire [5:0] \reg_file|register0|q ;
wire [5:0] \reg_file|register2|q ;
wire [5:0] \reg_file|register4|q ;
wire [5:0] \PC|myDff|q ;
wire [25:0] \single_clock|dff|q ;
wire [5:0] \reg_file|register5|q ;
wire [5:0] \reg_file|register6|q ;
wire [5:0] \reg_file|register7|q ;

wire [63:0] \ALU_unit|Mult0~8_RESULTA_bus ;

assign \ALU_unit|Mult0~8_resulta  = \ALU_unit|Mult0~8_RESULTA_bus [0];
assign \ALU_unit|Mult0~9  = \ALU_unit|Mult0~8_RESULTA_bus [1];
assign \ALU_unit|Mult0~10  = \ALU_unit|Mult0~8_RESULTA_bus [2];
assign \ALU_unit|Mult0~11  = \ALU_unit|Mult0~8_RESULTA_bus [3];
assign \ALU_unit|Mult0~12  = \ALU_unit|Mult0~8_RESULTA_bus [4];
assign \ALU_unit|Mult0~13  = \ALU_unit|Mult0~8_RESULTA_bus [5];
assign \ALU_unit|Mult0~14  = \ALU_unit|Mult0~8_RESULTA_bus [6];
assign \ALU_unit|Mult0~15  = \ALU_unit|Mult0~8_RESULTA_bus [7];
assign \ALU_unit|Mult0~16  = \ALU_unit|Mult0~8_RESULTA_bus [8];
assign \ALU_unit|Mult0~17  = \ALU_unit|Mult0~8_RESULTA_bus [9];
assign \ALU_unit|Mult0~18  = \ALU_unit|Mult0~8_RESULTA_bus [10];
assign \ALU_unit|Mult0~19  = \ALU_unit|Mult0~8_RESULTA_bus [11];
assign \ALU_unit|Mult0~20  = \ALU_unit|Mult0~8_RESULTA_bus [12];
assign \ALU_unit|Mult0~21  = \ALU_unit|Mult0~8_RESULTA_bus [13];
assign \ALU_unit|Mult0~22  = \ALU_unit|Mult0~8_RESULTA_bus [14];
assign \ALU_unit|Mult0~23  = \ALU_unit|Mult0~8_RESULTA_bus [15];
assign \ALU_unit|Mult0~24  = \ALU_unit|Mult0~8_RESULTA_bus [16];
assign \ALU_unit|Mult0~25  = \ALU_unit|Mult0~8_RESULTA_bus [17];
assign \ALU_unit|Mult0~26  = \ALU_unit|Mult0~8_RESULTA_bus [18];
assign \ALU_unit|Mult0~27  = \ALU_unit|Mult0~8_RESULTA_bus [19];
assign \ALU_unit|Mult0~28  = \ALU_unit|Mult0~8_RESULTA_bus [20];
assign \ALU_unit|Mult0~29  = \ALU_unit|Mult0~8_RESULTA_bus [21];
assign \ALU_unit|Mult0~30  = \ALU_unit|Mult0~8_RESULTA_bus [22];
assign \ALU_unit|Mult0~31  = \ALU_unit|Mult0~8_RESULTA_bus [23];
assign \ALU_unit|Mult0~32  = \ALU_unit|Mult0~8_RESULTA_bus [24];
assign \ALU_unit|Mult0~33  = \ALU_unit|Mult0~8_RESULTA_bus [25];
assign \ALU_unit|Mult0~34  = \ALU_unit|Mult0~8_RESULTA_bus [26];
assign \ALU_unit|Mult0~35  = \ALU_unit|Mult0~8_RESULTA_bus [27];
assign \ALU_unit|Mult0~36  = \ALU_unit|Mult0~8_RESULTA_bus [28];
assign \ALU_unit|Mult0~37  = \ALU_unit|Mult0~8_RESULTA_bus [29];
assign \ALU_unit|Mult0~38  = \ALU_unit|Mult0~8_RESULTA_bus [30];
assign \ALU_unit|Mult0~39  = \ALU_unit|Mult0~8_RESULTA_bus [31];
assign \ALU_unit|Mult0~40  = \ALU_unit|Mult0~8_RESULTA_bus [32];
assign \ALU_unit|Mult0~41  = \ALU_unit|Mult0~8_RESULTA_bus [33];
assign \ALU_unit|Mult0~42  = \ALU_unit|Mult0~8_RESULTA_bus [34];
assign \ALU_unit|Mult0~43  = \ALU_unit|Mult0~8_RESULTA_bus [35];
assign \ALU_unit|Mult0~44  = \ALU_unit|Mult0~8_RESULTA_bus [36];
assign \ALU_unit|Mult0~45  = \ALU_unit|Mult0~8_RESULTA_bus [37];
assign \ALU_unit|Mult0~46  = \ALU_unit|Mult0~8_RESULTA_bus [38];
assign \ALU_unit|Mult0~47  = \ALU_unit|Mult0~8_RESULTA_bus [39];
assign \ALU_unit|Mult0~48  = \ALU_unit|Mult0~8_RESULTA_bus [40];
assign \ALU_unit|Mult0~49  = \ALU_unit|Mult0~8_RESULTA_bus [41];
assign \ALU_unit|Mult0~50  = \ALU_unit|Mult0~8_RESULTA_bus [42];
assign \ALU_unit|Mult0~51  = \ALU_unit|Mult0~8_RESULTA_bus [43];
assign \ALU_unit|Mult0~52  = \ALU_unit|Mult0~8_RESULTA_bus [44];
assign \ALU_unit|Mult0~53  = \ALU_unit|Mult0~8_RESULTA_bus [45];
assign \ALU_unit|Mult0~54  = \ALU_unit|Mult0~8_RESULTA_bus [46];
assign \ALU_unit|Mult0~55  = \ALU_unit|Mult0~8_RESULTA_bus [47];
assign \ALU_unit|Mult0~56  = \ALU_unit|Mult0~8_RESULTA_bus [48];
assign \ALU_unit|Mult0~57  = \ALU_unit|Mult0~8_RESULTA_bus [49];
assign \ALU_unit|Mult0~58  = \ALU_unit|Mult0~8_RESULTA_bus [50];
assign \ALU_unit|Mult0~59  = \ALU_unit|Mult0~8_RESULTA_bus [51];
assign \ALU_unit|Mult0~60  = \ALU_unit|Mult0~8_RESULTA_bus [52];
assign \ALU_unit|Mult0~61  = \ALU_unit|Mult0~8_RESULTA_bus [53];
assign \ALU_unit|Mult0~62  = \ALU_unit|Mult0~8_RESULTA_bus [54];
assign \ALU_unit|Mult0~63  = \ALU_unit|Mult0~8_RESULTA_bus [55];
assign \ALU_unit|Mult0~64  = \ALU_unit|Mult0~8_RESULTA_bus [56];
assign \ALU_unit|Mult0~65  = \ALU_unit|Mult0~8_RESULTA_bus [57];
assign \ALU_unit|Mult0~66  = \ALU_unit|Mult0~8_RESULTA_bus [58];
assign \ALU_unit|Mult0~67  = \ALU_unit|Mult0~8_RESULTA_bus [59];
assign \ALU_unit|Mult0~68  = \ALU_unit|Mult0~8_RESULTA_bus [60];
assign \ALU_unit|Mult0~69  = \ALU_unit|Mult0~8_RESULTA_bus [61];
assign \ALU_unit|Mult0~70  = \ALU_unit|Mult0~8_RESULTA_bus [62];
assign \ALU_unit|Mult0~71  = \ALU_unit|Mult0~8_RESULTA_bus [63];

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LED[0]~output (
	.i(\PC|myDff|q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
defparam \LED[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LED[1]~output (
	.i(\PC|myDff|q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
defparam \LED[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LED[2]~output (
	.i(\PC|myDff|q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
defparam \LED[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LED[3]~output (
	.i(\PC|myDff|q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
defparam \LED[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LED[4]~output (
	.i(\PC|myDff|q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
defparam \LED[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LED[5]~output (
	.i(\PC|myDff|q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
defparam \LED[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
defparam \LED[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
defparam \LED[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX00[0]~output (
	.i(\hex_display0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX00[0]),
	.obar());
// synopsys translate_off
defparam \HEX00[0]~output .bus_hold = "false";
defparam \HEX00[0]~output .open_drain_output = "false";
defparam \HEX00[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX00[1]~output (
	.i(\hex_display0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX00[1]),
	.obar());
// synopsys translate_off
defparam \HEX00[1]~output .bus_hold = "false";
defparam \HEX00[1]~output .open_drain_output = "false";
defparam \HEX00[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX00[2]~output (
	.i(\hex_display0|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX00[2]),
	.obar());
// synopsys translate_off
defparam \HEX00[2]~output .bus_hold = "false";
defparam \HEX00[2]~output .open_drain_output = "false";
defparam \HEX00[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX00[3]~output (
	.i(\hex_display0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX00[3]),
	.obar());
// synopsys translate_off
defparam \HEX00[3]~output .bus_hold = "false";
defparam \HEX00[3]~output .open_drain_output = "false";
defparam \HEX00[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX00[4]~output (
	.i(\hex_display0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX00[4]),
	.obar());
// synopsys translate_off
defparam \HEX00[4]~output .bus_hold = "false";
defparam \HEX00[4]~output .open_drain_output = "false";
defparam \HEX00[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX00[5]~output (
	.i(\hex_display0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX00[5]),
	.obar());
// synopsys translate_off
defparam \HEX00[5]~output .bus_hold = "false";
defparam \HEX00[5]~output .open_drain_output = "false";
defparam \HEX00[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX00[6]~output (
	.i(\hex_display0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX00[6]),
	.obar());
// synopsys translate_off
defparam \HEX00[6]~output .bus_hold = "false";
defparam \HEX00[6]~output .open_drain_output = "false";
defparam \HEX00[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX01[0]~output (
	.i(\hex_display1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX01[0]),
	.obar());
// synopsys translate_off
defparam \HEX01[0]~output .bus_hold = "false";
defparam \HEX01[0]~output .open_drain_output = "false";
defparam \HEX01[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX01[1]~output (
	.i(\hex_display1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX01[1]),
	.obar());
// synopsys translate_off
defparam \HEX01[1]~output .bus_hold = "false";
defparam \HEX01[1]~output .open_drain_output = "false";
defparam \HEX01[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX01[2]~output (
	.i(\hex_display1|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX01[2]),
	.obar());
// synopsys translate_off
defparam \HEX01[2]~output .bus_hold = "false";
defparam \HEX01[2]~output .open_drain_output = "false";
defparam \HEX01[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX01[3]~output (
	.i(\hex_display1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX01[3]),
	.obar());
// synopsys translate_off
defparam \HEX01[3]~output .bus_hold = "false";
defparam \HEX01[3]~output .open_drain_output = "false";
defparam \HEX01[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX01[4]~output (
	.i(\hex_display1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX01[4]),
	.obar());
// synopsys translate_off
defparam \HEX01[4]~output .bus_hold = "false";
defparam \HEX01[4]~output .open_drain_output = "false";
defparam \HEX01[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX01[5]~output (
	.i(\hex_display1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX01[5]),
	.obar());
// synopsys translate_off
defparam \HEX01[5]~output .bus_hold = "false";
defparam \HEX01[5]~output .open_drain_output = "false";
defparam \HEX01[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX01[6]~output (
	.i(\hex_display1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX01[6]),
	.obar());
// synopsys translate_off
defparam \HEX01[6]~output .bus_hold = "false";
defparam \HEX01[6]~output .open_drain_output = "false";
defparam \HEX01[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX02[0]~output (
	.i(\hex_display2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX02[0]),
	.obar());
// synopsys translate_off
defparam \HEX02[0]~output .bus_hold = "false";
defparam \HEX02[0]~output .open_drain_output = "false";
defparam \HEX02[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX02[1]~output (
	.i(\hex_display2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX02[1]),
	.obar());
// synopsys translate_off
defparam \HEX02[1]~output .bus_hold = "false";
defparam \HEX02[1]~output .open_drain_output = "false";
defparam \HEX02[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX02[2]~output (
	.i(\hex_display2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX02[2]),
	.obar());
// synopsys translate_off
defparam \HEX02[2]~output .bus_hold = "false";
defparam \HEX02[2]~output .open_drain_output = "false";
defparam \HEX02[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX02[3]~output (
	.i(\hex_display2|WideOr3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX02[3]),
	.obar());
// synopsys translate_off
defparam \HEX02[3]~output .bus_hold = "false";
defparam \HEX02[3]~output .open_drain_output = "false";
defparam \HEX02[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX02[4]~output (
	.i(\hex_display2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX02[4]),
	.obar());
// synopsys translate_off
defparam \HEX02[4]~output .bus_hold = "false";
defparam \HEX02[4]~output .open_drain_output = "false";
defparam \HEX02[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX02[5]~output (
	.i(\hex_display2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX02[5]),
	.obar());
// synopsys translate_off
defparam \HEX02[5]~output .bus_hold = "false";
defparam \HEX02[5]~output .open_drain_output = "false";
defparam \HEX02[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX02[6]~output (
	.i(!\hex_display2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX02[6]),
	.obar());
// synopsys translate_off
defparam \HEX02[6]~output .bus_hold = "false";
defparam \HEX02[6]~output .open_drain_output = "false";
defparam \HEX02[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX03[0]~output (
	.i(\hex_display3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX03[0]),
	.obar());
// synopsys translate_off
defparam \HEX03[0]~output .bus_hold = "false";
defparam \HEX03[0]~output .open_drain_output = "false";
defparam \HEX03[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX03[1]~output (
	.i(\hex_display3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX03[1]),
	.obar());
// synopsys translate_off
defparam \HEX03[1]~output .bus_hold = "false";
defparam \HEX03[1]~output .open_drain_output = "false";
defparam \HEX03[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX03[2]~output (
	.i(\hex_display3|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX03[2]),
	.obar());
// synopsys translate_off
defparam \HEX03[2]~output .bus_hold = "false";
defparam \HEX03[2]~output .open_drain_output = "false";
defparam \HEX03[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX03[3]~output (
	.i(\hex_display3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX03[3]),
	.obar());
// synopsys translate_off
defparam \HEX03[3]~output .bus_hold = "false";
defparam \HEX03[3]~output .open_drain_output = "false";
defparam \HEX03[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX03[4]~output (
	.i(\hex_display3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX03[4]),
	.obar());
// synopsys translate_off
defparam \HEX03[4]~output .bus_hold = "false";
defparam \HEX03[4]~output .open_drain_output = "false";
defparam \HEX03[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX03[5]~output (
	.i(\hex_display3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX03[5]),
	.obar());
// synopsys translate_off
defparam \HEX03[5]~output .bus_hold = "false";
defparam \HEX03[5]~output .open_drain_output = "false";
defparam \HEX03[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX03[6]~output (
	.i(!\hex_display3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX03[6]),
	.obar());
// synopsys translate_off
defparam \HEX03[6]~output .bus_hold = "false";
defparam \HEX03[6]~output .open_drain_output = "false";
defparam \HEX03[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N30
cyclonev_lcell_comb \single_clock|Add1~1 (
// Equation(s):
// \single_clock|Add1~1_sumout  = SUM(( \single_clock|dff|q [0] ) + ( VCC ) + ( !VCC ))
// \single_clock|Add1~2  = CARRY(( \single_clock|dff|q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\single_clock|dff|q [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~1_sumout ),
	.cout(\single_clock|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~1 .extended_lut = "off";
defparam \single_clock|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \single_clock|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW0~input (
	.i(SW0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW0~input_o ));
// synopsys translate_off
defparam \SW0~input .bus_hold = "false";
defparam \SW0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N32
dffeas \single_clock|dff|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[0] .is_wysiwyg = "true";
defparam \single_clock|dff|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N33
cyclonev_lcell_comb \single_clock|Add1~57 (
// Equation(s):
// \single_clock|Add1~57_sumout  = SUM(( \single_clock|dff|q [1] ) + ( GND ) + ( \single_clock|Add1~2  ))
// \single_clock|Add1~58  = CARRY(( \single_clock|dff|q [1] ) + ( GND ) + ( \single_clock|Add1~2  ))

	.dataa(!\single_clock|dff|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~57_sumout ),
	.cout(\single_clock|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~57 .extended_lut = "off";
defparam \single_clock|Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \single_clock|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N35
dffeas \single_clock|dff|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[1] .is_wysiwyg = "true";
defparam \single_clock|dff|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N36
cyclonev_lcell_comb \single_clock|Add1~53 (
// Equation(s):
// \single_clock|Add1~53_sumout  = SUM(( \single_clock|dff|q [2] ) + ( GND ) + ( \single_clock|Add1~58  ))
// \single_clock|Add1~54  = CARRY(( \single_clock|dff|q [2] ) + ( GND ) + ( \single_clock|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|dff|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~53_sumout ),
	.cout(\single_clock|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~53 .extended_lut = "off";
defparam \single_clock|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \single_clock|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N38
dffeas \single_clock|dff|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[2] .is_wysiwyg = "true";
defparam \single_clock|dff|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N39
cyclonev_lcell_comb \single_clock|Add1~49 (
// Equation(s):
// \single_clock|Add1~49_sumout  = SUM(( \single_clock|dff|q [3] ) + ( GND ) + ( \single_clock|Add1~54  ))
// \single_clock|Add1~50  = CARRY(( \single_clock|dff|q [3] ) + ( GND ) + ( \single_clock|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|dff|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~49_sumout ),
	.cout(\single_clock|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~49 .extended_lut = "off";
defparam \single_clock|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \single_clock|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N41
dffeas \single_clock|dff|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[3] .is_wysiwyg = "true";
defparam \single_clock|dff|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N42
cyclonev_lcell_comb \single_clock|Add1~45 (
// Equation(s):
// \single_clock|Add1~45_sumout  = SUM(( \single_clock|dff|q [4] ) + ( GND ) + ( \single_clock|Add1~50  ))
// \single_clock|Add1~46  = CARRY(( \single_clock|dff|q [4] ) + ( GND ) + ( \single_clock|Add1~50  ))

	.dataa(gnd),
	.datab(!\single_clock|dff|q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~45_sumout ),
	.cout(\single_clock|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~45 .extended_lut = "off";
defparam \single_clock|Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \single_clock|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N44
dffeas \single_clock|dff|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[4] .is_wysiwyg = "true";
defparam \single_clock|dff|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N45
cyclonev_lcell_comb \single_clock|Add1~41 (
// Equation(s):
// \single_clock|Add1~41_sumout  = SUM(( \single_clock|dff|q [5] ) + ( GND ) + ( \single_clock|Add1~46  ))
// \single_clock|Add1~42  = CARRY(( \single_clock|dff|q [5] ) + ( GND ) + ( \single_clock|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|dff|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~41_sumout ),
	.cout(\single_clock|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~41 .extended_lut = "off";
defparam \single_clock|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \single_clock|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N47
dffeas \single_clock|dff|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[5] .is_wysiwyg = "true";
defparam \single_clock|dff|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N48
cyclonev_lcell_comb \single_clock|Add1~37 (
// Equation(s):
// \single_clock|Add1~37_sumout  = SUM(( \single_clock|dff|q [6] ) + ( GND ) + ( \single_clock|Add1~42  ))
// \single_clock|Add1~38  = CARRY(( \single_clock|dff|q [6] ) + ( GND ) + ( \single_clock|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|dff|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~37_sumout ),
	.cout(\single_clock|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~37 .extended_lut = "off";
defparam \single_clock|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \single_clock|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N50
dffeas \single_clock|dff|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[6] .is_wysiwyg = "true";
defparam \single_clock|dff|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N51
cyclonev_lcell_comb \single_clock|Add1~17 (
// Equation(s):
// \single_clock|Add1~17_sumout  = SUM(( \single_clock|dff|q [7] ) + ( GND ) + ( \single_clock|Add1~38  ))
// \single_clock|Add1~18  = CARRY(( \single_clock|dff|q [7] ) + ( GND ) + ( \single_clock|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\single_clock|dff|q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~17_sumout ),
	.cout(\single_clock|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~17 .extended_lut = "off";
defparam \single_clock|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \single_clock|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N3
cyclonev_lcell_comb \single_clock|cnt_nxt~0 (
// Equation(s):
// \single_clock|cnt_nxt~0_combout  = ( !\single_clock|Equal1~6_combout  & ( \single_clock|Add1~17_sumout  ) )

	.dataa(!\single_clock|Add1~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\single_clock|Equal1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|cnt_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|cnt_nxt~0 .extended_lut = "off";
defparam \single_clock|cnt_nxt~0 .lut_mask = 64'h5555555500000000;
defparam \single_clock|cnt_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N5
dffeas \single_clock|dff|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|cnt_nxt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[7] .is_wysiwyg = "true";
defparam \single_clock|dff|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N54
cyclonev_lcell_comb \single_clock|Add1~13 (
// Equation(s):
// \single_clock|Add1~13_sumout  = SUM(( \single_clock|dff|q [8] ) + ( GND ) + ( \single_clock|Add1~18  ))
// \single_clock|Add1~14  = CARRY(( \single_clock|dff|q [8] ) + ( GND ) + ( \single_clock|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|dff|q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~13_sumout ),
	.cout(\single_clock|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~13 .extended_lut = "off";
defparam \single_clock|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \single_clock|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N56
dffeas \single_clock|dff|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[8] .is_wysiwyg = "true";
defparam \single_clock|dff|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N57
cyclonev_lcell_comb \single_clock|Add1~9 (
// Equation(s):
// \single_clock|Add1~9_sumout  = SUM(( \single_clock|dff|q [9] ) + ( GND ) + ( \single_clock|Add1~14  ))
// \single_clock|Add1~10  = CARRY(( \single_clock|dff|q [9] ) + ( GND ) + ( \single_clock|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|dff|q [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~9_sumout ),
	.cout(\single_clock|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~9 .extended_lut = "off";
defparam \single_clock|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \single_clock|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N59
dffeas \single_clock|dff|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[9] .is_wysiwyg = "true";
defparam \single_clock|dff|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N0
cyclonev_lcell_comb \single_clock|Add1~5 (
// Equation(s):
// \single_clock|Add1~5_sumout  = SUM(( \single_clock|dff|q [10] ) + ( GND ) + ( \single_clock|Add1~10  ))
// \single_clock|Add1~6  = CARRY(( \single_clock|dff|q [10] ) + ( GND ) + ( \single_clock|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|dff|q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~5_sumout ),
	.cout(\single_clock|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~5 .extended_lut = "off";
defparam \single_clock|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \single_clock|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N2
dffeas \single_clock|dff|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[10] .is_wysiwyg = "true";
defparam \single_clock|dff|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N3
cyclonev_lcell_comb \single_clock|Add1~33 (
// Equation(s):
// \single_clock|Add1~33_sumout  = SUM(( \single_clock|dff|q [11] ) + ( GND ) + ( \single_clock|Add1~6  ))
// \single_clock|Add1~34  = CARRY(( \single_clock|dff|q [11] ) + ( GND ) + ( \single_clock|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\single_clock|dff|q [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~33_sumout ),
	.cout(\single_clock|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~33 .extended_lut = "off";
defparam \single_clock|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \single_clock|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N5
dffeas \single_clock|dff|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[11] .is_wysiwyg = "true";
defparam \single_clock|dff|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N6
cyclonev_lcell_comb \single_clock|Add1~101 (
// Equation(s):
// \single_clock|Add1~101_sumout  = SUM(( \single_clock|dff|q [12] ) + ( GND ) + ( \single_clock|Add1~34  ))
// \single_clock|Add1~102  = CARRY(( \single_clock|dff|q [12] ) + ( GND ) + ( \single_clock|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|dff|q [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~101_sumout ),
	.cout(\single_clock|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~101 .extended_lut = "off";
defparam \single_clock|Add1~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \single_clock|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N0
cyclonev_lcell_comb \single_clock|cnt_nxt~11 (
// Equation(s):
// \single_clock|cnt_nxt~11_combout  = (!\single_clock|Equal1~6_combout  & \single_clock|Add1~101_sumout )

	.dataa(!\single_clock|Equal1~6_combout ),
	.datab(gnd),
	.datac(!\single_clock|Add1~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|cnt_nxt~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|cnt_nxt~11 .extended_lut = "off";
defparam \single_clock|cnt_nxt~11 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \single_clock|cnt_nxt~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N2
dffeas \single_clock|dff|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|cnt_nxt~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[12] .is_wysiwyg = "true";
defparam \single_clock|dff|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N33
cyclonev_lcell_comb \single_clock|Add1~73 (
// Equation(s):
// \single_clock|Add1~73_sumout  = SUM(( \single_clock|dff|q [21] ) + ( GND ) + ( \single_clock|Add1~78  ))
// \single_clock|Add1~74  = CARRY(( \single_clock|dff|q [21] ) + ( GND ) + ( \single_clock|Add1~78  ))

	.dataa(!\single_clock|dff|q [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~73_sumout ),
	.cout(\single_clock|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~73 .extended_lut = "off";
defparam \single_clock|Add1~73 .lut_mask = 64'h0000FFFF00005555;
defparam \single_clock|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N36
cyclonev_lcell_comb \single_clock|Add1~69 (
// Equation(s):
// \single_clock|Add1~69_sumout  = SUM(( \single_clock|dff|q [22] ) + ( GND ) + ( \single_clock|Add1~74  ))
// \single_clock|Add1~70  = CARRY(( \single_clock|dff|q [22] ) + ( GND ) + ( \single_clock|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|dff|q [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~69_sumout ),
	.cout(\single_clock|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~69 .extended_lut = "off";
defparam \single_clock|Add1~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \single_clock|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N3
cyclonev_lcell_comb \single_clock|cnt_nxt~3 (
// Equation(s):
// \single_clock|cnt_nxt~3_combout  = ( \single_clock|Add1~69_sumout  & ( !\single_clock|Equal1~6_combout  ) )

	.dataa(!\single_clock|Equal1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\single_clock|Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|cnt_nxt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|cnt_nxt~3 .extended_lut = "off";
defparam \single_clock|cnt_nxt~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \single_clock|cnt_nxt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N5
dffeas \single_clock|dff|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|cnt_nxt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[22] .is_wysiwyg = "true";
defparam \single_clock|dff|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N39
cyclonev_lcell_comb \single_clock|Add1~65 (
// Equation(s):
// \single_clock|Add1~65_sumout  = SUM(( \single_clock|dff|q [23] ) + ( GND ) + ( \single_clock|Add1~70  ))
// \single_clock|Add1~66  = CARRY(( \single_clock|dff|q [23] ) + ( GND ) + ( \single_clock|Add1~70  ))

	.dataa(!\single_clock|dff|q [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~65_sumout ),
	.cout(\single_clock|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~65 .extended_lut = "off";
defparam \single_clock|Add1~65 .lut_mask = 64'h0000FFFF00005555;
defparam \single_clock|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N30
cyclonev_lcell_comb \single_clock|cnt_nxt~2 (
// Equation(s):
// \single_clock|cnt_nxt~2_combout  = ( \single_clock|Add1~65_sumout  & ( !\single_clock|Equal1~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|Equal1~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\single_clock|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|cnt_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|cnt_nxt~2 .extended_lut = "off";
defparam \single_clock|cnt_nxt~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \single_clock|cnt_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N32
dffeas \single_clock|dff|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|cnt_nxt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[23] .is_wysiwyg = "true";
defparam \single_clock|dff|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N42
cyclonev_lcell_comb \single_clock|Add1~21 (
// Equation(s):
// \single_clock|Add1~21_sumout  = SUM(( \single_clock|dff|q [24] ) + ( GND ) + ( \single_clock|Add1~66  ))
// \single_clock|Add1~22  = CARRY(( \single_clock|dff|q [24] ) + ( GND ) + ( \single_clock|Add1~66  ))

	.dataa(gnd),
	.datab(!\single_clock|dff|q [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~21_sumout ),
	.cout(\single_clock|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~21 .extended_lut = "off";
defparam \single_clock|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \single_clock|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N44
dffeas \single_clock|dff|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[24] .is_wysiwyg = "true";
defparam \single_clock|dff|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N45
cyclonev_lcell_comb \single_clock|Add1~61 (
// Equation(s):
// \single_clock|Add1~61_sumout  = SUM(( \single_clock|dff|q [25] ) + ( GND ) + ( \single_clock|Add1~22  ))

	.dataa(!\single_clock|dff|q [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~61 .extended_lut = "off";
defparam \single_clock|Add1~61 .lut_mask = 64'h0000FFFF00005555;
defparam \single_clock|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N39
cyclonev_lcell_comb \single_clock|cnt_nxt~1 (
// Equation(s):
// \single_clock|cnt_nxt~1_combout  = ( \single_clock|Add1~61_sumout  & ( !\single_clock|Equal1~6_combout  ) )

	.dataa(!\single_clock|Equal1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\single_clock|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|cnt_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|cnt_nxt~1 .extended_lut = "off";
defparam \single_clock|cnt_nxt~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \single_clock|cnt_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N41
dffeas \single_clock|dff|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|cnt_nxt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[25] .is_wysiwyg = "true";
defparam \single_clock|dff|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N42
cyclonev_lcell_comb \single_clock|Equal1~3 (
// Equation(s):
// \single_clock|Equal1~3_combout  = ( \single_clock|dff|q [25] & ( (\single_clock|dff|q [20] & (\single_clock|dff|q [23] & (\single_clock|dff|q [22] & \single_clock|dff|q [21]))) ) )

	.dataa(!\single_clock|dff|q [20]),
	.datab(!\single_clock|dff|q [23]),
	.datac(!\single_clock|dff|q [22]),
	.datad(!\single_clock|dff|q [21]),
	.datae(gnd),
	.dataf(!\single_clock|dff|q [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|Equal1~3 .extended_lut = "off";
defparam \single_clock|Equal1~3 .lut_mask = 64'h0000000000010001;
defparam \single_clock|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N9
cyclonev_lcell_comb \single_clock|Add1~97 (
// Equation(s):
// \single_clock|Add1~97_sumout  = SUM(( \single_clock|dff|q [13] ) + ( GND ) + ( \single_clock|Add1~102  ))
// \single_clock|Add1~98  = CARRY(( \single_clock|dff|q [13] ) + ( GND ) + ( \single_clock|Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|dff|q [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~97_sumout ),
	.cout(\single_clock|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~97 .extended_lut = "off";
defparam \single_clock|Add1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \single_clock|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N54
cyclonev_lcell_comb \single_clock|cnt_nxt~10 (
// Equation(s):
// \single_clock|cnt_nxt~10_combout  = ( \single_clock|Add1~97_sumout  & ( !\single_clock|Equal1~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|Equal1~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\single_clock|Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|cnt_nxt~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|cnt_nxt~10 .extended_lut = "off";
defparam \single_clock|cnt_nxt~10 .lut_mask = 64'h00000000F0F0F0F0;
defparam \single_clock|cnt_nxt~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N56
dffeas \single_clock|dff|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|cnt_nxt~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[13] .is_wysiwyg = "true";
defparam \single_clock|dff|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N12
cyclonev_lcell_comb \single_clock|Add1~93 (
// Equation(s):
// \single_clock|Add1~93_sumout  = SUM(( \single_clock|dff|q [14] ) + ( GND ) + ( \single_clock|Add1~98  ))
// \single_clock|Add1~94  = CARRY(( \single_clock|dff|q [14] ) + ( GND ) + ( \single_clock|Add1~98  ))

	.dataa(gnd),
	.datab(!\single_clock|dff|q [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~93_sumout ),
	.cout(\single_clock|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~93 .extended_lut = "off";
defparam \single_clock|Add1~93 .lut_mask = 64'h0000FFFF00003333;
defparam \single_clock|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N48
cyclonev_lcell_comb \single_clock|cnt_nxt~9 (
// Equation(s):
// \single_clock|cnt_nxt~9_combout  = ( \single_clock|Add1~93_sumout  & ( !\single_clock|Equal1~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\single_clock|Add1~93_sumout ),
	.dataf(!\single_clock|Equal1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|cnt_nxt~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|cnt_nxt~9 .extended_lut = "off";
defparam \single_clock|cnt_nxt~9 .lut_mask = 64'h0000FFFF00000000;
defparam \single_clock|cnt_nxt~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N50
dffeas \single_clock|dff|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|cnt_nxt~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[14] .is_wysiwyg = "true";
defparam \single_clock|dff|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N15
cyclonev_lcell_comb \single_clock|Add1~89 (
// Equation(s):
// \single_clock|Add1~89_sumout  = SUM(( \single_clock|dff|q [15] ) + ( GND ) + ( \single_clock|Add1~94  ))
// \single_clock|Add1~90  = CARRY(( \single_clock|dff|q [15] ) + ( GND ) + ( \single_clock|Add1~94  ))

	.dataa(!\single_clock|dff|q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~89_sumout ),
	.cout(\single_clock|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~89 .extended_lut = "off";
defparam \single_clock|Add1~89 .lut_mask = 64'h0000FFFF00005555;
defparam \single_clock|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N45
cyclonev_lcell_comb \single_clock|cnt_nxt~8 (
// Equation(s):
// \single_clock|cnt_nxt~8_combout  = ( !\single_clock|Equal1~6_combout  & ( \single_clock|Add1~89_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|Add1~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\single_clock|Equal1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|cnt_nxt~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|cnt_nxt~8 .extended_lut = "off";
defparam \single_clock|cnt_nxt~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \single_clock|cnt_nxt~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N47
dffeas \single_clock|dff|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|cnt_nxt~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[15] .is_wysiwyg = "true";
defparam \single_clock|dff|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N18
cyclonev_lcell_comb \single_clock|Add1~29 (
// Equation(s):
// \single_clock|Add1~29_sumout  = SUM(( \single_clock|dff|q [16] ) + ( GND ) + ( \single_clock|Add1~90  ))
// \single_clock|Add1~30  = CARRY(( \single_clock|dff|q [16] ) + ( GND ) + ( \single_clock|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|dff|q [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~29_sumout ),
	.cout(\single_clock|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~29 .extended_lut = "off";
defparam \single_clock|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \single_clock|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N20
dffeas \single_clock|dff|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[16] .is_wysiwyg = "true";
defparam \single_clock|dff|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N21
cyclonev_lcell_comb \single_clock|Add1~85 (
// Equation(s):
// \single_clock|Add1~85_sumout  = SUM(( \single_clock|dff|q [17] ) + ( GND ) + ( \single_clock|Add1~30  ))
// \single_clock|Add1~86  = CARRY(( \single_clock|dff|q [17] ) + ( GND ) + ( \single_clock|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\single_clock|dff|q [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~85_sumout ),
	.cout(\single_clock|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~85 .extended_lut = "off";
defparam \single_clock|Add1~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \single_clock|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N9
cyclonev_lcell_comb \single_clock|cnt_nxt~7 (
// Equation(s):
// \single_clock|cnt_nxt~7_combout  = ( !\single_clock|Equal1~6_combout  & ( \single_clock|Add1~85_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\single_clock|Add1~85_sumout ),
	.datae(gnd),
	.dataf(!\single_clock|Equal1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|cnt_nxt~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|cnt_nxt~7 .extended_lut = "off";
defparam \single_clock|cnt_nxt~7 .lut_mask = 64'h00FF00FF00000000;
defparam \single_clock|cnt_nxt~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N11
dffeas \single_clock|dff|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|cnt_nxt~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[17] .is_wysiwyg = "true";
defparam \single_clock|dff|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N36
cyclonev_lcell_comb \single_clock|Equal1~4 (
// Equation(s):
// \single_clock|Equal1~4_combout  = ( \single_clock|dff|q [14] & ( (\single_clock|dff|q [17] & (\single_clock|dff|q [13] & \single_clock|dff|q [15])) ) )

	.dataa(gnd),
	.datab(!\single_clock|dff|q [17]),
	.datac(!\single_clock|dff|q [13]),
	.datad(!\single_clock|dff|q [15]),
	.datae(gnd),
	.dataf(!\single_clock|dff|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|Equal1~4 .extended_lut = "off";
defparam \single_clock|Equal1~4 .lut_mask = 64'h0000000000030003;
defparam \single_clock|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N24
cyclonev_lcell_comb \single_clock|Add1~25 (
// Equation(s):
// \single_clock|Add1~25_sumout  = SUM(( \single_clock|dff|q [18] ) + ( GND ) + ( \single_clock|Add1~86  ))
// \single_clock|Add1~26  = CARRY(( \single_clock|dff|q [18] ) + ( GND ) + ( \single_clock|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|dff|q [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~25_sumout ),
	.cout(\single_clock|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~25 .extended_lut = "off";
defparam \single_clock|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \single_clock|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N26
dffeas \single_clock|dff|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[18] .is_wysiwyg = "true";
defparam \single_clock|dff|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N27
cyclonev_lcell_comb \single_clock|Add1~81 (
// Equation(s):
// \single_clock|Add1~81_sumout  = SUM(( \single_clock|dff|q [19] ) + ( GND ) + ( \single_clock|Add1~26  ))
// \single_clock|Add1~82  = CARRY(( \single_clock|dff|q [19] ) + ( GND ) + ( \single_clock|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|dff|q [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~81_sumout ),
	.cout(\single_clock|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~81 .extended_lut = "off";
defparam \single_clock|Add1~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \single_clock|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N12
cyclonev_lcell_comb \single_clock|cnt_nxt~6 (
// Equation(s):
// \single_clock|cnt_nxt~6_combout  = (!\single_clock|Equal1~6_combout  & \single_clock|Add1~81_sumout )

	.dataa(!\single_clock|Equal1~6_combout ),
	.datab(gnd),
	.datac(!\single_clock|Add1~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|cnt_nxt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|cnt_nxt~6 .extended_lut = "off";
defparam \single_clock|cnt_nxt~6 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \single_clock|cnt_nxt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N14
dffeas \single_clock|dff|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|cnt_nxt~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[19] .is_wysiwyg = "true";
defparam \single_clock|dff|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N21
cyclonev_lcell_comb \single_clock|Equal1~5 (
// Equation(s):
// \single_clock|Equal1~5_combout  = ( \single_clock|Equal1~4_combout  & ( \single_clock|dff|q [19] & ( (\single_clock|dff|q [12] & (\single_clock|Equal1~3_combout  & \single_clock|dff|q [6])) ) ) )

	.dataa(!\single_clock|dff|q [12]),
	.datab(gnd),
	.datac(!\single_clock|Equal1~3_combout ),
	.datad(!\single_clock|dff|q [6]),
	.datae(!\single_clock|Equal1~4_combout ),
	.dataf(!\single_clock|dff|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|Equal1~5 .extended_lut = "off";
defparam \single_clock|Equal1~5 .lut_mask = 64'h0000000000000005;
defparam \single_clock|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N0
cyclonev_lcell_comb \single_clock|Equal1~2 (
// Equation(s):
// \single_clock|Equal1~2_combout  = ( \single_clock|dff|q [4] & ( (\single_clock|dff|q [3] & (\single_clock|dff|q [2] & \single_clock|dff|q [5])) ) )

	.dataa(gnd),
	.datab(!\single_clock|dff|q [3]),
	.datac(!\single_clock|dff|q [2]),
	.datad(!\single_clock|dff|q [5]),
	.datae(gnd),
	.dataf(!\single_clock|dff|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|Equal1~2 .extended_lut = "off";
defparam \single_clock|Equal1~2 .lut_mask = 64'h0000000000030003;
defparam \single_clock|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N48
cyclonev_lcell_comb \single_clock|Equal1~0 (
// Equation(s):
// \single_clock|Equal1~0_combout  = ( !\single_clock|dff|q [11] & ( !\single_clock|dff|q [16] & ( (!\single_clock|dff|q [24] & !\single_clock|dff|q [18]) ) ) )

	.dataa(gnd),
	.datab(!\single_clock|dff|q [24]),
	.datac(!\single_clock|dff|q [18]),
	.datad(gnd),
	.datae(!\single_clock|dff|q [11]),
	.dataf(!\single_clock|dff|q [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|Equal1~0 .extended_lut = "off";
defparam \single_clock|Equal1~0 .lut_mask = 64'hC0C0000000000000;
defparam \single_clock|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N6
cyclonev_lcell_comb \single_clock|Equal1~1 (
// Equation(s):
// \single_clock|Equal1~1_combout  = ( !\single_clock|dff|q [9] & ( \single_clock|Equal1~0_combout  & ( (!\single_clock|dff|q [8] & (!\single_clock|dff|q [10] & !\single_clock|dff|q [7])) ) ) )

	.dataa(!\single_clock|dff|q [8]),
	.datab(!\single_clock|dff|q [10]),
	.datac(!\single_clock|dff|q [7]),
	.datad(gnd),
	.datae(!\single_clock|dff|q [9]),
	.dataf(!\single_clock|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|Equal1~1 .extended_lut = "off";
defparam \single_clock|Equal1~1 .lut_mask = 64'h0000000080800000;
defparam \single_clock|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N18
cyclonev_lcell_comb \single_clock|Equal1~6 (
// Equation(s):
// \single_clock|Equal1~6_combout  = ( \single_clock|Equal1~2_combout  & ( \single_clock|Equal1~1_combout  & ( (\single_clock|Equal1~5_combout  & (\single_clock|dff|q [1] & \single_clock|dff|q [0])) ) ) )

	.dataa(gnd),
	.datab(!\single_clock|Equal1~5_combout ),
	.datac(!\single_clock|dff|q [1]),
	.datad(!\single_clock|dff|q [0]),
	.datae(!\single_clock|Equal1~2_combout ),
	.dataf(!\single_clock|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|Equal1~6 .extended_lut = "off";
defparam \single_clock|Equal1~6 .lut_mask = 64'h0000000000000003;
defparam \single_clock|Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N30
cyclonev_lcell_comb \single_clock|Add1~77 (
// Equation(s):
// \single_clock|Add1~77_sumout  = SUM(( \single_clock|dff|q [20] ) + ( GND ) + ( \single_clock|Add1~82  ))
// \single_clock|Add1~78  = CARRY(( \single_clock|dff|q [20] ) + ( GND ) + ( \single_clock|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\single_clock|dff|q [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\single_clock|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\single_clock|Add1~77_sumout ),
	.cout(\single_clock|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \single_clock|Add1~77 .extended_lut = "off";
defparam \single_clock|Add1~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \single_clock|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N15
cyclonev_lcell_comb \single_clock|cnt_nxt~5 (
// Equation(s):
// \single_clock|cnt_nxt~5_combout  = ( \single_clock|Add1~77_sumout  & ( !\single_clock|Equal1~6_combout  ) )

	.dataa(!\single_clock|Equal1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\single_clock|Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|cnt_nxt~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|cnt_nxt~5 .extended_lut = "off";
defparam \single_clock|cnt_nxt~5 .lut_mask = 64'h00000000AAAAAAAA;
defparam \single_clock|cnt_nxt~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N17
dffeas \single_clock|dff|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|cnt_nxt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[20] .is_wysiwyg = "true";
defparam \single_clock|dff|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N6
cyclonev_lcell_comb \single_clock|cnt_nxt~4 (
// Equation(s):
// \single_clock|cnt_nxt~4_combout  = ( !\single_clock|Equal1~6_combout  & ( \single_clock|Add1~73_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\single_clock|Add1~73_sumout ),
	.datae(gnd),
	.dataf(!\single_clock|Equal1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\single_clock|cnt_nxt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \single_clock|cnt_nxt~4 .extended_lut = "off";
defparam \single_clock|cnt_nxt~4 .lut_mask = 64'h00FF00FF00000000;
defparam \single_clock|cnt_nxt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N8
dffeas \single_clock|dff|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\single_clock|cnt_nxt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\single_clock|dff|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \single_clock|dff|q[21] .is_wysiwyg = "true";
defparam \single_clock|dff|q[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY0~input (
	.i(KEY0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY0~input_o ));
// synopsys translate_off
defparam \KEY0~input .bus_hold = "false";
defparam \KEY0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N54
cyclonev_lcell_comb \enable_clock~1 (
// Equation(s):
// \enable_clock~1_combout  = ( !\single_clock|dff|q [20] & ( !\single_clock|dff|q [25] & ( (!\single_clock|dff|q [21] & (!\KEY0~input_o  & (!\single_clock|dff|q [22] & !\single_clock|dff|q [23]))) ) ) )

	.dataa(!\single_clock|dff|q [21]),
	.datab(!\KEY0~input_o ),
	.datac(!\single_clock|dff|q [22]),
	.datad(!\single_clock|dff|q [23]),
	.datae(!\single_clock|dff|q [20]),
	.dataf(!\single_clock|dff|q [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_clock~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_clock~1 .extended_lut = "off";
defparam \enable_clock~1 .lut_mask = 64'h8000000000000000;
defparam \enable_clock~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW1~input (
	.i(SW1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW1~input_o ));
// synopsys translate_off
defparam \SW1~input .bus_hold = "false";
defparam \SW1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N24
cyclonev_lcell_comb \enable_clock~0 (
// Equation(s):
// \enable_clock~0_combout  = ( !\single_clock|dff|q [5] & ( !\single_clock|dff|q [6] & ( (!\single_clock|dff|q [1] & (!\single_clock|dff|q [3] & (!\single_clock|dff|q [2] & !\single_clock|dff|q [4]))) ) ) )

	.dataa(!\single_clock|dff|q [1]),
	.datab(!\single_clock|dff|q [3]),
	.datac(!\single_clock|dff|q [2]),
	.datad(!\single_clock|dff|q [4]),
	.datae(!\single_clock|dff|q [5]),
	.dataf(!\single_clock|dff|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_clock~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_clock~0 .extended_lut = "off";
defparam \enable_clock~0 .lut_mask = 64'h8000000000000000;
defparam \enable_clock~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N24
cyclonev_lcell_comb \enable_clock~2 (
// Equation(s):
// \enable_clock~2_combout  = ( !\single_clock|dff|q [12] & ( !\single_clock|dff|q [19] & ( (!\single_clock|dff|q [14] & (!\single_clock|dff|q [17] & (!\single_clock|dff|q [13] & !\single_clock|dff|q [15]))) ) ) )

	.dataa(!\single_clock|dff|q [14]),
	.datab(!\single_clock|dff|q [17]),
	.datac(!\single_clock|dff|q [13]),
	.datad(!\single_clock|dff|q [15]),
	.datae(!\single_clock|dff|q [12]),
	.dataf(!\single_clock|dff|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_clock~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_clock~2 .extended_lut = "off";
defparam \enable_clock~2 .lut_mask = 64'h8000000000000000;
defparam \enable_clock~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N15
cyclonev_lcell_comb \enable_clock~3 (
// Equation(s):
// \enable_clock~3_combout  = ( \enable_clock~0_combout  & ( \enable_clock~2_combout  & ( (\SW1~input_o  & ((!\enable_clock~1_combout ) # ((!\single_clock|Equal1~1_combout ) # (\single_clock|dff|q [0])))) ) ) ) # ( !\enable_clock~0_combout  & ( 
// \enable_clock~2_combout  & ( \SW1~input_o  ) ) ) # ( \enable_clock~0_combout  & ( !\enable_clock~2_combout  & ( \SW1~input_o  ) ) ) # ( !\enable_clock~0_combout  & ( !\enable_clock~2_combout  & ( \SW1~input_o  ) ) )

	.dataa(!\enable_clock~1_combout ),
	.datab(!\SW1~input_o ),
	.datac(!\single_clock|dff|q [0]),
	.datad(!\single_clock|Equal1~1_combout ),
	.datae(!\enable_clock~0_combout ),
	.dataf(!\enable_clock~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_clock~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_clock~3 .extended_lut = "off";
defparam \enable_clock~3 .lut_mask = 64'h3333333333333323;
defparam \enable_clock~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N48
cyclonev_lcell_comb \ALU_unit|Add3~0 (
// Equation(s):
// \ALU_unit|Add3~0_combout  = ( \mem~16_combout  & ( \PC|myDff|q [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|myDff|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add3~0 .extended_lut = "off";
defparam \ALU_unit|Add3~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALU_unit|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \mem~4 (
// Equation(s):
// \mem~4_combout  = ( !\PC|myDff|q [5] & ( \PC|myDff|q [3] & ( (\PC|myDff|q [4] & (!\PC|myDff|q [1] & ((!\PC|myDff|q [0]) # (\PC|myDff|q [2])))) ) ) )

	.dataa(!\PC|myDff|q [4]),
	.datab(!\PC|myDff|q [0]),
	.datac(!\PC|myDff|q [1]),
	.datad(!\PC|myDff|q [2]),
	.datae(!\PC|myDff|q [5]),
	.dataf(!\PC|myDff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~4 .extended_lut = "off";
defparam \mem~4 .lut_mask = 64'h0000000040500000;
defparam \mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N48
cyclonev_lcell_comb \mem~5 (
// Equation(s):
// \mem~5_combout  = ( \PC|myDff|q [1] & ( \PC|myDff|q [3] & ( (!\PC|myDff|q [5] & (!\PC|myDff|q [0] & (\PC|myDff|q [4] & \PC|myDff|q [2]))) ) ) ) # ( !\PC|myDff|q [1] & ( \PC|myDff|q [3] & ( (!\PC|myDff|q [5] & (\PC|myDff|q [0] & (\PC|myDff|q [4] & 
// !\PC|myDff|q [2]))) ) ) ) # ( \PC|myDff|q [1] & ( !\PC|myDff|q [3] & ( (!\PC|myDff|q [5] & (\PC|myDff|q [4] & \PC|myDff|q [2])) ) ) ) # ( !\PC|myDff|q [1] & ( !\PC|myDff|q [3] & ( (!\PC|myDff|q [5] & (!\PC|myDff|q [0] & \PC|myDff|q [2])) ) ) )

	.dataa(!\PC|myDff|q [5]),
	.datab(!\PC|myDff|q [0]),
	.datac(!\PC|myDff|q [4]),
	.datad(!\PC|myDff|q [2]),
	.datae(!\PC|myDff|q [1]),
	.dataf(!\PC|myDff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~5 .extended_lut = "off";
defparam \mem~5 .lut_mask = 64'h0088000A02000008;
defparam \mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N54
cyclonev_lcell_comb \mem~6 (
// Equation(s):
// \mem~6_combout  = ( \PC|myDff|q [0] & ( (!\PC|myDff|q [3] & (\PC|myDff|q [2] & \PC|myDff|q [1])) # (\PC|myDff|q [3] & ((!\PC|myDff|q [1]))) ) ) # ( !\PC|myDff|q [0] & ( (\PC|myDff|q [2] & \PC|myDff|q [3]) ) )

	.dataa(gnd),
	.datab(!\PC|myDff|q [2]),
	.datac(!\PC|myDff|q [3]),
	.datad(!\PC|myDff|q [1]),
	.datae(gnd),
	.dataf(!\PC|myDff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~6 .extended_lut = "off";
defparam \mem~6 .lut_mask = 64'h030303030F300F30;
defparam \mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N51
cyclonev_lcell_comb \reg_file|Mux0~0 (
// Equation(s):
// \reg_file|Mux0~0_combout  = ( \mem~6_combout  & ( (!\PC|myDff|q [5] & (\PC|myDff|q [4] & !\mem~5_combout )) ) )

	.dataa(!\PC|myDff|q [5]),
	.datab(gnd),
	.datac(!\PC|myDff|q [4]),
	.datad(!\mem~5_combout ),
	.datae(gnd),
	.dataf(!\mem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~0 .extended_lut = "off";
defparam \reg_file|Mux0~0 .lut_mask = 64'h000000000A000A00;
defparam \reg_file|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N21
cyclonev_lcell_comb \mem~14 (
// Equation(s):
// \mem~14_combout  = ( \PC|myDff|q [4] & ( (!\PC|myDff|q [0] & (\PC|myDff|q [2] & ((!\PC|myDff|q [3]) # (!\PC|myDff|q [1])))) # (\PC|myDff|q [0] & (!\PC|myDff|q [2] & ((!\PC|myDff|q [3]) # (\PC|myDff|q [1])))) ) ) # ( !\PC|myDff|q [4] & ( (\PC|myDff|q [0] & 
// ((!\PC|myDff|q [3]) # ((\PC|myDff|q [2] & \PC|myDff|q [1])))) ) )

	.dataa(!\PC|myDff|q [3]),
	.datab(!\PC|myDff|q [0]),
	.datac(!\PC|myDff|q [2]),
	.datad(!\PC|myDff|q [1]),
	.datae(gnd),
	.dataf(!\PC|myDff|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~14 .extended_lut = "off";
defparam \mem~14 .lut_mask = 64'h222322232C382C38;
defparam \mem~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N30
cyclonev_lcell_comb \mem~15 (
// Equation(s):
// \mem~15_combout  = ( !\PC|myDff|q [5] & ( \mem~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|myDff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~15 .extended_lut = "off";
defparam \mem~15 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mem~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N27
cyclonev_lcell_comb \mem~17 (
// Equation(s):
// \mem~17_combout  = ( \PC|myDff|q [4] & ( (!\PC|myDff|q [2] & (((\PC|myDff|q [1] & !\PC|myDff|q [3])))) # (\PC|myDff|q [2] & (\PC|myDff|q [0] & (!\PC|myDff|q [1] & \PC|myDff|q [3]))) ) ) # ( !\PC|myDff|q [4] & ( (\PC|myDff|q [2] & !\PC|myDff|q [3]) ) )

	.dataa(!\PC|myDff|q [2]),
	.datab(!\PC|myDff|q [0]),
	.datac(!\PC|myDff|q [1]),
	.datad(!\PC|myDff|q [3]),
	.datae(gnd),
	.dataf(!\PC|myDff|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~17 .extended_lut = "off";
defparam \mem~17 .lut_mask = 64'h550055000A100A10;
defparam \mem~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \mem~18 (
// Equation(s):
// \mem~18_combout  = ( \mem~17_combout  & ( !\PC|myDff|q [5] ) )

	.dataa(gnd),
	.datab(!\PC|myDff|q [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~18 .extended_lut = "off";
defparam \mem~18 .lut_mask = 64'h00000000CCCCCCCC;
defparam \mem~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N18
cyclonev_lcell_comb \mem~19 (
// Equation(s):
// \mem~19_combout  = ( \PC|myDff|q [4] & ( !\PC|myDff|q [1] $ (((!\PC|myDff|q [3] & (!\PC|myDff|q [0] & \PC|myDff|q [2])))) ) ) # ( !\PC|myDff|q [4] & ( (!\PC|myDff|q [3] & \PC|myDff|q [1]) ) )

	.dataa(!\PC|myDff|q [3]),
	.datab(!\PC|myDff|q [0]),
	.datac(!\PC|myDff|q [1]),
	.datad(!\PC|myDff|q [2]),
	.datae(gnd),
	.dataf(!\PC|myDff|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~19 .extended_lut = "off";
defparam \mem~19 .lut_mask = 64'h0A0A0A0AF078F078;
defparam \mem~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \mem~20 (
// Equation(s):
// \mem~20_combout  = ( \mem~19_combout  & ( !\PC|myDff|q [5] ) )

	.dataa(gnd),
	.datab(!\PC|myDff|q [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~20 .extended_lut = "off";
defparam \mem~20 .lut_mask = 64'h00000000CCCCCCCC;
defparam \mem~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N18
cyclonev_lcell_comb \mem~10 (
// Equation(s):
// \mem~10_combout  = ( \PC|myDff|q [2] & ( \PC|myDff|q [3] & ( (!\PC|myDff|q [0] & ((!\PC|myDff|q [4]) # (\PC|myDff|q [1]))) # (\PC|myDff|q [0] & ((!\PC|myDff|q [1]) # (\PC|myDff|q [4]))) ) ) ) # ( !\PC|myDff|q [2] & ( \PC|myDff|q [3] & ( (!\PC|myDff|q [4]) 
// # (!\PC|myDff|q [1]) ) ) ) # ( \PC|myDff|q [2] & ( !\PC|myDff|q [3] & ( (\PC|myDff|q [4] & ((!\PC|myDff|q [0]) # (!\PC|myDff|q [1]))) ) ) )

	.dataa(gnd),
	.datab(!\PC|myDff|q [0]),
	.datac(!\PC|myDff|q [4]),
	.datad(!\PC|myDff|q [1]),
	.datae(!\PC|myDff|q [2]),
	.dataf(!\PC|myDff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~10 .extended_lut = "off";
defparam \mem~10 .lut_mask = 64'h00000F0CFFF0F3CF;
defparam \mem~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N24
cyclonev_lcell_comb \mem~12 (
// Equation(s):
// \mem~12_combout  = ( \PC|myDff|q [1] & ( (\PC|myDff|q [2] & (!\PC|myDff|q [0] $ (!\PC|myDff|q [3]))) ) ) # ( !\PC|myDff|q [1] & ( (\PC|myDff|q [3] & ((!\PC|myDff|q [0]) # (!\PC|myDff|q [2]))) ) )

	.dataa(gnd),
	.datab(!\PC|myDff|q [0]),
	.datac(!\PC|myDff|q [3]),
	.datad(!\PC|myDff|q [2]),
	.datae(gnd),
	.dataf(!\PC|myDff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~12 .extended_lut = "off";
defparam \mem~12 .lut_mask = 64'h0F0C0F0C003C003C;
defparam \mem~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N54
cyclonev_lcell_comb \mem~13 (
// Equation(s):
// \mem~13_combout  = ( \mem~12_combout  & ( (!\PC|myDff|q [5] & \PC|myDff|q [4]) ) )

	.dataa(!\PC|myDff|q [5]),
	.datab(gnd),
	.datac(!\PC|myDff|q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~13 .extended_lut = "off";
defparam \mem~13 .lut_mask = 64'h000000000A0A0A0A;
defparam \mem~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N57
cyclonev_lcell_comb \reg_file|write~0 (
// Equation(s):
// \reg_file|write~0_combout  = ( \mem~8_combout  & ( (!\PC|myDff|q [5] & !\mem~13_combout ) ) ) # ( !\mem~8_combout  & ( (!\mem~10_combout  & ((\mem~13_combout ))) # (\mem~10_combout  & (!\PC|myDff|q [5] & !\mem~13_combout )) ) )

	.dataa(!\PC|myDff|q [5]),
	.datab(gnd),
	.datac(!\mem~10_combout ),
	.datad(!\mem~13_combout ),
	.datae(gnd),
	.dataf(!\mem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|write~0 .extended_lut = "off";
defparam \reg_file|write~0 .lut_mask = 64'h0AF00AF0AA00AA00;
defparam \reg_file|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \reg_file|Decoder7~3 (
// Equation(s):
// \reg_file|Decoder7~3_combout  = ( !\enable_clock~3_combout  & ( (!\mem~15_combout  & (!\mem~18_combout  & (\mem~20_combout  & \reg_file|write~0_combout ))) ) )

	.dataa(!\mem~15_combout ),
	.datab(!\mem~18_combout ),
	.datac(!\mem~20_combout ),
	.datad(!\reg_file|write~0_combout ),
	.datae(gnd),
	.dataf(!\enable_clock~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder7~3 .extended_lut = "off";
defparam \reg_file|Decoder7~3 .lut_mask = 64'h0008000800000000;
defparam \reg_file|Decoder7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N39
cyclonev_lcell_comb \ALU_unit|Mux0~5 (
// Equation(s):
// \ALU_unit|Mux0~5_combout  = ( !\mem~13_combout  & ( \mem~9_combout  & ( !\mem~11_combout  ) ) ) # ( \mem~13_combout  & ( !\mem~9_combout  & ( \mem~11_combout  ) ) ) # ( !\mem~13_combout  & ( !\mem~9_combout  & ( !\mem~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem~11_combout ),
	.datad(gnd),
	.datae(!\mem~13_combout ),
	.dataf(!\mem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux0~5 .extended_lut = "off";
defparam \ALU_unit|Mux0~5 .lut_mask = 64'hF0F00F0FF0F00000;
defparam \ALU_unit|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N54
cyclonev_lcell_comb \ALU_unit|Mux0~10 (
// Equation(s):
// \ALU_unit|Mux0~10_combout  = ( !\ALU_unit|Mux0~5_combout  & ( !\ALU_unit|Mux0~6_combout  ) )

	.dataa(gnd),
	.datab(!\ALU_unit|Mux0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALU_unit|Mux0~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux0~10 .extended_lut = "off";
defparam \ALU_unit|Mux0~10 .lut_mask = 64'hCCCC0000CCCC0000;
defparam \ALU_unit|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N6
cyclonev_lcell_comb \mem~7 (
// Equation(s):
// \mem~7_combout  = ( !\PC|myDff|q [5] & ( \PC|myDff|q [3] & ( (\PC|myDff|q [4] & ((!\PC|myDff|q [0] & ((\PC|myDff|q [2]))) # (\PC|myDff|q [0] & (!\PC|myDff|q [1])))) ) ) ) # ( !\PC|myDff|q [5] & ( !\PC|myDff|q [3] & ( (\PC|myDff|q [1] & (\PC|myDff|q [2] & 
// (\PC|myDff|q [4] & \PC|myDff|q [0]))) ) ) )

	.dataa(!\PC|myDff|q [1]),
	.datab(!\PC|myDff|q [2]),
	.datac(!\PC|myDff|q [4]),
	.datad(!\PC|myDff|q [0]),
	.datae(!\PC|myDff|q [5]),
	.dataf(!\PC|myDff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~7 .extended_lut = "off";
defparam \mem~7 .lut_mask = 64'h00010000030A0000;
defparam \mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N42
cyclonev_lcell_comb \reg_file|Mux11~1 (
// Equation(s):
// \reg_file|Mux11~1_combout  = ( \PC|myDff|q [1] & ( \PC|myDff|q [3] & ( (\PC|myDff|q [2] & (!\PC|myDff|q [5] & (\PC|myDff|q [0] & \PC|myDff|q [4]))) ) ) ) # ( !\PC|myDff|q [1] & ( \PC|myDff|q [3] & ( (!\PC|myDff|q [5] & (\PC|myDff|q [0] & !\PC|myDff|q 
// [4])) ) ) ) # ( \PC|myDff|q [1] & ( !\PC|myDff|q [3] & ( (!\PC|myDff|q [5] & ((!\PC|myDff|q [0] & (\PC|myDff|q [2] & \PC|myDff|q [4])) # (\PC|myDff|q [0] & ((!\PC|myDff|q [4]))))) ) ) ) # ( !\PC|myDff|q [1] & ( !\PC|myDff|q [3] & ( (!\PC|myDff|q [5] & 
// (\PC|myDff|q [0] & !\PC|myDff|q [4])) ) ) )

	.dataa(!\PC|myDff|q [2]),
	.datab(!\PC|myDff|q [5]),
	.datac(!\PC|myDff|q [0]),
	.datad(!\PC|myDff|q [4]),
	.datae(!\PC|myDff|q [1]),
	.dataf(!\PC|myDff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~1 .extended_lut = "off";
defparam \reg_file|Mux11~1 .lut_mask = 64'h0C000C400C000004;
defparam \reg_file|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \mem~2 (
// Equation(s):
// \mem~2_combout  = ( \PC|myDff|q [2] & ( \PC|myDff|q [0] & ( (!\PC|myDff|q [5] & ((!\PC|myDff|q [1] & (\PC|myDff|q [3] & !\PC|myDff|q [4])) # (\PC|myDff|q [1] & ((\PC|myDff|q [4]))))) ) ) ) # ( !\PC|myDff|q [2] & ( \PC|myDff|q [0] & ( (\PC|myDff|q [1] & 
// (\PC|myDff|q [3] & !\PC|myDff|q [5])) ) ) ) # ( \PC|myDff|q [2] & ( !\PC|myDff|q [0] & ( (!\PC|myDff|q [5] & (!\PC|myDff|q [3] $ (((!\PC|myDff|q [4]) # (\PC|myDff|q [1]))))) ) ) ) # ( !\PC|myDff|q [2] & ( !\PC|myDff|q [0] & ( (!\PC|myDff|q [1] & 
// (\PC|myDff|q [3] & (!\PC|myDff|q [5] & \PC|myDff|q [4]))) ) ) )

	.dataa(!\PC|myDff|q [1]),
	.datab(!\PC|myDff|q [3]),
	.datac(!\PC|myDff|q [5]),
	.datad(!\PC|myDff|q [4]),
	.datae(!\PC|myDff|q [2]),
	.dataf(!\PC|myDff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~2 .extended_lut = "off";
defparam \mem~2 .lut_mask = 64'h0020309010102050;
defparam \mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N15
cyclonev_lcell_comb \reg_file|register6|Selector1~1 (
// Equation(s):
// \reg_file|register6|Selector1~1_combout  = ( !\ALU_unit|Mux0~4_combout  & ( (!\ALU_unit|Mux0~6_combout  & !\ALU_unit|Mux0~5_combout ) ) )

	.dataa(!\ALU_unit|Mux0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU_unit|Mux0~5_combout ),
	.datae(!\ALU_unit|Mux0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register6|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register6|Selector1~1 .extended_lut = "off";
defparam \reg_file|register6|Selector1~1 .lut_mask = 64'hAA000000AA000000;
defparam \reg_file|register6|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N0
cyclonev_lcell_comb \ALU_unit|Add2~1 (
// Equation(s):
// \ALU_unit|Add2~1_sumout  = SUM(( (!\PC|myDff|q [5] & \mem~14_combout ) ) + ( \PC|myDff|q [0] ) + ( !VCC ))
// \ALU_unit|Add2~2  = CARRY(( (!\PC|myDff|q [5] & \mem~14_combout ) ) + ( \PC|myDff|q [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\PC|myDff|q [5]),
	.datac(!\mem~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|myDff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_unit|Add2~1_sumout ),
	.cout(\ALU_unit|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add2~1 .extended_lut = "off";
defparam \ALU_unit|Add2~1 .lut_mask = 64'h0000FF0000000C0C;
defparam \ALU_unit|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N3
cyclonev_lcell_comb \ALU_unit|Add2~9 (
// Equation(s):
// \ALU_unit|Add2~9_sumout  = SUM(( (\mem~19_combout  & !\PC|myDff|q [5]) ) + ( \PC|myDff|q [1] ) + ( \ALU_unit|Add2~2  ))
// \ALU_unit|Add2~10  = CARRY(( (\mem~19_combout  & !\PC|myDff|q [5]) ) + ( \PC|myDff|q [1] ) + ( \ALU_unit|Add2~2  ))

	.dataa(!\mem~19_combout ),
	.datab(!\PC|myDff|q [5]),
	.datac(!\PC|myDff|q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_unit|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_unit|Add2~9_sumout ),
	.cout(\ALU_unit|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add2~9 .extended_lut = "off";
defparam \ALU_unit|Add2~9 .lut_mask = 64'h0000F0F000004444;
defparam \ALU_unit|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N6
cyclonev_lcell_comb \ALU_unit|Add2~5 (
// Equation(s):
// \ALU_unit|Add2~5_sumout  = SUM(( \PC|myDff|q [2] ) + ( (!\PC|myDff|q [5] & \mem~17_combout ) ) + ( \ALU_unit|Add2~10  ))
// \ALU_unit|Add2~6  = CARRY(( \PC|myDff|q [2] ) + ( (!\PC|myDff|q [5] & \mem~17_combout ) ) + ( \ALU_unit|Add2~10  ))

	.dataa(gnd),
	.datab(!\PC|myDff|q [5]),
	.datac(!\mem~17_combout ),
	.datad(!\PC|myDff|q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_unit|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_unit|Add2~5_sumout ),
	.cout(\ALU_unit|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add2~5 .extended_lut = "off";
defparam \ALU_unit|Add2~5 .lut_mask = 64'h0000F3F3000000FF;
defparam \ALU_unit|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N9
cyclonev_lcell_comb \ALU_unit|Add2~13 (
// Equation(s):
// \ALU_unit|Add2~13_sumout  = SUM(( \PC|myDff|q [3] ) + ( GND ) + ( \ALU_unit|Add2~6  ))
// \ALU_unit|Add2~14  = CARRY(( \PC|myDff|q [3] ) + ( GND ) + ( \ALU_unit|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|myDff|q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_unit|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_unit|Add2~13_sumout ),
	.cout(\ALU_unit|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add2~13 .extended_lut = "off";
defparam \ALU_unit|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \ALU_unit|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N6
cyclonev_lcell_comb \reg_file|register2|Selector2~0 (
// Equation(s):
// \reg_file|register2|Selector2~0_combout  = ( \reg_file|register2|q [3] & ( \ALU_unit|Mux2~2_combout  & ( (!\reg_file|Decoder7~3_combout ) # (((\reg_file|register6|Selector1~1_combout  & !\ALU_unit|Mux0~3_combout )) # (\ALU_unit|Mux2~1_combout )) ) ) ) # ( 
// !\reg_file|register2|q [3] & ( \ALU_unit|Mux2~2_combout  & ( (\reg_file|Decoder7~3_combout  & (((\reg_file|register6|Selector1~1_combout  & !\ALU_unit|Mux0~3_combout )) # (\ALU_unit|Mux2~1_combout ))) ) ) ) # ( \reg_file|register2|q [3] & ( 
// !\ALU_unit|Mux2~2_combout  & ( (!\reg_file|Decoder7~3_combout ) # ((\ALU_unit|Mux2~1_combout  & ((!\reg_file|register6|Selector1~1_combout ) # (\ALU_unit|Mux0~3_combout )))) ) ) ) # ( !\reg_file|register2|q [3] & ( !\ALU_unit|Mux2~2_combout  & ( 
// (\reg_file|Decoder7~3_combout  & (\ALU_unit|Mux2~1_combout  & ((!\reg_file|register6|Selector1~1_combout ) # (\ALU_unit|Mux0~3_combout )))) ) ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\ALU_unit|Mux0~3_combout ),
	.datac(!\reg_file|Decoder7~3_combout ),
	.datad(!\ALU_unit|Mux2~1_combout ),
	.datae(!\reg_file|register2|q [3]),
	.dataf(!\ALU_unit|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register2|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register2|Selector2~0 .extended_lut = "off";
defparam \reg_file|register2|Selector2~0 .lut_mask = 64'h000BF0FB040FF4FF;
defparam \reg_file|register2|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N8
dffeas \reg_file|register2|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register2|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register2|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register2|q[3] .is_wysiwyg = "true";
defparam \reg_file|register2|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \reg_file|Decoder7~5 (
// Equation(s):
// \reg_file|Decoder7~5_combout  = ( \reg_file|write~0_combout  & ( (\mem~15_combout  & (!\mem~18_combout  & (!\enable_clock~3_combout  & \mem~20_combout ))) ) )

	.dataa(!\mem~15_combout ),
	.datab(!\mem~18_combout ),
	.datac(!\enable_clock~3_combout ),
	.datad(!\mem~20_combout ),
	.datae(gnd),
	.dataf(!\reg_file|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder7~5 .extended_lut = "off";
defparam \reg_file|Decoder7~5 .lut_mask = 64'h0000000000400040;
defparam \reg_file|Decoder7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N21
cyclonev_lcell_comb \reg_file|register3|Selector2~0 (
// Equation(s):
// \reg_file|register3|Selector2~0_combout  = ( \reg_file|register3|q [3] & ( \ALU_unit|Mux2~2_combout  & ( (!\reg_file|Decoder7~5_combout ) # (((\reg_file|register6|Selector1~1_combout  & !\ALU_unit|Mux0~3_combout )) # (\ALU_unit|Mux2~1_combout )) ) ) ) # ( 
// !\reg_file|register3|q [3] & ( \ALU_unit|Mux2~2_combout  & ( (\reg_file|Decoder7~5_combout  & (((\reg_file|register6|Selector1~1_combout  & !\ALU_unit|Mux0~3_combout )) # (\ALU_unit|Mux2~1_combout ))) ) ) ) # ( \reg_file|register3|q [3] & ( 
// !\ALU_unit|Mux2~2_combout  & ( (!\reg_file|Decoder7~5_combout ) # ((\ALU_unit|Mux2~1_combout  & ((!\reg_file|register6|Selector1~1_combout ) # (\ALU_unit|Mux0~3_combout )))) ) ) ) # ( !\reg_file|register3|q [3] & ( !\ALU_unit|Mux2~2_combout  & ( 
// (\reg_file|Decoder7~5_combout  & (\ALU_unit|Mux2~1_combout  & ((!\reg_file|register6|Selector1~1_combout ) # (\ALU_unit|Mux0~3_combout )))) ) ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\reg_file|Decoder7~5_combout ),
	.datac(!\ALU_unit|Mux0~3_combout ),
	.datad(!\ALU_unit|Mux2~1_combout ),
	.datae(!\reg_file|register3|q [3]),
	.dataf(!\ALU_unit|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register3|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register3|Selector2~0 .extended_lut = "off";
defparam \reg_file|register3|Selector2~0 .lut_mask = 64'h0023CCEF1033DCFF;
defparam \reg_file|register3|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N23
dffeas \reg_file|register3|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register3|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register3|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register3|q[3] .is_wysiwyg = "true";
defparam \reg_file|register3|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \reg_file|Decoder7~4 (
// Equation(s):
// \reg_file|Decoder7~4_combout  = ( !\mem~18_combout  & ( !\mem~20_combout  ) )

	.dataa(!\mem~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder7~4 .extended_lut = "off";
defparam \reg_file|Decoder7~4 .lut_mask = 64'hAAAAAAAA00000000;
defparam \reg_file|Decoder7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N12
cyclonev_lcell_comb \reg_file|register1|Selector2~0 (
// Equation(s):
// \reg_file|register1|Selector2~0_combout  = ( \reg_file|register1|q [3] & ( \reg_file|Decoder7~4_combout  & ( (!\mem~15_combout ) # (((!\reg_file|write~0_combout ) # (\ALU_unit|Mux2~0_combout )) # (\enable_clock~3_combout )) ) ) ) # ( 
// !\reg_file|register1|q [3] & ( \reg_file|Decoder7~4_combout  & ( (\mem~15_combout  & (!\enable_clock~3_combout  & (\ALU_unit|Mux2~0_combout  & \reg_file|write~0_combout ))) ) ) ) # ( \reg_file|register1|q [3] & ( !\reg_file|Decoder7~4_combout  ) )

	.dataa(!\mem~15_combout ),
	.datab(!\enable_clock~3_combout ),
	.datac(!\ALU_unit|Mux2~0_combout ),
	.datad(!\reg_file|write~0_combout ),
	.datae(!\reg_file|register1|q [3]),
	.dataf(!\reg_file|Decoder7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register1|Selector2~0 .extended_lut = "off";
defparam \reg_file|register1|Selector2~0 .lut_mask = 64'h0000FFFF0004FFBF;
defparam \reg_file|register1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N14
dffeas \reg_file|register1|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register1|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register1|q[3] .is_wysiwyg = "true";
defparam \reg_file|register1|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N18
cyclonev_lcell_comb \reg_file|Mux2~1 (
// Equation(s):
// \reg_file|Mux2~1_combout  = ( \mem~5_combout  & ( \mem~6_combout  & ( (!\PC|myDff|q [5] & ((!\PC|myDff|q [4] & ((\reg_file|register1|q [3]))) # (\PC|myDff|q [4] & (\reg_file|register3|q [3])))) # (\PC|myDff|q [5] & (((\reg_file|register1|q [3])))) ) ) ) # 
// ( !\mem~5_combout  & ( \mem~6_combout  & ( (\reg_file|register3|q [3] & (!\PC|myDff|q [5] & \PC|myDff|q [4])) ) ) ) # ( \mem~5_combout  & ( !\mem~6_combout  & ( \reg_file|register1|q [3] ) ) )

	.dataa(!\reg_file|register3|q [3]),
	.datab(!\reg_file|register1|q [3]),
	.datac(!\PC|myDff|q [5]),
	.datad(!\PC|myDff|q [4]),
	.datae(!\mem~5_combout ),
	.dataf(!\mem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~1 .extended_lut = "off";
defparam \reg_file|Mux2~1 .lut_mask = 64'h0000333300503353;
defparam \reg_file|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N36
cyclonev_lcell_comb \reg_file|register0|Selector2~0 (
// Equation(s):
// \reg_file|register0|Selector2~0_combout  = ( \reg_file|register0|q [3] & ( \reg_file|Decoder7~4_combout  & ( (((!\reg_file|write~0_combout ) # (\ALU_unit|Mux2~0_combout )) # (\enable_clock~3_combout )) # (\mem~15_combout ) ) ) ) # ( !\reg_file|register0|q 
// [3] & ( \reg_file|Decoder7~4_combout  & ( (!\mem~15_combout  & (!\enable_clock~3_combout  & (\ALU_unit|Mux2~0_combout  & \reg_file|write~0_combout ))) ) ) ) # ( \reg_file|register0|q [3] & ( !\reg_file|Decoder7~4_combout  ) )

	.dataa(!\mem~15_combout ),
	.datab(!\enable_clock~3_combout ),
	.datac(!\ALU_unit|Mux2~0_combout ),
	.datad(!\reg_file|write~0_combout ),
	.datae(!\reg_file|register0|q [3]),
	.dataf(!\reg_file|Decoder7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register0|Selector2~0 .extended_lut = "off";
defparam \reg_file|register0|Selector2~0 .lut_mask = 64'h0000FFFF0008FF7F;
defparam \reg_file|register0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N38
dffeas \reg_file|register0|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register0|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register0|q[3] .is_wysiwyg = "true";
defparam \reg_file|register0|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N9
cyclonev_lcell_comb \reg_file|Mux2~3 (
// Equation(s):
// \reg_file|Mux2~3_combout  = ( !\mem~7_combout  & ( (!\mem~4_combout  & ((((!\mem~5_combout  & \reg_file|register0|q [3])) # (\reg_file|Mux2~1_combout )))) # (\mem~4_combout  & (((\reg_file|Mux2~0_combout )))) ) ) # ( \mem~7_combout  & ( (!\mem~4_combout  
// & ((!\mem~5_combout  & (((\reg_file|register2|q [3])))) # (\mem~5_combout  & (((\reg_file|Mux2~1_combout )))))) # (\mem~4_combout  & (((\reg_file|Mux2~0_combout )))) ) )

	.dataa(!\mem~5_combout ),
	.datab(!\reg_file|Mux2~0_combout ),
	.datac(!\reg_file|register2|q [3]),
	.datad(!\mem~4_combout ),
	.datae(!\mem~7_combout ),
	.dataf(!\reg_file|Mux2~1_combout ),
	.datag(!\reg_file|register0|q [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~3 .extended_lut = "on";
defparam \reg_file|Mux2~3 .lut_mask = 64'h0A330A33FF335F33;
defparam \reg_file|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N21
cyclonev_lcell_comb \mem~0 (
// Equation(s):
// \mem~0_combout  = ( \PC|myDff|q [4] & ( (!\PC|myDff|q [1] & (\PC|myDff|q [3])) # (\PC|myDff|q [1] & (\PC|myDff|q [0] & (!\PC|myDff|q [3] $ (!\PC|myDff|q [2])))) ) ) # ( !\PC|myDff|q [4] & ( !\PC|myDff|q [0] ) )

	.dataa(!\PC|myDff|q [1]),
	.datab(!\PC|myDff|q [3]),
	.datac(!\PC|myDff|q [0]),
	.datad(!\PC|myDff|q [2]),
	.datae(gnd),
	.dataf(!\PC|myDff|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~0 .extended_lut = "off";
defparam \mem~0 .lut_mask = 64'hF0F0F0F023262326;
defparam \mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N0
cyclonev_lcell_comb \reg_file|Mux8~1 (
// Equation(s):
// \reg_file|Mux8~1_combout  = ( \mem~0_combout  & ( \mem~3_combout  & ( \reg_file|register3|q [3] ) ) ) # ( !\mem~0_combout  & ( \mem~3_combout  & ( \reg_file|register3|q [3] ) ) ) # ( \mem~0_combout  & ( !\mem~3_combout  & ( (!\PC|myDff|q [5] & 
// (\reg_file|register1|q [3])) # (\PC|myDff|q [5] & ((\reg_file|register0|q [3]))) ) ) ) # ( !\mem~0_combout  & ( !\mem~3_combout  & ( \reg_file|register0|q [3] ) ) )

	.dataa(!\reg_file|register3|q [3]),
	.datab(!\reg_file|register1|q [3]),
	.datac(!\reg_file|register0|q [3]),
	.datad(!\PC|myDff|q [5]),
	.datae(!\mem~0_combout ),
	.dataf(!\mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~1 .extended_lut = "off";
defparam \reg_file|Mux8~1 .lut_mask = 64'h0F0F330F55555555;
defparam \reg_file|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N57
cyclonev_lcell_comb \reg_file|Decoder7~0 (
// Equation(s):
// \reg_file|Decoder7~0_combout  = ( \mem~18_combout  & ( !\mem~20_combout  ) )

	.dataa(!\mem~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder7~0 .extended_lut = "off";
defparam \reg_file|Decoder7~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \reg_file|Decoder7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N15
cyclonev_lcell_comb \reg_file|register5|Selector2~0 (
// Equation(s):
// \reg_file|register5|Selector2~0_combout  = ( \reg_file|register5|q [3] & ( \reg_file|Decoder7~0_combout  & ( (!\mem~15_combout ) # (((!\reg_file|write~0_combout ) # (\ALU_unit|Mux2~0_combout )) # (\enable_clock~3_combout )) ) ) ) # ( 
// !\reg_file|register5|q [3] & ( \reg_file|Decoder7~0_combout  & ( (\mem~15_combout  & (!\enable_clock~3_combout  & (\reg_file|write~0_combout  & \ALU_unit|Mux2~0_combout ))) ) ) ) # ( \reg_file|register5|q [3] & ( !\reg_file|Decoder7~0_combout  ) )

	.dataa(!\mem~15_combout ),
	.datab(!\enable_clock~3_combout ),
	.datac(!\reg_file|write~0_combout ),
	.datad(!\ALU_unit|Mux2~0_combout ),
	.datae(!\reg_file|register5|q [3]),
	.dataf(!\reg_file|Decoder7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register5|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register5|Selector2~0 .extended_lut = "off";
defparam \reg_file|register5|Selector2~0 .lut_mask = 64'h0000FFFF0004FBFF;
defparam \reg_file|register5|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N17
dffeas \reg_file|register5|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register5|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register5|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register5|q[3] .is_wysiwyg = "true";
defparam \reg_file|register5|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N27
cyclonev_lcell_comb \reg_file|Decoder7~1 (
// Equation(s):
// \reg_file|Decoder7~1_combout  = ( \reg_file|write~0_combout  & ( (!\mem~15_combout  & (\mem~18_combout  & (!\enable_clock~3_combout  & \mem~20_combout ))) ) )

	.dataa(!\mem~15_combout ),
	.datab(!\mem~18_combout ),
	.datac(!\enable_clock~3_combout ),
	.datad(!\mem~20_combout ),
	.datae(gnd),
	.dataf(!\reg_file|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder7~1 .extended_lut = "off";
defparam \reg_file|Decoder7~1 .lut_mask = 64'h0000000000200020;
defparam \reg_file|Decoder7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N27
cyclonev_lcell_comb \reg_file|register6|Selector2~0 (
// Equation(s):
// \reg_file|register6|Selector2~0_combout  = ( \reg_file|register6|q [3] & ( \reg_file|Decoder7~1_combout  & ( (!\reg_file|register6|Selector1~1_combout  & (((\ALU_unit|Mux2~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & 
// ((!\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux2~2_combout ))) # (\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux2~1_combout )))) ) ) ) # ( !\reg_file|register6|q [3] & ( \reg_file|Decoder7~1_combout  & ( (!\reg_file|register6|Selector1~1_combout  & 
// (((\ALU_unit|Mux2~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & ((!\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux2~2_combout ))) # (\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux2~1_combout )))) ) ) ) # ( \reg_file|register6|q [3] & ( 
// !\reg_file|Decoder7~1_combout  ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\ALU_unit|Mux0~3_combout ),
	.datac(!\ALU_unit|Mux2~1_combout ),
	.datad(!\ALU_unit|Mux2~2_combout ),
	.datae(!\reg_file|register6|q [3]),
	.dataf(!\reg_file|Decoder7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register6|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register6|Selector2~0 .extended_lut = "off";
defparam \reg_file|register6|Selector2~0 .lut_mask = 64'h0000FFFF0B4F0B4F;
defparam \reg_file|register6|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N29
dffeas \reg_file|register6|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register6|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register6|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register6|q[3] .is_wysiwyg = "true";
defparam \reg_file|register6|q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N39
cyclonev_lcell_comb \reg_file|register4|Selector2~0 (
// Equation(s):
// \reg_file|register4|Selector2~0_combout  = ( \reg_file|register4|q [3] & ( \reg_file|Decoder7~0_combout  & ( (((!\reg_file|write~0_combout ) # (\ALU_unit|Mux2~0_combout )) # (\enable_clock~3_combout )) # (\mem~15_combout ) ) ) ) # ( !\reg_file|register4|q 
// [3] & ( \reg_file|Decoder7~0_combout  & ( (!\mem~15_combout  & (!\enable_clock~3_combout  & (\reg_file|write~0_combout  & \ALU_unit|Mux2~0_combout ))) ) ) ) # ( \reg_file|register4|q [3] & ( !\reg_file|Decoder7~0_combout  ) )

	.dataa(!\mem~15_combout ),
	.datab(!\enable_clock~3_combout ),
	.datac(!\reg_file|write~0_combout ),
	.datad(!\ALU_unit|Mux2~0_combout ),
	.datae(!\reg_file|register4|q [3]),
	.dataf(!\reg_file|Decoder7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register4|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register4|Selector2~0 .extended_lut = "off";
defparam \reg_file|register4|Selector2~0 .lut_mask = 64'h0000FFFF0008F7FF;
defparam \reg_file|register4|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N41
dffeas \reg_file|register4|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register4|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register4|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register4|q[3] .is_wysiwyg = "true";
defparam \reg_file|register4|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \mem~1 (
// Equation(s):
// \mem~1_combout  = ( \PC|myDff|q [1] & ( \PC|myDff|q [0] & ( (!\PC|myDff|q [5] & (\PC|myDff|q [4] & (!\PC|myDff|q [3] $ (!\PC|myDff|q [2])))) ) ) ) # ( !\PC|myDff|q [1] & ( \PC|myDff|q [0] & ( (\PC|myDff|q [3] & (!\PC|myDff|q [5] & \PC|myDff|q [4])) ) ) ) 
// # ( \PC|myDff|q [1] & ( !\PC|myDff|q [0] & ( (!\PC|myDff|q [5] & !\PC|myDff|q [4]) ) ) ) # ( !\PC|myDff|q [1] & ( !\PC|myDff|q [0] & ( (!\PC|myDff|q [5] & ((!\PC|myDff|q [4]) # (\PC|myDff|q [3]))) ) ) )

	.dataa(!\PC|myDff|q [3]),
	.datab(!\PC|myDff|q [2]),
	.datac(!\PC|myDff|q [5]),
	.datad(!\PC|myDff|q [4]),
	.datae(!\PC|myDff|q [1]),
	.dataf(!\PC|myDff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~1 .extended_lut = "off";
defparam \mem~1 .lut_mask = 64'hF050F00000500060;
defparam \mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N24
cyclonev_lcell_comb \reg_file|Mux8~0 (
// Equation(s):
// \reg_file|Mux8~0_combout  = ( \mem~1_combout  & ( \mem~3_combout  & ( \reg_file|register7|q [3] ) ) ) # ( !\mem~1_combout  & ( \mem~3_combout  & ( \reg_file|register6|q [3] ) ) ) # ( \mem~1_combout  & ( !\mem~3_combout  & ( \reg_file|register5|q [3] ) ) ) 
// # ( !\mem~1_combout  & ( !\mem~3_combout  & ( \reg_file|register4|q [3] ) ) )

	.dataa(!\reg_file|register5|q [3]),
	.datab(!\reg_file|register7|q [3]),
	.datac(!\reg_file|register6|q [3]),
	.datad(!\reg_file|register4|q [3]),
	.datae(!\mem~1_combout ),
	.dataf(!\mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~0 .extended_lut = "off";
defparam \reg_file|Mux8~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \reg_file|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N36
cyclonev_lcell_comb \reg_file|Mux8~3 (
// Equation(s):
// \reg_file|Mux8~3_combout  = ( \reg_file|Mux8~0_combout  & ( ((!\reg_file|Mux11~1_combout  & ((\reg_file|Mux8~1_combout ))) # (\reg_file|Mux11~1_combout  & (\reg_file|register2|q [3]))) # (\mem~2_combout ) ) ) # ( !\reg_file|Mux8~0_combout  & ( 
// (!\mem~2_combout  & ((!\reg_file|Mux11~1_combout  & ((\reg_file|Mux8~1_combout ))) # (\reg_file|Mux11~1_combout  & (\reg_file|register2|q [3])))) ) )

	.dataa(!\reg_file|register2|q [3]),
	.datab(!\mem~2_combout ),
	.datac(!\reg_file|Mux11~1_combout ),
	.datad(!\reg_file|Mux8~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~3 .extended_lut = "off";
defparam \reg_file|Mux8~3 .lut_mask = 64'h04C404C437F737F7;
defparam \reg_file|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N27
cyclonev_lcell_comb \reg_file|register2|Selector3~0 (
// Equation(s):
// \reg_file|register2|Selector3~0_combout  = ( \reg_file|register2|q [2] & ( \reg_file|Decoder7~3_combout  & ( (!\reg_file|register6|Selector1~1_combout  & (((\ALU_unit|Mux3~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & 
// ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux3~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux3~1_combout ))))) ) ) ) # ( !\reg_file|register2|q [2] & ( \reg_file|Decoder7~3_combout  & ( (!\reg_file|register6|Selector1~1_combout  & 
// (((\ALU_unit|Mux3~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux3~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux3~1_combout ))))) ) ) ) # ( \reg_file|register2|q [2] & ( 
// !\reg_file|Decoder7~3_combout  ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\ALU_unit|Mux3~2_combout ),
	.datac(!\ALU_unit|Mux3~1_combout ),
	.datad(!\ALU_unit|Mux0~3_combout ),
	.datae(!\reg_file|register2|q [2]),
	.dataf(!\reg_file|Decoder7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register2|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register2|Selector3~0 .extended_lut = "off";
defparam \reg_file|register2|Selector3~0 .lut_mask = 64'h0000FFFF1B0F1B0F;
defparam \reg_file|register2|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N29
dffeas \reg_file|register2|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register2|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register2|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register2|q[2] .is_wysiwyg = "true";
defparam \reg_file|register2|q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N36
cyclonev_lcell_comb \reg_file|register3|Selector3~0 (
// Equation(s):
// \reg_file|register3|Selector3~0_combout  = ( \reg_file|register3|q [2] & ( \reg_file|Decoder7~5_combout  & ( (!\reg_file|register6|Selector1~1_combout  & (((\ALU_unit|Mux3~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & 
// ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux3~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux3~1_combout ))))) ) ) ) # ( !\reg_file|register3|q [2] & ( \reg_file|Decoder7~5_combout  & ( (!\reg_file|register6|Selector1~1_combout  & 
// (((\ALU_unit|Mux3~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux3~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux3~1_combout ))))) ) ) ) # ( \reg_file|register3|q [2] & ( 
// !\reg_file|Decoder7~5_combout  ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\ALU_unit|Mux3~2_combout ),
	.datac(!\ALU_unit|Mux0~3_combout ),
	.datad(!\ALU_unit|Mux3~1_combout ),
	.datae(!\reg_file|register3|q [2]),
	.dataf(!\reg_file|Decoder7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register3|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register3|Selector3~0 .extended_lut = "off";
defparam \reg_file|register3|Selector3~0 .lut_mask = 64'h0000FFFF10BF10BF;
defparam \reg_file|register3|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N38
dffeas \reg_file|register3|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register3|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register3|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register3|q[2] .is_wysiwyg = "true";
defparam \reg_file|register3|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N3
cyclonev_lcell_comb \ALU_unit|Mux3~0 (
// Equation(s):
// \ALU_unit|Mux3~0_combout  = ( \ALU_unit|Mux3~1_combout  & ( \ALU_unit|Mux3~2_combout  ) ) # ( !\ALU_unit|Mux3~1_combout  & ( \ALU_unit|Mux3~2_combout  & ( (!\ALU_unit|Mux0~5_combout  & (!\ALU_unit|Mux0~3_combout  & (!\ALU_unit|Mux0~4_combout  & 
// !\ALU_unit|Mux0~6_combout ))) ) ) ) # ( \ALU_unit|Mux3~1_combout  & ( !\ALU_unit|Mux3~2_combout  & ( (((\ALU_unit|Mux0~6_combout ) # (\ALU_unit|Mux0~4_combout )) # (\ALU_unit|Mux0~3_combout )) # (\ALU_unit|Mux0~5_combout ) ) ) )

	.dataa(!\ALU_unit|Mux0~5_combout ),
	.datab(!\ALU_unit|Mux0~3_combout ),
	.datac(!\ALU_unit|Mux0~4_combout ),
	.datad(!\ALU_unit|Mux0~6_combout ),
	.datae(!\ALU_unit|Mux3~1_combout ),
	.dataf(!\ALU_unit|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux3~0 .extended_lut = "off";
defparam \ALU_unit|Mux3~0 .lut_mask = 64'h00007FFF8000FFFF;
defparam \ALU_unit|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \reg_file|register1|Selector3~0 (
// Equation(s):
// \reg_file|register1|Selector3~0_combout  = ( \reg_file|register1|q [2] & ( \reg_file|Decoder7~4_combout  & ( (!\mem~15_combout ) # ((!\reg_file|write~0_combout ) # ((\ALU_unit|Mux3~0_combout ) # (\enable_clock~3_combout ))) ) ) ) # ( 
// !\reg_file|register1|q [2] & ( \reg_file|Decoder7~4_combout  & ( (\mem~15_combout  & (\reg_file|write~0_combout  & (!\enable_clock~3_combout  & \ALU_unit|Mux3~0_combout ))) ) ) ) # ( \reg_file|register1|q [2] & ( !\reg_file|Decoder7~4_combout  ) )

	.dataa(!\mem~15_combout ),
	.datab(!\reg_file|write~0_combout ),
	.datac(!\enable_clock~3_combout ),
	.datad(!\ALU_unit|Mux3~0_combout ),
	.datae(!\reg_file|register1|q [2]),
	.dataf(!\reg_file|Decoder7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register1|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register1|Selector3~0 .extended_lut = "off";
defparam \reg_file|register1|Selector3~0 .lut_mask = 64'h0000FFFF0010EFFF;
defparam \reg_file|register1|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \reg_file|register1|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register1|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register1|q[2] .is_wysiwyg = "true";
defparam \reg_file|register1|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N45
cyclonev_lcell_comb \reg_file|register0|Selector3~0 (
// Equation(s):
// \reg_file|register0|Selector3~0_combout  = ( \reg_file|register0|q [2] & ( \reg_file|Decoder7~4_combout  & ( ((!\reg_file|write~0_combout ) # ((\ALU_unit|Mux3~0_combout ) # (\enable_clock~3_combout ))) # (\mem~15_combout ) ) ) ) # ( !\reg_file|register0|q 
// [2] & ( \reg_file|Decoder7~4_combout  & ( (!\mem~15_combout  & (\reg_file|write~0_combout  & (!\enable_clock~3_combout  & \ALU_unit|Mux3~0_combout ))) ) ) ) # ( \reg_file|register0|q [2] & ( !\reg_file|Decoder7~4_combout  ) )

	.dataa(!\mem~15_combout ),
	.datab(!\reg_file|write~0_combout ),
	.datac(!\enable_clock~3_combout ),
	.datad(!\ALU_unit|Mux3~0_combout ),
	.datae(!\reg_file|register0|q [2]),
	.dataf(!\reg_file|Decoder7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register0|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register0|Selector3~0 .extended_lut = "off";
defparam \reg_file|register0|Selector3~0 .lut_mask = 64'h0000FFFF0020DFFF;
defparam \reg_file|register0|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N47
dffeas \reg_file|register0|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register0|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register0|q[2] .is_wysiwyg = "true";
defparam \reg_file|register0|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \reg_file|Mux3~1 (
// Equation(s):
// \reg_file|Mux3~1_combout  = ( !\mem~4_combout  & ( \mem~7_combout  & ( (\reg_file|register3|q [2] & \mem~5_combout ) ) ) ) # ( !\mem~4_combout  & ( !\mem~7_combout  & ( (!\mem~5_combout  & ((\reg_file|register0|q [2]))) # (\mem~5_combout  & 
// (\reg_file|register1|q [2])) ) ) )

	.dataa(!\reg_file|register3|q [2]),
	.datab(!\reg_file|register1|q [2]),
	.datac(!\mem~5_combout ),
	.datad(!\reg_file|register0|q [2]),
	.datae(!\mem~4_combout ),
	.dataf(!\mem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~1 .extended_lut = "off";
defparam \reg_file|Mux3~1 .lut_mask = 64'h03F3000005050000;
defparam \reg_file|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \reg_file|Decoder7~2 (
// Equation(s):
// \reg_file|Decoder7~2_combout  = ( !\enable_clock~3_combout  & ( (\mem~15_combout  & (\mem~18_combout  & (\reg_file|write~0_combout  & \mem~20_combout ))) ) )

	.dataa(!\mem~15_combout ),
	.datab(!\mem~18_combout ),
	.datac(!\reg_file|write~0_combout ),
	.datad(!\mem~20_combout ),
	.datae(gnd),
	.dataf(!\enable_clock~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder7~2 .extended_lut = "off";
defparam \reg_file|Decoder7~2 .lut_mask = 64'h0001000100000000;
defparam \reg_file|Decoder7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N39
cyclonev_lcell_comb \reg_file|register7|Selector3~0 (
// Equation(s):
// \reg_file|register7|Selector3~0_combout  = ( \reg_file|register7|q [2] & ( \reg_file|Decoder7~2_combout  & ( (!\reg_file|register6|Selector1~1_combout  & (((\ALU_unit|Mux3~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & 
// ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux3~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux3~1_combout ))))) ) ) ) # ( !\reg_file|register7|q [2] & ( \reg_file|Decoder7~2_combout  & ( (!\reg_file|register6|Selector1~1_combout  & 
// (((\ALU_unit|Mux3~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux3~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux3~1_combout ))))) ) ) ) # ( \reg_file|register7|q [2] & ( 
// !\reg_file|Decoder7~2_combout  ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\ALU_unit|Mux3~2_combout ),
	.datac(!\ALU_unit|Mux3~1_combout ),
	.datad(!\ALU_unit|Mux0~3_combout ),
	.datae(!\reg_file|register7|q [2]),
	.dataf(!\reg_file|Decoder7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register7|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register7|Selector3~0 .extended_lut = "off";
defparam \reg_file|register7|Selector3~0 .lut_mask = 64'h0000FFFF1B0F1B0F;
defparam \reg_file|register7|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N41
dffeas \reg_file|register7|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register7|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register7|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register7|q[2] .is_wysiwyg = "true";
defparam \reg_file|register7|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \reg_file|register5|Selector3~0 (
// Equation(s):
// \reg_file|register5|Selector3~0_combout  = ( \reg_file|register5|q [2] & ( \reg_file|Decoder7~0_combout  & ( (!\mem~15_combout ) # ((!\reg_file|write~0_combout ) # ((\enable_clock~3_combout ) # (\ALU_unit|Mux3~0_combout ))) ) ) ) # ( 
// !\reg_file|register5|q [2] & ( \reg_file|Decoder7~0_combout  & ( (\mem~15_combout  & (\reg_file|write~0_combout  & (\ALU_unit|Mux3~0_combout  & !\enable_clock~3_combout ))) ) ) ) # ( \reg_file|register5|q [2] & ( !\reg_file|Decoder7~0_combout  ) )

	.dataa(!\mem~15_combout ),
	.datab(!\reg_file|write~0_combout ),
	.datac(!\ALU_unit|Mux3~0_combout ),
	.datad(!\enable_clock~3_combout ),
	.datae(!\reg_file|register5|q [2]),
	.dataf(!\reg_file|Decoder7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register5|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register5|Selector3~0 .extended_lut = "off";
defparam \reg_file|register5|Selector3~0 .lut_mask = 64'h0000FFFF0100EFFF;
defparam \reg_file|register5|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N14
dffeas \reg_file|register5|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register5|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register5|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register5|q[2] .is_wysiwyg = "true";
defparam \reg_file|register5|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \reg_file|register4|Selector3~0 (
// Equation(s):
// \reg_file|register4|Selector3~0_combout  = ( \reg_file|register4|q [2] & ( \reg_file|Decoder7~0_combout  & ( ((!\reg_file|write~0_combout ) # ((\enable_clock~3_combout ) # (\ALU_unit|Mux3~0_combout ))) # (\mem~15_combout ) ) ) ) # ( !\reg_file|register4|q 
// [2] & ( \reg_file|Decoder7~0_combout  & ( (!\mem~15_combout  & (\reg_file|write~0_combout  & (\ALU_unit|Mux3~0_combout  & !\enable_clock~3_combout ))) ) ) ) # ( \reg_file|register4|q [2] & ( !\reg_file|Decoder7~0_combout  ) )

	.dataa(!\mem~15_combout ),
	.datab(!\reg_file|write~0_combout ),
	.datac(!\ALU_unit|Mux3~0_combout ),
	.datad(!\enable_clock~3_combout ),
	.datae(!\reg_file|register4|q [2]),
	.dataf(!\reg_file|Decoder7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register4|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register4|Selector3~0 .extended_lut = "off";
defparam \reg_file|register4|Selector3~0 .lut_mask = 64'h0000FFFF0200DFFF;
defparam \reg_file|register4|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N44
dffeas \reg_file|register4|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register4|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register4|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register4|q[2] .is_wysiwyg = "true";
defparam \reg_file|register4|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \reg_file|Mux3~0 (
// Equation(s):
// \reg_file|Mux3~0_combout  = ( \mem~5_combout  & ( \mem~7_combout  & ( \reg_file|register7|q [2] ) ) ) # ( !\mem~5_combout  & ( \mem~7_combout  & ( \reg_file|register6|q [2] ) ) ) # ( \mem~5_combout  & ( !\mem~7_combout  & ( \reg_file|register5|q [2] ) ) ) 
// # ( !\mem~5_combout  & ( !\mem~7_combout  & ( \reg_file|register4|q [2] ) ) )

	.dataa(!\reg_file|register7|q [2]),
	.datab(!\reg_file|register5|q [2]),
	.datac(!\reg_file|register6|q [2]),
	.datad(!\reg_file|register4|q [2]),
	.datae(!\mem~5_combout ),
	.dataf(!\mem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~0 .extended_lut = "off";
defparam \reg_file|Mux3~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \reg_file|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \reg_file|Mux3~2 (
// Equation(s):
// \reg_file|Mux3~2_combout  = ( \reg_file|Mux3~1_combout  & ( \reg_file|Mux3~0_combout  ) ) # ( !\reg_file|Mux3~1_combout  & ( \reg_file|Mux3~0_combout  & ( ((\reg_file|register2|q [2] & \reg_file|Mux0~0_combout )) # (\mem~4_combout ) ) ) ) # ( 
// \reg_file|Mux3~1_combout  & ( !\reg_file|Mux3~0_combout  ) ) # ( !\reg_file|Mux3~1_combout  & ( !\reg_file|Mux3~0_combout  & ( (\reg_file|register2|q [2] & (\reg_file|Mux0~0_combout  & !\mem~4_combout )) ) ) )

	.dataa(!\reg_file|register2|q [2]),
	.datab(gnd),
	.datac(!\reg_file|Mux0~0_combout ),
	.datad(!\mem~4_combout ),
	.datae(!\reg_file|Mux3~1_combout ),
	.dataf(!\reg_file|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~2 .extended_lut = "off";
defparam \reg_file|Mux3~2 .lut_mask = 64'h0500FFFF05FFFFFF;
defparam \reg_file|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \mem~21 (
// Equation(s):
// \mem~21_combout  = ( \PC|myDff|q [0] & ( (!\PC|myDff|q [1] & (\PC|myDff|q [3] & (!\PC|myDff|q [4] & \PC|myDff|q [2]))) # (\PC|myDff|q [1] & ((!\PC|myDff|q [2] & (\PC|myDff|q [3])) # (\PC|myDff|q [2] & ((\PC|myDff|q [4]))))) ) ) # ( !\PC|myDff|q [0] & ( 
// (!\PC|myDff|q [3] & (!\PC|myDff|q [1] & (\PC|myDff|q [4] & \PC|myDff|q [2]))) # (\PC|myDff|q [3] & (!\PC|myDff|q [2] $ (((!\PC|myDff|q [4]) # (\PC|myDff|q [1]))))) ) )

	.dataa(!\PC|myDff|q [1]),
	.datab(!\PC|myDff|q [3]),
	.datac(!\PC|myDff|q [4]),
	.datad(!\PC|myDff|q [2]),
	.datae(gnd),
	.dataf(!\PC|myDff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~21 .extended_lut = "off";
defparam \mem~21 .lut_mask = 64'h0239023911251125;
defparam \mem~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N24
cyclonev_lcell_comb \ALU_unit|Mux5~0 (
// Equation(s):
// \ALU_unit|Mux5~0_combout  = ( \ALU_unit|Mux0~3_combout  & ( \ALU_unit|Mux5~2_combout  & ( \ALU_unit|Mux5~1_combout  ) ) ) # ( !\ALU_unit|Mux0~3_combout  & ( \ALU_unit|Mux5~2_combout  & ( ((!\ALU_unit|Mux0~4_combout  & (!\ALU_unit|Mux0~6_combout  & 
// !\ALU_unit|Mux0~5_combout ))) # (\ALU_unit|Mux5~1_combout ) ) ) ) # ( \ALU_unit|Mux0~3_combout  & ( !\ALU_unit|Mux5~2_combout  & ( \ALU_unit|Mux5~1_combout  ) ) ) # ( !\ALU_unit|Mux0~3_combout  & ( !\ALU_unit|Mux5~2_combout  & ( (\ALU_unit|Mux5~1_combout  
// & (((\ALU_unit|Mux0~5_combout ) # (\ALU_unit|Mux0~6_combout )) # (\ALU_unit|Mux0~4_combout ))) ) ) )

	.dataa(!\ALU_unit|Mux0~4_combout ),
	.datab(!\ALU_unit|Mux0~6_combout ),
	.datac(!\ALU_unit|Mux5~1_combout ),
	.datad(!\ALU_unit|Mux0~5_combout ),
	.datae(!\ALU_unit|Mux0~3_combout ),
	.dataf(!\ALU_unit|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux5~0 .extended_lut = "off";
defparam \ALU_unit|Mux5~0 .lut_mask = 64'h070F0F0F8F0F0F0F;
defparam \ALU_unit|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N15
cyclonev_lcell_comb \reg_file|register0|Selector5~0 (
// Equation(s):
// \reg_file|register0|Selector5~0_combout  = ( \reg_file|register0|q [0] & ( \reg_file|Decoder7~4_combout  & ( (!\reg_file|write~0_combout ) # (((\ALU_unit|Mux5~0_combout ) # (\mem~15_combout )) # (\enable_clock~3_combout )) ) ) ) # ( !\reg_file|register0|q 
// [0] & ( \reg_file|Decoder7~4_combout  & ( (\reg_file|write~0_combout  & (!\enable_clock~3_combout  & (!\mem~15_combout  & \ALU_unit|Mux5~0_combout ))) ) ) ) # ( \reg_file|register0|q [0] & ( !\reg_file|Decoder7~4_combout  ) )

	.dataa(!\reg_file|write~0_combout ),
	.datab(!\enable_clock~3_combout ),
	.datac(!\mem~15_combout ),
	.datad(!\ALU_unit|Mux5~0_combout ),
	.datae(!\reg_file|register0|q [0]),
	.dataf(!\reg_file|Decoder7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register0|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register0|Selector5~0 .extended_lut = "off";
defparam \reg_file|register0|Selector5~0 .lut_mask = 64'h0000FFFF0040BFFF;
defparam \reg_file|register0|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N17
dffeas \reg_file|register0|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register0|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register0|q[0] .is_wysiwyg = "true";
defparam \reg_file|register0|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N51
cyclonev_lcell_comb \reg_file|register1|Selector5~0 (
// Equation(s):
// \reg_file|register1|Selector5~0_combout  = ( \reg_file|register1|q [0] & ( \reg_file|Decoder7~4_combout  & ( (!\reg_file|write~0_combout ) # (((!\mem~15_combout ) # (\ALU_unit|Mux5~0_combout )) # (\enable_clock~3_combout )) ) ) ) # ( 
// !\reg_file|register1|q [0] & ( \reg_file|Decoder7~4_combout  & ( (\reg_file|write~0_combout  & (!\enable_clock~3_combout  & (\mem~15_combout  & \ALU_unit|Mux5~0_combout ))) ) ) ) # ( \reg_file|register1|q [0] & ( !\reg_file|Decoder7~4_combout  ) )

	.dataa(!\reg_file|write~0_combout ),
	.datab(!\enable_clock~3_combout ),
	.datac(!\mem~15_combout ),
	.datad(!\ALU_unit|Mux5~0_combout ),
	.datae(!\reg_file|register1|q [0]),
	.dataf(!\reg_file|Decoder7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register1|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register1|Selector5~0 .extended_lut = "off";
defparam \reg_file|register1|Selector5~0 .lut_mask = 64'h0000FFFF0004FBFF;
defparam \reg_file|register1|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N53
dffeas \reg_file|register1|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register1|q[0] .is_wysiwyg = "true";
defparam \reg_file|register1|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N0
cyclonev_lcell_comb \reg_file|register3|Selector5~0 (
// Equation(s):
// \reg_file|register3|Selector5~0_combout  = ( \reg_file|register3|q [0] & ( \ALU_unit|Mux5~2_combout  & ( ((!\reg_file|Decoder7~5_combout ) # ((!\ALU_unit|Mux0~3_combout  & \reg_file|register6|Selector1~1_combout ))) # (\ALU_unit|Mux5~1_combout ) ) ) ) # ( 
// !\reg_file|register3|q [0] & ( \ALU_unit|Mux5~2_combout  & ( (\reg_file|Decoder7~5_combout  & (((!\ALU_unit|Mux0~3_combout  & \reg_file|register6|Selector1~1_combout )) # (\ALU_unit|Mux5~1_combout ))) ) ) ) # ( \reg_file|register3|q [0] & ( 
// !\ALU_unit|Mux5~2_combout  & ( (!\reg_file|Decoder7~5_combout ) # ((\ALU_unit|Mux5~1_combout  & ((!\reg_file|register6|Selector1~1_combout ) # (\ALU_unit|Mux0~3_combout )))) ) ) ) # ( !\reg_file|register3|q [0] & ( !\ALU_unit|Mux5~2_combout  & ( 
// (\ALU_unit|Mux5~1_combout  & (\reg_file|Decoder7~5_combout  & ((!\reg_file|register6|Selector1~1_combout ) # (\ALU_unit|Mux0~3_combout )))) ) ) )

	.dataa(!\ALU_unit|Mux5~1_combout ),
	.datab(!\ALU_unit|Mux0~3_combout ),
	.datac(!\reg_file|register6|Selector1~1_combout ),
	.datad(!\reg_file|Decoder7~5_combout ),
	.datae(!\reg_file|register3|q [0]),
	.dataf(!\ALU_unit|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register3|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register3|Selector5~0 .extended_lut = "off";
defparam \reg_file|register3|Selector5~0 .lut_mask = 64'h0051FF51005DFF5D;
defparam \reg_file|register3|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N2
dffeas \reg_file|register3|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register3|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register3|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register3|q[0] .is_wysiwyg = "true";
defparam \reg_file|register3|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N36
cyclonev_lcell_comb \reg_file|Mux5~1 (
// Equation(s):
// \reg_file|Mux5~1_combout  = ( \reg_file|register1|q [0] & ( \reg_file|register3|q [0] & ( (!\mem~4_combout  & (((\reg_file|register0|q [0] & !\mem~7_combout )) # (\mem~5_combout ))) ) ) ) # ( !\reg_file|register1|q [0] & ( \reg_file|register3|q [0] & ( 
// (!\mem~4_combout  & ((!\mem~7_combout  & (\reg_file|register0|q [0] & !\mem~5_combout )) # (\mem~7_combout  & ((\mem~5_combout ))))) ) ) ) # ( \reg_file|register1|q [0] & ( !\reg_file|register3|q [0] & ( (!\mem~4_combout  & (!\mem~7_combout  & 
// ((\mem~5_combout ) # (\reg_file|register0|q [0])))) ) ) ) # ( !\reg_file|register1|q [0] & ( !\reg_file|register3|q [0] & ( (\reg_file|register0|q [0] & (!\mem~4_combout  & (!\mem~7_combout  & !\mem~5_combout ))) ) ) )

	.dataa(!\reg_file|register0|q [0]),
	.datab(!\mem~4_combout ),
	.datac(!\mem~7_combout ),
	.datad(!\mem~5_combout ),
	.datae(!\reg_file|register1|q [0]),
	.dataf(!\reg_file|register3|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~1 .extended_lut = "off";
defparam \reg_file|Mux5~1 .lut_mask = 64'h400040C0400C40CC;
defparam \reg_file|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N33
cyclonev_lcell_comb \reg_file|register7|Selector5~0 (
// Equation(s):
// \reg_file|register7|Selector5~0_combout  = ( \reg_file|register7|q [0] & ( \reg_file|Decoder7~2_combout  & ( (!\reg_file|register6|Selector1~1_combout  & (((\ALU_unit|Mux5~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & 
// ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux5~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux5~1_combout ))))) ) ) ) # ( !\reg_file|register7|q [0] & ( \reg_file|Decoder7~2_combout  & ( (!\reg_file|register6|Selector1~1_combout  & 
// (((\ALU_unit|Mux5~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux5~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux5~1_combout ))))) ) ) ) # ( \reg_file|register7|q [0] & ( 
// !\reg_file|Decoder7~2_combout  ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\ALU_unit|Mux0~3_combout ),
	.datac(!\ALU_unit|Mux5~2_combout ),
	.datad(!\ALU_unit|Mux5~1_combout ),
	.datae(!\reg_file|register7|q [0]),
	.dataf(!\reg_file|Decoder7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register7|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register7|Selector5~0 .extended_lut = "off";
defparam \reg_file|register7|Selector5~0 .lut_mask = 64'h0000FFFF04BF04BF;
defparam \reg_file|register7|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N35
dffeas \reg_file|register7|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register7|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register7|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register7|q[0] .is_wysiwyg = "true";
defparam \reg_file|register7|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N3
cyclonev_lcell_comb \reg_file|register6|Selector5~0 (
// Equation(s):
// \reg_file|register6|Selector5~0_combout  = ( \reg_file|register6|q [0] & ( \ALU_unit|Mux5~2_combout  & ( (!\reg_file|Decoder7~1_combout ) # (((\reg_file|register6|Selector1~1_combout  & !\ALU_unit|Mux0~3_combout )) # (\ALU_unit|Mux5~1_combout )) ) ) ) # ( 
// !\reg_file|register6|q [0] & ( \ALU_unit|Mux5~2_combout  & ( (\reg_file|Decoder7~1_combout  & (((\reg_file|register6|Selector1~1_combout  & !\ALU_unit|Mux0~3_combout )) # (\ALU_unit|Mux5~1_combout ))) ) ) ) # ( \reg_file|register6|q [0] & ( 
// !\ALU_unit|Mux5~2_combout  & ( (!\reg_file|Decoder7~1_combout ) # ((\ALU_unit|Mux5~1_combout  & ((!\reg_file|register6|Selector1~1_combout ) # (\ALU_unit|Mux0~3_combout )))) ) ) ) # ( !\reg_file|register6|q [0] & ( !\ALU_unit|Mux5~2_combout  & ( 
// (\reg_file|Decoder7~1_combout  & (\ALU_unit|Mux5~1_combout  & ((!\reg_file|register6|Selector1~1_combout ) # (\ALU_unit|Mux0~3_combout )))) ) ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\reg_file|Decoder7~1_combout ),
	.datac(!\ALU_unit|Mux0~3_combout ),
	.datad(!\ALU_unit|Mux5~1_combout ),
	.datae(!\reg_file|register6|q [0]),
	.dataf(!\ALU_unit|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register6|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register6|Selector5~0 .extended_lut = "off";
defparam \reg_file|register6|Selector5~0 .lut_mask = 64'h0023CCEF1033DCFF;
defparam \reg_file|register6|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N5
dffeas \reg_file|register6|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register6|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register6|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register6|q[0] .is_wysiwyg = "true";
defparam \reg_file|register6|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N12
cyclonev_lcell_comb \reg_file|register4|Selector5~0 (
// Equation(s):
// \reg_file|register4|Selector5~0_combout  = ( \reg_file|register4|q [0] & ( \reg_file|Decoder7~0_combout  & ( (!\reg_file|write~0_combout ) # (((\mem~15_combout ) # (\ALU_unit|Mux5~0_combout )) # (\enable_clock~3_combout )) ) ) ) # ( !\reg_file|register4|q 
// [0] & ( \reg_file|Decoder7~0_combout  & ( (\reg_file|write~0_combout  & (!\enable_clock~3_combout  & (\ALU_unit|Mux5~0_combout  & !\mem~15_combout ))) ) ) ) # ( \reg_file|register4|q [0] & ( !\reg_file|Decoder7~0_combout  ) )

	.dataa(!\reg_file|write~0_combout ),
	.datab(!\enable_clock~3_combout ),
	.datac(!\ALU_unit|Mux5~0_combout ),
	.datad(!\mem~15_combout ),
	.datae(!\reg_file|register4|q [0]),
	.dataf(!\reg_file|Decoder7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register4|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register4|Selector5~0 .extended_lut = "off";
defparam \reg_file|register4|Selector5~0 .lut_mask = 64'h0000FFFF0400BFFF;
defparam \reg_file|register4|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N14
dffeas \reg_file|register4|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register4|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register4|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register4|q[0] .is_wysiwyg = "true";
defparam \reg_file|register4|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N48
cyclonev_lcell_comb \reg_file|register5|Selector5~0 (
// Equation(s):
// \reg_file|register5|Selector5~0_combout  = ( \reg_file|register5|q [0] & ( \reg_file|Decoder7~0_combout  & ( (!\reg_file|write~0_combout ) # (((!\mem~15_combout ) # (\ALU_unit|Mux5~0_combout )) # (\enable_clock~3_combout )) ) ) ) # ( 
// !\reg_file|register5|q [0] & ( \reg_file|Decoder7~0_combout  & ( (\reg_file|write~0_combout  & (!\enable_clock~3_combout  & (\ALU_unit|Mux5~0_combout  & \mem~15_combout ))) ) ) ) # ( \reg_file|register5|q [0] & ( !\reg_file|Decoder7~0_combout  ) )

	.dataa(!\reg_file|write~0_combout ),
	.datab(!\enable_clock~3_combout ),
	.datac(!\ALU_unit|Mux5~0_combout ),
	.datad(!\mem~15_combout ),
	.datae(!\reg_file|register5|q [0]),
	.dataf(!\reg_file|Decoder7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register5|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register5|Selector5~0 .extended_lut = "off";
defparam \reg_file|register5|Selector5~0 .lut_mask = 64'h0000FFFF0004FFBF;
defparam \reg_file|register5|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N50
dffeas \reg_file|register5|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register5|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register5|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register5|q[0] .is_wysiwyg = "true";
defparam \reg_file|register5|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N21
cyclonev_lcell_comb \reg_file|Mux5~0 (
// Equation(s):
// \reg_file|Mux5~0_combout  = ( \reg_file|register5|q [0] & ( \mem~5_combout  & ( (!\mem~7_combout ) # (\reg_file|register7|q [0]) ) ) ) # ( !\reg_file|register5|q [0] & ( \mem~5_combout  & ( (\reg_file|register7|q [0] & \mem~7_combout ) ) ) ) # ( 
// \reg_file|register5|q [0] & ( !\mem~5_combout  & ( (!\mem~7_combout  & ((\reg_file|register4|q [0]))) # (\mem~7_combout  & (\reg_file|register6|q [0])) ) ) ) # ( !\reg_file|register5|q [0] & ( !\mem~5_combout  & ( (!\mem~7_combout  & 
// ((\reg_file|register4|q [0]))) # (\mem~7_combout  & (\reg_file|register6|q [0])) ) ) )

	.dataa(!\reg_file|register7|q [0]),
	.datab(!\reg_file|register6|q [0]),
	.datac(!\reg_file|register4|q [0]),
	.datad(!\mem~7_combout ),
	.datae(!\reg_file|register5|q [0]),
	.dataf(!\mem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~0 .extended_lut = "off";
defparam \reg_file|Mux5~0 .lut_mask = 64'h0F330F330055FF55;
defparam \reg_file|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N33
cyclonev_lcell_comb \reg_file|Mux5~2 (
// Equation(s):
// \reg_file|Mux5~2_combout  = ( \reg_file|Mux5~0_combout  & ( (((\reg_file|Mux0~0_combout  & \reg_file|register2|q [0])) # (\reg_file|Mux5~1_combout )) # (\mem~4_combout ) ) ) # ( !\reg_file|Mux5~0_combout  & ( ((\reg_file|Mux0~0_combout  & (!\mem~4_combout 
//  & \reg_file|register2|q [0]))) # (\reg_file|Mux5~1_combout ) ) )

	.dataa(!\reg_file|Mux0~0_combout ),
	.datab(!\mem~4_combout ),
	.datac(!\reg_file|register2|q [0]),
	.datad(!\reg_file|Mux5~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~2 .extended_lut = "off";
defparam \reg_file|Mux5~2 .lut_mask = 64'h04FF04FF37FF37FF;
defparam \reg_file|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \reg_file|register1|Selector4~0 (
// Equation(s):
// \reg_file|register1|Selector4~0_combout  = ( \reg_file|register1|q [1] & ( \reg_file|Decoder7~4_combout  & ( (!\mem~15_combout ) # ((!\reg_file|write~0_combout ) # ((\enable_clock~3_combout ) # (\ALU_unit|Mux4~0_combout ))) ) ) ) # ( 
// !\reg_file|register1|q [1] & ( \reg_file|Decoder7~4_combout  & ( (\mem~15_combout  & (\reg_file|write~0_combout  & (\ALU_unit|Mux4~0_combout  & !\enable_clock~3_combout ))) ) ) ) # ( \reg_file|register1|q [1] & ( !\reg_file|Decoder7~4_combout  ) )

	.dataa(!\mem~15_combout ),
	.datab(!\reg_file|write~0_combout ),
	.datac(!\ALU_unit|Mux4~0_combout ),
	.datad(!\enable_clock~3_combout ),
	.datae(!\reg_file|register1|q [1]),
	.dataf(!\reg_file|Decoder7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register1|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register1|Selector4~0 .extended_lut = "off";
defparam \reg_file|register1|Selector4~0 .lut_mask = 64'h0000FFFF0100EFFF;
defparam \reg_file|register1|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N53
dffeas \reg_file|register1|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register1|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register1|q[1] .is_wysiwyg = "true";
defparam \reg_file|register1|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_lcell_comb \reg_file|register3|Selector4~0 (
// Equation(s):
// \reg_file|register3|Selector4~0_combout  = ( \reg_file|register3|q [1] & ( \reg_file|Decoder7~5_combout  & ( (!\reg_file|register6|Selector1~1_combout  & (((\ALU_unit|Mux4~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & 
// ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux4~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux4~1_combout ))))) ) ) ) # ( !\reg_file|register3|q [1] & ( \reg_file|Decoder7~5_combout  & ( (!\reg_file|register6|Selector1~1_combout  & 
// (((\ALU_unit|Mux4~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux4~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux4~1_combout ))))) ) ) ) # ( \reg_file|register3|q [1] & ( 
// !\reg_file|Decoder7~5_combout  ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\ALU_unit|Mux0~3_combout ),
	.datac(!\ALU_unit|Mux4~2_combout ),
	.datad(!\ALU_unit|Mux4~1_combout ),
	.datae(!\reg_file|register3|q [1]),
	.dataf(!\reg_file|Decoder7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register3|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register3|Selector4~0 .extended_lut = "off";
defparam \reg_file|register3|Selector4~0 .lut_mask = 64'h0000FFFF04BF04BF;
defparam \reg_file|register3|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N47
dffeas \reg_file|register3|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register3|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register3|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register3|q[1] .is_wysiwyg = "true";
defparam \reg_file|register3|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \reg_file|register0|Selector4~0 (
// Equation(s):
// \reg_file|register0|Selector4~0_combout  = ( \reg_file|register0|q [1] & ( \reg_file|Decoder7~4_combout  & ( ((!\reg_file|write~0_combout ) # ((\enable_clock~3_combout ) # (\ALU_unit|Mux4~0_combout ))) # (\mem~15_combout ) ) ) ) # ( !\reg_file|register0|q 
// [1] & ( \reg_file|Decoder7~4_combout  & ( (!\mem~15_combout  & (\reg_file|write~0_combout  & (\ALU_unit|Mux4~0_combout  & !\enable_clock~3_combout ))) ) ) ) # ( \reg_file|register0|q [1] & ( !\reg_file|Decoder7~4_combout  ) )

	.dataa(!\mem~15_combout ),
	.datab(!\reg_file|write~0_combout ),
	.datac(!\ALU_unit|Mux4~0_combout ),
	.datad(!\enable_clock~3_combout ),
	.datae(!\reg_file|register0|q [1]),
	.dataf(!\reg_file|Decoder7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register0|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register0|Selector4~0 .extended_lut = "off";
defparam \reg_file|register0|Selector4~0 .lut_mask = 64'h0000FFFF0200DFFF;
defparam \reg_file|register0|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N35
dffeas \reg_file|register0|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register0|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register0|q[1] .is_wysiwyg = "true";
defparam \reg_file|register0|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N54
cyclonev_lcell_comb \reg_file|Mux4~1 (
// Equation(s):
// \reg_file|Mux4~1_combout  = ( \reg_file|register3|q [1] & ( \reg_file|register0|q [1] & ( (!\mem~4_combout  & ((!\mem~7_combout  & ((!\mem~5_combout ) # (\reg_file|register1|q [1]))) # (\mem~7_combout  & (\mem~5_combout )))) ) ) ) # ( 
// !\reg_file|register3|q [1] & ( \reg_file|register0|q [1] & ( (!\mem~7_combout  & (!\mem~4_combout  & ((!\mem~5_combout ) # (\reg_file|register1|q [1])))) ) ) ) # ( \reg_file|register3|q [1] & ( !\reg_file|register0|q [1] & ( (\mem~5_combout  & 
// (!\mem~4_combout  & ((\reg_file|register1|q [1]) # (\mem~7_combout )))) ) ) ) # ( !\reg_file|register3|q [1] & ( !\reg_file|register0|q [1] & ( (!\mem~7_combout  & (\mem~5_combout  & (\reg_file|register1|q [1] & !\mem~4_combout ))) ) ) )

	.dataa(!\mem~7_combout ),
	.datab(!\mem~5_combout ),
	.datac(!\reg_file|register1|q [1]),
	.datad(!\mem~4_combout ),
	.datae(!\reg_file|register3|q [1]),
	.dataf(!\reg_file|register0|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~1 .extended_lut = "off";
defparam \reg_file|Mux4~1 .lut_mask = 64'h020013008A009B00;
defparam \reg_file|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \reg_file|register4|Selector4~0 (
// Equation(s):
// \reg_file|register4|Selector4~0_combout  = ( \reg_file|register4|q [1] & ( \reg_file|Decoder7~0_combout  & ( ((!\reg_file|write~0_combout ) # ((\ALU_unit|Mux4~0_combout ) # (\enable_clock~3_combout ))) # (\mem~15_combout ) ) ) ) # ( !\reg_file|register4|q 
// [1] & ( \reg_file|Decoder7~0_combout  & ( (!\mem~15_combout  & (\reg_file|write~0_combout  & (!\enable_clock~3_combout  & \ALU_unit|Mux4~0_combout ))) ) ) ) # ( \reg_file|register4|q [1] & ( !\reg_file|Decoder7~0_combout  ) )

	.dataa(!\mem~15_combout ),
	.datab(!\reg_file|write~0_combout ),
	.datac(!\enable_clock~3_combout ),
	.datad(!\ALU_unit|Mux4~0_combout ),
	.datae(!\reg_file|register4|q [1]),
	.dataf(!\reg_file|Decoder7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register4|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register4|Selector4~0 .extended_lut = "off";
defparam \reg_file|register4|Selector4~0 .lut_mask = 64'h0000FFFF0020DFFF;
defparam \reg_file|register4|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N32
dffeas \reg_file|register4|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register4|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register4|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register4|q[1] .is_wysiwyg = "true";
defparam \reg_file|register4|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \reg_file|register5|Selector4~0 (
// Equation(s):
// \reg_file|register5|Selector4~0_combout  = ( \reg_file|register5|q [1] & ( \reg_file|Decoder7~0_combout  & ( (!\mem~15_combout ) # ((!\reg_file|write~0_combout ) # ((\ALU_unit|Mux4~0_combout ) # (\enable_clock~3_combout ))) ) ) ) # ( 
// !\reg_file|register5|q [1] & ( \reg_file|Decoder7~0_combout  & ( (\mem~15_combout  & (\reg_file|write~0_combout  & (!\enable_clock~3_combout  & \ALU_unit|Mux4~0_combout ))) ) ) ) # ( \reg_file|register5|q [1] & ( !\reg_file|Decoder7~0_combout  ) )

	.dataa(!\mem~15_combout ),
	.datab(!\reg_file|write~0_combout ),
	.datac(!\enable_clock~3_combout ),
	.datad(!\ALU_unit|Mux4~0_combout ),
	.datae(!\reg_file|register5|q [1]),
	.dataf(!\reg_file|Decoder7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register5|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register5|Selector4~0 .extended_lut = "off";
defparam \reg_file|register5|Selector4~0 .lut_mask = 64'h0000FFFF0010EFFF;
defparam \reg_file|register5|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N50
dffeas \reg_file|register5|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register5|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register5|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register5|q[1] .is_wysiwyg = "true";
defparam \reg_file|register5|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \reg_file|register6|Selector4~0 (
// Equation(s):
// \reg_file|register6|Selector4~0_combout  = ( \reg_file|register6|q [1] & ( \reg_file|Decoder7~1_combout  & ( (!\reg_file|register6|Selector1~1_combout  & (((\ALU_unit|Mux4~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & 
// ((!\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux4~2_combout ))) # (\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux4~1_combout )))) ) ) ) # ( !\reg_file|register6|q [1] & ( \reg_file|Decoder7~1_combout  & ( (!\reg_file|register6|Selector1~1_combout  & 
// (((\ALU_unit|Mux4~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & ((!\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux4~2_combout ))) # (\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux4~1_combout )))) ) ) ) # ( \reg_file|register6|q [1] & ( 
// !\reg_file|Decoder7~1_combout  ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\ALU_unit|Mux0~3_combout ),
	.datac(!\ALU_unit|Mux4~1_combout ),
	.datad(!\ALU_unit|Mux4~2_combout ),
	.datae(!\reg_file|register6|q [1]),
	.dataf(!\reg_file|Decoder7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register6|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register6|Selector4~0 .extended_lut = "off";
defparam \reg_file|register6|Selector4~0 .lut_mask = 64'h0000FFFF0B4F0B4F;
defparam \reg_file|register6|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N44
dffeas \reg_file|register6|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register6|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register6|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register6|q[1] .is_wysiwyg = "true";
defparam \reg_file|register6|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \reg_file|register7|Selector4~0 (
// Equation(s):
// \reg_file|register7|Selector4~0_combout  = ( \reg_file|register7|q [1] & ( \reg_file|Decoder7~2_combout  & ( (!\reg_file|register6|Selector1~1_combout  & (((\ALU_unit|Mux4~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & 
// ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux4~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux4~1_combout ))))) ) ) ) # ( !\reg_file|register7|q [1] & ( \reg_file|Decoder7~2_combout  & ( (!\reg_file|register6|Selector1~1_combout  & 
// (((\ALU_unit|Mux4~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux4~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux4~1_combout ))))) ) ) ) # ( \reg_file|register7|q [1] & ( 
// !\reg_file|Decoder7~2_combout  ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\ALU_unit|Mux0~3_combout ),
	.datac(!\ALU_unit|Mux4~2_combout ),
	.datad(!\ALU_unit|Mux4~1_combout ),
	.datae(!\reg_file|register7|q [1]),
	.dataf(!\reg_file|Decoder7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register7|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register7|Selector4~0 .extended_lut = "off";
defparam \reg_file|register7|Selector4~0 .lut_mask = 64'h0000FFFF04BF04BF;
defparam \reg_file|register7|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N5
dffeas \reg_file|register7|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register7|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register7|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register7|q[1] .is_wysiwyg = "true";
defparam \reg_file|register7|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \reg_file|Mux4~0 (
// Equation(s):
// \reg_file|Mux4~0_combout  = ( \mem~5_combout  & ( \mem~7_combout  & ( \reg_file|register7|q [1] ) ) ) # ( !\mem~5_combout  & ( \mem~7_combout  & ( \reg_file|register6|q [1] ) ) ) # ( \mem~5_combout  & ( !\mem~7_combout  & ( \reg_file|register5|q [1] ) ) ) 
// # ( !\mem~5_combout  & ( !\mem~7_combout  & ( \reg_file|register4|q [1] ) ) )

	.dataa(!\reg_file|register4|q [1]),
	.datab(!\reg_file|register5|q [1]),
	.datac(!\reg_file|register6|q [1]),
	.datad(!\reg_file|register7|q [1]),
	.datae(!\mem~5_combout ),
	.dataf(!\mem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~0 .extended_lut = "off";
defparam \reg_file|Mux4~0 .lut_mask = 64'h555533330F0F00FF;
defparam \reg_file|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N18
cyclonev_lcell_comb \reg_file|Mux4~2 (
// Equation(s):
// \reg_file|Mux4~2_combout  = ( \reg_file|Mux4~0_combout  & ( (((\reg_file|register2|q [1] & \reg_file|Mux0~0_combout )) # (\reg_file|Mux4~1_combout )) # (\mem~4_combout ) ) ) # ( !\reg_file|Mux4~0_combout  & ( ((\reg_file|register2|q [1] & (!\mem~4_combout 
//  & \reg_file|Mux0~0_combout ))) # (\reg_file|Mux4~1_combout ) ) )

	.dataa(!\reg_file|register2|q [1]),
	.datab(!\mem~4_combout ),
	.datac(!\reg_file|Mux0~0_combout ),
	.datad(!\reg_file|Mux4~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~2 .extended_lut = "off";
defparam \reg_file|Mux4~2 .lut_mask = 64'h04FF04FF37FF37FF;
defparam \reg_file|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N6
cyclonev_lcell_comb \reg_file|register0|Selector0~0 (
// Equation(s):
// \reg_file|register0|Selector0~0_combout  = ( \reg_file|register0|q [5] & ( \reg_file|Decoder7~4_combout  & ( (!\reg_file|write~0_combout ) # (((\enable_clock~3_combout ) # (\ALU_unit|Mux0~7_combout )) # (\mem~15_combout )) ) ) ) # ( !\reg_file|register0|q 
// [5] & ( \reg_file|Decoder7~4_combout  & ( (\reg_file|write~0_combout  & (!\mem~15_combout  & (\ALU_unit|Mux0~7_combout  & !\enable_clock~3_combout ))) ) ) ) # ( \reg_file|register0|q [5] & ( !\reg_file|Decoder7~4_combout  ) )

	.dataa(!\reg_file|write~0_combout ),
	.datab(!\mem~15_combout ),
	.datac(!\ALU_unit|Mux0~7_combout ),
	.datad(!\enable_clock~3_combout ),
	.datae(!\reg_file|register0|q [5]),
	.dataf(!\reg_file|Decoder7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register0|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register0|Selector0~0 .extended_lut = "off";
defparam \reg_file|register0|Selector0~0 .lut_mask = 64'h0000FFFF0400BFFF;
defparam \reg_file|register0|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N8
dffeas \reg_file|register0|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register0|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register0|q[5] .is_wysiwyg = "true";
defparam \reg_file|register0|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N45
cyclonev_lcell_comb \reg_file|register3|Selector0~0 (
// Equation(s):
// \reg_file|register3|Selector0~0_combout  = ( \ALU_unit|Mux0~7_combout  & ( (\reg_file|register3|q [5]) # (\reg_file|Decoder7~5_combout ) ) ) # ( !\ALU_unit|Mux0~7_combout  & ( (!\reg_file|Decoder7~5_combout  & \reg_file|register3|q [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Decoder7~5_combout ),
	.datad(!\reg_file|register3|q [5]),
	.datae(gnd),
	.dataf(!\ALU_unit|Mux0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register3|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register3|Selector0~0 .extended_lut = "off";
defparam \reg_file|register3|Selector0~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \reg_file|register3|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N47
dffeas \reg_file|register3|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register3|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register3|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register3|q[5] .is_wysiwyg = "true";
defparam \reg_file|register3|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N54
cyclonev_lcell_comb \reg_file|register1|Selector0~0 (
// Equation(s):
// \reg_file|register1|Selector0~0_combout  = ( \reg_file|register1|q [5] & ( \reg_file|Decoder7~4_combout  & ( (!\reg_file|write~0_combout ) # ((!\mem~15_combout ) # ((\enable_clock~3_combout ) # (\ALU_unit|Mux0~7_combout ))) ) ) ) # ( 
// !\reg_file|register1|q [5] & ( \reg_file|Decoder7~4_combout  & ( (\reg_file|write~0_combout  & (\mem~15_combout  & (\ALU_unit|Mux0~7_combout  & !\enable_clock~3_combout ))) ) ) ) # ( \reg_file|register1|q [5] & ( !\reg_file|Decoder7~4_combout  ) )

	.dataa(!\reg_file|write~0_combout ),
	.datab(!\mem~15_combout ),
	.datac(!\ALU_unit|Mux0~7_combout ),
	.datad(!\enable_clock~3_combout ),
	.datae(!\reg_file|register1|q [5]),
	.dataf(!\reg_file|Decoder7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register1|Selector0~0 .extended_lut = "off";
defparam \reg_file|register1|Selector0~0 .lut_mask = 64'h0000FFFF0100EFFF;
defparam \reg_file|register1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N56
dffeas \reg_file|register1|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register1|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register1|q[5] .is_wysiwyg = "true";
defparam \reg_file|register1|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N54
cyclonev_lcell_comb \reg_file|Mux6~1 (
// Equation(s):
// \reg_file|Mux6~1_combout  = ( \mem~0_combout  & ( \mem~3_combout  & ( \reg_file|register3|q [5] ) ) ) # ( !\mem~0_combout  & ( \mem~3_combout  & ( \reg_file|register3|q [5] ) ) ) # ( \mem~0_combout  & ( !\mem~3_combout  & ( (!\PC|myDff|q [5] & 
// ((\reg_file|register1|q [5]))) # (\PC|myDff|q [5] & (\reg_file|register0|q [5])) ) ) ) # ( !\mem~0_combout  & ( !\mem~3_combout  & ( \reg_file|register0|q [5] ) ) )

	.dataa(!\reg_file|register0|q [5]),
	.datab(!\reg_file|register3|q [5]),
	.datac(!\PC|myDff|q [5]),
	.datad(!\reg_file|register1|q [5]),
	.datae(!\mem~0_combout ),
	.dataf(!\mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~1 .extended_lut = "off";
defparam \reg_file|Mux6~1 .lut_mask = 64'h555505F533333333;
defparam \reg_file|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N15
cyclonev_lcell_comb \reg_file|register6|Selector0~0 (
// Equation(s):
// \reg_file|register6|Selector0~0_combout  = ( \ALU_unit|Mux0~7_combout  & ( (\reg_file|register6|q [5]) # (\reg_file|Decoder7~1_combout ) ) ) # ( !\ALU_unit|Mux0~7_combout  & ( (!\reg_file|Decoder7~1_combout  & \reg_file|register6|q [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Decoder7~1_combout ),
	.datad(!\reg_file|register6|q [5]),
	.datae(gnd),
	.dataf(!\ALU_unit|Mux0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register6|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register6|Selector0~0 .extended_lut = "off";
defparam \reg_file|register6|Selector0~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \reg_file|register6|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N17
dffeas \reg_file|register6|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register6|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register6|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register6|q[5] .is_wysiwyg = "true";
defparam \reg_file|register6|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N42
cyclonev_lcell_comb \reg_file|register7|Selector0~0 (
// Equation(s):
// \reg_file|register7|Selector0~0_combout  = ( \ALU_unit|Mux0~7_combout  & ( (\reg_file|register7|q [5]) # (\reg_file|Decoder7~2_combout ) ) ) # ( !\ALU_unit|Mux0~7_combout  & ( (!\reg_file|Decoder7~2_combout  & \reg_file|register7|q [5]) ) )

	.dataa(gnd),
	.datab(!\reg_file|Decoder7~2_combout ),
	.datac(gnd),
	.datad(!\reg_file|register7|q [5]),
	.datae(gnd),
	.dataf(!\ALU_unit|Mux0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register7|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register7|Selector0~0 .extended_lut = "off";
defparam \reg_file|register7|Selector0~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \reg_file|register7|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N44
dffeas \reg_file|register7|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register7|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register7|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register7|q[5] .is_wysiwyg = "true";
defparam \reg_file|register7|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N9
cyclonev_lcell_comb \reg_file|register4|Selector0~0 (
// Equation(s):
// \reg_file|register4|Selector0~0_combout  = ( \reg_file|register4|q [5] & ( \reg_file|Decoder7~0_combout  & ( (!\reg_file|write~0_combout ) # (((\ALU_unit|Mux0~7_combout ) # (\enable_clock~3_combout )) # (\mem~15_combout )) ) ) ) # ( !\reg_file|register4|q 
// [5] & ( \reg_file|Decoder7~0_combout  & ( (\reg_file|write~0_combout  & (!\mem~15_combout  & (!\enable_clock~3_combout  & \ALU_unit|Mux0~7_combout ))) ) ) ) # ( \reg_file|register4|q [5] & ( !\reg_file|Decoder7~0_combout  ) )

	.dataa(!\reg_file|write~0_combout ),
	.datab(!\mem~15_combout ),
	.datac(!\enable_clock~3_combout ),
	.datad(!\ALU_unit|Mux0~7_combout ),
	.datae(!\reg_file|register4|q [5]),
	.dataf(!\reg_file|Decoder7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register4|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register4|Selector0~0 .extended_lut = "off";
defparam \reg_file|register4|Selector0~0 .lut_mask = 64'h0000FFFF0040BFFF;
defparam \reg_file|register4|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N11
dffeas \reg_file|register4|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register4|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register4|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register4|q[5] .is_wysiwyg = "true";
defparam \reg_file|register4|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N57
cyclonev_lcell_comb \reg_file|register5|Selector0~0 (
// Equation(s):
// \reg_file|register5|Selector0~0_combout  = ( \reg_file|register5|q [5] & ( \reg_file|Decoder7~0_combout  & ( (!\reg_file|write~0_combout ) # ((!\mem~15_combout ) # ((\ALU_unit|Mux0~7_combout ) # (\enable_clock~3_combout ))) ) ) ) # ( 
// !\reg_file|register5|q [5] & ( \reg_file|Decoder7~0_combout  & ( (\reg_file|write~0_combout  & (\mem~15_combout  & (!\enable_clock~3_combout  & \ALU_unit|Mux0~7_combout ))) ) ) ) # ( \reg_file|register5|q [5] & ( !\reg_file|Decoder7~0_combout  ) )

	.dataa(!\reg_file|write~0_combout ),
	.datab(!\mem~15_combout ),
	.datac(!\enable_clock~3_combout ),
	.datad(!\ALU_unit|Mux0~7_combout ),
	.datae(!\reg_file|register5|q [5]),
	.dataf(!\reg_file|Decoder7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register5|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register5|Selector0~0 .extended_lut = "off";
defparam \reg_file|register5|Selector0~0 .lut_mask = 64'h0000FFFF0010EFFF;
defparam \reg_file|register5|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N59
dffeas \reg_file|register5|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register5|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register5|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register5|q[5] .is_wysiwyg = "true";
defparam \reg_file|register5|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N24
cyclonev_lcell_comb \reg_file|Mux6~0 (
// Equation(s):
// \reg_file|Mux6~0_combout  = ( \mem~1_combout  & ( \mem~3_combout  & ( \reg_file|register7|q [5] ) ) ) # ( !\mem~1_combout  & ( \mem~3_combout  & ( \reg_file|register6|q [5] ) ) ) # ( \mem~1_combout  & ( !\mem~3_combout  & ( \reg_file|register5|q [5] ) ) ) 
// # ( !\mem~1_combout  & ( !\mem~3_combout  & ( \reg_file|register4|q [5] ) ) )

	.dataa(!\reg_file|register6|q [5]),
	.datab(!\reg_file|register7|q [5]),
	.datac(!\reg_file|register4|q [5]),
	.datad(!\reg_file|register5|q [5]),
	.datae(!\mem~1_combout ),
	.dataf(!\mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~0 .extended_lut = "off";
defparam \reg_file|Mux6~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \reg_file|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N18
cyclonev_lcell_comb \reg_file|Mux6~2 (
// Equation(s):
// \reg_file|Mux6~2_combout  = ( \reg_file|Mux6~0_combout  & ( ((!\reg_file|Mux11~1_combout  & ((\reg_file|Mux6~1_combout ))) # (\reg_file|Mux11~1_combout  & (\reg_file|register2|q [5]))) # (\mem~2_combout ) ) ) # ( !\reg_file|Mux6~0_combout  & ( 
// (!\mem~2_combout  & ((!\reg_file|Mux11~1_combout  & ((\reg_file|Mux6~1_combout ))) # (\reg_file|Mux11~1_combout  & (\reg_file|register2|q [5])))) ) )

	.dataa(!\reg_file|register2|q [5]),
	.datab(!\reg_file|Mux11~1_combout ),
	.datac(!\reg_file|Mux6~1_combout ),
	.datad(!\mem~2_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~2 .extended_lut = "off";
defparam \reg_file|Mux6~2 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \reg_file|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X33_Y3_N0
cyclonev_mac \ALU_unit|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\reg_file|Mux0~3_combout ,\reg_file|Mux1~2_combout ,\reg_file|Mux2~3_combout ,\reg_file|Mux3~2_combout ,\reg_file|Mux4~2_combout ,\reg_file|Mux5~2_combout }),
	.ay({\reg_file|Mux6~2_combout ,\reg_file|Mux7~2_combout ,\reg_file|Mux8~3_combout ,\reg_file|Mux9~2_combout ,\reg_file|Mux10~2_combout ,\reg_file|Mux11~3_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ALU_unit|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ALU_unit|Mult0~8 .accumulate_clock = "none";
defparam \ALU_unit|Mult0~8 .ax_clock = "none";
defparam \ALU_unit|Mult0~8 .ax_width = 6;
defparam \ALU_unit|Mult0~8 .ay_scan_in_clock = "none";
defparam \ALU_unit|Mult0~8 .ay_scan_in_width = 6;
defparam \ALU_unit|Mult0~8 .ay_use_scan_in = "false";
defparam \ALU_unit|Mult0~8 .az_clock = "none";
defparam \ALU_unit|Mult0~8 .bx_clock = "none";
defparam \ALU_unit|Mult0~8 .by_clock = "none";
defparam \ALU_unit|Mult0~8 .by_use_scan_in = "false";
defparam \ALU_unit|Mult0~8 .bz_clock = "none";
defparam \ALU_unit|Mult0~8 .coef_a_0 = 0;
defparam \ALU_unit|Mult0~8 .coef_a_1 = 0;
defparam \ALU_unit|Mult0~8 .coef_a_2 = 0;
defparam \ALU_unit|Mult0~8 .coef_a_3 = 0;
defparam \ALU_unit|Mult0~8 .coef_a_4 = 0;
defparam \ALU_unit|Mult0~8 .coef_a_5 = 0;
defparam \ALU_unit|Mult0~8 .coef_a_6 = 0;
defparam \ALU_unit|Mult0~8 .coef_a_7 = 0;
defparam \ALU_unit|Mult0~8 .coef_b_0 = 0;
defparam \ALU_unit|Mult0~8 .coef_b_1 = 0;
defparam \ALU_unit|Mult0~8 .coef_b_2 = 0;
defparam \ALU_unit|Mult0~8 .coef_b_3 = 0;
defparam \ALU_unit|Mult0~8 .coef_b_4 = 0;
defparam \ALU_unit|Mult0~8 .coef_b_5 = 0;
defparam \ALU_unit|Mult0~8 .coef_b_6 = 0;
defparam \ALU_unit|Mult0~8 .coef_b_7 = 0;
defparam \ALU_unit|Mult0~8 .coef_sel_a_clock = "none";
defparam \ALU_unit|Mult0~8 .coef_sel_b_clock = "none";
defparam \ALU_unit|Mult0~8 .delay_scan_out_ay = "false";
defparam \ALU_unit|Mult0~8 .delay_scan_out_by = "false";
defparam \ALU_unit|Mult0~8 .enable_double_accum = "false";
defparam \ALU_unit|Mult0~8 .load_const_clock = "none";
defparam \ALU_unit|Mult0~8 .load_const_value = 0;
defparam \ALU_unit|Mult0~8 .mode_sub_location = 0;
defparam \ALU_unit|Mult0~8 .negate_clock = "none";
defparam \ALU_unit|Mult0~8 .operand_source_max = "input";
defparam \ALU_unit|Mult0~8 .operand_source_may = "input";
defparam \ALU_unit|Mult0~8 .operand_source_mbx = "input";
defparam \ALU_unit|Mult0~8 .operand_source_mby = "input";
defparam \ALU_unit|Mult0~8 .operation_mode = "m9x9";
defparam \ALU_unit|Mult0~8 .output_clock = "none";
defparam \ALU_unit|Mult0~8 .preadder_subtract_a = "false";
defparam \ALU_unit|Mult0~8 .preadder_subtract_b = "false";
defparam \ALU_unit|Mult0~8 .result_a_width = 64;
defparam \ALU_unit|Mult0~8 .signed_max = "false";
defparam \ALU_unit|Mult0~8 .signed_may = "false";
defparam \ALU_unit|Mult0~8 .signed_mbx = "false";
defparam \ALU_unit|Mult0~8 .signed_mby = "false";
defparam \ALU_unit|Mult0~8 .sub_clock = "none";
defparam \ALU_unit|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N45
cyclonev_lcell_comb \ALU_unit|Mux5~2 (
// Equation(s):
// \ALU_unit|Mux5~2_combout  = ( \ALU_unit|Mult0~8_resulta  & ( \ALU_unit|Mux5~1_combout  & ( (!\mem~9_combout ) # (((\ALU_unit|Mux0~1_combout  & \ALU_unit|Mux0~0_combout )) # (\ALU_unit|Add2~1_sumout )) ) ) ) # ( !\ALU_unit|Mult0~8_resulta  & ( 
// \ALU_unit|Mux5~1_combout  & ( (!\mem~9_combout  & (\ALU_unit|Mux0~1_combout  & (\ALU_unit|Mux0~0_combout ))) # (\mem~9_combout  & (((\ALU_unit|Mux0~1_combout  & \ALU_unit|Mux0~0_combout )) # (\ALU_unit|Add2~1_sumout ))) ) ) ) # ( \ALU_unit|Mult0~8_resulta 
//  & ( !\ALU_unit|Mux5~1_combout  & ( (!\mem~9_combout  & ((!\ALU_unit|Mux0~1_combout ) # ((!\ALU_unit|Mux0~0_combout )))) # (\mem~9_combout  & (\ALU_unit|Add2~1_sumout  & ((!\ALU_unit|Mux0~1_combout ) # (!\ALU_unit|Mux0~0_combout )))) ) ) ) # ( 
// !\ALU_unit|Mult0~8_resulta  & ( !\ALU_unit|Mux5~1_combout  & ( (\mem~9_combout  & (\ALU_unit|Add2~1_sumout  & ((!\ALU_unit|Mux0~1_combout ) # (!\ALU_unit|Mux0~0_combout )))) ) ) )

	.dataa(!\mem~9_combout ),
	.datab(!\ALU_unit|Mux0~1_combout ),
	.datac(!\ALU_unit|Mux0~0_combout ),
	.datad(!\ALU_unit|Add2~1_sumout ),
	.datae(!\ALU_unit|Mult0~8_resulta ),
	.dataf(!\ALU_unit|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux5~2 .extended_lut = "off";
defparam \ALU_unit|Mux5~2 .lut_mask = 64'h0054A8FC0357ABFF;
defparam \ALU_unit|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N30
cyclonev_lcell_comb \reg_file|register2|Selector5~0 (
// Equation(s):
// \reg_file|register2|Selector5~0_combout  = ( \reg_file|register2|q [0] & ( \reg_file|Decoder7~3_combout  & ( (!\reg_file|register6|Selector1~1_combout  & (((\ALU_unit|Mux5~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & 
// ((!\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux5~2_combout ))) # (\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux5~1_combout )))) ) ) ) # ( !\reg_file|register2|q [0] & ( \reg_file|Decoder7~3_combout  & ( (!\reg_file|register6|Selector1~1_combout  & 
// (((\ALU_unit|Mux5~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & ((!\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux5~2_combout ))) # (\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux5~1_combout )))) ) ) ) # ( \reg_file|register2|q [0] & ( 
// !\reg_file|Decoder7~3_combout  ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\ALU_unit|Mux0~3_combout ),
	.datac(!\ALU_unit|Mux5~1_combout ),
	.datad(!\ALU_unit|Mux5~2_combout ),
	.datae(!\reg_file|register2|q [0]),
	.dataf(!\reg_file|Decoder7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register2|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register2|Selector5~0 .extended_lut = "off";
defparam \reg_file|register2|Selector5~0 .lut_mask = 64'h0000FFFF0B4F0B4F;
defparam \reg_file|register2|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N32
dffeas \reg_file|register2|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register2|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register2|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register2|q[0] .is_wysiwyg = "true";
defparam \reg_file|register2|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \reg_file|Mux11~0 (
// Equation(s):
// \reg_file|Mux11~0_combout  = ( \mem~1_combout  & ( \mem~3_combout  & ( \reg_file|register7|q [0] ) ) ) # ( !\mem~1_combout  & ( \mem~3_combout  & ( \reg_file|register6|q [0] ) ) ) # ( \mem~1_combout  & ( !\mem~3_combout  & ( \reg_file|register5|q [0] ) ) 
// ) # ( !\mem~1_combout  & ( !\mem~3_combout  & ( \reg_file|register4|q [0] ) ) )

	.dataa(!\reg_file|register6|q [0]),
	.datab(!\reg_file|register7|q [0]),
	.datac(!\reg_file|register4|q [0]),
	.datad(!\reg_file|register5|q [0]),
	.datae(!\mem~1_combout ),
	.dataf(!\mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~0 .extended_lut = "off";
defparam \reg_file|Mux11~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \reg_file|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \reg_file|Mux11~2 (
// Equation(s):
// \reg_file|Mux11~2_combout  = ( \mem~0_combout  & ( \mem~3_combout  & ( \reg_file|register3|q [0] ) ) ) # ( !\mem~0_combout  & ( \mem~3_combout  & ( \reg_file|register3|q [0] ) ) ) # ( \mem~0_combout  & ( !\mem~3_combout  & ( (!\PC|myDff|q [5] & 
// (\reg_file|register1|q [0])) # (\PC|myDff|q [5] & ((\reg_file|register0|q [0]))) ) ) ) # ( !\mem~0_combout  & ( !\mem~3_combout  & ( \reg_file|register0|q [0] ) ) )

	.dataa(!\PC|myDff|q [5]),
	.datab(!\reg_file|register3|q [0]),
	.datac(!\reg_file|register1|q [0]),
	.datad(!\reg_file|register0|q [0]),
	.datae(!\mem~0_combout ),
	.dataf(!\mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~2 .extended_lut = "off";
defparam \reg_file|Mux11~2 .lut_mask = 64'h00FF0A5F33333333;
defparam \reg_file|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N21
cyclonev_lcell_comb \reg_file|Mux11~3 (
// Equation(s):
// \reg_file|Mux11~3_combout  = ( \reg_file|Mux11~2_combout  & ( (!\mem~2_combout  & ((!\reg_file|Mux11~1_combout ) # ((\reg_file|register2|q [0])))) # (\mem~2_combout  & (((\reg_file|Mux11~0_combout )))) ) ) # ( !\reg_file|Mux11~2_combout  & ( 
// (!\mem~2_combout  & (\reg_file|Mux11~1_combout  & (\reg_file|register2|q [0]))) # (\mem~2_combout  & (((\reg_file|Mux11~0_combout )))) ) )

	.dataa(!\reg_file|Mux11~1_combout ),
	.datab(!\mem~2_combout ),
	.datac(!\reg_file|register2|q [0]),
	.datad(!\reg_file|Mux11~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~3 .extended_lut = "off";
defparam \reg_file|Mux11~3 .lut_mask = 64'h043704378CBF8CBF;
defparam \reg_file|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \ALU_unit|Mux0~0 (
// Equation(s):
// \ALU_unit|Mux0~0_combout  = ( \reg_file|Mux5~2_combout  & ( \reg_file|Mux10~2_combout  & ( (!\reg_file|Mux3~2_combout  & ((!\reg_file|Mux4~2_combout ) # (\reg_file|Mux9~2_combout ))) # (\reg_file|Mux3~2_combout  & (\reg_file|Mux9~2_combout  & 
// !\reg_file|Mux4~2_combout )) ) ) ) # ( !\reg_file|Mux5~2_combout  & ( \reg_file|Mux10~2_combout  & ( (!\reg_file|Mux3~2_combout  & (((!\reg_file|Mux4~2_combout ) # (\reg_file|Mux9~2_combout )) # (\reg_file|Mux11~3_combout ))) # (\reg_file|Mux3~2_combout  
// & (\reg_file|Mux9~2_combout  & ((!\reg_file|Mux4~2_combout ) # (\reg_file|Mux11~3_combout )))) ) ) ) # ( \reg_file|Mux5~2_combout  & ( !\reg_file|Mux10~2_combout  & ( (!\reg_file|Mux3~2_combout  & \reg_file|Mux9~2_combout ) ) ) ) # ( 
// !\reg_file|Mux5~2_combout  & ( !\reg_file|Mux10~2_combout  & ( (!\reg_file|Mux3~2_combout  & (((\reg_file|Mux11~3_combout  & !\reg_file|Mux4~2_combout )) # (\reg_file|Mux9~2_combout ))) # (\reg_file|Mux3~2_combout  & (\reg_file|Mux11~3_combout  & 
// (\reg_file|Mux9~2_combout  & !\reg_file|Mux4~2_combout ))) ) ) )

	.dataa(!\reg_file|Mux11~3_combout ),
	.datab(!\reg_file|Mux3~2_combout ),
	.datac(!\reg_file|Mux9~2_combout ),
	.datad(!\reg_file|Mux4~2_combout ),
	.datae(!\reg_file|Mux5~2_combout ),
	.dataf(!\reg_file|Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux0~0 .extended_lut = "off";
defparam \ALU_unit|Mux0~0 .lut_mask = 64'h4D0C0C0CCF4DCF0C;
defparam \ALU_unit|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \ALU_unit|Mux4~2 (
// Equation(s):
// \ALU_unit|Mux4~2_combout  = ( \ALU_unit|Mult0~9  & ( \ALU_unit|Mux4~1_combout  & ( ((!\mem~9_combout ) # ((\ALU_unit|Mux0~0_combout  & \ALU_unit|Mux0~1_combout ))) # (\ALU_unit|Add2~9_sumout ) ) ) ) # ( !\ALU_unit|Mult0~9  & ( \ALU_unit|Mux4~1_combout  & 
// ( (!\ALU_unit|Mux0~0_combout  & (\ALU_unit|Add2~9_sumout  & (\mem~9_combout ))) # (\ALU_unit|Mux0~0_combout  & (((\ALU_unit|Add2~9_sumout  & \mem~9_combout )) # (\ALU_unit|Mux0~1_combout ))) ) ) ) # ( \ALU_unit|Mult0~9  & ( !\ALU_unit|Mux4~1_combout  & ( 
// (!\ALU_unit|Mux0~0_combout  & (((!\mem~9_combout )) # (\ALU_unit|Add2~9_sumout ))) # (\ALU_unit|Mux0~0_combout  & (!\ALU_unit|Mux0~1_combout  & ((!\mem~9_combout ) # (\ALU_unit|Add2~9_sumout )))) ) ) ) # ( !\ALU_unit|Mult0~9  & ( !\ALU_unit|Mux4~1_combout 
//  & ( (\ALU_unit|Add2~9_sumout  & (\mem~9_combout  & ((!\ALU_unit|Mux0~0_combout ) # (!\ALU_unit|Mux0~1_combout )))) ) ) )

	.dataa(!\ALU_unit|Mux0~0_combout ),
	.datab(!\ALU_unit|Add2~9_sumout ),
	.datac(!\mem~9_combout ),
	.datad(!\ALU_unit|Mux0~1_combout ),
	.datae(!\ALU_unit|Mult0~9 ),
	.dataf(!\ALU_unit|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux4~2 .extended_lut = "off";
defparam \ALU_unit|Mux4~2 .lut_mask = 64'h0302F3A20357F3F7;
defparam \ALU_unit|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \reg_file|register2|Selector4~0 (
// Equation(s):
// \reg_file|register2|Selector4~0_combout  = ( \reg_file|register2|q [1] & ( \reg_file|Decoder7~3_combout  & ( (!\reg_file|register6|Selector1~1_combout  & (((\ALU_unit|Mux4~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & 
// ((!\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux4~2_combout ))) # (\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux4~1_combout )))) ) ) ) # ( !\reg_file|register2|q [1] & ( \reg_file|Decoder7~3_combout  & ( (!\reg_file|register6|Selector1~1_combout  & 
// (((\ALU_unit|Mux4~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & ((!\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux4~2_combout ))) # (\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux4~1_combout )))) ) ) ) # ( \reg_file|register2|q [1] & ( 
// !\reg_file|Decoder7~3_combout  ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\ALU_unit|Mux0~3_combout ),
	.datac(!\ALU_unit|Mux4~1_combout ),
	.datad(!\ALU_unit|Mux4~2_combout ),
	.datae(!\reg_file|register2|q [1]),
	.dataf(!\reg_file|Decoder7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register2|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register2|Selector4~0 .extended_lut = "off";
defparam \reg_file|register2|Selector4~0 .lut_mask = 64'h0000FFFF0B4F0B4F;
defparam \reg_file|register2|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N2
dffeas \reg_file|register2|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register2|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register2|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register2|q[1] .is_wysiwyg = "true";
defparam \reg_file|register2|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \reg_file|Mux10~1 (
// Equation(s):
// \reg_file|Mux10~1_combout  = ( \mem~0_combout  & ( \mem~3_combout  & ( \reg_file|register3|q [1] ) ) ) # ( !\mem~0_combout  & ( \mem~3_combout  & ( \reg_file|register3|q [1] ) ) ) # ( \mem~0_combout  & ( !\mem~3_combout  & ( (!\PC|myDff|q [5] & 
// (\reg_file|register1|q [1])) # (\PC|myDff|q [5] & ((\reg_file|register0|q [1]))) ) ) ) # ( !\mem~0_combout  & ( !\mem~3_combout  & ( \reg_file|register0|q [1] ) ) )

	.dataa(!\reg_file|register1|q [1]),
	.datab(!\PC|myDff|q [5]),
	.datac(!\reg_file|register0|q [1]),
	.datad(!\reg_file|register3|q [1]),
	.datae(!\mem~0_combout ),
	.dataf(!\mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~1 .extended_lut = "off";
defparam \reg_file|Mux10~1 .lut_mask = 64'h0F0F474700FF00FF;
defparam \reg_file|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \reg_file|Mux10~0 (
// Equation(s):
// \reg_file|Mux10~0_combout  = ( \mem~1_combout  & ( \mem~3_combout  & ( \reg_file|register7|q [1] ) ) ) # ( !\mem~1_combout  & ( \mem~3_combout  & ( \reg_file|register6|q [1] ) ) ) # ( \mem~1_combout  & ( !\mem~3_combout  & ( \reg_file|register5|q [1] ) ) 
// ) # ( !\mem~1_combout  & ( !\mem~3_combout  & ( \reg_file|register4|q [1] ) ) )

	.dataa(!\reg_file|register4|q [1]),
	.datab(!\reg_file|register5|q [1]),
	.datac(!\reg_file|register7|q [1]),
	.datad(!\reg_file|register6|q [1]),
	.datae(!\mem~1_combout ),
	.dataf(!\mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~0 .extended_lut = "off";
defparam \reg_file|Mux10~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \reg_file|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \reg_file|Mux10~2 (
// Equation(s):
// \reg_file|Mux10~2_combout  = ( \reg_file|Mux10~1_combout  & ( \reg_file|Mux10~0_combout  & ( ((!\reg_file|Mux11~1_combout ) # (\mem~2_combout )) # (\reg_file|register2|q [1]) ) ) ) # ( !\reg_file|Mux10~1_combout  & ( \reg_file|Mux10~0_combout  & ( 
// ((\reg_file|register2|q [1] & \reg_file|Mux11~1_combout )) # (\mem~2_combout ) ) ) ) # ( \reg_file|Mux10~1_combout  & ( !\reg_file|Mux10~0_combout  & ( (!\mem~2_combout  & ((!\reg_file|Mux11~1_combout ) # (\reg_file|register2|q [1]))) ) ) ) # ( 
// !\reg_file|Mux10~1_combout  & ( !\reg_file|Mux10~0_combout  & ( (\reg_file|register2|q [1] & (\reg_file|Mux11~1_combout  & !\mem~2_combout )) ) ) )

	.dataa(!\reg_file|register2|q [1]),
	.datab(gnd),
	.datac(!\reg_file|Mux11~1_combout ),
	.datad(!\mem~2_combout ),
	.datae(!\reg_file|Mux10~1_combout ),
	.dataf(!\reg_file|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~2 .extended_lut = "off";
defparam \reg_file|Mux10~2 .lut_mask = 64'h0500F50005FFF5FF;
defparam \reg_file|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N30
cyclonev_lcell_comb \ALU_unit|Add0~1 (
// Equation(s):
// \ALU_unit|Add0~1_sumout  = SUM(( (!\mem~8_combout  & (((\reg_file|Mux11~3_combout )))) # (\mem~8_combout  & ((!\PC|myDff|q [5] & ((\mem~0_combout ))) # (\PC|myDff|q [5] & (\reg_file|Mux11~3_combout )))) ) + ( \reg_file|Mux5~2_combout  ) + ( !VCC ))
// \ALU_unit|Add0~2  = CARRY(( (!\mem~8_combout  & (((\reg_file|Mux11~3_combout )))) # (\mem~8_combout  & ((!\PC|myDff|q [5] & ((\mem~0_combout ))) # (\PC|myDff|q [5] & (\reg_file|Mux11~3_combout )))) ) + ( \reg_file|Mux5~2_combout  ) + ( !VCC ))

	.dataa(!\mem~8_combout ),
	.datab(!\PC|myDff|q [5]),
	.datac(!\reg_file|Mux11~3_combout ),
	.datad(!\mem~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_unit|Add0~1_sumout ),
	.cout(\ALU_unit|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add0~1 .extended_lut = "off";
defparam \ALU_unit|Add0~1 .lut_mask = 64'h0000FF0000000B4F;
defparam \ALU_unit|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N33
cyclonev_lcell_comb \ALU_unit|Add0~9 (
// Equation(s):
// \ALU_unit|Add0~9_sumout  = SUM(( (!\mem~8_combout  & (((\reg_file|Mux10~2_combout )))) # (\mem~8_combout  & ((!\PC|myDff|q [5] & (\mem~3_combout )) # (\PC|myDff|q [5] & ((\reg_file|Mux10~2_combout ))))) ) + ( \reg_file|Mux4~2_combout  ) + ( 
// \ALU_unit|Add0~2  ))
// \ALU_unit|Add0~10  = CARRY(( (!\mem~8_combout  & (((\reg_file|Mux10~2_combout )))) # (\mem~8_combout  & ((!\PC|myDff|q [5] & (\mem~3_combout )) # (\PC|myDff|q [5] & ((\reg_file|Mux10~2_combout ))))) ) + ( \reg_file|Mux4~2_combout  ) + ( \ALU_unit|Add0~2  
// ))

	.dataa(!\mem~8_combout ),
	.datab(!\PC|myDff|q [5]),
	.datac(!\mem~3_combout ),
	.datad(!\reg_file|Mux10~2_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux4~2_combout ),
	.datag(gnd),
	.cin(\ALU_unit|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_unit|Add0~9_sumout ),
	.cout(\ALU_unit|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add0~9 .extended_lut = "off";
defparam \ALU_unit|Add0~9 .lut_mask = 64'h0000FF00000004BF;
defparam \ALU_unit|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \ALU_unit|Add0~5 (
// Equation(s):
// \ALU_unit|Add0~5_sumout  = SUM(( \reg_file|Mux3~2_combout  ) + ( (!\mem~8_combout  & (((\reg_file|Mux9~2_combout )))) # (\mem~8_combout  & ((!\PC|myDff|q [5] & ((\mem~21_combout ))) # (\PC|myDff|q [5] & (\reg_file|Mux9~2_combout )))) ) + ( 
// \ALU_unit|Add0~10  ))
// \ALU_unit|Add0~6  = CARRY(( \reg_file|Mux3~2_combout  ) + ( (!\mem~8_combout  & (((\reg_file|Mux9~2_combout )))) # (\mem~8_combout  & ((!\PC|myDff|q [5] & ((\mem~21_combout ))) # (\PC|myDff|q [5] & (\reg_file|Mux9~2_combout )))) ) + ( \ALU_unit|Add0~10  
// ))

	.dataa(!\mem~8_combout ),
	.datab(!\PC|myDff|q [5]),
	.datac(!\reg_file|Mux9~2_combout ),
	.datad(!\reg_file|Mux3~2_combout ),
	.datae(gnd),
	.dataf(!\mem~21_combout ),
	.datag(gnd),
	.cin(\ALU_unit|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_unit|Add0~5_sumout ),
	.cout(\ALU_unit|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add0~5 .extended_lut = "off";
defparam \ALU_unit|Add0~5 .lut_mask = 64'h0000F4B0000000FF;
defparam \ALU_unit|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N12
cyclonev_lcell_comb \ALU_unit|Mux3~1 (
// Equation(s):
// \ALU_unit|Mux3~1_combout  = ( \ALU_unit|Add0~5_sumout  & ( \ALU_unit|Mux0~5_combout  & ( (!\ALU_unit|Mux0~6_combout  & (\mem~2_combout )) # (\ALU_unit|Mux0~6_combout  & ((\PC|myDff|q [2]))) ) ) ) # ( !\ALU_unit|Add0~5_sumout  & ( \ALU_unit|Mux0~5_combout  
// & ( (!\ALU_unit|Mux0~6_combout  & (\mem~2_combout )) # (\ALU_unit|Mux0~6_combout  & ((\PC|myDff|q [2]))) ) ) ) # ( \ALU_unit|Add0~5_sumout  & ( !\ALU_unit|Mux0~5_combout  & ( (!\PC|myDff|q [2] $ (!\mem~16_combout )) # (\ALU_unit|Mux0~6_combout ) ) ) ) # ( 
// !\ALU_unit|Add0~5_sumout  & ( !\ALU_unit|Mux0~5_combout  & ( (!\ALU_unit|Mux0~6_combout  & (!\PC|myDff|q [2] $ (!\mem~16_combout ))) ) ) )

	.dataa(!\mem~2_combout ),
	.datab(!\PC|myDff|q [2]),
	.datac(!\ALU_unit|Mux0~6_combout ),
	.datad(!\mem~16_combout ),
	.datae(!\ALU_unit|Add0~5_sumout ),
	.dataf(!\ALU_unit|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux3~1 .extended_lut = "off";
defparam \ALU_unit|Mux3~1 .lut_mask = 64'h30C03FCF53535353;
defparam \ALU_unit|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \ALU_unit|Mux3~2 (
// Equation(s):
// \ALU_unit|Mux3~2_combout  = ( \ALU_unit|Add2~5_sumout  & ( \ALU_unit|Mult0~10  & ( ((!\ALU_unit|Mux0~1_combout ) # (!\ALU_unit|Mux0~0_combout )) # (\ALU_unit|Mux3~1_combout ) ) ) ) # ( !\ALU_unit|Add2~5_sumout  & ( \ALU_unit|Mult0~10  & ( 
// (!\ALU_unit|Mux0~1_combout  & (!\mem~9_combout )) # (\ALU_unit|Mux0~1_combout  & ((!\ALU_unit|Mux0~0_combout  & (!\mem~9_combout )) # (\ALU_unit|Mux0~0_combout  & ((\ALU_unit|Mux3~1_combout ))))) ) ) ) # ( \ALU_unit|Add2~5_sumout  & ( !\ALU_unit|Mult0~10  
// & ( (!\ALU_unit|Mux0~1_combout  & (\mem~9_combout )) # (\ALU_unit|Mux0~1_combout  & ((!\ALU_unit|Mux0~0_combout  & (\mem~9_combout )) # (\ALU_unit|Mux0~0_combout  & ((\ALU_unit|Mux3~1_combout ))))) ) ) ) # ( !\ALU_unit|Add2~5_sumout  & ( 
// !\ALU_unit|Mult0~10  & ( (\ALU_unit|Mux3~1_combout  & (\ALU_unit|Mux0~1_combout  & \ALU_unit|Mux0~0_combout )) ) ) )

	.dataa(!\mem~9_combout ),
	.datab(!\ALU_unit|Mux3~1_combout ),
	.datac(!\ALU_unit|Mux0~1_combout ),
	.datad(!\ALU_unit|Mux0~0_combout ),
	.datae(!\ALU_unit|Add2~5_sumout ),
	.dataf(!\ALU_unit|Mult0~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux3~2 .extended_lut = "off";
defparam \ALU_unit|Mux3~2 .lut_mask = 64'h00035553AAA3FFF3;
defparam \ALU_unit|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \reg_file|register6|Selector3~0 (
// Equation(s):
// \reg_file|register6|Selector3~0_combout  = ( \reg_file|register6|q [2] & ( \reg_file|Decoder7~1_combout  & ( (!\reg_file|register6|Selector1~1_combout  & (((\ALU_unit|Mux3~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & 
// ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux3~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux3~1_combout ))))) ) ) ) # ( !\reg_file|register6|q [2] & ( \reg_file|Decoder7~1_combout  & ( (!\reg_file|register6|Selector1~1_combout  & 
// (((\ALU_unit|Mux3~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux3~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux3~1_combout ))))) ) ) ) # ( \reg_file|register6|q [2] & ( 
// !\reg_file|Decoder7~1_combout  ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\ALU_unit|Mux3~2_combout ),
	.datac(!\ALU_unit|Mux0~3_combout ),
	.datad(!\ALU_unit|Mux3~1_combout ),
	.datae(!\reg_file|register6|q [2]),
	.dataf(!\reg_file|Decoder7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register6|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register6|Selector3~0 .extended_lut = "off";
defparam \reg_file|register6|Selector3~0 .lut_mask = 64'h0000FFFF10BF10BF;
defparam \reg_file|register6|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N26
dffeas \reg_file|register6|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register6|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register6|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register6|q[2] .is_wysiwyg = "true";
defparam \reg_file|register6|q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N48
cyclonev_lcell_comb \reg_file|Mux9~0 (
// Equation(s):
// \reg_file|Mux9~0_combout  = ( \mem~1_combout  & ( \mem~3_combout  & ( \reg_file|register7|q [2] ) ) ) # ( !\mem~1_combout  & ( \mem~3_combout  & ( \reg_file|register6|q [2] ) ) ) # ( \mem~1_combout  & ( !\mem~3_combout  & ( \reg_file|register5|q [2] ) ) ) 
// # ( !\mem~1_combout  & ( !\mem~3_combout  & ( \reg_file|register4|q [2] ) ) )

	.dataa(!\reg_file|register6|q [2]),
	.datab(!\reg_file|register7|q [2]),
	.datac(!\reg_file|register5|q [2]),
	.datad(!\reg_file|register4|q [2]),
	.datae(!\mem~1_combout ),
	.dataf(!\mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~0 .extended_lut = "off";
defparam \reg_file|Mux9~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \reg_file|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \reg_file|Mux9~1 (
// Equation(s):
// \reg_file|Mux9~1_combout  = ( \mem~0_combout  & ( \mem~3_combout  & ( \reg_file|register3|q [2] ) ) ) # ( !\mem~0_combout  & ( \mem~3_combout  & ( \reg_file|register3|q [2] ) ) ) # ( \mem~0_combout  & ( !\mem~3_combout  & ( (!\PC|myDff|q [5] & 
// ((\reg_file|register1|q [2]))) # (\PC|myDff|q [5] & (\reg_file|register0|q [2])) ) ) ) # ( !\mem~0_combout  & ( !\mem~3_combout  & ( \reg_file|register0|q [2] ) ) )

	.dataa(!\PC|myDff|q [5]),
	.datab(!\reg_file|register0|q [2]),
	.datac(!\reg_file|register3|q [2]),
	.datad(!\reg_file|register1|q [2]),
	.datae(!\mem~0_combout ),
	.dataf(!\mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~1 .extended_lut = "off";
defparam \reg_file|Mux9~1 .lut_mask = 64'h333311BB0F0F0F0F;
defparam \reg_file|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \reg_file|Mux9~2 (
// Equation(s):
// \reg_file|Mux9~2_combout  = ( \reg_file|Mux9~1_combout  & ( (!\mem~2_combout  & ((!\reg_file|Mux11~1_combout ) # ((\reg_file|register2|q [2])))) # (\mem~2_combout  & (((\reg_file|Mux9~0_combout )))) ) ) # ( !\reg_file|Mux9~1_combout  & ( (!\mem~2_combout  
// & (\reg_file|Mux11~1_combout  & ((\reg_file|register2|q [2])))) # (\mem~2_combout  & (((\reg_file|Mux9~0_combout )))) ) )

	.dataa(!\reg_file|Mux11~1_combout ),
	.datab(!\mem~2_combout ),
	.datac(!\reg_file|Mux9~0_combout ),
	.datad(!\reg_file|register2|q [2]),
	.datae(gnd),
	.dataf(!\reg_file|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~2 .extended_lut = "off";
defparam \reg_file|Mux9~2 .lut_mask = 64'h034703478BCF8BCF;
defparam \reg_file|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \ALU_unit|Add0~13 (
// Equation(s):
// \ALU_unit|Add0~13_sumout  = SUM(( (!\mem~8_combout  & (((\reg_file|Mux8~3_combout )))) # (\mem~8_combout  & ((!\PC|myDff|q [5] & (\reg_file|Mux2~3_combout )) # (\PC|myDff|q [5] & ((\reg_file|Mux8~3_combout ))))) ) + ( (\reg_file|Mux2~3_combout  & 
// ((!\mem~8_combout ) # (\PC|myDff|q [5]))) ) + ( \ALU_unit|Add0~6  ))
// \ALU_unit|Add0~14  = CARRY(( (!\mem~8_combout  & (((\reg_file|Mux8~3_combout )))) # (\mem~8_combout  & ((!\PC|myDff|q [5] & (\reg_file|Mux2~3_combout )) # (\PC|myDff|q [5] & ((\reg_file|Mux8~3_combout ))))) ) + ( (\reg_file|Mux2~3_combout  & 
// ((!\mem~8_combout ) # (\PC|myDff|q [5]))) ) + ( \ALU_unit|Add0~6  ))

	.dataa(!\mem~8_combout ),
	.datab(!\PC|myDff|q [5]),
	.datac(!\reg_file|Mux2~3_combout ),
	.datad(!\reg_file|Mux8~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_unit|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_unit|Add0~13_sumout ),
	.cout(\ALU_unit|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add0~13 .extended_lut = "off";
defparam \ALU_unit|Add0~13 .lut_mask = 64'h0000F4F4000004BF;
defparam \ALU_unit|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N6
cyclonev_lcell_comb \ALU_unit|Mux2~1 (
// Equation(s):
// \ALU_unit|Mux2~1_combout  = ( \ALU_unit|Mux0~6_combout  & ( \ALU_unit|Add0~13_sumout  & ( (!\ALU_unit|Mux0~5_combout ) # (\PC|myDff|q [3]) ) ) ) # ( !\ALU_unit|Mux0~6_combout  & ( \ALU_unit|Add0~13_sumout  & ( (!\ALU_unit|Mux0~5_combout  & 
// (!\ALU_unit|Add3~0_combout  $ (((!\PC|myDff|q [3]))))) # (\ALU_unit|Mux0~5_combout  & (((\mem~5_combout )))) ) ) ) # ( \ALU_unit|Mux0~6_combout  & ( !\ALU_unit|Add0~13_sumout  & ( (\ALU_unit|Mux0~5_combout  & \PC|myDff|q [3]) ) ) ) # ( 
// !\ALU_unit|Mux0~6_combout  & ( !\ALU_unit|Add0~13_sumout  & ( (!\ALU_unit|Mux0~5_combout  & (!\ALU_unit|Add3~0_combout  $ (((!\PC|myDff|q [3]))))) # (\ALU_unit|Mux0~5_combout  & (((\mem~5_combout )))) ) ) )

	.dataa(!\ALU_unit|Add3~0_combout ),
	.datab(!\mem~5_combout ),
	.datac(!\ALU_unit|Mux0~5_combout ),
	.datad(!\PC|myDff|q [3]),
	.datae(!\ALU_unit|Mux0~6_combout ),
	.dataf(!\ALU_unit|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux2~1 .extended_lut = "off";
defparam \ALU_unit|Mux2~1 .lut_mask = 64'h53A3000F53A3F0FF;
defparam \ALU_unit|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N48
cyclonev_lcell_comb \ALU_unit|Mux2~2 (
// Equation(s):
// \ALU_unit|Mux2~2_combout  = ( \ALU_unit|Mux0~1_combout  & ( \ALU_unit|Mult0~11  & ( (!\ALU_unit|Mux0~0_combout  & ((!\mem~9_combout ) # ((\ALU_unit|Add2~13_sumout )))) # (\ALU_unit|Mux0~0_combout  & (((\ALU_unit|Mux2~1_combout )))) ) ) ) # ( 
// !\ALU_unit|Mux0~1_combout  & ( \ALU_unit|Mult0~11  & ( (!\mem~9_combout ) # (\ALU_unit|Add2~13_sumout ) ) ) ) # ( \ALU_unit|Mux0~1_combout  & ( !\ALU_unit|Mult0~11  & ( (!\ALU_unit|Mux0~0_combout  & (\mem~9_combout  & (\ALU_unit|Add2~13_sumout ))) # 
// (\ALU_unit|Mux0~0_combout  & (((\ALU_unit|Mux2~1_combout )))) ) ) ) # ( !\ALU_unit|Mux0~1_combout  & ( !\ALU_unit|Mult0~11  & ( (\mem~9_combout  & \ALU_unit|Add2~13_sumout ) ) ) )

	.dataa(!\mem~9_combout ),
	.datab(!\ALU_unit|Add2~13_sumout ),
	.datac(!\ALU_unit|Mux2~1_combout ),
	.datad(!\ALU_unit|Mux0~0_combout ),
	.datae(!\ALU_unit|Mux0~1_combout ),
	.dataf(!\ALU_unit|Mult0~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux2~2 .extended_lut = "off";
defparam \ALU_unit|Mux2~2 .lut_mask = 64'h1111110FBBBBBB0F;
defparam \ALU_unit|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N24
cyclonev_lcell_comb \reg_file|register7|Selector2~0 (
// Equation(s):
// \reg_file|register7|Selector2~0_combout  = ( \reg_file|register7|q [3] & ( \reg_file|Decoder7~2_combout  & ( (!\reg_file|register6|Selector1~1_combout  & (((\ALU_unit|Mux2~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & 
// ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux2~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux2~1_combout ))))) ) ) ) # ( !\reg_file|register7|q [3] & ( \reg_file|Decoder7~2_combout  & ( (!\reg_file|register6|Selector1~1_combout  & 
// (((\ALU_unit|Mux2~1_combout )))) # (\reg_file|register6|Selector1~1_combout  & ((!\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux2~2_combout )) # (\ALU_unit|Mux0~3_combout  & ((\ALU_unit|Mux2~1_combout ))))) ) ) ) # ( \reg_file|register7|q [3] & ( 
// !\reg_file|Decoder7~2_combout  ) )

	.dataa(!\reg_file|register6|Selector1~1_combout ),
	.datab(!\ALU_unit|Mux0~3_combout ),
	.datac(!\ALU_unit|Mux2~2_combout ),
	.datad(!\ALU_unit|Mux2~1_combout ),
	.datae(!\reg_file|register7|q [3]),
	.dataf(!\reg_file|Decoder7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register7|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register7|Selector2~0 .extended_lut = "off";
defparam \reg_file|register7|Selector2~0 .lut_mask = 64'h0000FFFF04BF04BF;
defparam \reg_file|register7|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N26
dffeas \reg_file|register7|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register7|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register7|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register7|q[3] .is_wysiwyg = "true";
defparam \reg_file|register7|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N42
cyclonev_lcell_comb \reg_file|Mux2~0 (
// Equation(s):
// \reg_file|Mux2~0_combout  = ( \mem~7_combout  & ( \mem~5_combout  & ( \reg_file|register7|q [3] ) ) ) # ( !\mem~7_combout  & ( \mem~5_combout  & ( \reg_file|register5|q [3] ) ) ) # ( \mem~7_combout  & ( !\mem~5_combout  & ( \reg_file|register6|q [3] ) ) ) 
// # ( !\mem~7_combout  & ( !\mem~5_combout  & ( \reg_file|register4|q [3] ) ) )

	.dataa(!\reg_file|register7|q [3]),
	.datab(!\reg_file|register5|q [3]),
	.datac(!\reg_file|register6|q [3]),
	.datad(!\reg_file|register4|q [3]),
	.datae(!\mem~7_combout ),
	.dataf(!\mem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~0 .extended_lut = "off";
defparam \reg_file|Mux2~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \reg_file|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N39
cyclonev_lcell_comb \reg_file|Mux8~2 (
// Equation(s):
// \reg_file|Mux8~2_combout  = ( !\mem~2_combout  & ( (!\reg_file|Mux11~1_combout  & ((\reg_file|Mux8~1_combout ))) # (\reg_file|Mux11~1_combout  & (\reg_file|register2|q [3])) ) )

	.dataa(!\reg_file|register2|q [3]),
	.datab(gnd),
	.datac(!\reg_file|Mux8~1_combout ),
	.datad(!\reg_file|Mux11~1_combout ),
	.datae(gnd),
	.dataf(!\mem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~2 .extended_lut = "off";
defparam \reg_file|Mux8~2 .lut_mask = 64'h0F550F5500000000;
defparam \reg_file|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N39
cyclonev_lcell_comb \reg_file|Mux2~2 (
// Equation(s):
// \reg_file|Mux2~2_combout  = ( \reg_file|register2|q [3] & ( \reg_file|Mux2~1_combout  & ( !\mem~4_combout  ) ) ) # ( !\reg_file|register2|q [3] & ( \reg_file|Mux2~1_combout  & ( (!\mem~4_combout  & ((!\mem~7_combout ) # (\mem~5_combout ))) ) ) ) # ( 
// \reg_file|register2|q [3] & ( !\reg_file|Mux2~1_combout  & ( (!\mem~4_combout  & (!\mem~5_combout  & ((\reg_file|register0|q [3]) # (\mem~7_combout )))) ) ) ) # ( !\reg_file|register2|q [3] & ( !\reg_file|Mux2~1_combout  & ( (!\mem~7_combout  & 
// (\reg_file|register0|q [3] & (!\mem~4_combout  & !\mem~5_combout ))) ) ) )

	.dataa(!\mem~7_combout ),
	.datab(!\reg_file|register0|q [3]),
	.datac(!\mem~4_combout ),
	.datad(!\mem~5_combout ),
	.datae(!\reg_file|register2|q [3]),
	.dataf(!\reg_file|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~2 .extended_lut = "off";
defparam \reg_file|Mux2~2 .lut_mask = 64'h20007000A0F0F0F0;
defparam \reg_file|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N30
cyclonev_lcell_comb \ALU_unit|LessThan0~0 (
// Equation(s):
// \ALU_unit|LessThan0~0_combout  = ( \mem~4_combout  & ( \reg_file|Mux2~2_combout  & ( (!\reg_file|Mux8~2_combout  & ((!\mem~2_combout ) # (!\reg_file|Mux8~0_combout ))) ) ) ) # ( !\mem~4_combout  & ( \reg_file|Mux2~2_combout  & ( (!\reg_file|Mux8~2_combout 
//  & ((!\mem~2_combout ) # (!\reg_file|Mux8~0_combout ))) ) ) ) # ( \mem~4_combout  & ( !\reg_file|Mux2~2_combout  & ( !\reg_file|Mux2~0_combout  $ (((!\reg_file|Mux8~2_combout  & ((!\mem~2_combout ) # (!\reg_file|Mux8~0_combout ))))) ) ) ) # ( 
// !\mem~4_combout  & ( !\reg_file|Mux2~2_combout  & ( ((\mem~2_combout  & \reg_file|Mux8~0_combout )) # (\reg_file|Mux8~2_combout ) ) ) )

	.dataa(!\mem~2_combout ),
	.datab(!\reg_file|Mux2~0_combout ),
	.datac(!\reg_file|Mux8~0_combout ),
	.datad(!\reg_file|Mux8~2_combout ),
	.datae(!\mem~4_combout ),
	.dataf(!\reg_file|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|LessThan0~0 .extended_lut = "off";
defparam \ALU_unit|LessThan0~0 .lut_mask = 64'h05FF36CCFA00FA00;
defparam \ALU_unit|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N36
cyclonev_lcell_comb \ALU_unit|Mux0~1 (
// Equation(s):
// \ALU_unit|Mux0~1_combout  = ( \reg_file|Mux6~2_combout  & ( \reg_file|Mux0~3_combout  & ( (!\ALU_unit|LessThan0~0_combout  & (\mem~9_combout  & (!\reg_file|Mux1~2_combout  $ (\reg_file|Mux7~2_combout )))) ) ) ) # ( !\reg_file|Mux6~2_combout  & ( 
// !\reg_file|Mux0~3_combout  & ( (!\ALU_unit|LessThan0~0_combout  & (\mem~9_combout  & (!\reg_file|Mux1~2_combout  $ (\reg_file|Mux7~2_combout )))) ) ) )

	.dataa(!\reg_file|Mux1~2_combout ),
	.datab(!\ALU_unit|LessThan0~0_combout ),
	.datac(!\mem~9_combout ),
	.datad(!\reg_file|Mux7~2_combout ),
	.datae(!\reg_file|Mux6~2_combout ),
	.dataf(!\reg_file|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux0~1 .extended_lut = "off";
defparam \ALU_unit|Mux0~1 .lut_mask = 64'h0804000000000804;
defparam \ALU_unit|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N12
cyclonev_lcell_comb \ALU_unit|Add2~21 (
// Equation(s):
// \ALU_unit|Add2~21_sumout  = SUM(( \PC|myDff|q [4] ) + ( GND ) + ( \ALU_unit|Add2~14  ))
// \ALU_unit|Add2~22  = CARRY(( \PC|myDff|q [4] ) + ( GND ) + ( \ALU_unit|Add2~14  ))

	.dataa(gnd),
	.datab(!\PC|myDff|q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_unit|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_unit|Add2~21_sumout ),
	.cout(\ALU_unit|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add2~21 .extended_lut = "off";
defparam \ALU_unit|Add2~21 .lut_mask = 64'h0000FFFF00003333;
defparam \ALU_unit|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N24
cyclonev_lcell_comb \ALU_unit|Mux1~2 (
// Equation(s):
// \ALU_unit|Mux1~2_combout  = ( \ALU_unit|Mux1~1_combout  & ( \ALU_unit|Mult0~12  & ( (!\mem~9_combout ) # (((\ALU_unit|Mux0~1_combout  & \ALU_unit|Mux0~0_combout )) # (\ALU_unit|Add2~21_sumout )) ) ) ) # ( !\ALU_unit|Mux1~1_combout  & ( \ALU_unit|Mult0~12  
// & ( (!\ALU_unit|Mux0~1_combout  & ((!\mem~9_combout ) # ((\ALU_unit|Add2~21_sumout )))) # (\ALU_unit|Mux0~1_combout  & (!\ALU_unit|Mux0~0_combout  & ((!\mem~9_combout ) # (\ALU_unit|Add2~21_sumout )))) ) ) ) # ( \ALU_unit|Mux1~1_combout  & ( 
// !\ALU_unit|Mult0~12  & ( (!\ALU_unit|Mux0~1_combout  & (\mem~9_combout  & (\ALU_unit|Add2~21_sumout ))) # (\ALU_unit|Mux0~1_combout  & (((\mem~9_combout  & \ALU_unit|Add2~21_sumout )) # (\ALU_unit|Mux0~0_combout ))) ) ) ) # ( !\ALU_unit|Mux1~1_combout  & 
// ( !\ALU_unit|Mult0~12  & ( (\mem~9_combout  & (\ALU_unit|Add2~21_sumout  & ((!\ALU_unit|Mux0~1_combout ) # (!\ALU_unit|Mux0~0_combout )))) ) ) )

	.dataa(!\ALU_unit|Mux0~1_combout ),
	.datab(!\mem~9_combout ),
	.datac(!\ALU_unit|Add2~21_sumout ),
	.datad(!\ALU_unit|Mux0~0_combout ),
	.datae(!\ALU_unit|Mux1~1_combout ),
	.dataf(!\ALU_unit|Mult0~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux1~2 .extended_lut = "off";
defparam \ALU_unit|Mux1~2 .lut_mask = 64'h03020357CF8ACFDF;
defparam \ALU_unit|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \ALU_unit|Mux1~0 (
// Equation(s):
// \ALU_unit|Mux1~0_combout  = ( \ALU_unit|Mux1~1_combout  & ( \ALU_unit|Mux1~2_combout  ) ) # ( !\ALU_unit|Mux1~1_combout  & ( \ALU_unit|Mux1~2_combout  & ( (!\ALU_unit|Mux0~5_combout  & (!\ALU_unit|Mux0~3_combout  & (!\ALU_unit|Mux0~6_combout  & 
// !\ALU_unit|Mux0~4_combout ))) ) ) ) # ( \ALU_unit|Mux1~1_combout  & ( !\ALU_unit|Mux1~2_combout  & ( (((\ALU_unit|Mux0~4_combout ) # (\ALU_unit|Mux0~6_combout )) # (\ALU_unit|Mux0~3_combout )) # (\ALU_unit|Mux0~5_combout ) ) ) )

	.dataa(!\ALU_unit|Mux0~5_combout ),
	.datab(!\ALU_unit|Mux0~3_combout ),
	.datac(!\ALU_unit|Mux0~6_combout ),
	.datad(!\ALU_unit|Mux0~4_combout ),
	.datae(!\ALU_unit|Mux1~1_combout ),
	.dataf(!\ALU_unit|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux1~0 .extended_lut = "off";
defparam \ALU_unit|Mux1~0 .lut_mask = 64'h00007FFF8000FFFF;
defparam \ALU_unit|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N21
cyclonev_lcell_comb \reg_file|register1|Selector1~0 (
// Equation(s):
// \reg_file|register1|Selector1~0_combout  = ( \reg_file|register1|q [4] & ( \reg_file|Decoder7~4_combout  & ( (!\mem~15_combout ) # ((!\reg_file|write~0_combout ) # ((\ALU_unit|Mux1~0_combout ) # (\enable_clock~3_combout ))) ) ) ) # ( 
// !\reg_file|register1|q [4] & ( \reg_file|Decoder7~4_combout  & ( (\mem~15_combout  & (\reg_file|write~0_combout  & (!\enable_clock~3_combout  & \ALU_unit|Mux1~0_combout ))) ) ) ) # ( \reg_file|register1|q [4] & ( !\reg_file|Decoder7~4_combout  ) )

	.dataa(!\mem~15_combout ),
	.datab(!\reg_file|write~0_combout ),
	.datac(!\enable_clock~3_combout ),
	.datad(!\ALU_unit|Mux1~0_combout ),
	.datae(!\reg_file|register1|q [4]),
	.dataf(!\reg_file|Decoder7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register1|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register1|Selector1~0 .extended_lut = "off";
defparam \reg_file|register1|Selector1~0 .lut_mask = 64'h0000FFFF0010EFFF;
defparam \reg_file|register1|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N23
dffeas \reg_file|register1|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register1|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register1|q[4] .is_wysiwyg = "true";
defparam \reg_file|register1|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \reg_file|register0|Selector1~0 (
// Equation(s):
// \reg_file|register0|Selector1~0_combout  = ( \reg_file|register0|q [4] & ( \reg_file|Decoder7~4_combout  & ( ((!\reg_file|write~0_combout ) # ((\mem~15_combout ) # (\ALU_unit|Mux1~0_combout ))) # (\enable_clock~3_combout ) ) ) ) # ( !\reg_file|register0|q 
// [4] & ( \reg_file|Decoder7~4_combout  & ( (!\enable_clock~3_combout  & (\reg_file|write~0_combout  & (\ALU_unit|Mux1~0_combout  & !\mem~15_combout ))) ) ) ) # ( \reg_file|register0|q [4] & ( !\reg_file|Decoder7~4_combout  ) )

	.dataa(!\enable_clock~3_combout ),
	.datab(!\reg_file|write~0_combout ),
	.datac(!\ALU_unit|Mux1~0_combout ),
	.datad(!\mem~15_combout ),
	.datae(!\reg_file|register0|q [4]),
	.dataf(!\reg_file|Decoder7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register0|Selector1~0 .extended_lut = "off";
defparam \reg_file|register0|Selector1~0 .lut_mask = 64'h0000FFFF0200DFFF;
defparam \reg_file|register0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N41
dffeas \reg_file|register0|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register0|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register0|q[4] .is_wysiwyg = "true";
defparam \reg_file|register0|q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N3
cyclonev_lcell_comb \reg_file|register3|Selector1~0 (
// Equation(s):
// \reg_file|register3|Selector1~0_combout  = ( \reg_file|register3|q [4] & ( \reg_file|Decoder7~5_combout  & ( (!\ALU_unit|Mux0~3_combout  & ((!\reg_file|register6|Selector1~1_combout  & (\ALU_unit|Mux1~1_combout )) # 
// (\reg_file|register6|Selector1~1_combout  & ((\ALU_unit|Mux1~2_combout ))))) # (\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux1~1_combout )) ) ) ) # ( !\reg_file|register3|q [4] & ( \reg_file|Decoder7~5_combout  & ( (!\ALU_unit|Mux0~3_combout  & 
// ((!\reg_file|register6|Selector1~1_combout  & (\ALU_unit|Mux1~1_combout )) # (\reg_file|register6|Selector1~1_combout  & ((\ALU_unit|Mux1~2_combout ))))) # (\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux1~1_combout )) ) ) ) # ( \reg_file|register3|q [4] & ( 
// !\reg_file|Decoder7~5_combout  ) )

	.dataa(!\ALU_unit|Mux0~3_combout ),
	.datab(!\ALU_unit|Mux1~1_combout ),
	.datac(!\ALU_unit|Mux1~2_combout ),
	.datad(!\reg_file|register6|Selector1~1_combout ),
	.datae(!\reg_file|register3|q [4]),
	.dataf(!\reg_file|Decoder7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register3|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register3|Selector1~0 .extended_lut = "off";
defparam \reg_file|register3|Selector1~0 .lut_mask = 64'h0000FFFF331B331B;
defparam \reg_file|register3|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N5
dffeas \reg_file|register3|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register3|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register3|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register3|q[4] .is_wysiwyg = "true";
defparam \reg_file|register3|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N36
cyclonev_lcell_comb \reg_file|Mux7~1 (
// Equation(s):
// \reg_file|Mux7~1_combout  = ( \mem~0_combout  & ( \mem~3_combout  & ( \reg_file|register3|q [4] ) ) ) # ( !\mem~0_combout  & ( \mem~3_combout  & ( \reg_file|register3|q [4] ) ) ) # ( \mem~0_combout  & ( !\mem~3_combout  & ( (!\PC|myDff|q [5] & 
// (\reg_file|register1|q [4])) # (\PC|myDff|q [5] & ((\reg_file|register0|q [4]))) ) ) ) # ( !\mem~0_combout  & ( !\mem~3_combout  & ( \reg_file|register0|q [4] ) ) )

	.dataa(!\reg_file|register1|q [4]),
	.datab(!\PC|myDff|q [5]),
	.datac(!\reg_file|register0|q [4]),
	.datad(!\reg_file|register3|q [4]),
	.datae(!\mem~0_combout ),
	.dataf(!\mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~1 .extended_lut = "off";
defparam \reg_file|Mux7~1 .lut_mask = 64'h0F0F474700FF00FF;
defparam \reg_file|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N18
cyclonev_lcell_comb \reg_file|register5|Selector1~0 (
// Equation(s):
// \reg_file|register5|Selector1~0_combout  = ( \reg_file|register5|q [4] & ( \reg_file|Decoder7~0_combout  & ( (!\mem~15_combout ) # ((!\reg_file|write~0_combout ) # ((\enable_clock~3_combout ) # (\ALU_unit|Mux1~0_combout ))) ) ) ) # ( 
// !\reg_file|register5|q [4] & ( \reg_file|Decoder7~0_combout  & ( (\mem~15_combout  & (\reg_file|write~0_combout  & (\ALU_unit|Mux1~0_combout  & !\enable_clock~3_combout ))) ) ) ) # ( \reg_file|register5|q [4] & ( !\reg_file|Decoder7~0_combout  ) )

	.dataa(!\mem~15_combout ),
	.datab(!\reg_file|write~0_combout ),
	.datac(!\ALU_unit|Mux1~0_combout ),
	.datad(!\enable_clock~3_combout ),
	.datae(!\reg_file|register5|q [4]),
	.dataf(!\reg_file|Decoder7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register5|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register5|Selector1~0 .extended_lut = "off";
defparam \reg_file|register5|Selector1~0 .lut_mask = 64'h0000FFFF0100EFFF;
defparam \reg_file|register5|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N20
dffeas \reg_file|register5|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register5|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register5|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register5|q[4] .is_wysiwyg = "true";
defparam \reg_file|register5|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N33
cyclonev_lcell_comb \reg_file|register7|Selector1~0 (
// Equation(s):
// \reg_file|register7|Selector1~0_combout  = ( \reg_file|register7|q [4] & ( \ALU_unit|Mux1~2_combout  & ( (!\reg_file|Decoder7~2_combout ) # (((!\ALU_unit|Mux0~3_combout  & \reg_file|register6|Selector1~1_combout )) # (\ALU_unit|Mux1~1_combout )) ) ) ) # ( 
// !\reg_file|register7|q [4] & ( \ALU_unit|Mux1~2_combout  & ( (\reg_file|Decoder7~2_combout  & (((!\ALU_unit|Mux0~3_combout  & \reg_file|register6|Selector1~1_combout )) # (\ALU_unit|Mux1~1_combout ))) ) ) ) # ( \reg_file|register7|q [4] & ( 
// !\ALU_unit|Mux1~2_combout  & ( (!\reg_file|Decoder7~2_combout ) # ((\ALU_unit|Mux1~1_combout  & ((!\reg_file|register6|Selector1~1_combout ) # (\ALU_unit|Mux0~3_combout )))) ) ) ) # ( !\reg_file|register7|q [4] & ( !\ALU_unit|Mux1~2_combout  & ( 
// (\reg_file|Decoder7~2_combout  & (\ALU_unit|Mux1~1_combout  & ((!\reg_file|register6|Selector1~1_combout ) # (\ALU_unit|Mux0~3_combout )))) ) ) )

	.dataa(!\ALU_unit|Mux0~3_combout ),
	.datab(!\reg_file|Decoder7~2_combout ),
	.datac(!\reg_file|register6|Selector1~1_combout ),
	.datad(!\ALU_unit|Mux1~1_combout ),
	.datae(!\reg_file|register7|q [4]),
	.dataf(!\ALU_unit|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register7|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register7|Selector1~0 .extended_lut = "off";
defparam \reg_file|register7|Selector1~0 .lut_mask = 64'h0031CCFD0233CEFF;
defparam \reg_file|register7|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N35
dffeas \reg_file|register7|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register7|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register7|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register7|q[4] .is_wysiwyg = "true";
defparam \reg_file|register7|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N54
cyclonev_lcell_comb \reg_file|register6|Selector1~0 (
// Equation(s):
// \reg_file|register6|Selector1~0_combout  = ( \reg_file|register6|q [4] & ( \ALU_unit|Mux1~2_combout  & ( ((!\reg_file|Decoder7~1_combout ) # ((\reg_file|register6|Selector1~1_combout  & !\ALU_unit|Mux0~3_combout ))) # (\ALU_unit|Mux1~1_combout ) ) ) ) # ( 
// !\reg_file|register6|q [4] & ( \ALU_unit|Mux1~2_combout  & ( (\reg_file|Decoder7~1_combout  & (((\reg_file|register6|Selector1~1_combout  & !\ALU_unit|Mux0~3_combout )) # (\ALU_unit|Mux1~1_combout ))) ) ) ) # ( \reg_file|register6|q [4] & ( 
// !\ALU_unit|Mux1~2_combout  & ( (!\reg_file|Decoder7~1_combout ) # ((\ALU_unit|Mux1~1_combout  & ((!\reg_file|register6|Selector1~1_combout ) # (\ALU_unit|Mux0~3_combout )))) ) ) ) # ( !\reg_file|register6|q [4] & ( !\ALU_unit|Mux1~2_combout  & ( 
// (\ALU_unit|Mux1~1_combout  & (\reg_file|Decoder7~1_combout  & ((!\reg_file|register6|Selector1~1_combout ) # (\ALU_unit|Mux0~3_combout )))) ) ) )

	.dataa(!\ALU_unit|Mux1~1_combout ),
	.datab(!\reg_file|register6|Selector1~1_combout ),
	.datac(!\ALU_unit|Mux0~3_combout ),
	.datad(!\reg_file|Decoder7~1_combout ),
	.datae(!\reg_file|register6|q [4]),
	.dataf(!\ALU_unit|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register6|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register6|Selector1~0 .extended_lut = "off";
defparam \reg_file|register6|Selector1~0 .lut_mask = 64'h0045FF450075FF75;
defparam \reg_file|register6|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N56
dffeas \reg_file|register6|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register6|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register6|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register6|q[4] .is_wysiwyg = "true";
defparam \reg_file|register6|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \reg_file|register4|Selector1~0 (
// Equation(s):
// \reg_file|register4|Selector1~0_combout  = ( \reg_file|register4|q [4] & ( \reg_file|Decoder7~0_combout  & ( ((!\reg_file|write~0_combout ) # ((\ALU_unit|Mux1~0_combout ) # (\mem~15_combout ))) # (\enable_clock~3_combout ) ) ) ) # ( !\reg_file|register4|q 
// [4] & ( \reg_file|Decoder7~0_combout  & ( (!\enable_clock~3_combout  & (\reg_file|write~0_combout  & (!\mem~15_combout  & \ALU_unit|Mux1~0_combout ))) ) ) ) # ( \reg_file|register4|q [4] & ( !\reg_file|Decoder7~0_combout  ) )

	.dataa(!\enable_clock~3_combout ),
	.datab(!\reg_file|write~0_combout ),
	.datac(!\mem~15_combout ),
	.datad(!\ALU_unit|Mux1~0_combout ),
	.datae(!\reg_file|register4|q [4]),
	.dataf(!\reg_file|Decoder7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register4|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register4|Selector1~0 .extended_lut = "off";
defparam \reg_file|register4|Selector1~0 .lut_mask = 64'h0000FFFF0020DFFF;
defparam \reg_file|register4|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N38
dffeas \reg_file|register4|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register4|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register4|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register4|q[4] .is_wysiwyg = "true";
defparam \reg_file|register4|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N39
cyclonev_lcell_comb \reg_file|Mux7~0 (
// Equation(s):
// \reg_file|Mux7~0_combout  = ( \mem~1_combout  & ( \mem~3_combout  & ( \reg_file|register7|q [4] ) ) ) # ( !\mem~1_combout  & ( \mem~3_combout  & ( \reg_file|register6|q [4] ) ) ) # ( \mem~1_combout  & ( !\mem~3_combout  & ( \reg_file|register5|q [4] ) ) ) 
// # ( !\mem~1_combout  & ( !\mem~3_combout  & ( \reg_file|register4|q [4] ) ) )

	.dataa(!\reg_file|register5|q [4]),
	.datab(!\reg_file|register7|q [4]),
	.datac(!\reg_file|register6|q [4]),
	.datad(!\reg_file|register4|q [4]),
	.datae(!\mem~1_combout ),
	.dataf(!\mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~0 .extended_lut = "off";
defparam \reg_file|Mux7~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \reg_file|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N12
cyclonev_lcell_comb \reg_file|Mux7~2 (
// Equation(s):
// \reg_file|Mux7~2_combout  = ( \reg_file|Mux7~0_combout  & ( ((!\reg_file|Mux11~1_combout  & ((\reg_file|Mux7~1_combout ))) # (\reg_file|Mux11~1_combout  & (\reg_file|register2|q [4]))) # (\mem~2_combout ) ) ) # ( !\reg_file|Mux7~0_combout  & ( 
// (!\mem~2_combout  & ((!\reg_file|Mux11~1_combout  & ((\reg_file|Mux7~1_combout ))) # (\reg_file|Mux11~1_combout  & (\reg_file|register2|q [4])))) ) )

	.dataa(!\reg_file|register2|q [4]),
	.datab(!\reg_file|Mux11~1_combout ),
	.datac(!\mem~2_combout ),
	.datad(!\reg_file|Mux7~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~2 .extended_lut = "off";
defparam \reg_file|Mux7~2 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \reg_file|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \ALU_unit|Add0~21 (
// Equation(s):
// \ALU_unit|Add0~21_sumout  = SUM(( (!\PC|myDff|q [5] & ((!\mem~8_combout  & ((\reg_file|Mux7~2_combout ))) # (\mem~8_combout  & (\reg_file|Mux1~2_combout )))) # (\PC|myDff|q [5] & (((\reg_file|Mux7~2_combout )))) ) + ( (\reg_file|Mux1~2_combout  & 
// ((!\mem~8_combout ) # (\PC|myDff|q [5]))) ) + ( \ALU_unit|Add0~14  ))
// \ALU_unit|Add0~22  = CARRY(( (!\PC|myDff|q [5] & ((!\mem~8_combout  & ((\reg_file|Mux7~2_combout ))) # (\mem~8_combout  & (\reg_file|Mux1~2_combout )))) # (\PC|myDff|q [5] & (((\reg_file|Mux7~2_combout )))) ) + ( (\reg_file|Mux1~2_combout  & 
// ((!\mem~8_combout ) # (\PC|myDff|q [5]))) ) + ( \ALU_unit|Add0~14  ))

	.dataa(!\PC|myDff|q [5]),
	.datab(!\mem~8_combout ),
	.datac(!\reg_file|Mux1~2_combout ),
	.datad(!\reg_file|Mux7~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_unit|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_unit|Add0~21_sumout ),
	.cout(\ALU_unit|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add0~21 .extended_lut = "off";
defparam \ALU_unit|Add0~21 .lut_mask = 64'h0000F2F2000002DF;
defparam \ALU_unit|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \ALU_unit|Mux1~1 (
// Equation(s):
// \ALU_unit|Mux1~1_combout  = ( \ALU_unit|Add3~1_combout  & ( \ALU_unit|Add0~21_sumout  & ( (!\ALU_unit|Mux0~6_combout  & ((!\ALU_unit|Mux0~5_combout  & ((!\PC|myDff|q [4]))) # (\ALU_unit|Mux0~5_combout  & (\mem~7_combout )))) # (\ALU_unit|Mux0~6_combout  & 
// ((!\ALU_unit|Mux0~5_combout ) # ((\PC|myDff|q [4])))) ) ) ) # ( !\ALU_unit|Add3~1_combout  & ( \ALU_unit|Add0~21_sumout  & ( (!\ALU_unit|Mux0~6_combout  & ((!\ALU_unit|Mux0~5_combout  & ((\PC|myDff|q [4]))) # (\ALU_unit|Mux0~5_combout  & (\mem~7_combout 
// )))) # (\ALU_unit|Mux0~6_combout  & ((!\ALU_unit|Mux0~5_combout ) # ((\PC|myDff|q [4])))) ) ) ) # ( \ALU_unit|Add3~1_combout  & ( !\ALU_unit|Add0~21_sumout  & ( (!\ALU_unit|Mux0~6_combout  & ((!\ALU_unit|Mux0~5_combout  & ((!\PC|myDff|q [4]))) # 
// (\ALU_unit|Mux0~5_combout  & (\mem~7_combout )))) # (\ALU_unit|Mux0~6_combout  & (\ALU_unit|Mux0~5_combout  & ((\PC|myDff|q [4])))) ) ) ) # ( !\ALU_unit|Add3~1_combout  & ( !\ALU_unit|Add0~21_sumout  & ( (!\ALU_unit|Mux0~6_combout  & 
// ((!\ALU_unit|Mux0~5_combout  & ((\PC|myDff|q [4]))) # (\ALU_unit|Mux0~5_combout  & (\mem~7_combout )))) # (\ALU_unit|Mux0~6_combout  & (\ALU_unit|Mux0~5_combout  & ((\PC|myDff|q [4])))) ) ) )

	.dataa(!\ALU_unit|Mux0~6_combout ),
	.datab(!\ALU_unit|Mux0~5_combout ),
	.datac(!\mem~7_combout ),
	.datad(!\PC|myDff|q [4]),
	.datae(!\ALU_unit|Add3~1_combout ),
	.dataf(!\ALU_unit|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux1~1 .extended_lut = "off";
defparam \ALU_unit|Mux1~1 .lut_mask = 64'h029B8A1346DFCE57;
defparam \ALU_unit|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \reg_file|register2|Selector1~0 (
// Equation(s):
// \reg_file|register2|Selector1~0_combout  = ( \reg_file|register2|q [4] & ( \reg_file|Decoder7~3_combout  & ( (!\ALU_unit|Mux0~3_combout  & ((!\reg_file|register6|Selector1~1_combout  & (\ALU_unit|Mux1~1_combout )) # 
// (\reg_file|register6|Selector1~1_combout  & ((\ALU_unit|Mux1~2_combout ))))) # (\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux1~1_combout )) ) ) ) # ( !\reg_file|register2|q [4] & ( \reg_file|Decoder7~3_combout  & ( (!\ALU_unit|Mux0~3_combout  & 
// ((!\reg_file|register6|Selector1~1_combout  & (\ALU_unit|Mux1~1_combout )) # (\reg_file|register6|Selector1~1_combout  & ((\ALU_unit|Mux1~2_combout ))))) # (\ALU_unit|Mux0~3_combout  & (\ALU_unit|Mux1~1_combout )) ) ) ) # ( \reg_file|register2|q [4] & ( 
// !\reg_file|Decoder7~3_combout  ) )

	.dataa(!\ALU_unit|Mux0~3_combout ),
	.datab(!\ALU_unit|Mux1~1_combout ),
	.datac(!\reg_file|register6|Selector1~1_combout ),
	.datad(!\ALU_unit|Mux1~2_combout ),
	.datae(!\reg_file|register2|q [4]),
	.dataf(!\reg_file|Decoder7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register2|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register2|Selector1~0 .extended_lut = "off";
defparam \reg_file|register2|Selector1~0 .lut_mask = 64'h0000FFFF313B313B;
defparam \reg_file|register2|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N2
dffeas \reg_file|register2|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register2|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register2|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register2|q[4] .is_wysiwyg = "true";
defparam \reg_file|register2|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \reg_file|Mux1~1 (
// Equation(s):
// \reg_file|Mux1~1_combout  = ( \mem~7_combout  & ( !\mem~4_combout  & ( (\reg_file|register3|q [4] & \mem~5_combout ) ) ) ) # ( !\mem~7_combout  & ( !\mem~4_combout  & ( (!\mem~5_combout  & ((\reg_file|register0|q [4]))) # (\mem~5_combout  & 
// (\reg_file|register1|q [4])) ) ) )

	.dataa(!\reg_file|register1|q [4]),
	.datab(!\reg_file|register3|q [4]),
	.datac(!\reg_file|register0|q [4]),
	.datad(!\mem~5_combout ),
	.datae(!\mem~7_combout ),
	.dataf(!\mem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~1 .extended_lut = "off";
defparam \reg_file|Mux1~1 .lut_mask = 64'h0F55003300000000;
defparam \reg_file|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N36
cyclonev_lcell_comb \reg_file|Mux1~0 (
// Equation(s):
// \reg_file|Mux1~0_combout  = ( \mem~5_combout  & ( \mem~7_combout  & ( \reg_file|register7|q [4] ) ) ) # ( !\mem~5_combout  & ( \mem~7_combout  & ( \reg_file|register6|q [4] ) ) ) # ( \mem~5_combout  & ( !\mem~7_combout  & ( \reg_file|register5|q [4] ) ) ) 
// # ( !\mem~5_combout  & ( !\mem~7_combout  & ( \reg_file|register4|q [4] ) ) )

	.dataa(!\reg_file|register5|q [4]),
	.datab(!\reg_file|register7|q [4]),
	.datac(!\reg_file|register4|q [4]),
	.datad(!\reg_file|register6|q [4]),
	.datae(!\mem~5_combout ),
	.dataf(!\mem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~0 .extended_lut = "off";
defparam \reg_file|Mux1~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \reg_file|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N33
cyclonev_lcell_comb \reg_file|Mux1~2 (
// Equation(s):
// \reg_file|Mux1~2_combout  = ( \reg_file|Mux1~0_combout  & ( (((\reg_file|Mux0~0_combout  & \reg_file|register2|q [4])) # (\reg_file|Mux1~1_combout )) # (\mem~4_combout ) ) ) # ( !\reg_file|Mux1~0_combout  & ( ((!\mem~4_combout  & (\reg_file|Mux0~0_combout 
//  & \reg_file|register2|q [4]))) # (\reg_file|Mux1~1_combout ) ) )

	.dataa(!\mem~4_combout ),
	.datab(!\reg_file|Mux0~0_combout ),
	.datac(!\reg_file|register2|q [4]),
	.datad(!\reg_file|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~2 .extended_lut = "off";
defparam \reg_file|Mux1~2 .lut_mask = 64'h02FF02FF57FF57FF;
defparam \reg_file|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N54
cyclonev_lcell_comb \ALU_unit|Mux0~4 (
// Equation(s):
// \ALU_unit|Mux0~4_combout  = ( \reg_file|Mux7~2_combout  & ( \reg_file|Mux6~2_combout  & ( (\mem~9_combout  & ((!\reg_file|Mux1~2_combout ) # ((!\reg_file|Mux0~3_combout ) # (\mem~11_combout )))) ) ) ) # ( !\reg_file|Mux7~2_combout  & ( 
// \reg_file|Mux6~2_combout  & ( (\mem~9_combout  & ((!\reg_file|Mux0~3_combout ) # (\mem~11_combout ))) ) ) ) # ( \reg_file|Mux7~2_combout  & ( !\reg_file|Mux6~2_combout  & ( (\mem~9_combout  & (((!\reg_file|Mux1~2_combout  & !\reg_file|Mux0~3_combout )) # 
// (\mem~11_combout ))) ) ) ) # ( !\reg_file|Mux7~2_combout  & ( !\reg_file|Mux6~2_combout  & ( (\mem~9_combout  & \mem~11_combout ) ) ) )

	.dataa(!\mem~9_combout ),
	.datab(!\reg_file|Mux1~2_combout ),
	.datac(!\reg_file|Mux0~3_combout ),
	.datad(!\mem~11_combout ),
	.datae(!\reg_file|Mux7~2_combout ),
	.dataf(!\reg_file|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux0~4 .extended_lut = "off";
defparam \ALU_unit|Mux0~4 .lut_mask = 64'h0055405550555455;
defparam \ALU_unit|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N21
cyclonev_lcell_comb \ALU_unit|Add3~2 (
// Equation(s):
// \ALU_unit|Add3~2_combout  = ( \PC|myDff|q [4] & ( !\ALU_unit|Add3~1_combout  $ (!\PC|myDff|q [5]) ) ) # ( !\PC|myDff|q [4] & ( \PC|myDff|q [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU_unit|Add3~1_combout ),
	.datad(!\PC|myDff|q [5]),
	.datae(gnd),
	.dataf(!\PC|myDff|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add3~2 .extended_lut = "off";
defparam \ALU_unit|Add3~2 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \ALU_unit|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N45
cyclonev_lcell_comb \ALU_unit|Add0~17 (
// Equation(s):
// \ALU_unit|Add0~17_sumout  = SUM(( (!\PC|myDff|q [5] & ((!\mem~8_combout  & ((\reg_file|Mux6~2_combout ))) # (\mem~8_combout  & (\reg_file|Mux0~3_combout )))) # (\PC|myDff|q [5] & (((\reg_file|Mux6~2_combout )))) ) + ( (\reg_file|Mux0~3_combout  & 
// ((!\mem~8_combout ) # (\PC|myDff|q [5]))) ) + ( \ALU_unit|Add0~22  ))

	.dataa(!\PC|myDff|q [5]),
	.datab(!\mem~8_combout ),
	.datac(!\reg_file|Mux0~3_combout ),
	.datad(!\reg_file|Mux6~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_unit|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_unit|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add0~17 .extended_lut = "off";
defparam \ALU_unit|Add0~17 .lut_mask = 64'h0000F2F2000002DF;
defparam \ALU_unit|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N48
cyclonev_lcell_comb \ALU_unit|Mux0~8 (
// Equation(s):
// \ALU_unit|Mux0~8_combout  = ( \PC|myDff|q [5] & ( \ALU_unit|Add0~17_sumout  & ( (!\mem~4_combout  & (\ALU_unit|Mux0~5_combout  & !\ALU_unit|Mux0~6_combout )) ) ) ) # ( !\PC|myDff|q [5] & ( \ALU_unit|Add0~17_sumout  & ( (\ALU_unit|Mux0~5_combout  & 
// ((!\mem~4_combout ) # (\ALU_unit|Mux0~6_combout ))) ) ) ) # ( \PC|myDff|q [5] & ( !\ALU_unit|Add0~17_sumout  & ( (!\ALU_unit|Mux0~5_combout  & ((\ALU_unit|Mux0~6_combout ))) # (\ALU_unit|Mux0~5_combout  & (!\mem~4_combout  & !\ALU_unit|Mux0~6_combout )) ) 
// ) ) # ( !\PC|myDff|q [5] & ( !\ALU_unit|Add0~17_sumout  & ( ((!\mem~4_combout  & \ALU_unit|Mux0~5_combout )) # (\ALU_unit|Mux0~6_combout ) ) ) )

	.dataa(!\mem~4_combout ),
	.datab(!\ALU_unit|Mux0~5_combout ),
	.datac(!\ALU_unit|Mux0~6_combout ),
	.datad(gnd),
	.datae(!\PC|myDff|q [5]),
	.dataf(!\ALU_unit|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux0~8 .extended_lut = "off";
defparam \ALU_unit|Mux0~8 .lut_mask = 64'h2F2F2C2C23232020;
defparam \ALU_unit|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N15
cyclonev_lcell_comb \ALU_unit|Add2~17 (
// Equation(s):
// \ALU_unit|Add2~17_sumout  = SUM(( \PC|myDff|q [5] ) + ( GND ) + ( \ALU_unit|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|myDff|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU_unit|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU_unit|Add2~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add2~17 .extended_lut = "off";
defparam \ALU_unit|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ALU_unit|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N24
cyclonev_lcell_comb \ALU_unit|Mux0~9 (
// Equation(s):
// \ALU_unit|Mux0~9_combout  = ( \ALU_unit|Mux0~0_combout  & ( \ALU_unit|Mult0~13  & ( (!\ALU_unit|Mux0~1_combout  & (((!\mem~9_combout )) # (\ALU_unit|Add2~17_sumout ))) # (\ALU_unit|Mux0~1_combout  & (((\ALU_unit|Add3~2_combout )))) ) ) ) # ( 
// !\ALU_unit|Mux0~0_combout  & ( \ALU_unit|Mult0~13  & ( (!\mem~9_combout ) # (\ALU_unit|Add2~17_sumout ) ) ) ) # ( \ALU_unit|Mux0~0_combout  & ( !\ALU_unit|Mult0~13  & ( (!\ALU_unit|Mux0~1_combout  & (\ALU_unit|Add2~17_sumout  & ((\mem~9_combout )))) # 
// (\ALU_unit|Mux0~1_combout  & (((\ALU_unit|Add3~2_combout )))) ) ) ) # ( !\ALU_unit|Mux0~0_combout  & ( !\ALU_unit|Mult0~13  & ( (\ALU_unit|Add2~17_sumout  & \mem~9_combout ) ) ) )

	.dataa(!\ALU_unit|Add2~17_sumout ),
	.datab(!\ALU_unit|Add3~2_combout ),
	.datac(!\mem~9_combout ),
	.datad(!\ALU_unit|Mux0~1_combout ),
	.datae(!\ALU_unit|Mux0~0_combout ),
	.dataf(!\ALU_unit|Mult0~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux0~9 .extended_lut = "off";
defparam \ALU_unit|Mux0~9 .lut_mask = 64'h05050533F5F5F533;
defparam \ALU_unit|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N0
cyclonev_lcell_comb \ALU_unit|Mux0~7 (
// Equation(s):
// \ALU_unit|Mux0~7_combout  = ( !\ALU_unit|Mux0~8_combout  & ( \ALU_unit|Mux0~9_combout  & ( (!\ALU_unit|Mux0~10_combout ) # (((!\ALU_unit|Mux0~3_combout  & !\ALU_unit|Mux0~4_combout )) # (\ALU_unit|Add3~2_combout )) ) ) ) # ( !\ALU_unit|Mux0~8_combout  & ( 
// !\ALU_unit|Mux0~9_combout  & ( (!\ALU_unit|Mux0~10_combout ) # ((\ALU_unit|Add3~2_combout  & ((\ALU_unit|Mux0~4_combout ) # (\ALU_unit|Mux0~3_combout )))) ) ) )

	.dataa(!\ALU_unit|Mux0~3_combout ),
	.datab(!\ALU_unit|Mux0~10_combout ),
	.datac(!\ALU_unit|Mux0~4_combout ),
	.datad(!\ALU_unit|Add3~2_combout ),
	.datae(!\ALU_unit|Mux0~8_combout ),
	.dataf(!\ALU_unit|Mux0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux0~7 .extended_lut = "off";
defparam \ALU_unit|Mux0~7 .lut_mask = 64'hCCDF0000ECFF0000;
defparam \ALU_unit|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N21
cyclonev_lcell_comb \reg_file|register2|Selector0~0 (
// Equation(s):
// \reg_file|register2|Selector0~0_combout  = ( \ALU_unit|Mux0~7_combout  & ( (\reg_file|register2|q [5]) # (\reg_file|Decoder7~3_combout ) ) ) # ( !\ALU_unit|Mux0~7_combout  & ( (!\reg_file|Decoder7~3_combout  & \reg_file|register2|q [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Decoder7~3_combout ),
	.datad(!\reg_file|register2|q [5]),
	.datae(gnd),
	.dataf(!\ALU_unit|Mux0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register2|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register2|Selector0~0 .extended_lut = "off";
defparam \reg_file|register2|Selector0~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \reg_file|register2|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N23
dffeas \reg_file|register2|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|register2|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|register2|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|register2|q[5] .is_wysiwyg = "true";
defparam \reg_file|register2|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N6
cyclonev_lcell_comb \reg_file|Mux0~1 (
// Equation(s):
// \reg_file|Mux0~1_combout  = ( \mem~7_combout  & ( \mem~5_combout  & ( \reg_file|register7|q [5] ) ) ) # ( !\mem~7_combout  & ( \mem~5_combout  & ( \reg_file|register5|q [5] ) ) ) # ( \mem~7_combout  & ( !\mem~5_combout  & ( \reg_file|register6|q [5] ) ) ) 
// # ( !\mem~7_combout  & ( !\mem~5_combout  & ( \reg_file|register4|q [5] ) ) )

	.dataa(!\reg_file|register4|q [5]),
	.datab(!\reg_file|register7|q [5]),
	.datac(!\reg_file|register6|q [5]),
	.datad(!\reg_file|register5|q [5]),
	.datae(!\mem~7_combout ),
	.dataf(!\mem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~1 .extended_lut = "off";
defparam \reg_file|Mux0~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \reg_file|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N30
cyclonev_lcell_comb \reg_file|Mux0~2 (
// Equation(s):
// \reg_file|Mux0~2_combout  = ( !\mem~4_combout  & ( \mem~7_combout  & ( (\reg_file|register3|q [5] & \mem~5_combout ) ) ) ) # ( !\mem~4_combout  & ( !\mem~7_combout  & ( (!\mem~5_combout  & (\reg_file|register0|q [5])) # (\mem~5_combout  & 
// ((\reg_file|register1|q [5]))) ) ) )

	.dataa(!\reg_file|register0|q [5]),
	.datab(!\reg_file|register3|q [5]),
	.datac(!\mem~5_combout ),
	.datad(!\reg_file|register1|q [5]),
	.datae(!\mem~4_combout ),
	.dataf(!\mem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~2 .extended_lut = "off";
defparam \reg_file|Mux0~2 .lut_mask = 64'h505F000003030000;
defparam \reg_file|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N30
cyclonev_lcell_comb \reg_file|Mux0~3 (
// Equation(s):
// \reg_file|Mux0~3_combout  = ( \reg_file|Mux0~2_combout  ) # ( !\reg_file|Mux0~2_combout  & ( (!\mem~4_combout  & (\reg_file|Mux0~0_combout  & (\reg_file|register2|q [5]))) # (\mem~4_combout  & (((\reg_file|Mux0~1_combout )))) ) )

	.dataa(!\mem~4_combout ),
	.datab(!\reg_file|Mux0~0_combout ),
	.datac(!\reg_file|register2|q [5]),
	.datad(!\reg_file|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~3 .extended_lut = "off";
defparam \reg_file|Mux0~3 .lut_mask = 64'h02570257FFFFFFFF;
defparam \reg_file|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N6
cyclonev_lcell_comb \ALU_unit|Mux0~2 (
// Equation(s):
// \ALU_unit|Mux0~2_combout  = ( \reg_file|Mux8~0_combout  & ( !\reg_file|Mux2~2_combout  & ( (!\reg_file|Mux2~0_combout  & (((\mem~2_combout )) # (\reg_file|Mux8~2_combout ))) # (\reg_file|Mux2~0_combout  & (!\mem~4_combout  & ((\mem~2_combout ) # 
// (\reg_file|Mux8~2_combout )))) ) ) ) # ( !\reg_file|Mux8~0_combout  & ( !\reg_file|Mux2~2_combout  & ( (\reg_file|Mux8~2_combout  & ((!\reg_file|Mux2~0_combout ) # (!\mem~4_combout ))) ) ) )

	.dataa(!\reg_file|Mux2~0_combout ),
	.datab(!\reg_file|Mux8~2_combout ),
	.datac(!\mem~4_combout ),
	.datad(!\mem~2_combout ),
	.datae(!\reg_file|Mux8~0_combout ),
	.dataf(!\reg_file|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux0~2 .extended_lut = "off";
defparam \ALU_unit|Mux0~2 .lut_mask = 64'h323232FA00000000;
defparam \ALU_unit|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N18
cyclonev_lcell_comb \ALU_unit|Mux0~3 (
// Equation(s):
// \ALU_unit|Mux0~3_combout  = ( \reg_file|Mux7~2_combout  & ( \ALU_unit|Mux0~2_combout  & ( (\reg_file|Mux1~2_combout  & (\mem~9_combout  & (!\reg_file|Mux0~3_combout  $ (\reg_file|Mux6~2_combout )))) ) ) ) # ( !\reg_file|Mux7~2_combout  & ( 
// \ALU_unit|Mux0~2_combout  & ( (!\reg_file|Mux1~2_combout  & (\mem~9_combout  & (!\reg_file|Mux0~3_combout  $ (\reg_file|Mux6~2_combout )))) ) ) )

	.dataa(!\reg_file|Mux0~3_combout ),
	.datab(!\reg_file|Mux1~2_combout ),
	.datac(!\mem~9_combout ),
	.datad(!\reg_file|Mux6~2_combout ),
	.datae(!\reg_file|Mux7~2_combout ),
	.dataf(!\ALU_unit|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux0~3 .extended_lut = "off";
defparam \ALU_unit|Mux0~3 .lut_mask = 64'h0000000008040201;
defparam \ALU_unit|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N54
cyclonev_lcell_comb \ALU_unit|Mux2~0 (
// Equation(s):
// \ALU_unit|Mux2~0_combout  = ( \ALU_unit|Mux0~4_combout  & ( \ALU_unit|Mux2~2_combout  & ( \ALU_unit|Mux2~1_combout  ) ) ) # ( !\ALU_unit|Mux0~4_combout  & ( \ALU_unit|Mux2~2_combout  & ( ((!\ALU_unit|Mux0~6_combout  & (!\ALU_unit|Mux0~3_combout  & 
// !\ALU_unit|Mux0~5_combout ))) # (\ALU_unit|Mux2~1_combout ) ) ) ) # ( \ALU_unit|Mux0~4_combout  & ( !\ALU_unit|Mux2~2_combout  & ( \ALU_unit|Mux2~1_combout  ) ) ) # ( !\ALU_unit|Mux0~4_combout  & ( !\ALU_unit|Mux2~2_combout  & ( (\ALU_unit|Mux2~1_combout  
// & (((\ALU_unit|Mux0~5_combout ) # (\ALU_unit|Mux0~3_combout )) # (\ALU_unit|Mux0~6_combout ))) ) ) )

	.dataa(!\ALU_unit|Mux0~6_combout ),
	.datab(!\ALU_unit|Mux0~3_combout ),
	.datac(!\ALU_unit|Mux2~1_combout ),
	.datad(!\ALU_unit|Mux0~5_combout ),
	.datae(!\ALU_unit|Mux0~4_combout ),
	.dataf(!\ALU_unit|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux2~0 .extended_lut = "off";
defparam \ALU_unit|Mux2~0 .lut_mask = 64'h070F0F0F8F0F0F0F;
defparam \ALU_unit|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N24
cyclonev_lcell_comb \PC|myDff|Selector2~0 (
// Equation(s):
// \PC|myDff|Selector2~0_combout  = ( \ALU_unit|Mux2~0_combout  & ( (!\enable_clock~3_combout  & ((!\ALU_unit|Add3~0_combout  $ (!\PC|myDff|q [3])) # (\PC|jump~0_combout ))) # (\enable_clock~3_combout  & (((\PC|myDff|q [3])))) ) ) # ( 
// !\ALU_unit|Mux2~0_combout  & ( (!\enable_clock~3_combout  & (!\PC|jump~0_combout  & (!\ALU_unit|Add3~0_combout  $ (!\PC|myDff|q [3])))) # (\enable_clock~3_combout  & (((\PC|myDff|q [3])))) ) )

	.dataa(!\enable_clock~3_combout ),
	.datab(!\PC|jump~0_combout ),
	.datac(!\ALU_unit|Add3~0_combout ),
	.datad(!\PC|myDff|q [3]),
	.datae(gnd),
	.dataf(!\ALU_unit|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|myDff|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|myDff|Selector2~0 .extended_lut = "off";
defparam \PC|myDff|Selector2~0 .lut_mask = 64'h08D508D52AF72AF7;
defparam \PC|myDff|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N26
dffeas \PC|myDff|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|myDff|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|myDff|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|myDff|q[3] .is_wysiwyg = "true";
defparam \PC|myDff|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N48
cyclonev_lcell_comb \mem~3 (
// Equation(s):
// \mem~3_combout  = ( \PC|myDff|q [3] & ( !\PC|myDff|q [5] & ( (!\PC|myDff|q [1] & (\PC|myDff|q [0] & ((!\PC|myDff|q [2]) # (!\PC|myDff|q [4])))) # (\PC|myDff|q [1] & (!\PC|myDff|q [0] $ (((\PC|myDff|q [4]))))) ) ) ) # ( !\PC|myDff|q [3] & ( !\PC|myDff|q 
// [5] & ( (!\PC|myDff|q [4] & (((\PC|myDff|q [0])))) # (\PC|myDff|q [4] & (\PC|myDff|q [1] & ((\PC|myDff|q [2])))) ) ) )

	.dataa(!\PC|myDff|q [1]),
	.datab(!\PC|myDff|q [0]),
	.datac(!\PC|myDff|q [2]),
	.datad(!\PC|myDff|q [4]),
	.datae(!\PC|myDff|q [3]),
	.dataf(!\PC|myDff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~3 .extended_lut = "off";
defparam \mem~3 .lut_mask = 64'h3305663100000000;
defparam \mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \ALU_unit|Mux4~1 (
// Equation(s):
// \ALU_unit|Mux4~1_combout  = ( \ALU_unit|Mux0~5_combout  & ( \ALU_unit|Add0~9_sumout  & ( (!\ALU_unit|Mux0~6_combout  & ((\mem~3_combout ))) # (\ALU_unit|Mux0~6_combout  & (\PC|myDff|q [1])) ) ) ) # ( !\ALU_unit|Mux0~5_combout  & ( \ALU_unit|Add0~9_sumout  
// & ( (!\PC|myDff|q [0] $ (!\PC|myDff|q [1])) # (\ALU_unit|Mux0~6_combout ) ) ) ) # ( \ALU_unit|Mux0~5_combout  & ( !\ALU_unit|Add0~9_sumout  & ( (!\ALU_unit|Mux0~6_combout  & ((\mem~3_combout ))) # (\ALU_unit|Mux0~6_combout  & (\PC|myDff|q [1])) ) ) ) # ( 
// !\ALU_unit|Mux0~5_combout  & ( !\ALU_unit|Add0~9_sumout  & ( (!\ALU_unit|Mux0~6_combout  & (!\PC|myDff|q [0] $ (!\PC|myDff|q [1]))) ) ) )

	.dataa(!\PC|myDff|q [0]),
	.datab(!\PC|myDff|q [1]),
	.datac(!\ALU_unit|Mux0~6_combout ),
	.datad(!\mem~3_combout ),
	.datae(!\ALU_unit|Mux0~5_combout ),
	.dataf(!\ALU_unit|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux4~1 .extended_lut = "off";
defparam \ALU_unit|Mux4~1 .lut_mask = 64'h606003F36F6F03F3;
defparam \ALU_unit|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \ALU_unit|Mux4~0 (
// Equation(s):
// \ALU_unit|Mux4~0_combout  = ( \ALU_unit|Mux0~4_combout  & ( \ALU_unit|Mux4~2_combout  & ( \ALU_unit|Mux4~1_combout  ) ) ) # ( !\ALU_unit|Mux0~4_combout  & ( \ALU_unit|Mux4~2_combout  & ( ((!\ALU_unit|Mux0~5_combout  & (!\ALU_unit|Mux0~6_combout  & 
// !\ALU_unit|Mux0~3_combout ))) # (\ALU_unit|Mux4~1_combout ) ) ) ) # ( \ALU_unit|Mux0~4_combout  & ( !\ALU_unit|Mux4~2_combout  & ( \ALU_unit|Mux4~1_combout  ) ) ) # ( !\ALU_unit|Mux0~4_combout  & ( !\ALU_unit|Mux4~2_combout  & ( (\ALU_unit|Mux4~1_combout  
// & (((\ALU_unit|Mux0~3_combout ) # (\ALU_unit|Mux0~6_combout )) # (\ALU_unit|Mux0~5_combout ))) ) ) )

	.dataa(!\ALU_unit|Mux4~1_combout ),
	.datab(!\ALU_unit|Mux0~5_combout ),
	.datac(!\ALU_unit|Mux0~6_combout ),
	.datad(!\ALU_unit|Mux0~3_combout ),
	.datae(!\ALU_unit|Mux0~4_combout ),
	.dataf(!\ALU_unit|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux4~0 .extended_lut = "off";
defparam \ALU_unit|Mux4~0 .lut_mask = 64'h15555555D5555555;
defparam \ALU_unit|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb \PC|myDff|Selector4~0 (
// Equation(s):
// \PC|myDff|Selector4~0_combout  = ( \ALU_unit|Mux4~0_combout  & ( (!\enable_clock~3_combout  & ((!\PC|myDff|q [0] $ (!\PC|myDff|q [1])) # (\PC|jump~0_combout ))) # (\enable_clock~3_combout  & (((\PC|myDff|q [1])))) ) ) # ( !\ALU_unit|Mux4~0_combout  & ( 
// (!\enable_clock~3_combout  & (!\PC|jump~0_combout  & (!\PC|myDff|q [0] $ (!\PC|myDff|q [1])))) # (\enable_clock~3_combout  & (((\PC|myDff|q [1])))) ) )

	.dataa(!\enable_clock~3_combout ),
	.datab(!\PC|jump~0_combout ),
	.datac(!\PC|myDff|q [0]),
	.datad(!\PC|myDff|q [1]),
	.datae(gnd),
	.dataf(!\ALU_unit|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|myDff|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|myDff|Selector4~0 .extended_lut = "off";
defparam \PC|myDff|Selector4~0 .lut_mask = 64'h08D508D52AF72AF7;
defparam \PC|myDff|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N2
dffeas \PC|myDff|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|myDff|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|myDff|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|myDff|q[1] .is_wysiwyg = "true";
defparam \PC|myDff|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N51
cyclonev_lcell_comb \mem~16 (
// Equation(s):
// \mem~16_combout  = ( \PC|myDff|q [1] & ( \PC|myDff|q [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|myDff|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|myDff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~16 .extended_lut = "off";
defparam \mem~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \mem~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N57
cyclonev_lcell_comb \PC|myDff|Selector3~0 (
// Equation(s):
// \PC|myDff|Selector3~0_combout  = ( \ALU_unit|Mux3~0_combout  & ( (!\enable_clock~3_combout  & ((!\mem~16_combout  $ (!\PC|myDff|q [2])) # (\PC|jump~0_combout ))) # (\enable_clock~3_combout  & (((\PC|myDff|q [2])))) ) ) # ( !\ALU_unit|Mux3~0_combout  & ( 
// (!\enable_clock~3_combout  & (!\PC|jump~0_combout  & (!\mem~16_combout  $ (!\PC|myDff|q [2])))) # (\enable_clock~3_combout  & (((\PC|myDff|q [2])))) ) )

	.dataa(!\mem~16_combout ),
	.datab(!\PC|myDff|q [2]),
	.datac(!\enable_clock~3_combout ),
	.datad(!\PC|jump~0_combout ),
	.datae(gnd),
	.dataf(!\ALU_unit|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|myDff|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|myDff|Selector3~0 .extended_lut = "off";
defparam \PC|myDff|Selector3~0 .lut_mask = 64'h6303630363F363F3;
defparam \PC|myDff|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N59
dffeas \PC|myDff|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|myDff|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|myDff|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|myDff|q[2] .is_wysiwyg = "true";
defparam \PC|myDff|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N9
cyclonev_lcell_comb \ALU_unit|Add3~1 (
// Equation(s):
// \ALU_unit|Add3~1_combout  = ( \mem~16_combout  & ( (\PC|myDff|q [2] & \PC|myDff|q [3]) ) )

	.dataa(!\PC|myDff|q [2]),
	.datab(gnd),
	.datac(!\PC|myDff|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Add3~1 .extended_lut = "off";
defparam \ALU_unit|Add3~1 .lut_mask = 64'h0000000005050505;
defparam \ALU_unit|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N3
cyclonev_lcell_comb \PC|myDff|Selector1~0 (
// Equation(s):
// \PC|myDff|Selector1~0_combout  = ( \ALU_unit|Mux1~0_combout  & ( (!\enable_clock~3_combout  & ((!\ALU_unit|Add3~1_combout  $ (!\PC|myDff|q [4])) # (\PC|jump~0_combout ))) # (\enable_clock~3_combout  & (((\PC|myDff|q [4])))) ) ) # ( 
// !\ALU_unit|Mux1~0_combout  & ( (!\enable_clock~3_combout  & (!\PC|jump~0_combout  & (!\ALU_unit|Add3~1_combout  $ (!\PC|myDff|q [4])))) # (\enable_clock~3_combout  & (((\PC|myDff|q [4])))) ) )

	.dataa(!\enable_clock~3_combout ),
	.datab(!\PC|jump~0_combout ),
	.datac(!\ALU_unit|Add3~1_combout ),
	.datad(!\PC|myDff|q [4]),
	.datae(gnd),
	.dataf(!\ALU_unit|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|myDff|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|myDff|Selector1~0 .extended_lut = "off";
defparam \PC|myDff|Selector1~0 .lut_mask = 64'h08D508D52AF72AF7;
defparam \PC|myDff|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N5
dffeas \PC|myDff|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|myDff|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|myDff|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|myDff|q[4] .is_wysiwyg = "true";
defparam \PC|myDff|q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N33
cyclonev_lcell_comb \mem~8 (
// Equation(s):
// \mem~8_combout  = ( \PC|myDff|q [3] & ( (!\PC|myDff|q [4] & (\PC|myDff|q [1] & (\PC|myDff|q [0] & \PC|myDff|q [2]))) # (\PC|myDff|q [4] & (!\PC|myDff|q [1] $ (((\PC|myDff|q [0] & !\PC|myDff|q [2]))))) ) ) # ( !\PC|myDff|q [3] & ( (!\PC|myDff|q [4]) # 
// ((!\PC|myDff|q [1]) # (!\PC|myDff|q [2])) ) )

	.dataa(!\PC|myDff|q [4]),
	.datab(!\PC|myDff|q [1]),
	.datac(!\PC|myDff|q [0]),
	.datad(!\PC|myDff|q [2]),
	.datae(gnd),
	.dataf(!\PC|myDff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~8 .extended_lut = "off";
defparam \mem~8 .lut_mask = 64'hFFEEFFEE41464146;
defparam \mem~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N12
cyclonev_lcell_comb \mem~9 (
// Equation(s):
// \mem~9_combout  = ( \mem~8_combout  & ( !\PC|myDff|q [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|myDff|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~9 .extended_lut = "off";
defparam \mem~9 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N6
cyclonev_lcell_comb \PC|jump~0 (
// Equation(s):
// \PC|jump~0_combout  = ( \mem~11_combout  & ( (!\mem~9_combout  & \mem~13_combout ) ) ) # ( !\mem~11_combout  & ( !\mem~9_combout  $ (\mem~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem~9_combout ),
	.datad(!\mem~13_combout ),
	.datae(gnd),
	.dataf(!\mem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|jump~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|jump~0 .extended_lut = "off";
defparam \PC|jump~0 .lut_mask = 64'hF00FF00F00F000F0;
defparam \PC|jump~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N27
cyclonev_lcell_comb \PC|myDff|Selector0~0 (
// Equation(s):
// \PC|myDff|Selector0~0_combout  = ( \ALU_unit|Mux0~7_combout  & ( (!\enable_clock~3_combout  & (((\ALU_unit|Add3~2_combout )) # (\PC|jump~0_combout ))) # (\enable_clock~3_combout  & (((\PC|myDff|q [5])))) ) ) # ( !\ALU_unit|Mux0~7_combout  & ( 
// (!\enable_clock~3_combout  & (!\PC|jump~0_combout  & (\ALU_unit|Add3~2_combout ))) # (\enable_clock~3_combout  & (((\PC|myDff|q [5])))) ) )

	.dataa(!\enable_clock~3_combout ),
	.datab(!\PC|jump~0_combout ),
	.datac(!\ALU_unit|Add3~2_combout ),
	.datad(!\PC|myDff|q [5]),
	.datae(gnd),
	.dataf(!\ALU_unit|Mux0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|myDff|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|myDff|Selector0~0 .extended_lut = "off";
defparam \PC|myDff|Selector0~0 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \PC|myDff|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N29
dffeas \PC|myDff|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|myDff|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|myDff|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|myDff|q[5] .is_wysiwyg = "true";
defparam \PC|myDff|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N27
cyclonev_lcell_comb \mem~11 (
// Equation(s):
// \mem~11_combout  = ( \mem~10_combout  & ( !\PC|myDff|q [5] ) )

	.dataa(!\PC|myDff|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~11 .extended_lut = "off";
defparam \mem~11 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \ALU_unit|Mux0~6 (
// Equation(s):
// \ALU_unit|Mux0~6_combout  = ( \mem~9_combout  & ( (\mem~11_combout  & !\mem~13_combout ) ) ) # ( !\mem~9_combout  & ( !\mem~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem~11_combout ),
	.datad(!\mem~13_combout ),
	.datae(gnd),
	.dataf(!\mem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux0~6 .extended_lut = "off";
defparam \ALU_unit|Mux0~6 .lut_mask = 64'hFF00FF000F000F00;
defparam \ALU_unit|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \ALU_unit|Mux5~1 (
// Equation(s):
// \ALU_unit|Mux5~1_combout  = ( \ALU_unit|Mux0~5_combout  & ( \ALU_unit|Add0~1_sumout  & ( (!\ALU_unit|Mux0~6_combout  & ((\mem~1_combout ))) # (\ALU_unit|Mux0~6_combout  & (\PC|myDff|q [0])) ) ) ) # ( !\ALU_unit|Mux0~5_combout  & ( \ALU_unit|Add0~1_sumout  
// & ( (!\PC|myDff|q [0]) # (\ALU_unit|Mux0~6_combout ) ) ) ) # ( \ALU_unit|Mux0~5_combout  & ( !\ALU_unit|Add0~1_sumout  & ( (!\ALU_unit|Mux0~6_combout  & ((\mem~1_combout ))) # (\ALU_unit|Mux0~6_combout  & (\PC|myDff|q [0])) ) ) ) # ( 
// !\ALU_unit|Mux0~5_combout  & ( !\ALU_unit|Add0~1_sumout  & ( (!\ALU_unit|Mux0~6_combout  & !\PC|myDff|q [0]) ) ) )

	.dataa(!\ALU_unit|Mux0~6_combout ),
	.datab(gnd),
	.datac(!\PC|myDff|q [0]),
	.datad(!\mem~1_combout ),
	.datae(!\ALU_unit|Mux0~5_combout ),
	.dataf(!\ALU_unit|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU_unit|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU_unit|Mux5~1 .extended_lut = "off";
defparam \ALU_unit|Mux5~1 .lut_mask = 64'hA0A005AFF5F505AF;
defparam \ALU_unit|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N48
cyclonev_lcell_comb \PC|myDff|Selector5~1 (
// Equation(s):
// \PC|myDff|Selector5~1_combout  = ( \ALU_unit|Mux0~6_combout  & ( \ALU_unit|Mux0~4_combout  & ( (!\PC|myDff|q [0] & (!\PC|jump~0_combout  & !\enable_clock~3_combout )) # (\PC|myDff|q [0] & ((\enable_clock~3_combout ))) ) ) ) # ( !\ALU_unit|Mux0~6_combout  
// & ( \ALU_unit|Mux0~4_combout  & ( (!\PC|myDff|q [0] & (!\PC|jump~0_combout  & !\enable_clock~3_combout )) # (\PC|myDff|q [0] & ((\enable_clock~3_combout ))) ) ) ) # ( \ALU_unit|Mux0~6_combout  & ( !\ALU_unit|Mux0~4_combout  & ( (!\PC|myDff|q [0] & 
// (!\PC|jump~0_combout  & !\enable_clock~3_combout )) # (\PC|myDff|q [0] & ((\enable_clock~3_combout ))) ) ) ) # ( !\ALU_unit|Mux0~6_combout  & ( !\ALU_unit|Mux0~4_combout  & ( (!\enable_clock~3_combout  & ((!\PC|jump~0_combout  & ((!\PC|myDff|q [0]))) # 
// (\PC|jump~0_combout  & (!\ALU_unit|Mux0~3_combout )))) # (\enable_clock~3_combout  & (((\PC|myDff|q [0])))) ) ) )

	.dataa(!\ALU_unit|Mux0~3_combout ),
	.datab(!\PC|jump~0_combout ),
	.datac(!\PC|myDff|q [0]),
	.datad(!\enable_clock~3_combout ),
	.datae(!\ALU_unit|Mux0~6_combout ),
	.dataf(!\ALU_unit|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|myDff|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|myDff|Selector5~1 .extended_lut = "off";
defparam \PC|myDff|Selector5~1 .lut_mask = 64'hE20FC00FC00FC00F;
defparam \PC|myDff|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N12
cyclonev_lcell_comb \PC|myDff|Selector5~0 (
// Equation(s):
// \PC|myDff|Selector5~0_combout  = ( \PC|myDff|Selector5~1_combout  & ( \ALU_unit|Mux5~2_combout  & ( ((!\ALU_unit|Mux0~5_combout ) # ((!\PC|jump~0_combout ) # (\enable_clock~3_combout ))) # (\ALU_unit|Mux5~1_combout ) ) ) ) # ( 
// !\PC|myDff|Selector5~1_combout  & ( \ALU_unit|Mux5~2_combout  & ( (\ALU_unit|Mux5~1_combout  & (!\enable_clock~3_combout  & \PC|jump~0_combout )) ) ) ) # ( \PC|myDff|Selector5~1_combout  & ( !\ALU_unit|Mux5~2_combout  & ( ((!\PC|jump~0_combout ) # 
// ((\ALU_unit|Mux5~1_combout  & \ALU_unit|Mux0~5_combout ))) # (\enable_clock~3_combout ) ) ) ) # ( !\PC|myDff|Selector5~1_combout  & ( !\ALU_unit|Mux5~2_combout  & ( (\ALU_unit|Mux5~1_combout  & (!\enable_clock~3_combout  & \PC|jump~0_combout )) ) ) )

	.dataa(!\ALU_unit|Mux5~1_combout ),
	.datab(!\ALU_unit|Mux0~5_combout ),
	.datac(!\enable_clock~3_combout ),
	.datad(!\PC|jump~0_combout ),
	.datae(!\PC|myDff|Selector5~1_combout ),
	.dataf(!\ALU_unit|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|myDff|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|myDff|Selector5~0 .extended_lut = "off";
defparam \PC|myDff|Selector5~0 .lut_mask = 64'h0050FF1F0050FFDF;
defparam \PC|myDff|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N14
dffeas \PC|myDff|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|myDff|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW0~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|myDff|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|myDff|q[0] .is_wysiwyg = "true";
defparam \PC|myDff|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW3~input (
	.i(SW3),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW3~input_o ));
// synopsys translate_off
defparam \SW3~input .bus_hold = "false";
defparam \SW3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW4~input (
	.i(SW4),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW4~input_o ));
// synopsys translate_off
defparam \SW4~input .bus_hold = "false";
defparam \SW4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW2~input (
	.i(SW2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW2~input_o ));
// synopsys translate_off
defparam \SW2~input .bus_hold = "false";
defparam \SW2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N42
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \PC|myDff|q [4] & ( \SW2~input_o  & ( (\SW3~input_o  & (!\PC|myDff|q [5] & (\mem~12_combout  & !\SW4~input_o ))) ) ) )

	.dataa(!\SW3~input_o ),
	.datab(!\PC|myDff|q [5]),
	.datac(!\mem~12_combout ),
	.datad(!\SW4~input_o ),
	.datae(!\PC|myDff|q [4]),
	.dataf(!\SW2~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h0000000000000400;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW7~input (
	.i(SW7),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW7~input_o ));
// synopsys translate_off
defparam \SW7~input .bus_hold = "false";
defparam \SW7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW5~input (
	.i(SW5),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW5~input_o ));
// synopsys translate_off
defparam \SW5~input .bus_hold = "false";
defparam \SW5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW6~input (
	.i(SW6),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW6~input_o ));
// synopsys translate_off
defparam \SW6~input .bus_hold = "false";
defparam \SW6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = ( \SW6~input_o  & ( \reg_file|register2|q [2] & ( (!\SW5~input_o ) # (\reg_file|register3|q [2]) ) ) ) # ( !\SW6~input_o  & ( \reg_file|register2|q [2] & ( (!\SW5~input_o  & (\reg_file|register0|q [2])) # (\SW5~input_o  & 
// ((\reg_file|register1|q [2]))) ) ) ) # ( \SW6~input_o  & ( !\reg_file|register2|q [2] & ( (\reg_file|register3|q [2] & \SW5~input_o ) ) ) ) # ( !\SW6~input_o  & ( !\reg_file|register2|q [2] & ( (!\SW5~input_o  & (\reg_file|register0|q [2])) # 
// (\SW5~input_o  & ((\reg_file|register1|q [2]))) ) ) )

	.dataa(!\reg_file|register0|q [2]),
	.datab(!\reg_file|register1|q [2]),
	.datac(!\reg_file|register3|q [2]),
	.datad(!\SW5~input_o ),
	.datae(!\SW6~input_o ),
	.dataf(!\reg_file|register2|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~2 .extended_lut = "off";
defparam \Mux15~2 .lut_mask = 64'h5533000F5533FF0F;
defparam \Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N15
cyclonev_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = ( \SW3~input_o  & ( (!\SW2~input_o ) # (\SW4~input_o ) ) ) # ( !\SW3~input_o  & ( (\SW2~input_o  & \SW4~input_o ) ) )

	.dataa(!\SW2~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW4~input_o ),
	.datae(gnd),
	.dataf(!\SW3~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~1 .extended_lut = "off";
defparam \Mux17~1 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = ( \SW5~input_o  & ( \SW6~input_o  & ( \reg_file|register7|q [2] ) ) ) # ( !\SW5~input_o  & ( \SW6~input_o  & ( \reg_file|register6|q [2] ) ) ) # ( \SW5~input_o  & ( !\SW6~input_o  & ( \reg_file|register5|q [2] ) ) ) # ( !\SW5~input_o  
// & ( !\SW6~input_o  & ( \reg_file|register4|q [2] ) ) )

	.dataa(!\reg_file|register7|q [2]),
	.datab(!\reg_file|register5|q [2]),
	.datac(!\reg_file|register4|q [2]),
	.datad(!\reg_file|register6|q [2]),
	.datae(!\SW5~input_o ),
	.dataf(!\SW6~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~1 .extended_lut = "off";
defparam \Mux15~1 .lut_mask = 64'h0F0F333300FF5555;
defparam \Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = ( !\Mux17~1_combout  & ( \Mux15~1_combout  & ( (!\SW2~input_o  & (((\Mux15~2_combout )) # (\SW7~input_o ))) # (\SW2~input_o  & (((\mem~18_combout )))) ) ) ) # ( !\Mux17~1_combout  & ( !\Mux15~1_combout  & ( (!\SW2~input_o  & 
// (!\SW7~input_o  & (\Mux15~2_combout ))) # (\SW2~input_o  & (((\mem~18_combout )))) ) ) )

	.dataa(!\SW7~input_o ),
	.datab(!\Mux15~2_combout ),
	.datac(!\mem~18_combout ),
	.datad(!\SW2~input_o ),
	.datae(!\Mux17~1_combout ),
	.dataf(!\Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~3 .extended_lut = "off";
defparam \Mux15~3 .lut_mask = 64'h220F0000770F0000;
defparam \Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N30
cyclonev_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = ( !\SW4~input_o  & ( ((!\SW3~input_o  & (((\Mux15~3_combout )))) # (\SW3~input_o  & (!\SW2~input_o  & ((\Mux15~3_combout ) # (\PC|myDff|q [2]))))) # (\Mux15~0_combout ) ) ) # ( \SW4~input_o  & ( (!\SW3~input_o  & (((!\SW2~input_o  & 
// ((\ALU_unit|Mux3~0_combout ))) # (\SW2~input_o  & (\Mux15~0_combout ))))) # (\SW3~input_o  & (\Mux15~0_combout )) ) )

	.dataa(!\SW3~input_o ),
	.datab(!\Mux15~0_combout ),
	.datac(!\ALU_unit|Mux3~0_combout ),
	.datad(!\Mux15~3_combout ),
	.datae(!\SW4~input_o ),
	.dataf(!\SW2~input_o ),
	.datag(!\PC|myDff|q [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~4 .extended_lut = "on";
defparam \Mux15~4 .lut_mask = 64'h37FF1B1B33BB3333;
defparam \Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N6
cyclonev_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = ( \SW6~input_o  & ( \reg_file|register5|q [0] & ( (!\SW5~input_o  & ((\reg_file|register6|q [0]))) # (\SW5~input_o  & (\reg_file|register7|q [0])) ) ) ) # ( !\SW6~input_o  & ( \reg_file|register5|q [0] & ( (\reg_file|register4|q [0]) # 
// (\SW5~input_o ) ) ) ) # ( \SW6~input_o  & ( !\reg_file|register5|q [0] & ( (!\SW5~input_o  & ((\reg_file|register6|q [0]))) # (\SW5~input_o  & (\reg_file|register7|q [0])) ) ) ) # ( !\SW6~input_o  & ( !\reg_file|register5|q [0] & ( (!\SW5~input_o  & 
// \reg_file|register4|q [0]) ) ) )

	.dataa(!\SW5~input_o ),
	.datab(!\reg_file|register4|q [0]),
	.datac(!\reg_file|register7|q [0]),
	.datad(!\reg_file|register6|q [0]),
	.datae(!\SW6~input_o ),
	.dataf(!\reg_file|register5|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~2 .extended_lut = "off";
defparam \Mux17~2 .lut_mask = 64'h222205AF777705AF;
defparam \Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = ( \reg_file|register0|q [0] & ( \SW6~input_o  & ( (!\SW5~input_o  & (\reg_file|register2|q [0])) # (\SW5~input_o  & ((\reg_file|register3|q [0]))) ) ) ) # ( !\reg_file|register0|q [0] & ( \SW6~input_o  & ( (!\SW5~input_o  & 
// (\reg_file|register2|q [0])) # (\SW5~input_o  & ((\reg_file|register3|q [0]))) ) ) ) # ( \reg_file|register0|q [0] & ( !\SW6~input_o  & ( (!\SW5~input_o ) # (\reg_file|register1|q [0]) ) ) ) # ( !\reg_file|register0|q [0] & ( !\SW6~input_o  & ( 
// (\reg_file|register1|q [0] & \SW5~input_o ) ) ) )

	.dataa(!\reg_file|register2|q [0]),
	.datab(!\reg_file|register1|q [0]),
	.datac(!\SW5~input_o ),
	.datad(!\reg_file|register3|q [0]),
	.datae(!\reg_file|register0|q [0]),
	.dataf(!\SW6~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~3 .extended_lut = "off";
defparam \Mux17~3 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = ( !\Mux17~1_combout  & ( \mem~15_combout  & ( ((!\SW7~input_o  & ((\Mux17~3_combout ))) # (\SW7~input_o  & (\Mux17~2_combout ))) # (\SW2~input_o ) ) ) ) # ( !\Mux17~1_combout  & ( !\mem~15_combout  & ( (!\SW2~input_o  & ((!\SW7~input_o 
//  & ((\Mux17~3_combout ))) # (\SW7~input_o  & (\Mux17~2_combout )))) ) ) )

	.dataa(!\Mux17~2_combout ),
	.datab(!\Mux17~3_combout ),
	.datac(!\SW7~input_o ),
	.datad(!\SW2~input_o ),
	.datae(!\Mux17~1_combout ),
	.dataf(!\mem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~4 .extended_lut = "off";
defparam \Mux17~4 .lut_mask = 64'h3500000035FF0000;
defparam \Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N6
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \SW3~input_o  & ( (!\PC|myDff|q [5] & (\mem~8_combout  & (\SW2~input_o  & !\SW4~input_o ))) ) )

	.dataa(!\PC|myDff|q [5]),
	.datab(!\mem~8_combout ),
	.datac(!\SW2~input_o ),
	.datad(!\SW4~input_o ),
	.datae(gnd),
	.dataf(!\SW3~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h0000000002000200;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N0
cyclonev_lcell_comb \Mux17~5 (
// Equation(s):
// \Mux17~5_combout  = ( !\SW4~input_o  & ( ((!\SW3~input_o  & (\Mux17~4_combout )) # (\SW3~input_o  & (!\SW2~input_o  & ((\PC|myDff|q [0]) # (\Mux17~4_combout ))))) # (\Mux17~0_combout ) ) ) # ( \SW4~input_o  & ( (!\SW3~input_o  & (((!\SW2~input_o  & 
// (\ALU_unit|Mux5~0_combout )) # (\SW2~input_o  & ((\Mux17~0_combout )))))) # (\SW3~input_o  & ((((\Mux17~0_combout ))))) ) )

	.dataa(!\SW3~input_o ),
	.datab(!\Mux17~4_combout ),
	.datac(!\ALU_unit|Mux5~0_combout ),
	.datad(!\Mux17~0_combout ),
	.datae(!\SW4~input_o ),
	.dataf(!\SW2~input_o ),
	.datag(!\PC|myDff|q [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~5 .extended_lut = "on";
defparam \Mux17~5 .lut_mask = 64'h37FF0A5F22FF00FF;
defparam \Mux17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = ( \reg_file|register7|q [1] & ( \reg_file|register6|q [1] & ( ((!\SW5~input_o  & (\reg_file|register4|q [1])) # (\SW5~input_o  & ((\reg_file|register5|q [1])))) # (\SW6~input_o ) ) ) ) # ( !\reg_file|register7|q [1] & ( 
// \reg_file|register6|q [1] & ( (!\SW6~input_o  & ((!\SW5~input_o  & (\reg_file|register4|q [1])) # (\SW5~input_o  & ((\reg_file|register5|q [1]))))) # (\SW6~input_o  & (((!\SW5~input_o )))) ) ) ) # ( \reg_file|register7|q [1] & ( !\reg_file|register6|q [1] 
// & ( (!\SW6~input_o  & ((!\SW5~input_o  & (\reg_file|register4|q [1])) # (\SW5~input_o  & ((\reg_file|register5|q [1]))))) # (\SW6~input_o  & (((\SW5~input_o )))) ) ) ) # ( !\reg_file|register7|q [1] & ( !\reg_file|register6|q [1] & ( (!\SW6~input_o  & 
// ((!\SW5~input_o  & (\reg_file|register4|q [1])) # (\SW5~input_o  & ((\reg_file|register5|q [1]))))) ) ) )

	.dataa(!\SW6~input_o ),
	.datab(!\reg_file|register4|q [1]),
	.datac(!\reg_file|register5|q [1]),
	.datad(!\SW5~input_o ),
	.datae(!\reg_file|register7|q [1]),
	.dataf(!\reg_file|register6|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~1 .extended_lut = "off";
defparam \Mux16~1 .lut_mask = 64'h220A225F770A775F;
defparam \Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = ( \reg_file|register3|q [1] & ( \SW5~input_o  & ( (\SW6~input_o ) # (\reg_file|register1|q [1]) ) ) ) # ( !\reg_file|register3|q [1] & ( \SW5~input_o  & ( (\reg_file|register1|q [1] & !\SW6~input_o ) ) ) ) # ( \reg_file|register3|q [1] 
// & ( !\SW5~input_o  & ( (!\SW6~input_o  & ((\reg_file|register0|q [1]))) # (\SW6~input_o  & (\reg_file|register2|q [1])) ) ) ) # ( !\reg_file|register3|q [1] & ( !\SW5~input_o  & ( (!\SW6~input_o  & ((\reg_file|register0|q [1]))) # (\SW6~input_o  & 
// (\reg_file|register2|q [1])) ) ) )

	.dataa(!\reg_file|register1|q [1]),
	.datab(!\reg_file|register2|q [1]),
	.datac(!\SW6~input_o ),
	.datad(!\reg_file|register0|q [1]),
	.datae(!\reg_file|register3|q [1]),
	.dataf(!\SW5~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~2 .extended_lut = "off";
defparam \Mux16~2 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = ( \mem~20_combout  & ( \SW7~input_o  & ( (!\Mux17~1_combout  & ((\SW2~input_o ) # (\Mux16~1_combout ))) ) ) ) # ( !\mem~20_combout  & ( \SW7~input_o  & ( (\Mux16~1_combout  & (!\SW2~input_o  & !\Mux17~1_combout )) ) ) ) # ( 
// \mem~20_combout  & ( !\SW7~input_o  & ( (!\Mux17~1_combout  & ((\Mux16~2_combout ) # (\SW2~input_o ))) ) ) ) # ( !\mem~20_combout  & ( !\SW7~input_o  & ( (!\SW2~input_o  & (!\Mux17~1_combout  & \Mux16~2_combout )) ) ) )

	.dataa(!\Mux16~1_combout ),
	.datab(!\SW2~input_o ),
	.datac(!\Mux17~1_combout ),
	.datad(!\Mux16~2_combout ),
	.datae(!\mem~20_combout ),
	.dataf(!\SW7~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~3 .extended_lut = "off";
defparam \Mux16~3 .lut_mask = 64'h00C030F040407070;
defparam \Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N15
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \mem~10_combout  & ( \SW2~input_o  & ( (\SW3~input_o  & (!\SW4~input_o  & !\PC|myDff|q [5])) ) ) )

	.dataa(!\SW3~input_o ),
	.datab(!\SW4~input_o ),
	.datac(!\PC|myDff|q [5]),
	.datad(gnd),
	.datae(!\mem~10_combout ),
	.dataf(!\SW2~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h0000000000004040;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N36
cyclonev_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = ( !\SW4~input_o  & ( ((!\SW3~input_o  & (\Mux16~3_combout )) # (\SW3~input_o  & (!\SW2~input_o  & ((\PC|myDff|q [1]) # (\Mux16~3_combout ))))) # (\Mux16~0_combout ) ) ) # ( \SW4~input_o  & ( (!\SW3~input_o  & (((!\SW2~input_o  & 
// (\ALU_unit|Mux4~0_combout )) # (\SW2~input_o  & ((\Mux16~0_combout )))))) # (\SW3~input_o  & ((((\Mux16~0_combout ))))) ) )

	.dataa(!\SW3~input_o ),
	.datab(!\Mux16~3_combout ),
	.datac(!\ALU_unit|Mux4~0_combout ),
	.datad(!\Mux16~0_combout ),
	.datae(!\SW4~input_o ),
	.dataf(!\SW2~input_o ),
	.datag(!\PC|myDff|q [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~4 .extended_lut = "on";
defparam \Mux16~4 .lut_mask = 64'h37FF0A5F22FF00FF;
defparam \Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N39
cyclonev_lcell_comb \hex_display0|WideOr6~0 (
// Equation(s):
// \hex_display0|WideOr6~0_combout  = ( !\Mux16~4_combout  & ( !\Mux15~4_combout  $ (!\Mux17~5_combout ) ) )

	.dataa(!\Mux15~4_combout ),
	.datab(gnd),
	.datac(!\Mux17~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display0|WideOr6~0 .extended_lut = "off";
defparam \hex_display0|WideOr6~0 .lut_mask = 64'h5A5A5A5A00000000;
defparam \hex_display0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N9
cyclonev_lcell_comb \hex_display0|WideOr5~0 (
// Equation(s):
// \hex_display0|WideOr5~0_combout  = ( \Mux16~4_combout  & ( (\Mux15~4_combout  & !\Mux17~5_combout ) ) ) # ( !\Mux16~4_combout  & ( (\Mux15~4_combout  & \Mux17~5_combout ) ) )

	.dataa(!\Mux15~4_combout ),
	.datab(gnd),
	.datac(!\Mux17~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display0|WideOr5~0 .extended_lut = "off";
defparam \hex_display0|WideOr5~0 .lut_mask = 64'h0505050550505050;
defparam \hex_display0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \hex_display0|Decoder0~0 (
// Equation(s):
// \hex_display0|Decoder0~0_combout  = ( \Mux16~4_combout  & ( (!\Mux17~5_combout  & !\Mux15~4_combout ) ) )

	.dataa(gnd),
	.datab(!\Mux17~5_combout ),
	.datac(!\Mux15~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display0|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display0|Decoder0~0 .extended_lut = "off";
defparam \hex_display0|Decoder0~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \hex_display0|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N45
cyclonev_lcell_comb \hex_display0|WideOr3~0 (
// Equation(s):
// \hex_display0|WideOr3~0_combout  = ( \Mux17~5_combout  & ( !\Mux15~4_combout  $ (\Mux16~4_combout ) ) ) # ( !\Mux17~5_combout  & ( (\Mux15~4_combout  & !\Mux16~4_combout ) ) )

	.dataa(!\Mux15~4_combout ),
	.datab(!\Mux16~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux17~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display0|WideOr3~0 .extended_lut = "off";
defparam \hex_display0|WideOr3~0 .lut_mask = 64'h4444444499999999;
defparam \hex_display0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \hex_display0|WideOr2~0 (
// Equation(s):
// \hex_display0|WideOr2~0_combout  = ( \Mux17~5_combout  ) # ( !\Mux17~5_combout  & ( (\Mux15~4_combout  & !\Mux16~4_combout ) ) )

	.dataa(!\Mux15~4_combout ),
	.datab(!\Mux16~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux17~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display0|WideOr2~0 .extended_lut = "off";
defparam \hex_display0|WideOr2~0 .lut_mask = 64'h44444444FFFFFFFF;
defparam \hex_display0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \hex_display0|WideOr1~0 (
// Equation(s):
// \hex_display0|WideOr1~0_combout  = ( \Mux16~4_combout  & ( (!\Mux15~4_combout ) # (\Mux17~5_combout ) ) ) # ( !\Mux16~4_combout  & ( (\Mux17~5_combout  & !\Mux15~4_combout ) ) )

	.dataa(gnd),
	.datab(!\Mux17~5_combout ),
	.datac(!\Mux15~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display0|WideOr1~0 .extended_lut = "off";
defparam \hex_display0|WideOr1~0 .lut_mask = 64'h30303030F3F3F3F3;
defparam \hex_display0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \hex_display0|WideOr0~0 (
// Equation(s):
// \hex_display0|WideOr0~0_combout  = ( \Mux16~4_combout  & ( (\Mux17~5_combout  & \Mux15~4_combout ) ) ) # ( !\Mux16~4_combout  & ( !\Mux15~4_combout  ) )

	.dataa(gnd),
	.datab(!\Mux17~5_combout ),
	.datac(!\Mux15~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display0|WideOr0~0 .extended_lut = "off";
defparam \hex_display0|WideOr0~0 .lut_mask = 64'hF0F0F0F003030303;
defparam \hex_display0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N48
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \SW5~input_o  & ( \reg_file|register0|q [3] & ( (!\SW6~input_o  & (\reg_file|register1|q [3])) # (\SW6~input_o  & ((\reg_file|register3|q [3]))) ) ) ) # ( !\SW5~input_o  & ( \reg_file|register0|q [3] & ( (!\SW6~input_o ) # 
// (\reg_file|register2|q [3]) ) ) ) # ( \SW5~input_o  & ( !\reg_file|register0|q [3] & ( (!\SW6~input_o  & (\reg_file|register1|q [3])) # (\SW6~input_o  & ((\reg_file|register3|q [3]))) ) ) ) # ( !\SW5~input_o  & ( !\reg_file|register0|q [3] & ( 
// (\reg_file|register2|q [3] & \SW6~input_o ) ) ) )

	.dataa(!\reg_file|register2|q [3]),
	.datab(!\reg_file|register1|q [3]),
	.datac(!\SW6~input_o ),
	.datad(!\reg_file|register3|q [3]),
	.datae(!\SW5~input_o ),
	.dataf(!\reg_file|register0|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h0505303FF5F5303F;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N45
cyclonev_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = ( \SW5~input_o  & ( \reg_file|register5|q [3] & ( (!\SW6~input_o ) # (\reg_file|register7|q [3]) ) ) ) # ( !\SW5~input_o  & ( \reg_file|register5|q [3] & ( (!\SW6~input_o  & (\reg_file|register4|q [3])) # (\SW6~input_o  & 
// ((\reg_file|register6|q [3]))) ) ) ) # ( \SW5~input_o  & ( !\reg_file|register5|q [3] & ( (\SW6~input_o  & \reg_file|register7|q [3]) ) ) ) # ( !\SW5~input_o  & ( !\reg_file|register5|q [3] & ( (!\SW6~input_o  & (\reg_file|register4|q [3])) # 
// (\SW6~input_o  & ((\reg_file|register6|q [3]))) ) ) )

	.dataa(!\SW6~input_o ),
	.datab(!\reg_file|register4|q [3]),
	.datac(!\reg_file|register7|q [3]),
	.datad(!\reg_file|register6|q [3]),
	.datae(!\SW5~input_o ),
	.dataf(!\reg_file|register5|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1 .extended_lut = "off";
defparam \Mux14~1 .lut_mask = 64'h227705052277AFAF;
defparam \Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N12
cyclonev_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = ( !\SW2~input_o  & ( \SW3~input_o  & ( (!\SW7~input_o  & (\Mux14~0_combout )) # (\SW7~input_o  & ((\Mux14~1_combout ))) ) ) ) # ( \SW2~input_o  & ( !\SW3~input_o  & ( \mem~1_combout  ) ) ) # ( !\SW2~input_o  & ( !\SW3~input_o  & ( 
// (!\SW7~input_o  & (\Mux14~0_combout )) # (\SW7~input_o  & ((\Mux14~1_combout ))) ) ) )

	.dataa(!\Mux14~0_combout ),
	.datab(!\Mux14~1_combout ),
	.datac(!\mem~1_combout ),
	.datad(!\SW7~input_o ),
	.datae(!\SW2~input_o ),
	.dataf(!\SW3~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~2 .extended_lut = "off";
defparam \Mux14~2 .lut_mask = 64'h55330F0F55330000;
defparam \Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N51
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \SW3~input_o  & ( (!\SW2~input_o  & !\SW4~input_o ) ) ) # ( !\SW3~input_o  & ( (!\SW2~input_o  & \SW4~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW2~input_o ),
	.datad(!\SW4~input_o ),
	.datae(gnd),
	.dataf(!\SW3~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h00F000F0F000F000;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N48
cyclonev_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = ( \Mux17~1_combout  & ( (\PC|myDff|q [3] & \Mux12~0_combout ) ) ) # ( !\Mux17~1_combout  & ( (!\Mux12~0_combout  & ((\Mux14~2_combout ))) # (\Mux12~0_combout  & (\ALU_unit|Mux2~0_combout )) ) )

	.dataa(!\ALU_unit|Mux2~0_combout ),
	.datab(!\Mux14~2_combout ),
	.datac(!\PC|myDff|q [3]),
	.datad(!\Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~3 .extended_lut = "off";
defparam \Mux14~3 .lut_mask = 64'h33553355000F000F;
defparam \Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N0
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \reg_file|register6|q [4] & ( \reg_file|register5|q [4] & ( (!\SW5~input_o  & (((\reg_file|register4|q [4])) # (\SW6~input_o ))) # (\SW5~input_o  & ((!\SW6~input_o ) # ((\reg_file|register7|q [4])))) ) ) ) # ( !\reg_file|register6|q 
// [4] & ( \reg_file|register5|q [4] & ( (!\SW5~input_o  & (!\SW6~input_o  & ((\reg_file|register4|q [4])))) # (\SW5~input_o  & ((!\SW6~input_o ) # ((\reg_file|register7|q [4])))) ) ) ) # ( \reg_file|register6|q [4] & ( !\reg_file|register5|q [4] & ( 
// (!\SW5~input_o  & (((\reg_file|register4|q [4])) # (\SW6~input_o ))) # (\SW5~input_o  & (\SW6~input_o  & (\reg_file|register7|q [4]))) ) ) ) # ( !\reg_file|register6|q [4] & ( !\reg_file|register5|q [4] & ( (!\SW5~input_o  & (!\SW6~input_o  & 
// ((\reg_file|register4|q [4])))) # (\SW5~input_o  & (\SW6~input_o  & (\reg_file|register7|q [4]))) ) ) )

	.dataa(!\SW5~input_o ),
	.datab(!\SW6~input_o ),
	.datac(!\reg_file|register7|q [4]),
	.datad(!\reg_file|register4|q [4]),
	.datae(!\reg_file|register6|q [4]),
	.dataf(!\reg_file|register5|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N42
cyclonev_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = ( \reg_file|register1|q [4] & ( \reg_file|register0|q [4] & ( (!\SW6~input_o ) # ((!\SW5~input_o  & (\reg_file|register2|q [4])) # (\SW5~input_o  & ((\reg_file|register3|q [4])))) ) ) ) # ( !\reg_file|register1|q [4] & ( 
// \reg_file|register0|q [4] & ( (!\SW6~input_o  & (((!\SW5~input_o )))) # (\SW6~input_o  & ((!\SW5~input_o  & (\reg_file|register2|q [4])) # (\SW5~input_o  & ((\reg_file|register3|q [4]))))) ) ) ) # ( \reg_file|register1|q [4] & ( !\reg_file|register0|q [4] 
// & ( (!\SW6~input_o  & (((\SW5~input_o )))) # (\SW6~input_o  & ((!\SW5~input_o  & (\reg_file|register2|q [4])) # (\SW5~input_o  & ((\reg_file|register3|q [4]))))) ) ) ) # ( !\reg_file|register1|q [4] & ( !\reg_file|register0|q [4] & ( (\SW6~input_o  & 
// ((!\SW5~input_o  & (\reg_file|register2|q [4])) # (\SW5~input_o  & ((\reg_file|register3|q [4]))))) ) ) )

	.dataa(!\reg_file|register2|q [4]),
	.datab(!\SW6~input_o ),
	.datac(!\SW5~input_o ),
	.datad(!\reg_file|register3|q [4]),
	.datae(!\reg_file|register1|q [4]),
	.dataf(!\reg_file|register0|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~1 .extended_lut = "off";
defparam \Mux13~1 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N24
cyclonev_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = ( \SW2~input_o  & ( \Mux13~1_combout  & ( \mem~3_combout  ) ) ) # ( !\SW2~input_o  & ( \Mux13~1_combout  & ( (!\SW7~input_o ) # (\Mux13~0_combout ) ) ) ) # ( \SW2~input_o  & ( !\Mux13~1_combout  & ( \mem~3_combout  ) ) ) # ( 
// !\SW2~input_o  & ( !\Mux13~1_combout  & ( (\SW7~input_o  & \Mux13~0_combout ) ) ) )

	.dataa(!\SW7~input_o ),
	.datab(!\mem~3_combout ),
	.datac(!\Mux13~0_combout ),
	.datad(gnd),
	.datae(!\SW2~input_o ),
	.dataf(!\Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~2 .extended_lut = "off";
defparam \Mux13~2 .lut_mask = 64'h05053333AFAF3333;
defparam \Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N0
cyclonev_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = ( \PC|myDff|q [4] & ( \ALU_unit|Mux1~0_combout  & ( (!\SW3~input_o  & ((!\SW4~input_o  & (\Mux13~2_combout )) # (\SW4~input_o  & ((!\SW2~input_o ))))) # (\SW3~input_o  & (((!\SW2~input_o  & !\SW4~input_o )))) ) ) ) # ( !\PC|myDff|q [4] 
// & ( \ALU_unit|Mux1~0_combout  & ( (!\SW3~input_o  & ((!\SW4~input_o  & (\Mux13~2_combout )) # (\SW4~input_o  & ((!\SW2~input_o ))))) ) ) ) # ( \PC|myDff|q [4] & ( !\ALU_unit|Mux1~0_combout  & ( (!\SW4~input_o  & ((!\SW3~input_o  & (\Mux13~2_combout )) # 
// (\SW3~input_o  & ((!\SW2~input_o ))))) ) ) ) # ( !\PC|myDff|q [4] & ( !\ALU_unit|Mux1~0_combout  & ( (!\SW3~input_o  & (\Mux13~2_combout  & !\SW4~input_o )) ) ) )

	.dataa(!\SW3~input_o ),
	.datab(!\Mux13~2_combout ),
	.datac(!\SW2~input_o ),
	.datad(!\SW4~input_o ),
	.datae(!\PC|myDff|q [4]),
	.dataf(!\ALU_unit|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~3 .extended_lut = "off";
defparam \Mux13~3 .lut_mask = 64'h2200720022A072A0;
defparam \Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N42
cyclonev_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = ( \reg_file|register1|q [5] & ( \reg_file|register0|q [5] & ( (!\SW6~input_o ) # ((!\SW5~input_o  & (\reg_file|register2|q [5])) # (\SW5~input_o  & ((\reg_file|register3|q [5])))) ) ) ) # ( !\reg_file|register1|q [5] & ( 
// \reg_file|register0|q [5] & ( (!\SW5~input_o  & ((!\SW6~input_o ) # ((\reg_file|register2|q [5])))) # (\SW5~input_o  & (\SW6~input_o  & ((\reg_file|register3|q [5])))) ) ) ) # ( \reg_file|register1|q [5] & ( !\reg_file|register0|q [5] & ( (!\SW5~input_o  
// & (\SW6~input_o  & (\reg_file|register2|q [5]))) # (\SW5~input_o  & ((!\SW6~input_o ) # ((\reg_file|register3|q [5])))) ) ) ) # ( !\reg_file|register1|q [5] & ( !\reg_file|register0|q [5] & ( (\SW6~input_o  & ((!\SW5~input_o  & (\reg_file|register2|q 
// [5])) # (\SW5~input_o  & ((\reg_file|register3|q [5]))))) ) ) )

	.dataa(!\SW5~input_o ),
	.datab(!\SW6~input_o ),
	.datac(!\reg_file|register2|q [5]),
	.datad(!\reg_file|register3|q [5]),
	.datae(!\reg_file|register1|q [5]),
	.dataf(!\reg_file|register0|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~1 .extended_lut = "off";
defparam \Mux12~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N0
cyclonev_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = ( \reg_file|register6|q [5] & ( \reg_file|register7|q [5] & ( ((!\SW5~input_o  & (\reg_file|register4|q [5])) # (\SW5~input_o  & ((\reg_file|register5|q [5])))) # (\SW6~input_o ) ) ) ) # ( !\reg_file|register6|q [5] & ( 
// \reg_file|register7|q [5] & ( (!\SW6~input_o  & ((!\SW5~input_o  & (\reg_file|register4|q [5])) # (\SW5~input_o  & ((\reg_file|register5|q [5]))))) # (\SW6~input_o  & (\SW5~input_o )) ) ) ) # ( \reg_file|register6|q [5] & ( !\reg_file|register7|q [5] & ( 
// (!\SW6~input_o  & ((!\SW5~input_o  & (\reg_file|register4|q [5])) # (\SW5~input_o  & ((\reg_file|register5|q [5]))))) # (\SW6~input_o  & (!\SW5~input_o )) ) ) ) # ( !\reg_file|register6|q [5] & ( !\reg_file|register7|q [5] & ( (!\SW6~input_o  & 
// ((!\SW5~input_o  & (\reg_file|register4|q [5])) # (\SW5~input_o  & ((\reg_file|register5|q [5]))))) ) ) )

	.dataa(!\SW6~input_o ),
	.datab(!\SW5~input_o ),
	.datac(!\reg_file|register4|q [5]),
	.datad(!\reg_file|register5|q [5]),
	.datae(!\reg_file|register6|q [5]),
	.dataf(!\reg_file|register7|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~2 .extended_lut = "off";
defparam \Mux12~2 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N30
cyclonev_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = ( \Mux12~2_combout  & ( \SW2~input_o  & ( (!\SW3~input_o  & \mem~2_combout ) ) ) ) # ( !\Mux12~2_combout  & ( \SW2~input_o  & ( (!\SW3~input_o  & \mem~2_combout ) ) ) ) # ( \Mux12~2_combout  & ( !\SW2~input_o  & ( (\Mux12~1_combout ) # 
// (\SW7~input_o ) ) ) ) # ( !\Mux12~2_combout  & ( !\SW2~input_o  & ( (!\SW7~input_o  & \Mux12~1_combout ) ) ) )

	.dataa(!\SW3~input_o ),
	.datab(!\SW7~input_o ),
	.datac(!\Mux12~1_combout ),
	.datad(!\mem~2_combout ),
	.datae(!\Mux12~2_combout ),
	.dataf(!\SW2~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~3 .extended_lut = "off";
defparam \Mux12~3 .lut_mask = 64'h0C0C3F3F00AA00AA;
defparam \Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = ( \Mux17~1_combout  & ( \Mux12~0_combout  & ( \PC|myDff|q [5] ) ) ) # ( !\Mux17~1_combout  & ( \Mux12~0_combout  & ( \ALU_unit|Mux0~7_combout  ) ) ) # ( !\Mux17~1_combout  & ( !\Mux12~0_combout  & ( \Mux12~3_combout  ) ) )

	.dataa(!\ALU_unit|Mux0~7_combout ),
	.datab(!\PC|myDff|q [5]),
	.datac(!\Mux12~3_combout ),
	.datad(gnd),
	.datae(!\Mux17~1_combout ),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~4 .extended_lut = "off";
defparam \Mux12~4 .lut_mask = 64'h0F0F000055553333;
defparam \Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N3
cyclonev_lcell_comb \hex_display1|WideOr6~0 (
// Equation(s):
// \hex_display1|WideOr6~0_combout  = ( \Mux12~4_combout  & ( (!\Mux14~3_combout  & !\Mux13~3_combout ) ) ) # ( !\Mux12~4_combout  & ( (\Mux14~3_combout  & !\Mux13~3_combout ) ) )

	.dataa(!\Mux14~3_combout ),
	.datab(!\Mux13~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display1|WideOr6~0 .extended_lut = "off";
defparam \hex_display1|WideOr6~0 .lut_mask = 64'h4444444488888888;
defparam \hex_display1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \hex_display1|WideOr5~0 (
// Equation(s):
// \hex_display1|WideOr5~0_combout  = ( \Mux12~4_combout  & ( !\Mux14~3_combout  $ (!\Mux13~3_combout ) ) )

	.dataa(!\Mux14~3_combout ),
	.datab(!\Mux13~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display1|WideOr5~0 .extended_lut = "off";
defparam \hex_display1|WideOr5~0 .lut_mask = 64'h0000000066666666;
defparam \hex_display1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N21
cyclonev_lcell_comb \hex_display1|Decoder0~0 (
// Equation(s):
// \hex_display1|Decoder0~0_combout  = ( !\Mux12~4_combout  & ( (!\Mux14~3_combout  & \Mux13~3_combout ) ) )

	.dataa(!\Mux14~3_combout ),
	.datab(!\Mux13~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display1|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display1|Decoder0~0 .extended_lut = "off";
defparam \hex_display1|Decoder0~0 .lut_mask = 64'h2222222200000000;
defparam \hex_display1|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \hex_display1|WideOr3~0 (
// Equation(s):
// \hex_display1|WideOr3~0_combout  = ( \Mux12~4_combout  & ( !\Mux14~3_combout  $ (\Mux13~3_combout ) ) ) # ( !\Mux12~4_combout  & ( (\Mux14~3_combout  & !\Mux13~3_combout ) ) )

	.dataa(!\Mux14~3_combout ),
	.datab(!\Mux13~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display1|WideOr3~0 .extended_lut = "off";
defparam \hex_display1|WideOr3~0 .lut_mask = 64'h4444444499999999;
defparam \hex_display1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \hex_display1|WideOr2~0 (
// Equation(s):
// \hex_display1|WideOr2~0_combout  = ( \Mux12~4_combout  & ( (!\Mux13~3_combout ) # (\Mux14~3_combout ) ) ) # ( !\Mux12~4_combout  & ( \Mux14~3_combout  ) )

	.dataa(!\Mux14~3_combout ),
	.datab(!\Mux13~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display1|WideOr2~0 .extended_lut = "off";
defparam \hex_display1|WideOr2~0 .lut_mask = 64'h55555555DDDDDDDD;
defparam \hex_display1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \hex_display1|WideOr1~0 (
// Equation(s):
// \hex_display1|WideOr1~0_combout  = ( \Mux13~3_combout  & ( \Mux14~3_combout  ) ) # ( !\Mux13~3_combout  & ( \Mux14~3_combout  & ( !\Mux12~4_combout  ) ) ) # ( \Mux13~3_combout  & ( !\Mux14~3_combout  & ( !\Mux12~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\Mux12~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mux13~3_combout ),
	.dataf(!\Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display1|WideOr1~0 .extended_lut = "off";
defparam \hex_display1|WideOr1~0 .lut_mask = 64'h0000CCCCCCCCFFFF;
defparam \hex_display1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \hex_display1|WideOr0~0 (
// Equation(s):
// \hex_display1|WideOr0~0_combout  = ( \Mux12~4_combout  & ( (\Mux14~3_combout  & \Mux13~3_combout ) ) ) # ( !\Mux12~4_combout  & ( !\Mux13~3_combout  ) )

	.dataa(!\Mux14~3_combout ),
	.datab(!\Mux13~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display1|WideOr0~0 .extended_lut = "off";
defparam \hex_display1|WideOr0~0 .lut_mask = 64'hCCCCCCCC11111111;
defparam \hex_display1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N30
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( !\SW3~input_o  & ( (\SW2~input_o  & !\SW4~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW2~input_o ),
	.datad(!\SW4~input_o ),
	.datae(gnd),
	.dataf(!\SW3~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h0F000F0000000000;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N24
cyclonev_lcell_comb \hex_display2|WideOr6~0 (
// Equation(s):
// \hex_display2|WideOr6~0_combout  = ( \Mux11~0_combout  & ( \mem~5_combout  & ( (!\mem~4_combout  & !\mem~7_combout ) ) ) ) # ( \Mux11~0_combout  & ( !\mem~5_combout  & ( (\mem~4_combout  & !\mem~7_combout ) ) ) )

	.dataa(gnd),
	.datab(!\mem~4_combout ),
	.datac(!\mem~7_combout ),
	.datad(gnd),
	.datae(!\Mux11~0_combout ),
	.dataf(!\mem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display2|WideOr6~0 .extended_lut = "off";
defparam \hex_display2|WideOr6~0 .lut_mask = 64'h000030300000C0C0;
defparam \hex_display2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N45
cyclonev_lcell_comb \hex_display2|WideOr5~0 (
// Equation(s):
// \hex_display2|WideOr5~0_combout  = ( \Mux11~0_combout  & ( \mem~5_combout  & ( (!\mem~7_combout  & \mem~4_combout ) ) ) ) # ( \Mux11~0_combout  & ( !\mem~5_combout  & ( (\mem~7_combout  & \mem~4_combout ) ) ) )

	.dataa(!\mem~7_combout ),
	.datab(gnd),
	.datac(!\mem~4_combout ),
	.datad(gnd),
	.datae(!\Mux11~0_combout ),
	.dataf(!\mem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display2|WideOr5~0 .extended_lut = "off";
defparam \hex_display2|WideOr5~0 .lut_mask = 64'h0000050500000A0A;
defparam \hex_display2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \hex_display2|Decoder0~0 (
// Equation(s):
// \hex_display2|Decoder0~0_combout  = ( \Mux11~0_combout  & ( (\mem~7_combout  & (!\mem~4_combout  & !\mem~5_combout )) ) )

	.dataa(!\mem~7_combout ),
	.datab(gnd),
	.datac(!\mem~4_combout ),
	.datad(!\mem~5_combout ),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display2|Decoder0~0 .extended_lut = "off";
defparam \hex_display2|Decoder0~0 .lut_mask = 64'h0000000050005000;
defparam \hex_display2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N57
cyclonev_lcell_comb \hex_display2|WideOr3~2 (
// Equation(s):
// \hex_display2|WideOr3~2_combout  = ( \PC|myDff|q [1] & ( \PC|myDff|q [0] & ( (\PC|myDff|q [4] & (!\PC|myDff|q [3] & \PC|myDff|q [2])) ) ) ) # ( !\PC|myDff|q [1] & ( \PC|myDff|q [0] & ( (\PC|myDff|q [4] & \PC|myDff|q [3]) ) ) ) # ( \PC|myDff|q [1] & ( 
// !\PC|myDff|q [0] & ( (\PC|myDff|q [4] & \PC|myDff|q [2]) ) ) ) # ( !\PC|myDff|q [1] & ( !\PC|myDff|q [0] & ( (\PC|myDff|q [2] & ((!\PC|myDff|q [3]) # (\PC|myDff|q [4]))) ) ) )

	.dataa(!\PC|myDff|q [4]),
	.datab(!\PC|myDff|q [3]),
	.datac(!\PC|myDff|q [2]),
	.datad(gnd),
	.datae(!\PC|myDff|q [1]),
	.dataf(!\PC|myDff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display2|WideOr3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display2|WideOr3~2 .extended_lut = "off";
defparam \hex_display2|WideOr3~2 .lut_mask = 64'h0D0D050511110404;
defparam \hex_display2|WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N18
cyclonev_lcell_comb \hex_display2|WideOr3~0 (
// Equation(s):
// \hex_display2|WideOr3~0_combout  = ( \hex_display2|WideOr3~2_combout  & ( \SW2~input_o  & ( (!\SW3~input_o  & (!\PC|myDff|q [5] & !\SW4~input_o )) ) ) )

	.dataa(!\SW3~input_o ),
	.datab(!\PC|myDff|q [5]),
	.datac(gnd),
	.datad(!\SW4~input_o ),
	.datae(!\hex_display2|WideOr3~2_combout ),
	.dataf(!\SW2~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display2|WideOr3~0 .extended_lut = "off";
defparam \hex_display2|WideOr3~0 .lut_mask = 64'h0000000000008800;
defparam \hex_display2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \hex_display2|WideOr3~1 (
// Equation(s):
// \hex_display2|WideOr3~1_combout  = ( \mem~7_combout  & ( (\Mux11~0_combout  & (\mem~4_combout  & ((!\hex_display2|WideOr3~0_combout ) # (\mem~5_combout )))) ) ) # ( !\mem~7_combout  & ( (\Mux11~0_combout  & ((!\mem~4_combout  & (\mem~5_combout )) # 
// (\mem~4_combout  & ((!\hex_display2|WideOr3~0_combout ))))) ) )

	.dataa(!\Mux11~0_combout ),
	.datab(!\mem~4_combout ),
	.datac(!\mem~5_combout ),
	.datad(!\hex_display2|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\mem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display2|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display2|WideOr3~1 .extended_lut = "off";
defparam \hex_display2|WideOr3~1 .lut_mask = 64'h1504150411011101;
defparam \hex_display2|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N51
cyclonev_lcell_comb \hex_display2|WideOr2~0 (
// Equation(s):
// \hex_display2|WideOr2~0_combout  = ( \Mux11~0_combout  & ( \mem~5_combout  ) ) # ( \Mux11~0_combout  & ( !\mem~5_combout  & ( (!\mem~7_combout  & \mem~4_combout ) ) ) )

	.dataa(!\mem~7_combout ),
	.datab(gnd),
	.datac(!\mem~4_combout ),
	.datad(gnd),
	.datae(!\Mux11~0_combout ),
	.dataf(!\mem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display2|WideOr2~0 .extended_lut = "off";
defparam \hex_display2|WideOr2~0 .lut_mask = 64'h00000A0A0000FFFF;
defparam \hex_display2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \hex_display2|WideOr1~0 (
// Equation(s):
// \hex_display2|WideOr1~0_combout  = ( \mem~7_combout  & ( (!\Mux11~0_combout  & (((\hex_display2|WideOr3~0_combout )))) # (\Mux11~0_combout  & ((!\mem~4_combout  & (\hex_display2|WideOr3~0_combout )) # (\mem~4_combout  & ((\mem~5_combout ))))) ) ) # ( 
// !\mem~7_combout  & ( (\hex_display2|WideOr3~0_combout  & ((!\Mux11~0_combout ) # (!\mem~4_combout ))) ) )

	.dataa(!\Mux11~0_combout ),
	.datab(!\mem~4_combout ),
	.datac(!\hex_display2|WideOr3~0_combout ),
	.datad(!\mem~5_combout ),
	.datae(gnd),
	.dataf(!\mem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display2|WideOr1~0 .extended_lut = "off";
defparam \hex_display2|WideOr1~0 .lut_mask = 64'h0E0E0E0E0E1F0E1F;
defparam \hex_display2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N48
cyclonev_lcell_comb \hex_display2|WideOr0~0 (
// Equation(s):
// \hex_display2|WideOr0~0_combout  = ( \mem~4_combout  & ( (\Mux11~0_combout  & ((!\mem~5_combout ) # (!\mem~7_combout ))) ) ) # ( !\mem~4_combout  & ( (\mem~7_combout  & \Mux11~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mem~5_combout ),
	.datac(!\mem~7_combout ),
	.datad(!\Mux11~0_combout ),
	.datae(gnd),
	.dataf(!\mem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display2|WideOr0~0 .extended_lut = "off";
defparam \hex_display2|WideOr0~0 .lut_mask = 64'h000F000F00FC00FC;
defparam \hex_display2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N21
cyclonev_lcell_comb \hex_display3|WideOr6~0 (
// Equation(s):
// \hex_display3|WideOr6~0_combout  = ( \mem~13_combout  & ( (!\mem~9_combout  & (\Mux11~0_combout  & !\mem~11_combout )) ) ) # ( !\mem~13_combout  & ( (\mem~9_combout  & (\Mux11~0_combout  & !\mem~11_combout )) ) )

	.dataa(!\mem~9_combout ),
	.datab(!\Mux11~0_combout ),
	.datac(!\mem~11_combout ),
	.datad(gnd),
	.datae(!\mem~13_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display3|WideOr6~0 .extended_lut = "off";
defparam \hex_display3|WideOr6~0 .lut_mask = 64'h1010202010102020;
defparam \hex_display3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N45
cyclonev_lcell_comb \hex_display3|WideOr5~0 (
// Equation(s):
// \hex_display3|WideOr5~0_combout  = ( \mem~9_combout  & ( (\mem~13_combout  & (!\mem~11_combout  & \Mux11~0_combout )) ) ) # ( !\mem~9_combout  & ( (\mem~13_combout  & (\mem~11_combout  & \Mux11~0_combout )) ) )

	.dataa(!\mem~13_combout ),
	.datab(!\mem~11_combout ),
	.datac(!\Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display3|WideOr5~0 .extended_lut = "off";
defparam \hex_display3|WideOr5~0 .lut_mask = 64'h0101010104040404;
defparam \hex_display3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N12
cyclonev_lcell_comb \hex_display3|Decoder0~0 (
// Equation(s):
// \hex_display3|Decoder0~0_combout  = ( !\mem~9_combout  & ( (\mem~11_combout  & (!\mem~13_combout  & \Mux11~0_combout )) ) )

	.dataa(gnd),
	.datab(!\mem~11_combout ),
	.datac(!\mem~13_combout ),
	.datad(!\Mux11~0_combout ),
	.datae(!\mem~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display3|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display3|Decoder0~0 .extended_lut = "off";
defparam \hex_display3|Decoder0~0 .lut_mask = 64'h0030000000300000;
defparam \hex_display3|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N9
cyclonev_lcell_comb \hex_display3|WideOr3~0 (
// Equation(s):
// \hex_display3|WideOr3~0_combout  = ( \mem~10_combout  & ( (\Mux11~0_combout  & (\mem~13_combout  & ((\mem~8_combout ) # (\PC|myDff|q [5])))) ) ) # ( !\mem~10_combout  & ( (\Mux11~0_combout  & (!\mem~13_combout  $ (((!\mem~8_combout ) # (\PC|myDff|q 
// [5]))))) ) )

	.dataa(!\PC|myDff|q [5]),
	.datab(!\mem~8_combout ),
	.datac(!\Mux11~0_combout ),
	.datad(!\mem~13_combout ),
	.datae(gnd),
	.dataf(!\mem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display3|WideOr3~0 .extended_lut = "off";
defparam \hex_display3|WideOr3~0 .lut_mask = 64'h020D020D00070007;
defparam \hex_display3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N30
cyclonev_lcell_comb \hex_display3|WideOr2~0 (
// Equation(s):
// \hex_display3|WideOr2~0_combout  = ( \mem~9_combout  & ( \Mux11~0_combout  ) ) # ( !\mem~9_combout  & ( (!\mem~11_combout  & (\mem~13_combout  & \Mux11~0_combout )) ) )

	.dataa(gnd),
	.datab(!\mem~11_combout ),
	.datac(!\mem~13_combout ),
	.datad(!\Mux11~0_combout ),
	.datae(!\mem~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display3|WideOr2~0 .extended_lut = "off";
defparam \hex_display3|WideOr2~0 .lut_mask = 64'h000C00FF000C00FF;
defparam \hex_display3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N24
cyclonev_lcell_comb \hex_display3|WideOr1~0 (
// Equation(s):
// \hex_display3|WideOr1~0_combout  = ( \Mux11~0_combout  & ( (!\PC|myDff|q [5] & ((!\mem~10_combout  & (\mem~8_combout  & !\mem~13_combout )) # (\mem~10_combout  & ((!\mem~13_combout ) # (\mem~8_combout ))))) ) )

	.dataa(!\PC|myDff|q [5]),
	.datab(!\mem~10_combout ),
	.datac(!\mem~8_combout ),
	.datad(!\mem~13_combout ),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display3|WideOr1~0 .extended_lut = "off";
defparam \hex_display3|WideOr1~0 .lut_mask = 64'h000000002A022A02;
defparam \hex_display3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N24
cyclonev_lcell_comb \hex_display3|WideOr0~0 (
// Equation(s):
// \hex_display3|WideOr0~0_combout  = ( \mem~9_combout  & ( (\Mux11~0_combout  & (!\mem~11_combout  $ (!\mem~13_combout ))) ) ) # ( !\mem~9_combout  & ( (\Mux11~0_combout  & ((\mem~13_combout ) # (\mem~11_combout ))) ) )

	.dataa(!\mem~11_combout ),
	.datab(!\mem~13_combout ),
	.datac(!\Mux11~0_combout ),
	.datad(gnd),
	.datae(!\mem~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_display3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_display3|WideOr0~0 .extended_lut = "off";
defparam \hex_display3|WideOr0~0 .lut_mask = 64'h0707060607070606;
defparam \hex_display3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y22_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
