{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632439956616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632439956621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 24 02:32:36 2021 " "Processing started: Fri Sep 24 02:32:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632439956621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632439956621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632439956621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632439956901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632439956901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4.v 17 17 " "Found 17 design units, including 17 entities, in source file hw4.v" { { "Info" "ISGN_ENTITY_NAME" "1 onebitsubstractor " "Found entity 1: onebitsubstractor" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "2 twobitsubstractor " "Found entity 2: twobitsubstractor" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "3 fourbitsubstractor " "Found entity 3: fourbitsubstractor" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "4 eightbitsubstractor " "Found entity 4: eightbitsubstractor" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "5 fulladder " "Found entity 5: fulladder" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux2to1 " "Found entity 6: mux2to1" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux4to1 " "Found entity 7: mux4to1" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux_8to1 " "Found entity 8: mux_8to1" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "10 accumulator " "Found entity 10: accumulator" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "11 instruction_register " "Found entity 11: instruction_register" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "12 controlUnit " "Found entity 12: controlUnit" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "13 programCounter " "Found entity 13: programCounter" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "14 mar " "Found entity 14: mar" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "15 w_d " "Found entity 15: w_d" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "16 r_d " "Found entity 16: r_d" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "17 hw4 " "Found entity 17: hw4" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632439963515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 5 5 " "Found 5 design units, including 5 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "ram.v" "" { Text "C:/Users/tugay/Desktop/homework4/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "2 binarycell " "Found entity 2: binarycell" {  } { { "ram.v" "" { Text "C:/Users/tugay/Desktop/homework4/ram.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_4to16 " "Found entity 3: decoder_4to16" {  } { { "ram.v" "" { Text "C:/Users/tugay/Desktop/homework4/ram.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "4 RamPart " "Found entity 4: RamPart" {  } { { "ram.v" "" { Text "C:/Users/tugay/Desktop/homework4/ram.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""} { "Info" "ISGN_ENTITY_NAME" "5 ram " "Found entity 5: ram" {  } { { "ram.v" "" { Text "C:/Users/tugay/Desktop/homework4/ram.v" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632439963515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/tugay/Desktop/homework4/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439963525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632439963525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state hw4.v(345) " "Verilog HDL Implicit Net warning at hw4.v(345): created implicit net for \"state\"" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 345 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439963525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw4 " "Elaborating entity \"hw4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632439963606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:myControlUnit " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:myControlUnit\"" {  } { { "hw4.v" "myControlUnit" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439963617 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "instructionType hw4.v(223) " "Verilog HDL warning at hw4.v(223): initial value for variable instructionType should be constant" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 223 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1632439963617 "|hw4|controlUnit:myControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "firstRun hw4.v(233) " "Verilog HDL Always Construct warning at hw4.v(233): inferring latch(es) for variable \"firstRun\", which holds its previous value in one or more paths through the always construct" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632439963617 "|hw4|controlUnit:myControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instructionType hw4.v(233) " "Verilog HDL Always Construct warning at hw4.v(233): inferring latch(es) for variable \"instructionType\", which holds its previous value in one or more paths through the always construct" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632439963617 "|hw4|controlUnit:myControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionType hw4.v(233) " "Inferred latch for \"instructionType\" at hw4.v(233)" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632439963617 "|hw4|controlUnit:myControlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:pc\"" {  } { { "hw4.v" "pc" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439963617 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw4.v(265) " "Verilog HDL assignment warning at hw4.v(265): truncated value with size 32 to match size of target (12)" {  } { { "hw4.v" "" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632439963617 "|hw4|programCounter:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:myrom " "Elaborating entity \"rom\" for hierarchy \"rom:myrom\"" {  } { { "hw4.v" "myrom" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439963626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:myInstructionReg " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:myInstructionReg\"" {  } { { "hw4.v" "myInstructionReg" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439963626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mar mar:mymar " "Elaborating entity \"mar\" for hierarchy \"mar:mymar\"" {  } { { "hw4.v" "mymar" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439963626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_d w_d:mywd " "Elaborating entity \"w_d\" for hierarchy \"w_d:mywd\"" {  } { { "hw4.v" "mywd" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439963635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:myram " "Elaborating entity \"ram\" for hierarchy \"ram:myram\"" {  } { { "hw4.v" "myram" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439963635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4to16 ram:myram\|decoder_4to16:decoder " "Elaborating entity \"decoder_4to16\" for hierarchy \"ram:myram\|decoder_4to16:decoder\"" {  } { { "ram.v" "decoder" { Text "C:/Users/tugay/Desktop/homework4/ram.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439963635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamPart ram:myram\|RamPart:h1 " "Elaborating entity \"RamPart\" for hierarchy \"ram:myram\|RamPart:h1\"" {  } { { "ram.v" "h1" { Text "C:/Users/tugay/Desktop/homework4/ram.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439963646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarycell ram:myram\|RamPart:h1\|binarycell:cell_0000_1 " "Elaborating entity \"binarycell\" for hierarchy \"ram:myram\|RamPart:h1\|binarycell:cell_0000_1\"" {  } { { "ram.v" "cell_0000_1" { Text "C:/Users/tugay/Desktop/homework4/ram.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439963646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop ram:myram\|RamPart:h1\|binarycell:cell_0000_1\|dflipflop:binflop " "Elaborating entity \"dflipflop\" for hierarchy \"ram:myram\|RamPart:h1\|binarycell:cell_0000_1\|dflipflop:binflop\"" {  } { { "ram.v" "binflop" { Text "C:/Users/tugay/Desktop/homework4/ram.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439963646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r_d r_d:myrd " "Elaborating entity \"r_d\" for hierarchy \"r_d:myrd\"" {  } { { "hw4.v" "myrd" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439964658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mymux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mymux\"" {  } { { "hw4.v" "mymux" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439964665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:myALU " "Elaborating entity \"alu\" for hierarchy \"alu:myALU\"" {  } { { "hw4.v" "myALU" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439964668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder alu:myALU\|fulladder:f " "Elaborating entity \"fulladder\" for hierarchy \"alu:myALU\|fulladder:f\"" {  } { { "hw4.v" "f" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439964668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitsubstractor alu:myALU\|eightbitsubstractor:s " "Elaborating entity \"eightbitsubstractor\" for hierarchy \"alu:myALU\|eightbitsubstractor:s\"" {  } { { "hw4.v" "s" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439964678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitsubstractor alu:myALU\|eightbitsubstractor:s\|fourbitsubstractor:s0 " "Elaborating entity \"fourbitsubstractor\" for hierarchy \"alu:myALU\|eightbitsubstractor:s\|fourbitsubstractor:s0\"" {  } { { "hw4.v" "s0" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439964678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twobitsubstractor alu:myALU\|eightbitsubstractor:s\|fourbitsubstractor:s0\|twobitsubstractor:s0 " "Elaborating entity \"twobitsubstractor\" for hierarchy \"alu:myALU\|eightbitsubstractor:s\|fourbitsubstractor:s0\|twobitsubstractor:s0\"" {  } { { "hw4.v" "s0" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439964685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitsubstractor alu:myALU\|eightbitsubstractor:s\|fourbitsubstractor:s0\|twobitsubstractor:s0\|onebitsubstractor:s0 " "Elaborating entity \"onebitsubstractor\" for hierarchy \"alu:myALU\|eightbitsubstractor:s\|fourbitsubstractor:s0\|twobitsubstractor:s0\|onebitsubstractor:s0\"" {  } { { "hw4.v" "s0" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439964688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8to1 alu:myALU\|mux_8to1:mux1 " "Elaborating entity \"mux_8to1\" for hierarchy \"alu:myALU\|mux_8to1:mux1\"" {  } { { "hw4.v" "mux1" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439964695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 alu:myALU\|mux_8to1:mux1\|mux4to1:m1 " "Elaborating entity \"mux4to1\" for hierarchy \"alu:myALU\|mux_8to1:mux1\|mux4to1:m1\"" {  } { { "hw4.v" "m1" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439964698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:myAccumulator " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:myAccumulator\"" {  } { { "hw4.v" "myAccumulator" { Text "C:/Users/tugay/Desktop/homework4/hw4.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439964705 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom:myrom\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom:myrom\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632439967685 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632439967685 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632439967685 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632439967685 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632439967685 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632439967685 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632439967685 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632439967685 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632439967685 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/hw4.rom0_rom_1d582.hdl.mif " "Parameter INIT_FILE set to db/hw4.rom0_rom_1d582.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1632439967685 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1632439967685 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1632439967685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:myrom\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"rom:myrom\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439967736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:myrom\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"rom:myrom\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632439967736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632439967736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632439967736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632439967736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632439967736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632439967736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632439967736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632439967736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632439967736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/hw4.rom0_rom_1d582.hdl.mif " "Parameter \"INIT_FILE\" = \"db/hw4.rom0_rom_1d582.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632439967736 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632439967736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4p61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4p61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4p61 " "Found entity 1: altsyncram_4p61" {  } { { "db/altsyncram_4p61.tdf" "" { Text "C:/Users/tugay/Desktop/homework4/db/altsyncram_4p61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632439967776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632439967776 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632439968102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632439970195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632439974755 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632439974755 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3919 " "Implemented 3919 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632439975111 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632439975111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3902 " "Implemented 3902 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632439975111 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1632439975111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632439975111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632439975170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 24 02:32:55 2021 " "Processing ended: Fri Sep 24 02:32:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632439975170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632439975170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632439975170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632439975170 ""}
