#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov  2 20:52:28 2023
# Process ID: 15108
# Current directory: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19256 C:\Users\Miles\Desktop\Interface_Technology\Verilog_1\project_2.xpr
# Log file: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/vivado.log
# Journal file: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0 c:/Users/Miles/Desktop/Interface_Technology/lab_src} [current_project]
update_ip_catalog
set_property  ip_repo_paths  c:/Users/Miles/Desktop/Interface_Technology/lab_src [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/lab_src C:/Users/Miles/Desktop/Interface_Technology/ip_repo} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0 c:/Users/Miles/Desktop/Interface_Technology/PWM_w_Int_1_0 c:/Users/Miles/Desktop/Interface_Technology/lab_src} [current_project]
update_ip_catalog
open_bd_design {C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dfx_axi_shutdown_manager:1.0 dfx_axi_shutdown_man_0
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM_w_Int:1.0 PWM_w_Int_0
endgroup
delete_bd_objs [get_bd_cells PWM_w_Int_0]
update_ip_catalog -rebuild
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0 c:/Users/Miles/Desktop/Interface_Technology/lab_src} [current_project]
update_ip_catalog
set_property  ip_repo_paths  c:/Users/Miles/Desktop/Interface_Technology/lab_src [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0 c:/Users/Miles/Desktop/Interface_Technology/PWM_w_Int_1_0 c:/Users/Miles/Desktop/Interface_Technology/lab_src} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM_w_Int:1.0 PWM_w_Int_0
endgroup
delete_bd_objs [get_bd_cells PWM_w_Int_0]
ipx::open_ipxact_file C:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0/component.xml
ipx::unload_core c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0/component.xml
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0 c:/Users/Miles/Desktop/Interface_Technology/lab_src} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0 c:/Users/Miles/Desktop/Interface_Technology/PWM_w_Int_1_0 c:/Users/Miles/Desktop/Interface_Technology/lab_src} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0 c:/Users/Miles/Desktop/Interface_Technology/lab_src} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM_w_Int:1.0 PWM_w_Int_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_0 (100 MHz)} Master {/axi2wb_intcon_wrapper_0/o_user_axi4} Slave {/PWM_w_Int_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins PWM_w_Int_0/S00_AXI]
undo
undo
set_property  ip_repo_paths  c:/Users/Miles/Desktop/Interface_Technology/lab_src [current_project]
update_ip_catalog
ipx::open_ipxact_file C:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0/component.xml
ipx::open_ipxact_file C:/Users/Miles/Desktop/Interface_Technology/ip_repo/component.xml
ipx::unload_core c:/Users/Miles/Desktop/Interface_Technology/ip_repo/component.xml
ipx::unload_core c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0/component.xml
update_ip_catalog -rebuild
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/lab_src C:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM_w_Int_v1_0:1.0 PWM_w_Int_v1_0_0
endgroup
set_property location {1.5 -255 465} [get_bd_cells PWM_w_Int_v1_0_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_0 (100 MHz)} Master {/axi2wb_intcon_wrapper_0/o_user_axi4} Slave {/PWM_w_Int_v1_0_0/s00_axi} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins PWM_w_Int_v1_0_0/s00_axi]
undo
startgroup
set_property CONFIG.NUM_MI {2} [get_bd_cells axi_interconnect_0]
endgroup
set_property location {2 486 566} [get_bd_cells PWM_w_Int_v1_0_0]
connect_bd_intf_net [get_bd_intf_pins PWM_w_Int_v1_0_0/s00_axi] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins PWM_w_Int_v1_0_0/s00_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins PWM_w_Int_v1_0_0/s00_axi_aresetn]
delete_bd_objs [get_bd_nets syscon_wrapper_0_Digits_Bits] [get_bd_ports Digits_Bits_0]
delete_bd_objs [get_bd_nets syscon_wrapper_0_AN] [get_bd_ports AN_0]
startgroup
make_bd_pins_external  [get_bd_pins PWM_w_Int_v1_0_0/Digits_Bits]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PWM_w_Int_v1_0_0/AN]
endgroup
set_property name AN [get_bd_ports AN_0]
set_property name Digits_Bits [get_bd_ports Digits_Bits_0]
save_bd_design
ipx::open_ipxact_file C:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0/component.xml
ipx::unload_core c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0/component.xml
