<?xml version="1.0" encoding="UTF-8"?>
<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/usr/diag/prdf/data/chip_data/p10/node_mc_dstl_fir.xml $   -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2020                             -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attn_node model_ec="P10_10" name="MC_DSTL_FIR" reg_type="SCOM">
    <local_fir config="W2" name="MC_DSTL_FIR">
        <instance addr="0x0C010D00" reg_inst="0"/>
        <instance addr="0x0C010D40" reg_inst="1"/>
        <instance addr="0x0D010D00" reg_inst="2"/>
        <instance addr="0x0D010D40" reg_inst="3"/>
        <instance addr="0x0E010D00" reg_inst="4"/>
        <instance addr="0x0E010D40" reg_inst="5"/>
        <instance addr="0x0F010D00" reg_inst="6"/>
        <instance addr="0x0F010D40" reg_inst="7"/>
        <action attn_type="CS" config="000"/>
        <action attn_type="RE" config="010"/>
        <action attn_type="SPA" config="100"/>
        <action attn_type="UCS" config="110"/>
        <action attn_type="HA" config="001"/>
    </local_fir>
    <bit pos="0">AFU initiated Checkstop on Subchannel A</bit>
    <bit pos="1">AFU initiated Recoverable Attention on Subchannel A</bit>
    <bit pos="2">AFU initiated Special Attention on Subchannel A</bit>
    <bit pos="3">AFU initiated Application Interrupt Attention on Subchannel A</bit>
    <bit pos="4">AFU initiated Checkstop on Subchannel B</bit>
    <bit pos="5">AFU initiated Recoverable Attention on Subchannel B</bit>
    <bit pos="6">AFU initiated Special Attention on Subchannel B</bit>
    <bit pos="7">AFU initiated Application Interrupt Attention on Subchannel B</bit>
    <bit pos="8">Error on parity bits protecting incoming command from MCS to DSTL.</bit>
    <bit pos="9">A credit reset was attempted while rd and wdf buffers in use.</bit>
    <bit pos="10">DSTL Configuration Register has taken a recoverable parity error.</bit>
    <bit pos="11">DSTL Configuration Register has taken a fatal parity error.</bit>
    <bit pos="12">DSTL Subchannel A, a counter took an underflow or overflow error.</bit>
    <bit pos="13">DSTL Subchannel B, a counter took an underflow or overflow error.</bit>
    <bit pos="14">DSTL Subchannel A timed out having valid commands and not sending any flits.</bit>
    <bit pos="15">DSTL Subchannel B timed out having valid commands and not sending any flits.</bit>
    <bit pos="16">DSTL has detected that attached buffer on subchannel A has used more tlxvc0 or tlxvc3 credits than it has been given.</bit>
    <bit pos="17">DSTL has detected that attached buffer on subchannel B has used more tlxvc0 or tlxvc3 credits than it has been given.</bit>
    <bit pos="18">DSTL Subchannel A observed link going down.</bit>
    <bit pos="19">DSTL Subchannel B observed link going down.</bit>
    <bit pos="20">DSTL Subchannel A has entered the fail state.</bit>
    <bit pos="21">DSTL Subchannel B has entered the fail state.</bit>
    <bit pos="22">Channel timeout has occured on Subchannel A index.</bit>
    <bit pos="23">Channel timeout has occured on Subchannel B index.</bit>
    <bit pos="24">Error info from decrypt</bit>
    <bit pos="25">Error info from decrypt</bit>
    <bit pos="26">Error info from decrypt</bit>
    <bit pos="27">Error info from decrypt</bit>
    <bit pos="28">Error info from decrypt</bit>
    <bit pos="29">Error info from encrypt</bit>
    <bit pos="30">Error info from encrypt</bit>
    <bit pos="31">Error info from encrypt</bit>
    <bit pos="32">Error info from encrypt</bit>
    <bit pos="33">On Subchhanel A, received an AFU initiated Application Interrupt Attention when one was already being processed and issued a retry.</bit>
    <bit pos="34">On Subchhanel B, received an AFU initiated Application Interrupt Attention when one was already being processed and issued a retry.</bit>
    <bit pos="35">A parity error local to Subchhanel A occurred.</bit>
    <bit pos="36">A parity error local to Subchhanel B occurred.</bit>
    <bit pos="37">Spare FIR bit 37.</bit>
    <bit pos="38">Spare FIR bit 38.</bit>
</attn_node>
