#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Feb  7 16:42:48 2025
# Process ID: 19540
# Current directory: D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.runs/synth_1
# Command line: vivado.exe -log top_hog_axi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_hog_axi.tcl
# Log file: D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.runs/synth_1/top_hog_axi.vds
# Journal file: D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_hog_axi.tcl -notrace
Command: synth_design -top top_hog_axi -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14348 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 362.898 ; gain = 100.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_hog_axi' [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/Top_module.vhd:41]
	Parameter MBW bound to: 8 - type: integer 
	Parameter PBW bound to: 8 - type: integer 
	Parameter HP bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'edge_detection' declared at 'D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/edge_detection.vhd:10' bound to instance 'U_sobel' of component 'edge_detection' [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/Top_module.vhd:160]
INFO: [Synth 8-638] synthesizing module 'edge_detection' [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/edge_detection.vhd:27]
	Parameter MBW bound to: 8 - type: integer 
	Parameter PBW bound to: 8 - type: integer 
	Parameter HP bound to: 34 - type: integer 
	Parameter PBW bound to: 8 - type: integer 
	Parameter HP bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_control' declared at 'D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/FIFO_control.vhd:9' bound to instance 'A1' of component 'FIFO_control' [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/edge_detection.vhd:161]
INFO: [Synth 8-638] synthesizing module 'FIFO_control' [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/FIFO_control.vhd:31]
	Parameter PBW bound to: 8 - type: integer 
	Parameter HP bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_control' (1#1) [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/FIFO_control.vhd:31]
	Parameter MBW bound to: 8 - type: integer 
	Parameter PBW bound to: 8 - type: integer 
	Parameter HP bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'horizontal_gradient' declared at 'D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/horizontal_gradient.vhd:10' bound to instance 'A2' of component 'horizontal_gradient' [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/edge_detection.vhd:178]
INFO: [Synth 8-638] synthesizing module 'horizontal_gradient' [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/horizontal_gradient.vhd:23]
	Parameter MBW bound to: 8 - type: integer 
	Parameter PBW bound to: 8 - type: integer 
	Parameter HP bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'horizontal_gradient' (2#1) [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/horizontal_gradient.vhd:23]
	Parameter MBW bound to: 8 - type: integer 
	Parameter PBW bound to: 8 - type: integer 
	Parameter HP bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'vertical_gradient' declared at 'D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/vertical_gradient.vhd:10' bound to instance 'A3' of component 'vertical_gradient' [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/edge_detection.vhd:190]
INFO: [Synth 8-638] synthesizing module 'vertical_gradient' [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/vertical_gradient.vhd:23]
	Parameter MBW bound to: 8 - type: integer 
	Parameter PBW bound to: 8 - type: integer 
	Parameter HP bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vertical_gradient' (3#1) [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/vertical_gradient.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'edge_detection' (4#1) [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/edge_detection.vhd:27]
	Parameter NUM_BINS bound to: 9 - type: integer 
	Parameter BIN_WIDTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'hog_cell_histogram_with_fifo' declared at 'D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/HOG_Block_HIstogram.vhd:13' bound to instance 'hog_cell_histogram_inst' of component 'hog_cell_histogram_with_fifo' [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/Top_module.vhd:179]
INFO: [Synth 8-638] synthesizing module 'hog_cell_histogram_with_fifo' [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/HOG_Block_HIstogram.vhd:35]
	Parameter NUM_BINS bound to: 9 - type: integer 
	Parameter BIN_WIDTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter IMG_WIDTH bound to: 32 - type: integer 
	Parameter CELL_SIZE bound to: 8 - type: integer 
WARNING: [Synth 8-5856] 3D RAM Histograma_fifo_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element pixel_counter_x_reg was removed.  [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/HOG_Block_HIstogram.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element pixel_counter_y_reg was removed.  [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/HOG_Block_HIstogram.vhd:195]
WARNING: [Synth 8-6014] Unused sequential element magnitude_reg was removed.  [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/HOG_Block_HIstogram.vhd:248]
WARNING: [Synth 8-6014] Unused sequential element gx_scaled_reg was removed.  [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/HOG_Block_HIstogram.vhd:297]
WARNING: [Synth 8-6014] Unused sequential element gy_scaled_reg was removed.  [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/HOG_Block_HIstogram.vhd:298]
WARNING: [Synth 8-6014] Unused sequential element ratio_reg was removed.  [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/HOG_Block_HIstogram.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element calc_complete_reg was removed.  [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/HOG_Block_HIstogram.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element bin_lower_reg was removed.  [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/HOG_Block_HIstogram.vhd:523]
WARNING: [Synth 8-6014] Unused sequential element bin_upper_reg was removed.  [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/HOG_Block_HIstogram.vhd:524]
WARNING: [Synth 8-6014] Unused sequential element half_mag_reg was removed.  [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/HOG_Block_HIstogram.vhd:525]
INFO: [Synth 8-256] done synthesizing module 'hog_cell_histogram_with_fifo' (5#1) [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/HOG_Block_HIstogram.vhd:35]
	Parameter NUM_BINS bound to: 9 - type: integer 
	Parameter BIN_WIDTH bound to: 16 - type: integer 
	Parameter BLOCK_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'hog_block_histogram' declared at 'D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/block_formation.vhd:25' bound to instance 'hog_block_histogram_inst' of component 'hog_block_histogram' [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/Top_module.vhd:202]
INFO: [Synth 8-638] synthesizing module 'hog_block_histogram' [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/block_formation.vhd:41]
	Parameter NUM_BINS bound to: 9 - type: integer 
	Parameter BIN_WIDTH bound to: 16 - type: integer 
	Parameter BLOCK_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/block_formation.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element bin_value_reg was removed.  [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/block_formation.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element s_average_reg was removed.  [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/block_formation.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'hog_block_histogram' (6#1) [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/block_formation.vhd:41]
WARNING: [Synth 8-5856] 3D RAM s_hist_bloque_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element s_lock_ultimo_bloque_reg was removed.  [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/Top_module.vhd:223]
WARNING: [Synth 8-3848] Net block_histogram in module/entity top_hog_axi does not have driver. [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/Top_module.vhd:48]
WARNING: [Synth 8-3848] Net s_fin_cel_edge in module/entity top_hog_axi does not have driver. [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/Top_module.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'top_hog_axi' (7#1) [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/new/Top_module.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 439.492 ; gain = 177.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 439.492 ; gain = 177.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 439.492 ; gain = 177.344
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5546] ROM "FIFO_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "border" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "calc_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mag_complete" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "y_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cell_x_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lock" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "calc_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mag_complete" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "y_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cell_x_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lock" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Histograma_fifo_reg[0][8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bin" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bin" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bin" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bin" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bin" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bin" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bin" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bin" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'step_counter_reg' in module 'hog_block_histogram'
INFO: [Synth 8-5544] ROM "average" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bin_sum" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_block" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'step_counter_reg' using encoding 'one-hot' in module 'hog_block_histogram'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 510.246 ; gain = 248.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	  37 Input     21 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	              568 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 180   
	               10 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    568 Bit        Muxes := 1     
	   4 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 2     
	   4 Input     21 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 36    
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 15    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 189   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_hog_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 36    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 36    
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module FIFO_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              568 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    568 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module horizontal_gradient 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module vertical_gradient 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module edge_detection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module hog_cell_histogram_with_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 144   
	               10 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 15    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 167   
Module hog_block_histogram 
Detailed RTL Component Info : 
+---Adders : 
	  37 Input     21 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'A3/s_v_ready_reg' into 'A2/s_h_ready_reg' [D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.srcs/sources_1/imports/src/vertical_gradient.vhd:48]
INFO: [Synth 8-5546] ROM "A1/border" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "A1/FIFO_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cell_x_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "s_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "calc_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mag_complete" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'U_sobel/A3/sv_pixel_out_reg[8]' (FDCE) to 'U_sobel/A3/sv_pixel_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U_sobel/A2/sh_pixel_out_reg[8]' (FDCE) to 'U_sobel/A2/sh_pixel_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[0]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[1]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[2]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[3]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[4]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[5]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[6]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[7]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[8]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[9]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[10]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[11]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[12]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[13]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3886] merging instance 'serialized_histogram_reg[14]' (FDRE) to 'serialized_histogram_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serialized_histogram_reg[15] )
INFO: [Synth 8-3886] merging instance 'hog_cell_histogram_inst/abs_Gx_reg[9]' (FDE) to 'hog_cell_histogram_inst/abs_Gy_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hog_cell_histogram_inst/\abs_Gy_reg[9] )
INFO: [Synth 8-3886] merging instance 'hog_cell_histogram_inst/b_reg[9]' (FDE) to 'hog_cell_histogram_inst/a_reg[9]'
INFO: [Synth 8-3886] merging instance 'hog_cell_histogram_inst/abs_Gy_reg[9]' (FDE) to 'hog_cell_histogram_inst/a_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hog_cell_histogram_inst/\a_reg[9] )
INFO: [Synth 8-3886] merging instance 'hog_cell_histogram_inst/a_reg[9]' (FDE) to 'hog_cell_histogram_inst/temp2_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hog_cell_histogram_inst/\temp2_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 613.109 ; gain = 350.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 613.109 ; gain = 350.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'hog_cell_histogram_inst/cell_x_counter_reg[1]__0' (FDRE) to 'hog_cell_histogram_inst/cell_x_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'hog_cell_histogram_inst/cell_x_counter_reg[0]__0' (FDRE) to 'hog_cell_histogram_inst/cell_x_counter_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 613.109 ; gain = 350.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 613.109 ; gain = 350.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 613.109 ; gain = 350.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 613.109 ; gain = 350.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 613.109 ; gain = 350.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 613.109 ; gain = 350.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 613.109 ; gain = 350.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_hog_axi | U_sobel/A1/s_FIFO_reg_reg[295] | 33     | 16    | YES          | NO                 | YES               | 0      | 16      | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    24|
|3     |LUT1    |    10|
|4     |LUT2    |    63|
|5     |LUT3    |    47|
|6     |LUT4    |    46|
|7     |LUT5    |    57|
|8     |LUT6    |    21|
|9     |SRLC32E |    16|
|10    |FDCE    |   116|
|11    |FDRE    |   165|
|12    |FDSE    |     1|
|13    |IBUF    |    11|
|14    |OBUF    |    49|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------+-----------------------------+------+
|      |Instance                   |Module                       |Cells |
+------+---------------------------+-----------------------------+------+
|1     |top                        |                             |   627|
|2     |  U_sobel                  |edge_detection               |   244|
|3     |    A1                     |FIFO_control                 |   191|
|4     |    A2                     |horizontal_gradient          |    24|
|5     |    A3                     |vertical_gradient            |    22|
|6     |  hog_block_histogram_inst |hog_block_histogram          |    10|
|7     |  hog_cell_histogram_inst  |hog_cell_histogram_with_fifo |   302|
+------+---------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 613.109 ; gain = 350.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 613.109 ; gain = 350.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 613.109 ; gain = 350.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 701.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 701.965 ; gain = 452.742
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 701.965 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ProgramasDoctorado/propuestadesdecero/propuestadesdecero.runs/synth_1/top_hog_axi.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_hog_axi_utilization_synth.rpt -pb top_hog_axi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  7 16:43:05 2025...
