<profile>

<section name = "Vivado HLS Report for 'fft_stage_118'" level="0">
<item name = "Date">Sat Aug  1 17:57:59 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">hls_proj</item>
<item name = "Solution">solution7</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.733, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1041, 1041, 1041, 1041, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- butterfly_loop_dft_loop">1039, 1039, 18, 2, 2, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 87, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 9, 758, 1491, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 219, -</column>
<column name="Register">0, -, 802, 192, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 4, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="music_fadd_32ns_3dEe_U7">music_fadd_32ns_3dEe, 0, 2, 205, 390, 0</column>
<column name="music_faddfsub_32bkb_U5">music_faddfsub_32bkb, 0, 2, 205, 390, 0</column>
<column name="music_fmul_32ns_3eOg_U8">music_fmul_32ns_3eOg, 0, 3, 143, 321, 0</column>
<column name="music_fsub_32ns_3cud_U6">music_fsub_32ns_3cud, 0, 2, 205, 390, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln184_fu_216_p2">+, 0, 0, 14, 10, 1</column>
<column name="i_lower_fu_258_p2">+, 0, 0, 13, 1, 11</column>
<column name="t_fu_270_p2">+, 0, 0, 14, 1, 10</column>
<column name="ap_condition_446">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_450">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln184_1_fu_222_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="icmp_ln184_fu_210_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="j_0_mid2_fu_236_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln184_fu_228_p3">select, 0, 0, 10, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter8">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_152_p4">9, 2, 10, 20</column>
<column name="ap_phi_mux_j_0_phi_fu_163_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_t_0_phi_fu_174_p4">9, 2, 10, 20</column>
<column name="grp_fu_181_opcode">15, 3, 2, 6</column>
<column name="grp_fu_181_p0">15, 3, 32, 96</column>
<column name="grp_fu_181_p1">15, 3, 32, 96</column>
<column name="grp_fu_185_p0">15, 3, 32, 96</column>
<column name="grp_fu_185_p1">15, 3, 32, 96</column>
<column name="grp_fu_189_p0">15, 3, 32, 96</column>
<column name="grp_fu_189_p1">15, 3, 32, 96</column>
<column name="grp_fu_193_p0">15, 3, 32, 96</column>
<column name="indvar_flatten_reg_148">9, 2, 10, 20</column>
<column name="j_0_reg_159">9, 2, 1, 2</column>
<column name="t_0_reg_170">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="X_I_load_1_reg_381">32, 0, 32, 0</column>
<column name="X_I_load_reg_325">32, 0, 32, 0</column>
<column name="X_R_load_1_reg_358">32, 0, 32, 0</column>
<column name="X_R_load_reg_319">32, 0, 32, 0</column>
<column name="add_ln184_reg_283">10, 0, 10, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="i_reg_298">10, 0, 10, 0</column>
<column name="icmp_ln184_reg_279">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_148">10, 0, 10, 0</column>
<column name="j_0_mid2_reg_293">1, 0, 1, 0</column>
<column name="j_0_reg_159">1, 0, 1, 0</column>
<column name="reg_198">32, 0, 32, 0</column>
<column name="reg_204">32, 0, 32, 0</column>
<column name="select_ln184_reg_288">10, 0, 10, 0</column>
<column name="t_0_reg_170">10, 0, 10, 0</column>
<column name="t_reg_331">10, 0, 10, 0</column>
<column name="temp_I_reg_375">32, 0, 32, 0</column>
<column name="temp_R_reg_364">32, 0, 32, 0</column>
<column name="tmp_1_reg_336">32, 0, 32, 0</column>
<column name="tmp_3_reg_341">32, 0, 32, 0</column>
<column name="zext_ln194_reg_303">11, 0, 64, 53</column>
<column name="zext_ln196_reg_346">10, 0, 64, 54</column>
<column name="X_I_load_reg_325">64, 32, 32, 0</column>
<column name="X_R_load_reg_319">64, 32, 32, 0</column>
<column name="i_reg_298">64, 32, 10, 0</column>
<column name="icmp_ln184_reg_279">64, 32, 1, 0</column>
<column name="zext_ln194_reg_303">64, 32, 64, 53</column>
<column name="zext_ln196_reg_346">64, 32, 64, 54</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_stage.118, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_stage.118, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_stage.118, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_stage.118, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fft_stage.118, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_stage.118, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_stage.118, return value</column>
<column name="X_R_address0">out, 10, ap_memory, X_R, array</column>
<column name="X_R_ce0">out, 1, ap_memory, X_R, array</column>
<column name="X_R_q0">in, 32, ap_memory, X_R, array</column>
<column name="X_R_address1">out, 10, ap_memory, X_R, array</column>
<column name="X_R_ce1">out, 1, ap_memory, X_R, array</column>
<column name="X_R_q1">in, 32, ap_memory, X_R, array</column>
<column name="X_I_address0">out, 10, ap_memory, X_I, array</column>
<column name="X_I_ce0">out, 1, ap_memory, X_I, array</column>
<column name="X_I_q0">in, 32, ap_memory, X_I, array</column>
<column name="X_I_address1">out, 10, ap_memory, X_I, array</column>
<column name="X_I_ce1">out, 1, ap_memory, X_I, array</column>
<column name="X_I_q1">in, 32, ap_memory, X_I, array</column>
<column name="Out_R_address0">out, 10, ap_memory, Out_R, array</column>
<column name="Out_R_ce0">out, 1, ap_memory, Out_R, array</column>
<column name="Out_R_we0">out, 1, ap_memory, Out_R, array</column>
<column name="Out_R_d0">out, 32, ap_memory, Out_R, array</column>
<column name="Out_R_address1">out, 10, ap_memory, Out_R, array</column>
<column name="Out_R_ce1">out, 1, ap_memory, Out_R, array</column>
<column name="Out_R_we1">out, 1, ap_memory, Out_R, array</column>
<column name="Out_R_d1">out, 32, ap_memory, Out_R, array</column>
<column name="Out_I_address0">out, 10, ap_memory, Out_I, array</column>
<column name="Out_I_ce0">out, 1, ap_memory, Out_I, array</column>
<column name="Out_I_we0">out, 1, ap_memory, Out_I, array</column>
<column name="Out_I_d0">out, 32, ap_memory, Out_I, array</column>
<column name="Out_I_address1">out, 10, ap_memory, Out_I, array</column>
<column name="Out_I_ce1">out, 1, ap_memory, Out_I, array</column>
<column name="Out_I_we1">out, 1, ap_memory, Out_I, array</column>
<column name="Out_I_d1">out, 32, ap_memory, Out_I, array</column>
</table>
</item>
</section>
</profile>
