
Pack Emulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009704  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000900  08009894  08009894  00019894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a194  0800a194  000200d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a194  0800a194  0001a194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a19c  0800a19c  000200d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a19c  0800a19c  0001a19c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a1a0  0800a1a0  0001a1a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  0800a1a4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200d8  2**0
                  CONTENTS
 10 .bss          0000c8f8  200000d8  200000d8  000200d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2000c9d0  2000c9d0  000200d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015a73  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024e0  00000000  00000000  00035b7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001080  00000000  00000000  00038060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f98  00000000  00000000  000390e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022e0a  00000000  00000000  0003a078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011c3b  00000000  00000000  0005ce82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0bd8  00000000  00000000  0006eabd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013f695  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005640  00000000  00000000  0013f6e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d8 	.word	0x200000d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800987c 	.word	0x0800987c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000dc 	.word	0x200000dc
 80001cc:	0800987c 	.word	0x0800987c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_ldivmod>:
 80002a0:	b97b      	cbnz	r3, 80002c2 <__aeabi_ldivmod+0x22>
 80002a2:	b972      	cbnz	r2, 80002c2 <__aeabi_ldivmod+0x22>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bfbe      	ittt	lt
 80002a8:	2000      	movlt	r0, #0
 80002aa:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80002ae:	e006      	blt.n	80002be <__aeabi_ldivmod+0x1e>
 80002b0:	bf08      	it	eq
 80002b2:	2800      	cmpeq	r0, #0
 80002b4:	bf1c      	itt	ne
 80002b6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80002ba:	f04f 30ff 	movne.w	r0, #4294967295
 80002be:	f000 b9bf 	b.w	8000640 <__aeabi_idiv0>
 80002c2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ca:	2900      	cmp	r1, #0
 80002cc:	db09      	blt.n	80002e2 <__aeabi_ldivmod+0x42>
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	db1a      	blt.n	8000308 <__aeabi_ldivmod+0x68>
 80002d2:	f000 f84d 	bl	8000370 <__udivmoddi4>
 80002d6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002de:	b004      	add	sp, #16
 80002e0:	4770      	bx	lr
 80002e2:	4240      	negs	r0, r0
 80002e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	db1b      	blt.n	8000324 <__aeabi_ldivmod+0x84>
 80002ec:	f000 f840 	bl	8000370 <__udivmoddi4>
 80002f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002f8:	b004      	add	sp, #16
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	4252      	negs	r2, r2
 8000302:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000306:	4770      	bx	lr
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	f000 f82f 	bl	8000370 <__udivmoddi4>
 8000312:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000316:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031a:	b004      	add	sp, #16
 800031c:	4240      	negs	r0, r0
 800031e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000322:	4770      	bx	lr
 8000324:	4252      	negs	r2, r2
 8000326:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800032a:	f000 f821 	bl	8000370 <__udivmoddi4>
 800032e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000332:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000336:	b004      	add	sp, #16
 8000338:	4252      	negs	r2, r2
 800033a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800033e:	4770      	bx	lr

08000340 <__aeabi_uldivmod>:
 8000340:	b953      	cbnz	r3, 8000358 <__aeabi_uldivmod+0x18>
 8000342:	b94a      	cbnz	r2, 8000358 <__aeabi_uldivmod+0x18>
 8000344:	2900      	cmp	r1, #0
 8000346:	bf08      	it	eq
 8000348:	2800      	cmpeq	r0, #0
 800034a:	bf1c      	itt	ne
 800034c:	f04f 31ff 	movne.w	r1, #4294967295
 8000350:	f04f 30ff 	movne.w	r0, #4294967295
 8000354:	f000 b974 	b.w	8000640 <__aeabi_idiv0>
 8000358:	f1ad 0c08 	sub.w	ip, sp, #8
 800035c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000360:	f000 f806 	bl	8000370 <__udivmoddi4>
 8000364:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000368:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800036c:	b004      	add	sp, #16
 800036e:	4770      	bx	lr

08000370 <__udivmoddi4>:
 8000370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000374:	9d08      	ldr	r5, [sp, #32]
 8000376:	4604      	mov	r4, r0
 8000378:	468e      	mov	lr, r1
 800037a:	2b00      	cmp	r3, #0
 800037c:	d14d      	bne.n	800041a <__udivmoddi4+0xaa>
 800037e:	428a      	cmp	r2, r1
 8000380:	4694      	mov	ip, r2
 8000382:	d969      	bls.n	8000458 <__udivmoddi4+0xe8>
 8000384:	fab2 f282 	clz	r2, r2
 8000388:	b152      	cbz	r2, 80003a0 <__udivmoddi4+0x30>
 800038a:	fa01 f302 	lsl.w	r3, r1, r2
 800038e:	f1c2 0120 	rsb	r1, r2, #32
 8000392:	fa20 f101 	lsr.w	r1, r0, r1
 8000396:	fa0c fc02 	lsl.w	ip, ip, r2
 800039a:	ea41 0e03 	orr.w	lr, r1, r3
 800039e:	4094      	lsls	r4, r2
 80003a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003a4:	0c21      	lsrs	r1, r4, #16
 80003a6:	fbbe f6f8 	udiv	r6, lr, r8
 80003aa:	fa1f f78c 	uxth.w	r7, ip
 80003ae:	fb08 e316 	mls	r3, r8, r6, lr
 80003b2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003b6:	fb06 f107 	mul.w	r1, r6, r7
 80003ba:	4299      	cmp	r1, r3
 80003bc:	d90a      	bls.n	80003d4 <__udivmoddi4+0x64>
 80003be:	eb1c 0303 	adds.w	r3, ip, r3
 80003c2:	f106 30ff 	add.w	r0, r6, #4294967295
 80003c6:	f080 811f 	bcs.w	8000608 <__udivmoddi4+0x298>
 80003ca:	4299      	cmp	r1, r3
 80003cc:	f240 811c 	bls.w	8000608 <__udivmoddi4+0x298>
 80003d0:	3e02      	subs	r6, #2
 80003d2:	4463      	add	r3, ip
 80003d4:	1a5b      	subs	r3, r3, r1
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003dc:	fb08 3310 	mls	r3, r8, r0, r3
 80003e0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003e4:	fb00 f707 	mul.w	r7, r0, r7
 80003e8:	42a7      	cmp	r7, r4
 80003ea:	d90a      	bls.n	8000402 <__udivmoddi4+0x92>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f4:	f080 810a 	bcs.w	800060c <__udivmoddi4+0x29c>
 80003f8:	42a7      	cmp	r7, r4
 80003fa:	f240 8107 	bls.w	800060c <__udivmoddi4+0x29c>
 80003fe:	4464      	add	r4, ip
 8000400:	3802      	subs	r0, #2
 8000402:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000406:	1be4      	subs	r4, r4, r7
 8000408:	2600      	movs	r6, #0
 800040a:	b11d      	cbz	r5, 8000414 <__udivmoddi4+0xa4>
 800040c:	40d4      	lsrs	r4, r2
 800040e:	2300      	movs	r3, #0
 8000410:	e9c5 4300 	strd	r4, r3, [r5]
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	428b      	cmp	r3, r1
 800041c:	d909      	bls.n	8000432 <__udivmoddi4+0xc2>
 800041e:	2d00      	cmp	r5, #0
 8000420:	f000 80ef 	beq.w	8000602 <__udivmoddi4+0x292>
 8000424:	2600      	movs	r6, #0
 8000426:	e9c5 0100 	strd	r0, r1, [r5]
 800042a:	4630      	mov	r0, r6
 800042c:	4631      	mov	r1, r6
 800042e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000432:	fab3 f683 	clz	r6, r3
 8000436:	2e00      	cmp	r6, #0
 8000438:	d14a      	bne.n	80004d0 <__udivmoddi4+0x160>
 800043a:	428b      	cmp	r3, r1
 800043c:	d302      	bcc.n	8000444 <__udivmoddi4+0xd4>
 800043e:	4282      	cmp	r2, r0
 8000440:	f200 80f9 	bhi.w	8000636 <__udivmoddi4+0x2c6>
 8000444:	1a84      	subs	r4, r0, r2
 8000446:	eb61 0303 	sbc.w	r3, r1, r3
 800044a:	2001      	movs	r0, #1
 800044c:	469e      	mov	lr, r3
 800044e:	2d00      	cmp	r5, #0
 8000450:	d0e0      	beq.n	8000414 <__udivmoddi4+0xa4>
 8000452:	e9c5 4e00 	strd	r4, lr, [r5]
 8000456:	e7dd      	b.n	8000414 <__udivmoddi4+0xa4>
 8000458:	b902      	cbnz	r2, 800045c <__udivmoddi4+0xec>
 800045a:	deff      	udf	#255	; 0xff
 800045c:	fab2 f282 	clz	r2, r2
 8000460:	2a00      	cmp	r2, #0
 8000462:	f040 8092 	bne.w	800058a <__udivmoddi4+0x21a>
 8000466:	eba1 010c 	sub.w	r1, r1, ip
 800046a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800046e:	fa1f fe8c 	uxth.w	lr, ip
 8000472:	2601      	movs	r6, #1
 8000474:	0c20      	lsrs	r0, r4, #16
 8000476:	fbb1 f3f7 	udiv	r3, r1, r7
 800047a:	fb07 1113 	mls	r1, r7, r3, r1
 800047e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000482:	fb0e f003 	mul.w	r0, lr, r3
 8000486:	4288      	cmp	r0, r1
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0x12c>
 800048a:	eb1c 0101 	adds.w	r1, ip, r1
 800048e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000492:	d202      	bcs.n	800049a <__udivmoddi4+0x12a>
 8000494:	4288      	cmp	r0, r1
 8000496:	f200 80cb 	bhi.w	8000630 <__udivmoddi4+0x2c0>
 800049a:	4643      	mov	r3, r8
 800049c:	1a09      	subs	r1, r1, r0
 800049e:	b2a4      	uxth	r4, r4
 80004a0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004a4:	fb07 1110 	mls	r1, r7, r0, r1
 80004a8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004ac:	fb0e fe00 	mul.w	lr, lr, r0
 80004b0:	45a6      	cmp	lr, r4
 80004b2:	d908      	bls.n	80004c6 <__udivmoddi4+0x156>
 80004b4:	eb1c 0404 	adds.w	r4, ip, r4
 80004b8:	f100 31ff 	add.w	r1, r0, #4294967295
 80004bc:	d202      	bcs.n	80004c4 <__udivmoddi4+0x154>
 80004be:	45a6      	cmp	lr, r4
 80004c0:	f200 80bb 	bhi.w	800063a <__udivmoddi4+0x2ca>
 80004c4:	4608      	mov	r0, r1
 80004c6:	eba4 040e 	sub.w	r4, r4, lr
 80004ca:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004ce:	e79c      	b.n	800040a <__udivmoddi4+0x9a>
 80004d0:	f1c6 0720 	rsb	r7, r6, #32
 80004d4:	40b3      	lsls	r3, r6
 80004d6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004da:	ea4c 0c03 	orr.w	ip, ip, r3
 80004de:	fa20 f407 	lsr.w	r4, r0, r7
 80004e2:	fa01 f306 	lsl.w	r3, r1, r6
 80004e6:	431c      	orrs	r4, r3
 80004e8:	40f9      	lsrs	r1, r7
 80004ea:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004ee:	fa00 f306 	lsl.w	r3, r0, r6
 80004f2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004f6:	0c20      	lsrs	r0, r4, #16
 80004f8:	fa1f fe8c 	uxth.w	lr, ip
 80004fc:	fb09 1118 	mls	r1, r9, r8, r1
 8000500:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000504:	fb08 f00e 	mul.w	r0, r8, lr
 8000508:	4288      	cmp	r0, r1
 800050a:	fa02 f206 	lsl.w	r2, r2, r6
 800050e:	d90b      	bls.n	8000528 <__udivmoddi4+0x1b8>
 8000510:	eb1c 0101 	adds.w	r1, ip, r1
 8000514:	f108 3aff 	add.w	sl, r8, #4294967295
 8000518:	f080 8088 	bcs.w	800062c <__udivmoddi4+0x2bc>
 800051c:	4288      	cmp	r0, r1
 800051e:	f240 8085 	bls.w	800062c <__udivmoddi4+0x2bc>
 8000522:	f1a8 0802 	sub.w	r8, r8, #2
 8000526:	4461      	add	r1, ip
 8000528:	1a09      	subs	r1, r1, r0
 800052a:	b2a4      	uxth	r4, r4
 800052c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000530:	fb09 1110 	mls	r1, r9, r0, r1
 8000534:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000538:	fb00 fe0e 	mul.w	lr, r0, lr
 800053c:	458e      	cmp	lr, r1
 800053e:	d908      	bls.n	8000552 <__udivmoddi4+0x1e2>
 8000540:	eb1c 0101 	adds.w	r1, ip, r1
 8000544:	f100 34ff 	add.w	r4, r0, #4294967295
 8000548:	d26c      	bcs.n	8000624 <__udivmoddi4+0x2b4>
 800054a:	458e      	cmp	lr, r1
 800054c:	d96a      	bls.n	8000624 <__udivmoddi4+0x2b4>
 800054e:	3802      	subs	r0, #2
 8000550:	4461      	add	r1, ip
 8000552:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000556:	fba0 9402 	umull	r9, r4, r0, r2
 800055a:	eba1 010e 	sub.w	r1, r1, lr
 800055e:	42a1      	cmp	r1, r4
 8000560:	46c8      	mov	r8, r9
 8000562:	46a6      	mov	lr, r4
 8000564:	d356      	bcc.n	8000614 <__udivmoddi4+0x2a4>
 8000566:	d053      	beq.n	8000610 <__udivmoddi4+0x2a0>
 8000568:	b15d      	cbz	r5, 8000582 <__udivmoddi4+0x212>
 800056a:	ebb3 0208 	subs.w	r2, r3, r8
 800056e:	eb61 010e 	sbc.w	r1, r1, lr
 8000572:	fa01 f707 	lsl.w	r7, r1, r7
 8000576:	fa22 f306 	lsr.w	r3, r2, r6
 800057a:	40f1      	lsrs	r1, r6
 800057c:	431f      	orrs	r7, r3
 800057e:	e9c5 7100 	strd	r7, r1, [r5]
 8000582:	2600      	movs	r6, #0
 8000584:	4631      	mov	r1, r6
 8000586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	40d8      	lsrs	r0, r3
 8000590:	fa0c fc02 	lsl.w	ip, ip, r2
 8000594:	fa21 f303 	lsr.w	r3, r1, r3
 8000598:	4091      	lsls	r1, r2
 800059a:	4301      	orrs	r1, r0
 800059c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005a0:	fa1f fe8c 	uxth.w	lr, ip
 80005a4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005a8:	fb07 3610 	mls	r6, r7, r0, r3
 80005ac:	0c0b      	lsrs	r3, r1, #16
 80005ae:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005b2:	fb00 f60e 	mul.w	r6, r0, lr
 80005b6:	429e      	cmp	r6, r3
 80005b8:	fa04 f402 	lsl.w	r4, r4, r2
 80005bc:	d908      	bls.n	80005d0 <__udivmoddi4+0x260>
 80005be:	eb1c 0303 	adds.w	r3, ip, r3
 80005c2:	f100 38ff 	add.w	r8, r0, #4294967295
 80005c6:	d22f      	bcs.n	8000628 <__udivmoddi4+0x2b8>
 80005c8:	429e      	cmp	r6, r3
 80005ca:	d92d      	bls.n	8000628 <__udivmoddi4+0x2b8>
 80005cc:	3802      	subs	r0, #2
 80005ce:	4463      	add	r3, ip
 80005d0:	1b9b      	subs	r3, r3, r6
 80005d2:	b289      	uxth	r1, r1
 80005d4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005d8:	fb07 3316 	mls	r3, r7, r6, r3
 80005dc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005e0:	fb06 f30e 	mul.w	r3, r6, lr
 80005e4:	428b      	cmp	r3, r1
 80005e6:	d908      	bls.n	80005fa <__udivmoddi4+0x28a>
 80005e8:	eb1c 0101 	adds.w	r1, ip, r1
 80005ec:	f106 38ff 	add.w	r8, r6, #4294967295
 80005f0:	d216      	bcs.n	8000620 <__udivmoddi4+0x2b0>
 80005f2:	428b      	cmp	r3, r1
 80005f4:	d914      	bls.n	8000620 <__udivmoddi4+0x2b0>
 80005f6:	3e02      	subs	r6, #2
 80005f8:	4461      	add	r1, ip
 80005fa:	1ac9      	subs	r1, r1, r3
 80005fc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000600:	e738      	b.n	8000474 <__udivmoddi4+0x104>
 8000602:	462e      	mov	r6, r5
 8000604:	4628      	mov	r0, r5
 8000606:	e705      	b.n	8000414 <__udivmoddi4+0xa4>
 8000608:	4606      	mov	r6, r0
 800060a:	e6e3      	b.n	80003d4 <__udivmoddi4+0x64>
 800060c:	4618      	mov	r0, r3
 800060e:	e6f8      	b.n	8000402 <__udivmoddi4+0x92>
 8000610:	454b      	cmp	r3, r9
 8000612:	d2a9      	bcs.n	8000568 <__udivmoddi4+0x1f8>
 8000614:	ebb9 0802 	subs.w	r8, r9, r2
 8000618:	eb64 0e0c 	sbc.w	lr, r4, ip
 800061c:	3801      	subs	r0, #1
 800061e:	e7a3      	b.n	8000568 <__udivmoddi4+0x1f8>
 8000620:	4646      	mov	r6, r8
 8000622:	e7ea      	b.n	80005fa <__udivmoddi4+0x28a>
 8000624:	4620      	mov	r0, r4
 8000626:	e794      	b.n	8000552 <__udivmoddi4+0x1e2>
 8000628:	4640      	mov	r0, r8
 800062a:	e7d1      	b.n	80005d0 <__udivmoddi4+0x260>
 800062c:	46d0      	mov	r8, sl
 800062e:	e77b      	b.n	8000528 <__udivmoddi4+0x1b8>
 8000630:	3b02      	subs	r3, #2
 8000632:	4461      	add	r1, ip
 8000634:	e732      	b.n	800049c <__udivmoddi4+0x12c>
 8000636:	4630      	mov	r0, r6
 8000638:	e709      	b.n	800044e <__udivmoddi4+0xde>
 800063a:	4464      	add	r4, ip
 800063c:	3802      	subs	r0, #2
 800063e:	e742      	b.n	80004c6 <__udivmoddi4+0x156>

08000640 <__aeabi_idiv0>:
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop

08000644 <APP_LED_Clear>:
*                   Section: Application Local Functions                               P A C K   E M U L A T O R
*
***************************************************************************************************************/

void APP_LED_Clear(uint8_t led)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	4603      	mov	r3, r0
 800064c:	71fb      	strb	r3, [r7, #7]
    switch (led) {
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	2b02      	cmp	r3, #2
 8000652:	d014      	beq.n	800067e <APP_LED_Clear+0x3a>
 8000654:	2b02      	cmp	r3, #2
 8000656:	dc19      	bgt.n	800068c <APP_LED_Clear+0x48>
 8000658:	2b00      	cmp	r3, #0
 800065a:	d002      	beq.n	8000662 <APP_LED_Clear+0x1e>
 800065c:	2b01      	cmp	r3, #1
 800065e:	d007      	beq.n	8000670 <APP_LED_Clear+0x2c>
        	HAL_GPIO_WritePin(LED4_GREEN_GPIO_Port,  LED4_GREEN_Pin , GPIO_PIN_RESET);
            break;
        case 2: //LED_On(LED2);
            HAL_GPIO_WritePin(LED6_BLUE_GPIO_Port,  LED6_BLUE_Pin , GPIO_PIN_RESET);
            break;
        default: break;
 8000660:	e014      	b.n	800068c <APP_LED_Clear+0x48>
        	HAL_GPIO_WritePin(LED5_RED_GPIO_Port,  LED5_RED_Pin , GPIO_PIN_RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000668:	480b      	ldr	r0, [pc, #44]	; (8000698 <APP_LED_Clear+0x54>)
 800066a:	f004 fe09 	bl	8005280 <HAL_GPIO_WritePin>
            break;
 800066e:	e00e      	b.n	800068e <APP_LED_Clear+0x4a>
        	HAL_GPIO_WritePin(LED4_GREEN_GPIO_Port,  LED4_GREEN_Pin , GPIO_PIN_RESET);
 8000670:	2200      	movs	r2, #0
 8000672:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000676:	4808      	ldr	r0, [pc, #32]	; (8000698 <APP_LED_Clear+0x54>)
 8000678:	f004 fe02 	bl	8005280 <HAL_GPIO_WritePin>
            break;
 800067c:	e007      	b.n	800068e <APP_LED_Clear+0x4a>
            HAL_GPIO_WritePin(LED6_BLUE_GPIO_Port,  LED6_BLUE_Pin , GPIO_PIN_RESET);
 800067e:	2200      	movs	r2, #0
 8000680:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000684:	4804      	ldr	r0, [pc, #16]	; (8000698 <APP_LED_Clear+0x54>)
 8000686:	f004 fdfb 	bl	8005280 <HAL_GPIO_WritePin>
            break;
 800068a:	e000      	b.n	800068e <APP_LED_Clear+0x4a>
        default: break;
 800068c:	bf00      	nop
    }
}
 800068e:	bf00      	nop
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	40020c00 	.word	0x40020c00

0800069c <APP_LED_Set>:

void APP_LED_Set(uint8_t led)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	71fb      	strb	r3, [r7, #7]
    switch (led) {
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	2b02      	cmp	r3, #2
 80006aa:	d014      	beq.n	80006d6 <APP_LED_Set+0x3a>
 80006ac:	2b02      	cmp	r3, #2
 80006ae:	dc19      	bgt.n	80006e4 <APP_LED_Set+0x48>
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d002      	beq.n	80006ba <APP_LED_Set+0x1e>
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	d007      	beq.n	80006c8 <APP_LED_Set+0x2c>
        	HAL_GPIO_WritePin(LED4_GREEN_GPIO_Port,  LED4_GREEN_Pin , GPIO_PIN_SET);
            break;
        case 2: //LED_On(LED2);
            HAL_GPIO_WritePin(LED6_BLUE_GPIO_Port,  LED6_BLUE_Pin , GPIO_PIN_SET);
            break;
        default: break;
 80006b8:	e014      	b.n	80006e4 <APP_LED_Set+0x48>
        	HAL_GPIO_WritePin(LED5_RED_GPIO_Port,  LED5_RED_Pin , GPIO_PIN_SET);
 80006ba:	2201      	movs	r2, #1
 80006bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006c0:	480b      	ldr	r0, [pc, #44]	; (80006f0 <APP_LED_Set+0x54>)
 80006c2:	f004 fddd 	bl	8005280 <HAL_GPIO_WritePin>
            break;
 80006c6:	e00e      	b.n	80006e6 <APP_LED_Set+0x4a>
        	HAL_GPIO_WritePin(LED4_GREEN_GPIO_Port,  LED4_GREEN_Pin , GPIO_PIN_SET);
 80006c8:	2201      	movs	r2, #1
 80006ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006ce:	4808      	ldr	r0, [pc, #32]	; (80006f0 <APP_LED_Set+0x54>)
 80006d0:	f004 fdd6 	bl	8005280 <HAL_GPIO_WritePin>
            break;
 80006d4:	e007      	b.n	80006e6 <APP_LED_Set+0x4a>
            HAL_GPIO_WritePin(LED6_BLUE_GPIO_Port,  LED6_BLUE_Pin , GPIO_PIN_SET);
 80006d6:	2201      	movs	r2, #1
 80006d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006dc:	4804      	ldr	r0, [pc, #16]	; (80006f0 <APP_LED_Set+0x54>)
 80006de:	f004 fdcf 	bl	8005280 <HAL_GPIO_WritePin>
            break;
 80006e2:	e000      	b.n	80006e6 <APP_LED_Set+0x4a>
        default: break;
 80006e4:	bf00      	nop
    }
}
 80006e6:	bf00      	nop
 80006e8:	3708      	adds	r7, #8
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	40020c00 	.word	0x40020c00

080006f4 <APP_Initialize>:

/***************************************************************************************************************
*     A P P _ I n i t i a l i z e                                                      P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_Initialize(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0


  //clear the batteryModule Array
  memset(module,0,sizeof(module));
 80006f8:	f24c 5280 	movw	r2, #50560	; 0xc580
 80006fc:	2100      	movs	r1, #0
 80006fe:	48ba      	ldr	r0, [pc, #744]	; (80009e8 <APP_Initialize+0x2f4>)
 8000700:	f006 fe94 	bl	800742c <memset>

  //set up a couple of modules
  //module[0]
  module[0].mfgId           = 0xDC;
 8000704:	4bb8      	ldr	r3, [pc, #736]	; (80009e8 <APP_Initialize+0x2f4>)
 8000706:	22dc      	movs	r2, #220	; 0xdc
 8000708:	701a      	strb	r2, [r3, #0]
  module[0].partId          = 0x01;
 800070a:	4bb7      	ldr	r3, [pc, #732]	; (80009e8 <APP_Initialize+0x2f4>)
 800070c:	2201      	movs	r2, #1
 800070e:	705a      	strb	r2, [r3, #1]
  module[0].uniqueId        = 0xBA770001;
 8000710:	4bb5      	ldr	r3, [pc, #724]	; (80009e8 <APP_Initialize+0x2f4>)
 8000712:	4ab6      	ldr	r2, [pc, #728]	; (80009ec <APP_Initialize+0x2f8>)
 8000714:	605a      	str	r2, [r3, #4]
  module[0].mmv             = (uint16_t)( 400  /MODULE_VOLTAGE_FACTOR);
 8000716:	4bb4      	ldr	r3, [pc, #720]	; (80009e8 <APP_Initialize+0x2f4>)
 8000718:	f646 022a 	movw	r2, #26666	; 0x682a
 800071c:	829a      	strh	r2, [r3, #20]
  module[0].mmc             = (uint16_t)( 300  /MODULE_CURRENT_FACTOR - (MODULE_CURRENT_BASE/MODULE_CURRENT_FACTOR));
 800071e:	4bb2      	ldr	r3, [pc, #712]	; (80009e8 <APP_Initialize+0x2f4>)
 8000720:	f64b 2298 	movw	r2, #47768	; 0xba98
 8000724:	82da      	strh	r2, [r3, #22]
  module[0].state           = moduleOff;
 8000726:	4bb0      	ldr	r3, [pc, #704]	; (80009e8 <APP_Initialize+0x2f4>)
 8000728:	2200      	movs	r2, #0
 800072a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  module[0].fwVersion       = 8200;
 800072e:	4bae      	ldr	r3, [pc, #696]	; (80009e8 <APP_Initialize+0x2f4>)
 8000730:	f242 0208 	movw	r2, #8200	; 0x2008
 8000734:	815a      	strh	r2, [r3, #10]
  module[0].hwVersion       = 1000;
 8000736:	4bac      	ldr	r3, [pc, #688]	; (80009e8 <APP_Initialize+0x2f4>)
 8000738:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800073c:	819a      	strh	r2, [r3, #12]
  module[0].maxChargeA      = (uint16_t)( 500/MODULE_CURRENT_FACTOR - (MODULE_CURRENT_BASE/MODULE_CURRENT_FACTOR));
 800073e:	4baa      	ldr	r3, [pc, #680]	; (80009e8 <APP_Initialize+0x2f4>)
 8000740:	f24e 12a8 	movw	r2, #57768	; 0xe1a8
 8000744:	81da      	strh	r2, [r3, #14]
  module[0].maxDischargeA   = (uint16_t)( 500/MODULE_CURRENT_FACTOR - (MODULE_CURRENT_BASE/MODULE_CURRENT_FACTOR));
 8000746:	4ba8      	ldr	r3, [pc, #672]	; (80009e8 <APP_Initialize+0x2f4>)
 8000748:	f24e 12a8 	movw	r2, #57768	; 0xe1a8
 800074c:	821a      	strh	r2, [r3, #16]
  module[0].maxChargeEndV   = (uint16_t)( 500/MODULE_VOLTAGE_FACTOR);
 800074e:	4ba6      	ldr	r3, [pc, #664]	; (80009e8 <APP_Initialize+0x2f4>)
 8000750:	f248 2235 	movw	r2, #33333	; 0x8235
 8000754:	825a      	strh	r2, [r3, #18]
  module[0].voltHi          = (uint16_t)( 3.6    /CELL_VOLTAGE_FACTOR);
 8000756:	4ba4      	ldr	r3, [pc, #656]	; (80009e8 <APP_Initialize+0x2f4>)
 8000758:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 800075c:	83da      	strh	r2, [r3, #30]
  module[0].voltLo          = (uint16_t)( 3.4    /CELL_VOLTAGE_FACTOR);
 800075e:	4ba2      	ldr	r3, [pc, #648]	; (80009e8 <APP_Initialize+0x2f4>)
 8000760:	f640 5248 	movw	r2, #3400	; 0xd48
 8000764:	841a      	strh	r2, [r3, #32]
  module[0].voltAvg         = (uint16_t)( 3.5    /CELL_VOLTAGE_FACTOR);
 8000766:	4ba0      	ldr	r3, [pc, #640]	; (80009e8 <APP_Initialize+0x2f4>)
 8000768:	f640 52ac 	movw	r2, #3500	; 0xdac
 800076c:	845a      	strh	r2, [r3, #34]	; 0x22
  module[0].tempHi          = (uint16_t)( 51    /TEMPERATURE_FACTOR - (TEMPERATURE_BASE/TEMPERATURE_FACTOR));
 800076e:	4b9e      	ldr	r3, [pc, #632]	; (80009e8 <APP_Initialize+0x2f4>)
 8000770:	f642 128b 	movw	r2, #10635	; 0x298b
 8000774:	831a      	strh	r2, [r3, #24]
  module[0].tempLo          = (uint16_t)( 48    /TEMPERATURE_FACTOR - (TEMPERATURE_BASE/TEMPERATURE_FACTOR));
 8000776:	4b9c      	ldr	r3, [pc, #624]	; (80009e8 <APP_Initialize+0x2f4>)
 8000778:	f642 025f 	movw	r2, #10335	; 0x285f
 800077c:	835a      	strh	r2, [r3, #26]
  module[0].tempAvg         = (uint16_t)( 49    /TEMPERATURE_FACTOR - (TEMPERATURE_BASE/TEMPERATURE_FACTOR));
 800077e:	4b9a      	ldr	r3, [pc, #616]	; (80009e8 <APP_Initialize+0x2f4>)
 8000780:	f642 02c3 	movw	r2, #10435	; 0x28c3
 8000784:	839a      	strh	r2, [r3, #28]
  module[0].soc             = (uint8_t) ( 95/PERCENTAGE_FACTOR);
 8000786:	4b98      	ldr	r3, [pc, #608]	; (80009e8 <APP_Initialize+0x2f4>)
 8000788:	22be      	movs	r2, #190	; 0xbe
 800078a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  module[0].soh             = (uint8_t) ( 95/PERCENTAGE_FACTOR);
 800078e:	4b96      	ldr	r3, [pc, #600]	; (80009e8 <APP_Initialize+0x2f4>)
 8000790:	22be      	movs	r2, #190	; 0xbe
 8000792:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  module[0].cellCount       = 5;
 8000796:	4b94      	ldr	r3, [pc, #592]	; (80009e8 <APP_Initialize+0x2f4>)
 8000798:	2205      	movs	r2, #5
 800079a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  module[0].cell[0].voltage = 1;
 800079e:	4b92      	ldr	r3, [pc, #584]	; (80009e8 <APP_Initialize+0x2f4>)
 80007a0:	2201      	movs	r2, #1
 80007a2:	855a      	strh	r2, [r3, #42]	; 0x2a
  module[0].cell[0].temp    = 48;
 80007a4:	4b90      	ldr	r3, [pc, #576]	; (80009e8 <APP_Initialize+0x2f4>)
 80007a6:	2230      	movs	r2, #48	; 0x30
 80007a8:	859a      	strh	r2, [r3, #44]	; 0x2c
  module[0].cell[0].soc     = 90;
 80007aa:	4b8f      	ldr	r3, [pc, #572]	; (80009e8 <APP_Initialize+0x2f4>)
 80007ac:	225a      	movs	r2, #90	; 0x5a
 80007ae:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  module[0].cell[0].soh     = 100;
 80007b2:	4b8d      	ldr	r3, [pc, #564]	; (80009e8 <APP_Initialize+0x2f4>)
 80007b4:	2264      	movs	r2, #100	; 0x64
 80007b6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  module[0].cell[1].voltage = 1;
 80007ba:	4b8b      	ldr	r3, [pc, #556]	; (80009e8 <APP_Initialize+0x2f4>)
 80007bc:	2201      	movs	r2, #1
 80007be:	861a      	strh	r2, [r3, #48]	; 0x30
  module[0].cell[1].temp    = 48;
 80007c0:	4b89      	ldr	r3, [pc, #548]	; (80009e8 <APP_Initialize+0x2f4>)
 80007c2:	2230      	movs	r2, #48	; 0x30
 80007c4:	865a      	strh	r2, [r3, #50]	; 0x32
  module[0].cell[1].soc     = 90;
 80007c6:	4b88      	ldr	r3, [pc, #544]	; (80009e8 <APP_Initialize+0x2f4>)
 80007c8:	225a      	movs	r2, #90	; 0x5a
 80007ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  module[0].cell[1].soh     = 90;
 80007ce:	4b86      	ldr	r3, [pc, #536]	; (80009e8 <APP_Initialize+0x2f4>)
 80007d0:	225a      	movs	r2, #90	; 0x5a
 80007d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  module[0].cell[2].voltage = 1;
 80007d6:	4b84      	ldr	r3, [pc, #528]	; (80009e8 <APP_Initialize+0x2f4>)
 80007d8:	2201      	movs	r2, #1
 80007da:	86da      	strh	r2, [r3, #54]	; 0x36
  module[0].cell[2].temp    = 48;
 80007dc:	4b82      	ldr	r3, [pc, #520]	; (80009e8 <APP_Initialize+0x2f4>)
 80007de:	2230      	movs	r2, #48	; 0x30
 80007e0:	871a      	strh	r2, [r3, #56]	; 0x38
  module[0].cell[2].soc     = 90;
 80007e2:	4b81      	ldr	r3, [pc, #516]	; (80009e8 <APP_Initialize+0x2f4>)
 80007e4:	225a      	movs	r2, #90	; 0x5a
 80007e6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  module[0].cell[2].soh     = 100;
 80007ea:	4b7f      	ldr	r3, [pc, #508]	; (80009e8 <APP_Initialize+0x2f4>)
 80007ec:	2264      	movs	r2, #100	; 0x64
 80007ee:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
  module[0].cell[3].voltage = 1;
 80007f2:	4b7d      	ldr	r3, [pc, #500]	; (80009e8 <APP_Initialize+0x2f4>)
 80007f4:	2201      	movs	r2, #1
 80007f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  module[0].cell[3].temp    = 49;
 80007f8:	4b7b      	ldr	r3, [pc, #492]	; (80009e8 <APP_Initialize+0x2f4>)
 80007fa:	2231      	movs	r2, #49	; 0x31
 80007fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  module[0].cell[3].soc     = 90;
 80007fe:	4b7a      	ldr	r3, [pc, #488]	; (80009e8 <APP_Initialize+0x2f4>)
 8000800:	225a      	movs	r2, #90	; 0x5a
 8000802:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  module[0].cell[3].soh     = 99;
 8000806:	4b78      	ldr	r3, [pc, #480]	; (80009e8 <APP_Initialize+0x2f4>)
 8000808:	2263      	movs	r2, #99	; 0x63
 800080a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  module[0].cell[4].voltage = 1;
 800080e:	4b76      	ldr	r3, [pc, #472]	; (80009e8 <APP_Initialize+0x2f4>)
 8000810:	2201      	movs	r2, #1
 8000812:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  module[0].cell[4].temp    = 50;
 8000816:	4b74      	ldr	r3, [pc, #464]	; (80009e8 <APP_Initialize+0x2f4>)
 8000818:	2232      	movs	r2, #50	; 0x32
 800081a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  module[0].cell[4].soc     = 91;
 800081e:	4b72      	ldr	r3, [pc, #456]	; (80009e8 <APP_Initialize+0x2f4>)
 8000820:	225b      	movs	r2, #91	; 0x5b
 8000822:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
  module[0].cell[4].soh     = 100;
 8000826:	4b70      	ldr	r3, [pc, #448]	; (80009e8 <APP_Initialize+0x2f4>)
 8000828:	2264      	movs	r2, #100	; 0x64
 800082a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  moduleCount++;
 800082e:	4b70      	ldr	r3, [pc, #448]	; (80009f0 <APP_Initialize+0x2fc>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	3301      	adds	r3, #1
 8000834:	b2da      	uxtb	r2, r3
 8000836:	4b6e      	ldr	r3, [pc, #440]	; (80009f0 <APP_Initialize+0x2fc>)
 8000838:	701a      	strb	r2, [r3, #0]

  //module[1]
  module[1].mfgId           = 0xDC;
 800083a:	4b6b      	ldr	r3, [pc, #428]	; (80009e8 <APP_Initialize+0x2f4>)
 800083c:	22dc      	movs	r2, #220	; 0xdc
 800083e:	f883 262c 	strb.w	r2, [r3, #1580]	; 0x62c
  module[1].partId          = 0x01;
 8000842:	4b69      	ldr	r3, [pc, #420]	; (80009e8 <APP_Initialize+0x2f4>)
 8000844:	2201      	movs	r2, #1
 8000846:	f883 262d 	strb.w	r2, [r3, #1581]	; 0x62d
  module[1].uniqueId        = 0xBA770002;
 800084a:	4b67      	ldr	r3, [pc, #412]	; (80009e8 <APP_Initialize+0x2f4>)
 800084c:	4a69      	ldr	r2, [pc, #420]	; (80009f4 <APP_Initialize+0x300>)
 800084e:	f8c3 2630 	str.w	r2, [r3, #1584]	; 0x630
  module[1].mmv             = (uint16_t)( 400.5  /MODULE_VOLTAGE_FACTOR);
 8000852:	4b65      	ldr	r3, [pc, #404]	; (80009e8 <APP_Initialize+0x2f4>)
 8000854:	f646 024c 	movw	r2, #26700	; 0x684c
 8000858:	f8a3 2640 	strh.w	r2, [r3, #1600]	; 0x640
  module[1].mmc             = (uint16_t)( 200    /MODULE_CURRENT_FACTOR - (MODULE_CURRENT_BASE/MODULE_CURRENT_FACTOR));
 800085c:	4b62      	ldr	r3, [pc, #392]	; (80009e8 <APP_Initialize+0x2f4>)
 800085e:	f24a 7210 	movw	r2, #42768	; 0xa710
 8000862:	f8a3 2642 	strh.w	r2, [r3, #1602]	; 0x642
  module[1].state           = moduleOff;
 8000866:	4b60      	ldr	r3, [pc, #384]	; (80009e8 <APP_Initialize+0x2f4>)
 8000868:	2200      	movs	r2, #0
 800086a:	f883 2650 	strb.w	r2, [r3, #1616]	; 0x650
  module[1].fwVersion       = 8200;
 800086e:	4b5e      	ldr	r3, [pc, #376]	; (80009e8 <APP_Initialize+0x2f4>)
 8000870:	f242 0208 	movw	r2, #8200	; 0x2008
 8000874:	f8a3 2636 	strh.w	r2, [r3, #1590]	; 0x636
  module[1].hwVersion       = 1000;
 8000878:	4b5b      	ldr	r3, [pc, #364]	; (80009e8 <APP_Initialize+0x2f4>)
 800087a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800087e:	f8a3 2638 	strh.w	r2, [r3, #1592]	; 0x638
  module[1].maxChargeA      = (uint16_t)( 500  /MODULE_CURRENT_FACTOR - (MODULE_CURRENT_BASE/MODULE_CURRENT_FACTOR));
 8000882:	4b59      	ldr	r3, [pc, #356]	; (80009e8 <APP_Initialize+0x2f4>)
 8000884:	f24e 12a8 	movw	r2, #57768	; 0xe1a8
 8000888:	f8a3 263a 	strh.w	r2, [r3, #1594]	; 0x63a
  module[1].maxDischargeA   = (uint16_t)( 500  /MODULE_CURRENT_FACTOR - (MODULE_CURRENT_BASE/MODULE_CURRENT_FACTOR));
 800088c:	4b56      	ldr	r3, [pc, #344]	; (80009e8 <APP_Initialize+0x2f4>)
 800088e:	f24e 12a8 	movw	r2, #57768	; 0xe1a8
 8000892:	f8a3 263c 	strh.w	r2, [r3, #1596]	; 0x63c
  module[1].maxChargeEndV   = (uint16_t)( 400  /MODULE_VOLTAGE_FACTOR);
 8000896:	4b54      	ldr	r3, [pc, #336]	; (80009e8 <APP_Initialize+0x2f4>)
 8000898:	f646 022a 	movw	r2, #26666	; 0x682a
 800089c:	f8a3 263e 	strh.w	r2, [r3, #1598]	; 0x63e
  module[1].voltHi          = (uint16_t)( 3.7  /CELL_VOLTAGE_FACTOR);
 80008a0:	4b51      	ldr	r3, [pc, #324]	; (80009e8 <APP_Initialize+0x2f4>)
 80008a2:	f640 6274 	movw	r2, #3700	; 0xe74
 80008a6:	f8a3 264a 	strh.w	r2, [r3, #1610]	; 0x64a
  module[1].voltLo          = (uint16_t)( 3.5  /CELL_VOLTAGE_FACTOR);
 80008aa:	4b4f      	ldr	r3, [pc, #316]	; (80009e8 <APP_Initialize+0x2f4>)
 80008ac:	f640 52ac 	movw	r2, #3500	; 0xdac
 80008b0:	f8a3 264c 	strh.w	r2, [r3, #1612]	; 0x64c
  module[1].voltAvg         = (uint16_t)( 3.6  /CELL_VOLTAGE_FACTOR);
 80008b4:	4b4c      	ldr	r3, [pc, #304]	; (80009e8 <APP_Initialize+0x2f4>)
 80008b6:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 80008ba:	f8a3 264e 	strh.w	r2, [r3, #1614]	; 0x64e
  module[1].tempHi          = (uint16_t)( 50   /TEMPERATURE_FACTOR - (TEMPERATURE_BASE/TEMPERATURE_FACTOR));
 80008be:	4b4a      	ldr	r3, [pc, #296]	; (80009e8 <APP_Initialize+0x2f4>)
 80008c0:	f642 1227 	movw	r2, #10535	; 0x2927
 80008c4:	f8a3 2644 	strh.w	r2, [r3, #1604]	; 0x644
  module[1].tempLo          = (uint16_t)( 47   /TEMPERATURE_FACTOR - (TEMPERATURE_BASE/TEMPERATURE_FACTOR));
 80008c8:	4b47      	ldr	r3, [pc, #284]	; (80009e8 <APP_Initialize+0x2f4>)
 80008ca:	f242 72fb 	movw	r2, #10235	; 0x27fb
 80008ce:	f8a3 2646 	strh.w	r2, [r3, #1606]	; 0x646
  module[1].tempAvg         = (uint16_t)( 49   /TEMPERATURE_FACTOR - (TEMPERATURE_BASE/TEMPERATURE_FACTOR));
 80008d2:	4b45      	ldr	r3, [pc, #276]	; (80009e8 <APP_Initialize+0x2f4>)
 80008d4:	f642 02c3 	movw	r2, #10435	; 0x28c3
 80008d8:	f8a3 2648 	strh.w	r2, [r3, #1608]	; 0x648
  module[1].soc             = (uint8_t) ( 90   /PERCENTAGE_FACTOR);
 80008dc:	4b42      	ldr	r3, [pc, #264]	; (80009e8 <APP_Initialize+0x2f4>)
 80008de:	22b4      	movs	r2, #180	; 0xb4
 80008e0:	f883 2652 	strb.w	r2, [r3, #1618]	; 0x652
  module[1].soh             = (uint8_t) ( 90   /PERCENTAGE_FACTOR);
 80008e4:	4b40      	ldr	r3, [pc, #256]	; (80009e8 <APP_Initialize+0x2f4>)
 80008e6:	22b4      	movs	r2, #180	; 0xb4
 80008e8:	f883 2653 	strb.w	r2, [r3, #1619]	; 0x653
  module[1].cellCount       = 5;
 80008ec:	4b3e      	ldr	r3, [pc, #248]	; (80009e8 <APP_Initialize+0x2f4>)
 80008ee:	2205      	movs	r2, #5
 80008f0:	f883 2654 	strb.w	r2, [r3, #1620]	; 0x654
  module[1].cell[0].voltage = 1;
 80008f4:	4b3c      	ldr	r3, [pc, #240]	; (80009e8 <APP_Initialize+0x2f4>)
 80008f6:	2201      	movs	r2, #1
 80008f8:	f8a3 2656 	strh.w	r2, [r3, #1622]	; 0x656
  module[1].cell[0].temp    = 48;
 80008fc:	4b3a      	ldr	r3, [pc, #232]	; (80009e8 <APP_Initialize+0x2f4>)
 80008fe:	2230      	movs	r2, #48	; 0x30
 8000900:	f8a3 2658 	strh.w	r2, [r3, #1624]	; 0x658
  module[1].cell[0].soc     = 90;
 8000904:	4b38      	ldr	r3, [pc, #224]	; (80009e8 <APP_Initialize+0x2f4>)
 8000906:	225a      	movs	r2, #90	; 0x5a
 8000908:	f883 265a 	strb.w	r2, [r3, #1626]	; 0x65a
  module[1].cell[0].soh     = 96;
 800090c:	4b36      	ldr	r3, [pc, #216]	; (80009e8 <APP_Initialize+0x2f4>)
 800090e:	2260      	movs	r2, #96	; 0x60
 8000910:	f883 265b 	strb.w	r2, [r3, #1627]	; 0x65b
  module[1].cell[1].voltage = 1;
 8000914:	4b34      	ldr	r3, [pc, #208]	; (80009e8 <APP_Initialize+0x2f4>)
 8000916:	2201      	movs	r2, #1
 8000918:	f8a3 265c 	strh.w	r2, [r3, #1628]	; 0x65c
  module[1].cell[1].temp    = 48;
 800091c:	4b32      	ldr	r3, [pc, #200]	; (80009e8 <APP_Initialize+0x2f4>)
 800091e:	2230      	movs	r2, #48	; 0x30
 8000920:	f8a3 265e 	strh.w	r2, [r3, #1630]	; 0x65e
  module[1].cell[1].soc     = 90;
 8000924:	4b30      	ldr	r3, [pc, #192]	; (80009e8 <APP_Initialize+0x2f4>)
 8000926:	225a      	movs	r2, #90	; 0x5a
 8000928:	f883 2660 	strb.w	r2, [r3, #1632]	; 0x660
  module[1].cell[1].soh     = 97;
 800092c:	4b2e      	ldr	r3, [pc, #184]	; (80009e8 <APP_Initialize+0x2f4>)
 800092e:	2261      	movs	r2, #97	; 0x61
 8000930:	f883 2661 	strb.w	r2, [r3, #1633]	; 0x661
  module[1].cell[2].voltage = 1;
 8000934:	4b2c      	ldr	r3, [pc, #176]	; (80009e8 <APP_Initialize+0x2f4>)
 8000936:	2201      	movs	r2, #1
 8000938:	f8a3 2662 	strh.w	r2, [r3, #1634]	; 0x662
  module[1].cell[2].temp    = 48;
 800093c:	4b2a      	ldr	r3, [pc, #168]	; (80009e8 <APP_Initialize+0x2f4>)
 800093e:	2230      	movs	r2, #48	; 0x30
 8000940:	f8a3 2664 	strh.w	r2, [r3, #1636]	; 0x664
  module[1].cell[2].soc     = 90;
 8000944:	4b28      	ldr	r3, [pc, #160]	; (80009e8 <APP_Initialize+0x2f4>)
 8000946:	225a      	movs	r2, #90	; 0x5a
 8000948:	f883 2666 	strb.w	r2, [r3, #1638]	; 0x666
  module[1].cell[2].soh     = 98;
 800094c:	4b26      	ldr	r3, [pc, #152]	; (80009e8 <APP_Initialize+0x2f4>)
 800094e:	2262      	movs	r2, #98	; 0x62
 8000950:	f883 2667 	strb.w	r2, [r3, #1639]	; 0x667
  module[1].cell[3].voltage = 1;
 8000954:	4b24      	ldr	r3, [pc, #144]	; (80009e8 <APP_Initialize+0x2f4>)
 8000956:	2201      	movs	r2, #1
 8000958:	f8a3 2668 	strh.w	r2, [r3, #1640]	; 0x668
  module[1].cell[3].temp    = 49;
 800095c:	4b22      	ldr	r3, [pc, #136]	; (80009e8 <APP_Initialize+0x2f4>)
 800095e:	2231      	movs	r2, #49	; 0x31
 8000960:	f8a3 266a 	strh.w	r2, [r3, #1642]	; 0x66a
  module[1].cell[3].soc     = 90;
 8000964:	4b20      	ldr	r3, [pc, #128]	; (80009e8 <APP_Initialize+0x2f4>)
 8000966:	225a      	movs	r2, #90	; 0x5a
 8000968:	f883 266c 	strb.w	r2, [r3, #1644]	; 0x66c
  module[1].cell[3].soh     = 99;
 800096c:	4b1e      	ldr	r3, [pc, #120]	; (80009e8 <APP_Initialize+0x2f4>)
 800096e:	2263      	movs	r2, #99	; 0x63
 8000970:	f883 266d 	strb.w	r2, [r3, #1645]	; 0x66d
  module[1].cell[4].voltage = 1;
 8000974:	4b1c      	ldr	r3, [pc, #112]	; (80009e8 <APP_Initialize+0x2f4>)
 8000976:	2201      	movs	r2, #1
 8000978:	f8a3 266e 	strh.w	r2, [r3, #1646]	; 0x66e
  module[1].cell[4].temp    = 49;
 800097c:	4b1a      	ldr	r3, [pc, #104]	; (80009e8 <APP_Initialize+0x2f4>)
 800097e:	2231      	movs	r2, #49	; 0x31
 8000980:	f8a3 2670 	strh.w	r2, [r3, #1648]	; 0x670
  module[1].cell[4].soc     = 91;
 8000984:	4b18      	ldr	r3, [pc, #96]	; (80009e8 <APP_Initialize+0x2f4>)
 8000986:	225b      	movs	r2, #91	; 0x5b
 8000988:	f883 2672 	strb.w	r2, [r3, #1650]	; 0x672
  module[1].cell[4].soh     = 100;
 800098c:	4b16      	ldr	r3, [pc, #88]	; (80009e8 <APP_Initialize+0x2f4>)
 800098e:	2264      	movs	r2, #100	; 0x64
 8000990:	f883 2673 	strb.w	r2, [r3, #1651]	; 0x673
  moduleCount++;
 8000994:	4b16      	ldr	r3, [pc, #88]	; (80009f0 <APP_Initialize+0x2fc>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	3301      	adds	r3, #1
 800099a:	b2da      	uxtb	r2, r3
 800099c:	4b14      	ldr	r3, [pc, #80]	; (80009f0 <APP_Initialize+0x2fc>)
 800099e:	701a      	strb	r2, [r3, #0]


  serialOut("");
 80009a0:	4815      	ldr	r0, [pc, #84]	; (80009f8 <APP_Initialize+0x304>)
 80009a2:	f003 fc7d 	bl	80042a0 <serialOut>
  serialOut("");
 80009a6:	4814      	ldr	r0, [pc, #80]	; (80009f8 <APP_Initialize+0x304>)
 80009a8:	f003 fc7a 	bl	80042a0 <serialOut>
  serialOut("        ██    ██");
 80009ac:	4813      	ldr	r0, [pc, #76]	; (80009fc <APP_Initialize+0x308>)
 80009ae:	f003 fc77 	bl	80042a0 <serialOut>
  serialOut("     ██ ██ ██ ██ ██");
 80009b2:	4813      	ldr	r0, [pc, #76]	; (8000a00 <APP_Initialize+0x30c>)
 80009b4:	f003 fc74 	bl	80042a0 <serialOut>
  serialOut("     ██ ██ ██ ██ ██     Module Emulator V1.0     (c) 2023");
 80009b8:	4812      	ldr	r0, [pc, #72]	; (8000a04 <APP_Initialize+0x310>)
 80009ba:	f003 fc71 	bl	80042a0 <serialOut>
  serialOut("     ██ ██ ██ ██ ██     Modular Battery Technologies, Inc");
 80009be:	4812      	ldr	r0, [pc, #72]	; (8000a08 <APP_Initialize+0x314>)
 80009c0:	f003 fc6e 	bl	80042a0 <serialOut>
  serialOut("     ██    ██    ██");
 80009c4:	4811      	ldr	r0, [pc, #68]	; (8000a0c <APP_Initialize+0x318>)
 80009c6:	f003 fc6b 	bl	80042a0 <serialOut>
  serialOut("     m o d b a t t");
 80009ca:	4811      	ldr	r0, [pc, #68]	; (8000a10 <APP_Initialize+0x31c>)
 80009cc:	f003 fc68 	bl	80042a0 <serialOut>
  serialOut("");
 80009d0:	4809      	ldr	r0, [pc, #36]	; (80009f8 <APP_Initialize+0x304>)
 80009d2:	f003 fc65 	bl	80042a0 <serialOut>


	    // Switch state
    lastSwitchState.S1 = APP_SWITCH_RELEASED;
 80009d6:	4b0f      	ldr	r3, [pc, #60]	; (8000a14 <APP_Initialize+0x320>)
 80009d8:	2201      	movs	r2, #1
 80009da:	701a      	strb	r2, [r3, #0]

    appData.state = APP_STATE_TEST_RAM_ACCESS;

#else
    /* Place the App state machine in its initial state. */
    appData.state = APP_STATE_TEST_RAM_ACCESS;
 80009dc:	4b0e      	ldr	r3, [pc, #56]	; (8000a18 <APP_Initialize+0x324>)
 80009de:	2206      	movs	r2, #6
 80009e0:	701a      	strb	r2, [r3, #0]
#endif

}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	200000f4 	.word	0x200000f4
 80009ec:	ba770001 	.word	0xba770001
 80009f0:	2000c674 	.word	0x2000c674
 80009f4:	ba770002 	.word	0xba770002
 80009f8:	08009894 	.word	0x08009894
 80009fc:	08009898 	.word	0x08009898
 8000a00:	080098b4 	.word	0x080098b4
 8000a04:	080098dc 	.word	0x080098dc
 8000a08:	0800992c 	.word	0x0800992c
 8000a0c:	0800997c 	.word	0x0800997c
 8000a10:	0800999c 	.word	0x0800999c
 8000a14:	2000c730 	.word	0x2000c730
 8000a18:	2000c678 	.word	0x2000c678

08000a1c <APP_Tasks>:

/***************************************************************************************************************
*     A P P _ T a s k s                                                                P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_Tasks(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0

    uint8_t index;

    /* Check the application's current state. */
    switch (appData.state) {
 8000a22:	4b54      	ldr	r3, [pc, #336]	; (8000b74 <APP_Tasks+0x158>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	2b07      	cmp	r3, #7
 8000a28:	f200 809b 	bhi.w	8000b62 <APP_Tasks+0x146>
 8000a2c:	a201      	add	r2, pc, #4	; (adr r2, 8000a34 <APP_Tasks+0x18>)
 8000a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a32:	bf00      	nop
 8000a34:	08000a55 	.word	0x08000a55
 8000a38:	08000a6d 	.word	0x08000a6d
 8000a3c:	08000b63 	.word	0x08000b63
 8000a40:	08000b63 	.word	0x08000b63
 8000a44:	08000b63 	.word	0x08000b63
 8000a48:	08000adf 	.word	0x08000adf
 8000a4c:	08000aed 	.word	0x08000aed
 8000a50:	08000b21 	.word	0x08000b21
            /* Application's initial state. */
        case APP_STATE_INIT:
        {
          if (DEBUG > 1) serialOut("APP_STATE_INIT");
          //Nop();
          APP_LED_Set(APP_INIT_LED);
 8000a54:	2000      	movs	r0, #0
 8000a56:	f7ff fe21 	bl	800069c <APP_LED_Set>
          APP_CANFDSPI_Init();
 8000a5a:	f000 f89d 	bl	8000b98 <APP_CANFDSPI_Init>
          APP_LED_Clear(APP_INIT_LED);
 8000a5e:	2000      	movs	r0, #0
 8000a60:	f7ff fdf0 	bl	8000644 <APP_LED_Clear>

          appData.state = APP_STATE_IDLE;
 8000a64:	4b43      	ldr	r3, [pc, #268]	; (8000b74 <APP_Tasks+0x158>)
 8000a66:	2201      	movs	r2, #1
 8000a68:	701a      	strb	r2, [r3, #0]
          break;
 8000a6a:	e07e      	b.n	8000b6a <APP_Tasks+0x14e>
        }
        case APP_STATE_IDLE:
        {
           // Check for unregistered modules and send announcements
          APP_AnnounceUnregisteredModules();
 8000a6c:	f000 fa06 	bl	8000e7c <APP_AnnounceUnregisteredModules>

          for(index = 0; index < moduleCount; index++){
 8000a70:	2300      	movs	r3, #0
 8000a72:	71fb      	strb	r3, [r7, #7]
 8000a74:	e02d      	b.n	8000ad2 <APP_Tasks+0xb6>
            if(module[index].rtcValid == false && module[index].timeRequested == false){
 8000a76:	79fb      	ldrb	r3, [r7, #7]
 8000a78:	4a3f      	ldr	r2, [pc, #252]	; (8000b78 <APP_Tasks+0x15c>)
 8000a7a:	f240 612c 	movw	r1, #1580	; 0x62c
 8000a7e:	fb01 f303 	mul.w	r3, r1, r3
 8000a82:	4413      	add	r3, r2
 8000a84:	f203 632a 	addw	r3, r3, #1578	; 0x62a
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	f083 0301 	eor.w	r3, r3, #1
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d01b      	beq.n	8000acc <APP_Tasks+0xb0>
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	4a38      	ldr	r2, [pc, #224]	; (8000b78 <APP_Tasks+0x15c>)
 8000a98:	f240 612c 	movw	r1, #1580	; 0x62c
 8000a9c:	fb01 f303 	mul.w	r3, r1, r3
 8000aa0:	4413      	add	r3, r2
 8000aa2:	f203 632b 	addw	r3, r3, #1579	; 0x62b
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	f083 0301 	eor.w	r3, r3, #1
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d00c      	beq.n	8000acc <APP_Tasks+0xb0>
               APP_RequestTime();
 8000ab2:	f000 fa81 	bl	8000fb8 <APP_RequestTime>
               module[index].timeRequested = true;
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
 8000ab8:	4a2f      	ldr	r2, [pc, #188]	; (8000b78 <APP_Tasks+0x15c>)
 8000aba:	f240 612c 	movw	r1, #1580	; 0x62c
 8000abe:	fb01 f303 	mul.w	r3, r1, r3
 8000ac2:	4413      	add	r3, r2
 8000ac4:	f203 632b 	addw	r3, r3, #1579	; 0x62b
 8000ac8:	2201      	movs	r2, #1
 8000aca:	701a      	strb	r2, [r3, #0]
          for(index = 0; index < moduleCount; index++){
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	3301      	adds	r3, #1
 8000ad0:	71fb      	strb	r3, [r7, #7]
 8000ad2:	4b2a      	ldr	r3, [pc, #168]	; (8000b7c <APP_Tasks+0x160>)
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	79fa      	ldrb	r2, [r7, #7]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d3cc      	bcc.n	8000a76 <APP_Tasks+0x5a>
             }
          }
          break;
 8000adc:	e045      	b.n	8000b6a <APP_Tasks+0x14e>
        }
        case APP_STATE_RECEIVE:
        {
          appData.state = APP_ReceiveMessage_Tasks();
 8000ade:	f000 f8fd 	bl	8000cdc <APP_ReceiveMessage_Tasks>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	4b23      	ldr	r3, [pc, #140]	; (8000b74 <APP_Tasks+0x158>)
 8000ae8:	701a      	strb	r2, [r3, #0]
          break;
 8000aea:	e03e      	b.n	8000b6a <APP_Tasks+0x14e>
        }
        case APP_STATE_TEST_RAM_ACCESS:             // RAM access test
        {
          bool passed = APP_TestRamAccess();
 8000aec:	f001 f93a 	bl	8001d64 <APP_TestRamAccess>
 8000af0:	4603      	mov	r3, r0
 8000af2:	717b      	strb	r3, [r7, #5]
          if (passed) { sprintf(tempBuffer,"     MCP2518FD RAM TEST      : PASSED"); serialOut(tempBuffer);
 8000af4:	797b      	ldrb	r3, [r7, #5]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d007      	beq.n	8000b0a <APP_Tasks+0xee>
 8000afa:	4921      	ldr	r1, [pc, #132]	; (8000b80 <APP_Tasks+0x164>)
 8000afc:	4821      	ldr	r0, [pc, #132]	; (8000b84 <APP_Tasks+0x168>)
 8000afe:	f006 fdcb 	bl	8007698 <siprintf>
 8000b02:	4820      	ldr	r0, [pc, #128]	; (8000b84 <APP_Tasks+0x168>)
 8000b04:	f003 fbcc 	bl	80042a0 <serialOut>
 8000b08:	e006      	b.n	8000b18 <APP_Tasks+0xfc>
          }else{        sprintf(tempBuffer,"     MCP2518FD RAM TEST      : FAILED"); serialOut(tempBuffer);
 8000b0a:	491f      	ldr	r1, [pc, #124]	; (8000b88 <APP_Tasks+0x16c>)
 8000b0c:	481d      	ldr	r0, [pc, #116]	; (8000b84 <APP_Tasks+0x168>)
 8000b0e:	f006 fdc3 	bl	8007698 <siprintf>
 8000b12:	481c      	ldr	r0, [pc, #112]	; (8000b84 <APP_Tasks+0x168>)
 8000b14:	f003 fbc4 	bl	80042a0 <serialOut>
          }
          appData.state = APP_STATE_TEST_REGISTER_ACCESS;
 8000b18:	4b16      	ldr	r3, [pc, #88]	; (8000b74 <APP_Tasks+0x158>)
 8000b1a:	2207      	movs	r2, #7
 8000b1c:	701a      	strb	r2, [r3, #0]
          break;
 8000b1e:	e024      	b.n	8000b6a <APP_Tasks+0x14e>
        }
        case APP_STATE_TEST_REGISTER_ACCESS: /* Register access test */
        {
          bool passed = APP_TestRegisterAccess();
 8000b20:	f001 f8a8 	bl	8001c74 <APP_TestRegisterAccess>
 8000b24:	4603      	mov	r3, r0
 8000b26:	71bb      	strb	r3, [r7, #6]
          if (passed) { sprintf(tempBuffer,"     MCP2518FD REGISTER TEST : PASSED"); serialOut(tempBuffer);
 8000b28:	79bb      	ldrb	r3, [r7, #6]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d007      	beq.n	8000b3e <APP_Tasks+0x122>
 8000b2e:	4917      	ldr	r1, [pc, #92]	; (8000b8c <APP_Tasks+0x170>)
 8000b30:	4814      	ldr	r0, [pc, #80]	; (8000b84 <APP_Tasks+0x168>)
 8000b32:	f006 fdb1 	bl	8007698 <siprintf>
 8000b36:	4813      	ldr	r0, [pc, #76]	; (8000b84 <APP_Tasks+0x168>)
 8000b38:	f003 fbb2 	bl	80042a0 <serialOut>
 8000b3c:	e006      	b.n	8000b4c <APP_Tasks+0x130>
          }else{        sprintf(tempBuffer,"     MCP2518FD REGISTER TEST : FAILED"); serialOut(tempBuffer);
 8000b3e:	4914      	ldr	r1, [pc, #80]	; (8000b90 <APP_Tasks+0x174>)
 8000b40:	4810      	ldr	r0, [pc, #64]	; (8000b84 <APP_Tasks+0x168>)
 8000b42:	f006 fda9 	bl	8007698 <siprintf>
 8000b46:	480f      	ldr	r0, [pc, #60]	; (8000b84 <APP_Tasks+0x168>)
 8000b48:	f003 fbaa 	bl	80042a0 <serialOut>
          }
          sprintf(tempBuffer," "); serialOut(tempBuffer);
 8000b4c:	4911      	ldr	r1, [pc, #68]	; (8000b94 <APP_Tasks+0x178>)
 8000b4e:	480d      	ldr	r0, [pc, #52]	; (8000b84 <APP_Tasks+0x168>)
 8000b50:	f006 fda2 	bl	8007698 <siprintf>
 8000b54:	480b      	ldr	r0, [pc, #44]	; (8000b84 <APP_Tasks+0x168>)
 8000b56:	f003 fba3 	bl	80042a0 <serialOut>
          appData.state = APP_STATE_INIT;
 8000b5a:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <APP_Tasks+0x158>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	701a      	strb	r2, [r3, #0]
          break;
 8000b60:	e003      	b.n	8000b6a <APP_Tasks+0x14e>
        }
        // The default state should never be executed
        default:
        {
          /* TODO: Handle error in application's state machine. */
          appData.state = APP_STATE_INIT;
 8000b62:	4b04      	ldr	r3, [pc, #16]	; (8000b74 <APP_Tasks+0x158>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	701a      	strb	r2, [r3, #0]
          break;
 8000b68:	bf00      	nop
        }
    }
}
 8000b6a:	bf00      	nop
 8000b6c:	3708      	adds	r7, #8
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	2000c678 	.word	0x2000c678
 8000b78:	200000f4 	.word	0x200000f4
 8000b7c:	2000c674 	.word	0x2000c674
 8000b80:	080099b0 	.word	0x080099b0
 8000b84:	2000c924 	.word	0x2000c924
 8000b88:	080099d8 	.word	0x080099d8
 8000b8c:	08009a00 	.word	0x08009a00
 8000b90:	08009a28 	.word	0x08009a28
 8000b94:	08009a50 	.word	0x08009a50

08000b98 <APP_CANFDSPI_Init>:

/***************************************************************************************************************
*     A P P _ C A N F D S P I _ I n i t                                                P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_CANFDSPI_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
    // Reset device
    DRV_CANFDSPI_Reset(DRV_CANFDSPI_INDEX_0);
 8000b9c:	2000      	movs	r0, #0
 8000b9e:	f001 f955 	bl	8001e4c <DRV_CANFDSPI_Reset>

    // Enable ECC and initialize RAM
    DRV_CANFDSPI_EccEnable(DRV_CANFDSPI_INDEX_0);
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f002 fb62 	bl	800326c <DRV_CANFDSPI_EccEnable>

    DRV_CANFDSPI_RamInit(DRV_CANFDSPI_INDEX_0, 0xff);
 8000ba8:	21ff      	movs	r1, #255	; 0xff
 8000baa:	2000      	movs	r0, #0
 8000bac:	f002 fb92 	bl	80032d4 <DRV_CANFDSPI_RamInit>

    // Configure device
    DRV_CANFDSPI_ConfigureObjectReset(&config);
 8000bb0:	4845      	ldr	r0, [pc, #276]	; (8000cc8 <APP_CANFDSPI_Init+0x130>)
 8000bb2:	f001 fd37 	bl	8002624 <DRV_CANFDSPI_ConfigureObjectReset>
    config.IsoCrcEnable = 1;
 8000bb6:	4a44      	ldr	r2, [pc, #272]	; (8000cc8 <APP_CANFDSPI_Init+0x130>)
 8000bb8:	7813      	ldrb	r3, [r2, #0]
 8000bba:	f043 0320 	orr.w	r3, r3, #32
 8000bbe:	7013      	strb	r3, [r2, #0]
    config.StoreInTEF = 0;
 8000bc0:	4a41      	ldr	r2, [pc, #260]	; (8000cc8 <APP_CANFDSPI_Init+0x130>)
 8000bc2:	7853      	ldrb	r3, [r2, #1]
 8000bc4:	f36f 1386 	bfc	r3, #6, #1
 8000bc8:	7053      	strb	r3, [r2, #1]

    DRV_CANFDSPI_Configure(DRV_CANFDSPI_INDEX_0, &config);
 8000bca:	493f      	ldr	r1, [pc, #252]	; (8000cc8 <APP_CANFDSPI_Init+0x130>)
 8000bcc:	2000      	movs	r0, #0
 8000bce:	f001 fc9b 	bl	8002508 <DRV_CANFDSPI_Configure>

    // Setup TX FIFO
    DRV_CANFDSPI_TransmitChannelConfigureObjectReset(&txConfig);
 8000bd2:	483e      	ldr	r0, [pc, #248]	; (8000ccc <APP_CANFDSPI_Init+0x134>)
 8000bd4:	f001 fe36 	bl	8002844 <DRV_CANFDSPI_TransmitChannelConfigureObjectReset>
    txConfig.FifoSize = 7;
 8000bd8:	4a3c      	ldr	r2, [pc, #240]	; (8000ccc <APP_CANFDSPI_Init+0x134>)
 8000bda:	7853      	ldrb	r3, [r2, #1]
 8000bdc:	2107      	movs	r1, #7
 8000bde:	f361 0304 	bfi	r3, r1, #0, #5
 8000be2:	7053      	strb	r3, [r2, #1]
    txConfig.PayLoadSize = CAN_PLSIZE_64;
 8000be4:	4a39      	ldr	r2, [pc, #228]	; (8000ccc <APP_CANFDSPI_Init+0x134>)
 8000be6:	7853      	ldrb	r3, [r2, #1]
 8000be8:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8000bec:	7053      	strb	r3, [r2, #1]
    txConfig.TxPriority = 1;
 8000bee:	4a37      	ldr	r2, [pc, #220]	; (8000ccc <APP_CANFDSPI_Init+0x134>)
 8000bf0:	7813      	ldrb	r3, [r2, #0]
 8000bf2:	2101      	movs	r1, #1
 8000bf4:	f361 0345 	bfi	r3, r1, #1, #5
 8000bf8:	7013      	strb	r3, [r2, #0]

    DRV_CANFDSPI_TransmitChannelConfigure(DRV_CANFDSPI_INDEX_0, APP_TX_FIFO, &txConfig);
 8000bfa:	4a34      	ldr	r2, [pc, #208]	; (8000ccc <APP_CANFDSPI_Init+0x134>)
 8000bfc:	2102      	movs	r1, #2
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f001 fdc8 	bl	8002794 <DRV_CANFDSPI_TransmitChannelConfigure>

    // Setup RX FIFO
    DRV_CANFDSPI_ReceiveChannelConfigureObjectReset(&rxConfig);
 8000c04:	4832      	ldr	r0, [pc, #200]	; (8000cd0 <APP_CANFDSPI_Init+0x138>)
 8000c06:	f002 f889 	bl	8002d1c <DRV_CANFDSPI_ReceiveChannelConfigureObjectReset>
    rxConfig.FifoSize = 15;
 8000c0a:	4a31      	ldr	r2, [pc, #196]	; (8000cd0 <APP_CANFDSPI_Init+0x138>)
 8000c0c:	7813      	ldrb	r3, [r2, #0]
 8000c0e:	210f      	movs	r1, #15
 8000c10:	f361 0345 	bfi	r3, r1, #1, #5
 8000c14:	7013      	strb	r3, [r2, #0]
    rxConfig.PayLoadSize = CAN_PLSIZE_64;
 8000c16:	4a2e      	ldr	r2, [pc, #184]	; (8000cd0 <APP_CANFDSPI_Init+0x138>)
 8000c18:	8813      	ldrh	r3, [r2, #0]
 8000c1a:	f443 73e0 	orr.w	r3, r3, #448	; 0x1c0
 8000c1e:	8013      	strh	r3, [r2, #0]

    DRV_CANFDSPI_ReceiveChannelConfigure(DRV_CANFDSPI_INDEX_0, APP_RX_FIFO, &rxConfig);
 8000c20:	4a2b      	ldr	r2, [pc, #172]	; (8000cd0 <APP_CANFDSPI_Init+0x138>)
 8000c22:	2101      	movs	r1, #1
 8000c24:	2000      	movs	r0, #0
 8000c26:	f002 f82d 	bl	8002c84 <DRV_CANFDSPI_ReceiveChannelConfigure>

    // Setup RX Filter
    fObj.word = 0;
 8000c2a:	4b2a      	ldr	r3, [pc, #168]	; (8000cd4 <APP_CANFDSPI_Init+0x13c>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	601a      	str	r2, [r3, #0]
    //fObj.bF.SID = 0xda;
    fObj.bF.SID = 0x00;
 8000c30:	4a28      	ldr	r2, [pc, #160]	; (8000cd4 <APP_CANFDSPI_Init+0x13c>)
 8000c32:	8813      	ldrh	r3, [r2, #0]
 8000c34:	f36f 030a 	bfc	r3, #0, #11
 8000c38:	8013      	strh	r3, [r2, #0]
    fObj.bF.EXIDE = 0;
 8000c3a:	4a26      	ldr	r2, [pc, #152]	; (8000cd4 <APP_CANFDSPI_Init+0x13c>)
 8000c3c:	78d3      	ldrb	r3, [r2, #3]
 8000c3e:	f36f 1386 	bfc	r3, #6, #1
 8000c42:	70d3      	strb	r3, [r2, #3]
    fObj.bF.EID = 0x00;
 8000c44:	4a23      	ldr	r2, [pc, #140]	; (8000cd4 <APP_CANFDSPI_Init+0x13c>)
 8000c46:	6813      	ldr	r3, [r2, #0]
 8000c48:	f36f 23dc 	bfc	r3, #11, #18
 8000c4c:	6013      	str	r3, [r2, #0]

    DRV_CANFDSPI_FilterObjectConfigure(DRV_CANFDSPI_INDEX_0, CAN_FILTER0, &fObj.bF);
 8000c4e:	4a21      	ldr	r2, [pc, #132]	; (8000cd4 <APP_CANFDSPI_Init+0x13c>)
 8000c50:	2100      	movs	r1, #0
 8000c52:	2000      	movs	r0, #0
 8000c54:	f001 ff97 	bl	8002b86 <DRV_CANFDSPI_FilterObjectConfigure>

    // Setup RX Mask
    mObj.word = 0;
 8000c58:	4b1f      	ldr	r3, [pc, #124]	; (8000cd8 <APP_CANFDSPI_Init+0x140>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
    mObj.bF.MSID = 0x0;
 8000c5e:	4a1e      	ldr	r2, [pc, #120]	; (8000cd8 <APP_CANFDSPI_Init+0x140>)
 8000c60:	8813      	ldrh	r3, [r2, #0]
 8000c62:	f36f 030a 	bfc	r3, #0, #11
 8000c66:	8013      	strh	r3, [r2, #0]
    mObj.bF.MIDE = 0; // Both standard and extended frames accepted
 8000c68:	4a1b      	ldr	r2, [pc, #108]	; (8000cd8 <APP_CANFDSPI_Init+0x140>)
 8000c6a:	78d3      	ldrb	r3, [r2, #3]
 8000c6c:	f36f 1386 	bfc	r3, #6, #1
 8000c70:	70d3      	strb	r3, [r2, #3]
    mObj.bF.MEID = 0x0;
 8000c72:	4a19      	ldr	r2, [pc, #100]	; (8000cd8 <APP_CANFDSPI_Init+0x140>)
 8000c74:	6813      	ldr	r3, [r2, #0]
 8000c76:	f36f 23dc 	bfc	r3, #11, #18
 8000c7a:	6013      	str	r3, [r2, #0]
    DRV_CANFDSPI_FilterMaskConfigure(DRV_CANFDSPI_INDEX_0, CAN_FILTER0, &mObj.bF);
 8000c7c:	4a16      	ldr	r2, [pc, #88]	; (8000cd8 <APP_CANFDSPI_Init+0x140>)
 8000c7e:	2100      	movs	r1, #0
 8000c80:	2000      	movs	r0, #0
 8000c82:	f001 ffa2 	bl	8002bca <DRV_CANFDSPI_FilterMaskConfigure>

    // Link FIFO and Filter
    DRV_CANFDSPI_FilterToFifoLink(DRV_CANFDSPI_INDEX_0, CAN_FILTER0, APP_RX_FIFO, true);
 8000c86:	2301      	movs	r3, #1
 8000c88:	2201      	movs	r2, #1
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	2000      	movs	r0, #0
 8000c8e:	f001 ffc0 	bl	8002c12 <DRV_CANFDSPI_FilterToFifoLink>

    // Setup Bit Time
    DRV_CANFDSPI_BitTimeConfigure(DRV_CANFDSPI_INDEX_0, CAN_500K_2M, CAN_SSP_MODE_AUTO, CAN_SYSCLK_40M);
 8000c92:	2300      	movs	r3, #0
 8000c94:	2202      	movs	r2, #2
 8000c96:	2101      	movs	r1, #1
 8000c98:	2000      	movs	r0, #0
 8000c9a:	f002 fb5b 	bl	8003354 <DRV_CANFDSPI_BitTimeConfigure>

    // Setup Transmit and Receive Interrupts
    DRV_CANFDSPI_GpioModeConfigure(DRV_CANFDSPI_INDEX_0, GPIO_MODE_INT, GPIO_MODE_INT);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	2000      	movs	r0, #0
 8000ca4:	f003 fa74 	bl	8004190 <DRV_CANFDSPI_GpioModeConfigure>
	#ifdef APP_USE_TX_INT
    DRV_CANFDSPI_TransmitChannelEventEnable(DRV_CANFDSPI_INDEX_0, APP_TX_FIFO, CAN_TX_FIFO_NOT_FULL_EVENT);
	#endif
    DRV_CANFDSPI_ReceiveChannelEventEnable(DRV_CANFDSPI_INDEX_0, APP_RX_FIFO, CAN_RX_FIFO_NOT_EMPTY_EVENT);
 8000ca8:	2201      	movs	r2, #1
 8000caa:	2101      	movs	r1, #1
 8000cac:	2000      	movs	r0, #0
 8000cae:	f002 fa5d 	bl	800316c <DRV_CANFDSPI_ReceiveChannelEventEnable>
    DRV_CANFDSPI_ModuleEventEnable(DRV_CANFDSPI_INDEX_0, CAN_TX_EVENT | CAN_RX_EVENT);
 8000cb2:	2103      	movs	r1, #3
 8000cb4:	2000      	movs	r0, #0
 8000cb6:	f002 f9ad 	bl	8003014 <DRV_CANFDSPI_ModuleEventEnable>

    // Select Normal Mode
    DRV_CANFDSPI_OperationModeSelect(DRV_CANFDSPI_INDEX_0, CAN_NORMAL_MODE);
 8000cba:	2100      	movs	r1, #0
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	f001 fd2d 	bl	800271c <DRV_CANFDSPI_OperationModeSelect>
}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	2000c67c 	.word	0x2000c67c
 8000ccc:	2000c680 	.word	0x2000c680
 8000cd0:	2000c6d4 	.word	0x2000c6d4
 8000cd4:	2000c6d8 	.word	0x2000c6d8
 8000cd8:	2000c6dc 	.word	0x2000c6dc

08000cdc <APP_ReceiveMessage_Tasks>:

/***************************************************************************************************************
*     A P P _ R e c e i v e M e s s a g e _ T a s k s                                  P A C K   E M U L A T O R
***************************************************************************************************************/
APP_STATES APP_ReceiveMessage_Tasks(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af02      	add	r7, sp, #8
    APP_STATES nextState;
    // CANFRM_REGISTER registration;
    //uint8_t index;

    // Check if FIFO is not empty
    DRV_CANFDSPI_ReceiveChannelEventGet(DRV_CANFDSPI_INDEX_0, APP_RX_FIFO, &rxFlags);
 8000ce2:	4a34      	ldr	r2, [pc, #208]	; (8000db4 <APP_ReceiveMessage_Tasks+0xd8>)
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	2000      	movs	r0, #0
 8000ce8:	f002 fa07 	bl	80030fa <DRV_CANFDSPI_ReceiveChannelEventGet>

    while ( rxFlags & CAN_RX_FIFO_NOT_EMPTY_EVENT){
 8000cec:	e051      	b.n	8000d92 <APP_ReceiveMessage_Tasks+0xb6>

      // Get message
      DRV_CANFDSPI_ReceiveMessageGet(DRV_CANFDSPI_INDEX_0, APP_RX_FIFO, &rxObj, rxd, MAX_DATA_BYTES);
 8000cee:	2340      	movs	r3, #64	; 0x40
 8000cf0:	9300      	str	r3, [sp, #0]
 8000cf2:	4b31      	ldr	r3, [pc, #196]	; (8000db8 <APP_ReceiveMessage_Tasks+0xdc>)
 8000cf4:	4a31      	ldr	r2, [pc, #196]	; (8000dbc <APP_ReceiveMessage_Tasks+0xe0>)
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	f002 f839 	bl	8002d70 <DRV_CANFDSPI_ReceiveMessageGet>

      switch (rxObj.bF.id.SID) {
 8000cfe:	4b2f      	ldr	r3, [pc, #188]	; (8000dbc <APP_ReceiveMessage_Tasks+0xe0>)
 8000d00:	881b      	ldrh	r3, [r3, #0]
 8000d02:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000d06:	b29b      	uxth	r3, r3
 8000d08:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 8000d0c:	2b0f      	cmp	r3, #15
 8000d0e:	d83a      	bhi.n	8000d86 <APP_ReceiveMessage_Tasks+0xaa>
 8000d10:	a201      	add	r2, pc, #4	; (adr r2, 8000d18 <APP_ReceiveMessage_Tasks+0x3c>)
 8000d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d16:	bf00      	nop
 8000d18:	08000d59 	.word	0x08000d59
 8000d1c:	08000d77 	.word	0x08000d77
 8000d20:	08000d71 	.word	0x08000d71
 8000d24:	08000d87 	.word	0x08000d87
 8000d28:	08000d7d 	.word	0x08000d7d
 8000d2c:	08000d6b 	.word	0x08000d6b
 8000d30:	08000d83 	.word	0x08000d83
 8000d34:	08000d87 	.word	0x08000d87
 8000d38:	08000d87 	.word	0x08000d87
 8000d3c:	08000d87 	.word	0x08000d87
 8000d40:	08000d87 	.word	0x08000d87
 8000d44:	08000d87 	.word	0x08000d87
 8000d48:	08000d87 	.word	0x08000d87
 8000d4c:	08000d87 	.word	0x08000d87
 8000d50:	08000d5f 	.word	0x08000d5f
 8000d54:	08000d65 	.word	0x08000d65
        case ID_MODULE_REGISTRATION:
          APP_RegisterModule();
 8000d58:	f000 feb4 	bl	8001ac4 <APP_RegisterModule>
          break;
 8000d5c:	e014      	b.n	8000d88 <APP_ReceiveMessage_Tasks+0xac>
        case ID_MODULE_ALL_DEREGISTER   :
          APP_DeRegisterAllModules();
 8000d5e:	f000 ff31 	bl	8001bc4 <APP_DeRegisterAllModules>
          break;
 8000d62:	e011      	b.n	8000d88 <APP_ReceiveMessage_Tasks+0xac>
        case ID_MODULE_ALL_ISOLATE      :
          APP_IsolateAllModules();
 8000d64:	f000 ff5a 	bl	8001c1c <APP_IsolateAllModules>
          break;
 8000d68:	e00e      	b.n	8000d88 <APP_ReceiveMessage_Tasks+0xac>
        case ID_MODULE_DETAIL_REQUEST   :
          APP_ReplyToCellDetailRequest();
 8000d6a:	f000 fdbd 	bl	80018e8 <APP_ReplyToCellDetailRequest>
          break;
 8000d6e:	e00b      	b.n	8000d88 <APP_ReceiveMessage_Tasks+0xac>
        case ID_MODULE_STATUS_REQUEST   :
          APP_ReplyToStatusRequest();
 8000d70:	f000 fcc0 	bl	80016f4 <APP_ReplyToStatusRequest>
          break;
 8000d74:	e008      	b.n	8000d88 <APP_ReceiveMessage_Tasks+0xac>
        case ID_MODULE_HARDWARE_REQUEST:
          APP_ProcessHardwareRequest();
 8000d76:	f000 fc77 	bl	8001668 <APP_ProcessHardwareRequest>
          break;
 8000d7a:	e005      	b.n	8000d88 <APP_ReceiveMessage_Tasks+0xac>
        case ID_MODULE_STATE_CHANGE   :
          APP_StateChange();
 8000d7c:	f000 fd08 	bl	8001790 <APP_StateChange>
          break;
 8000d80:	e002      	b.n	8000d88 <APP_ReceiveMessage_Tasks+0xac>
        case ID_MODULE_TIME :
          APP_ProcessTime();
 8000d82:	f000 fd6b 	bl	800185c <APP_ProcessTime>
        default:
          break;
 8000d86:	bf00      	nop
      }

      // check for any more messages
      DRV_CANFDSPI_ReceiveChannelEventGet(DRV_CANFDSPI_INDEX_0, APP_RX_FIFO, &rxFlags);
 8000d88:	4a0a      	ldr	r2, [pc, #40]	; (8000db4 <APP_ReceiveMessage_Tasks+0xd8>)
 8000d8a:	2101      	movs	r1, #1
 8000d8c:	2000      	movs	r0, #0
 8000d8e:	f002 f9b4 	bl	80030fa <DRV_CANFDSPI_ReceiveChannelEventGet>
    while ( rxFlags & CAN_RX_FIFO_NOT_EMPTY_EVENT){
 8000d92:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <APP_ReceiveMessage_Tasks+0xd8>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	f003 0301 	and.w	r3, r3, #1
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d1a7      	bne.n	8000cee <APP_ReceiveMessage_Tasks+0x12>
    }

    //    APP_LED_Clear(APP_RX_LED);

    nextState = APP_STATE_IDLE;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	71fb      	strb	r3, [r7, #7]
    canRxInterrupt = 0;
 8000da2:	4b07      	ldr	r3, [pc, #28]	; (8000dc0 <APP_ReceiveMessage_Tasks+0xe4>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	701a      	strb	r2, [r3, #0]


    return nextState;
 8000da8:	79fb      	ldrb	r3, [r7, #7]
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	2000c6e0 	.word	0x2000c6e0
 8000db8:	2000c6f0 	.word	0x2000c6f0
 8000dbc:	2000c6e4 	.word	0x2000c6e4
 8000dc0:	2000c988 	.word	0x2000c988

08000dc4 <APP_TransmitMessageQueue>:
/***************************************************************************************************************
*     A P P _ T r a n s m i t M e s s a g e Q u e u e                                  P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_TransmitMessageQueue(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af02      	add	r7, sp, #8
  APP_LED_Set(APP_TX_LED);
 8000dca:	2002      	movs	r0, #2
 8000dcc:	f7ff fc66 	bl	800069c <APP_LED_Set>

  uint8_t attempts = MAX_TXQUEUE_ATTEMPTS;
 8000dd0:	2332      	movs	r3, #50	; 0x32
 8000dd2:	71fb      	strb	r3, [r7, #7]

  // Check if FIFO is not full
  do {
    DRV_CANFDSPI_TransmitChannelEventGet(DRV_CANFDSPI_INDEX_0, APP_TX_FIFO, &txFlags);
 8000dd4:	4a21      	ldr	r2, [pc, #132]	; (8000e5c <APP_TransmitMessageQueue+0x98>)
 8000dd6:	2102      	movs	r1, #2
 8000dd8:	2000      	movs	r0, #0
 8000dda:	f002 f95b 	bl	8003094 <DRV_CANFDSPI_TransmitChannelEventGet>
    if (attempts == 0) {
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d117      	bne.n	8000e14 <APP_TransmitMessageQueue+0x50>
        Nop();
 8000de4:	bf00      	nop
        Nop();
 8000de6:	bf00      	nop
        DRV_CANFDSPI_ErrorCountStateGet(DRV_CANFDSPI_INDEX_0, &tec, &rec, &errorFlags);
 8000de8:	4b1d      	ldr	r3, [pc, #116]	; (8000e60 <APP_TransmitMessageQueue+0x9c>)
 8000dea:	4a1e      	ldr	r2, [pc, #120]	; (8000e64 <APP_TransmitMessageQueue+0xa0>)
 8000dec:	491e      	ldr	r1, [pc, #120]	; (8000e68 <APP_TransmitMessageQueue+0xa4>)
 8000dee:	2000      	movs	r0, #0
 8000df0:	f002 fa0a 	bl	8003208 <DRV_CANFDSPI_ErrorCountStateGet>
        sprintf(tempBuffer,"TX ERROR - FIFO Full! Check CAN Connection."); serialOut(tempBuffer);
 8000df4:	491d      	ldr	r1, [pc, #116]	; (8000e6c <APP_TransmitMessageQueue+0xa8>)
 8000df6:	481e      	ldr	r0, [pc, #120]	; (8000e70 <APP_TransmitMessageQueue+0xac>)
 8000df8:	f006 fc4e 	bl	8007698 <siprintf>
 8000dfc:	481c      	ldr	r0, [pc, #112]	; (8000e70 <APP_TransmitMessageQueue+0xac>)
 8000dfe:	f003 fa4f 	bl	80042a0 <serialOut>

        //Flush channel
        DRV_CANFDSPI_TransmitChannelFlush(DRV_CANFDSPI_INDEX_0, APP_TX_FIFO);
 8000e02:	2102      	movs	r1, #2
 8000e04:	2000      	movs	r0, #0
 8000e06:	f001 fe4b 	bl	8002aa0 <DRV_CANFDSPI_TransmitChannelFlush>
        DRV_CANFDSPI_TransmitChannelReset(DRV_CANFDSPI_INDEX_0, APP_TX_FIFO);
 8000e0a:	2102      	movs	r1, #2
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	f001 fe71 	bl	8002af4 <DRV_CANFDSPI_TransmitChannelReset>

        return;
 8000e12:	e01f      	b.n	8000e54 <APP_TransmitMessageQueue+0x90>
    }
    attempts--;
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	3b01      	subs	r3, #1
 8000e18:	71fb      	strb	r3, [r7, #7]
  }
  while (!(txFlags & CAN_TX_FIFO_NOT_FULL_EVENT));
 8000e1a:	4b10      	ldr	r3, [pc, #64]	; (8000e5c <APP_TransmitMessageQueue+0x98>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d0d6      	beq.n	8000dd4 <APP_TransmitMessageQueue+0x10>

  // Load message and transmit
  uint8_t n = DRV_CANFDSPI_DlcToDataBytes(txObj.bF.ctrl.DLC);
 8000e26:	4b13      	ldr	r3, [pc, #76]	; (8000e74 <APP_TransmitMessageQueue+0xb0>)
 8000e28:	791b      	ldrb	r3, [r3, #4]
 8000e2a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	4618      	mov	r0, r3
 8000e32:	f003 f9f5 	bl	8004220 <DRV_CANFDSPI_DlcToDataBytes>
 8000e36:	4603      	mov	r3, r0
 8000e38:	71bb      	strb	r3, [r7, #6]

  DRV_CANFDSPI_TransmitChannelLoad(DRV_CANFDSPI_INDEX_0, APP_TX_FIFO, &txObj, txd, n, true);
 8000e3a:	79bb      	ldrb	r3, [r7, #6]
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	9201      	str	r2, [sp, #4]
 8000e40:	9300      	str	r3, [sp, #0]
 8000e42:	4b0d      	ldr	r3, [pc, #52]	; (8000e78 <APP_TransmitMessageQueue+0xb4>)
 8000e44:	4a0b      	ldr	r2, [pc, #44]	; (8000e74 <APP_TransmitMessageQueue+0xb0>)
 8000e46:	2102      	movs	r1, #2
 8000e48:	2000      	movs	r0, #0
 8000e4a:	f001 fd37 	bl	80028bc <DRV_CANFDSPI_TransmitChannelLoad>

  APP_LED_Clear(APP_TX_LED);
 8000e4e:	2002      	movs	r0, #2
 8000e50:	f7ff fbf8 	bl	8000644 <APP_LED_Clear>
}
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	2000c684 	.word	0x2000c684
 8000e60:	2000c734 	.word	0x2000c734
 8000e64:	2000c733 	.word	0x2000c733
 8000e68:	2000c732 	.word	0x2000c732
 8000e6c:	08009a54 	.word	0x08009a54
 8000e70:	2000c924 	.word	0x2000c924
 8000e74:	2000c688 	.word	0x2000c688
 8000e78:	2000c694 	.word	0x2000c694

08000e7c <APP_AnnounceUnregisteredModules>:

/***************************************************************************************************************
*     A P P _ A n n o u n c e U n r e g i s t e r e d M o d u l e s                    P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_AnnounceUnregisteredModules(void){
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af02      	add	r7, sp, #8

  uint8_t index;
  CANFRM_MODULE_ANNOUNCEMENT announcement;

  // check for unregistered modules and send out ANNOUNCE packets
  for(index = 0; index < MAX_MODULES_PER_PACK; index++){
 8000e82:	2300      	movs	r3, #0
 8000e84:	73fb      	strb	r3, [r7, #15]
 8000e86:	e084      	b.n	8000f92 <APP_AnnounceUnregisteredModules+0x116>
    if((module[index].uniqueId != 0) && (module[index].moduleId == 0)){
 8000e88:	7bfb      	ldrb	r3, [r7, #15]
 8000e8a:	4a46      	ldr	r2, [pc, #280]	; (8000fa4 <APP_AnnounceUnregisteredModules+0x128>)
 8000e8c:	f240 612c 	movw	r1, #1580	; 0x62c
 8000e90:	fb01 f303 	mul.w	r3, r1, r3
 8000e94:	4413      	add	r3, r2
 8000e96:	3304      	adds	r3, #4
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d076      	beq.n	8000f8c <APP_AnnounceUnregisteredModules+0x110>
 8000e9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ea0:	4a40      	ldr	r2, [pc, #256]	; (8000fa4 <APP_AnnounceUnregisteredModules+0x128>)
 8000ea2:	f240 612c 	movw	r1, #1580	; 0x62c
 8000ea6:	fb01 f303 	mul.w	r3, r1, r3
 8000eaa:	4413      	add	r3, r2
 8000eac:	3308      	adds	r3, #8
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d16b      	bne.n	8000f8c <APP_AnnounceUnregisteredModules+0x110>

      announcement.moduleFw = module[index].fwVersion;        // fill in the details
 8000eb4:	7bfb      	ldrb	r3, [r7, #15]
 8000eb6:	4a3b      	ldr	r2, [pc, #236]	; (8000fa4 <APP_AnnounceUnregisteredModules+0x128>)
 8000eb8:	f240 612c 	movw	r1, #1580	; 0x62c
 8000ebc:	fb01 f303 	mul.w	r3, r1, r3
 8000ec0:	4413      	add	r3, r2
 8000ec2:	330a      	adds	r3, #10
 8000ec4:	881b      	ldrh	r3, [r3, #0]
 8000ec6:	80bb      	strh	r3, [r7, #4]
      announcement.modulePartId = module[index].partId;
 8000ec8:	7bfb      	ldrb	r3, [r7, #15]
 8000eca:	4a36      	ldr	r2, [pc, #216]	; (8000fa4 <APP_AnnounceUnregisteredModules+0x128>)
 8000ecc:	f240 612c 	movw	r1, #1580	; 0x62c
 8000ed0:	fb01 f303 	mul.w	r3, r1, r3
 8000ed4:	4413      	add	r3, r2
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	71fb      	strb	r3, [r7, #7]
      announcement.moduleMfgId = module[index].mfgId;
 8000edc:	7bfb      	ldrb	r3, [r7, #15]
 8000ede:	4a31      	ldr	r2, [pc, #196]	; (8000fa4 <APP_AnnounceUnregisteredModules+0x128>)
 8000ee0:	f240 612c 	movw	r1, #1580	; 0x62c
 8000ee4:	fb01 f303 	mul.w	r3, r1, r3
 8000ee8:	4413      	add	r3, r2
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	71bb      	strb	r3, [r7, #6]
      announcement.moduleUniqueId = module[index].uniqueId;
 8000eee:	7bfb      	ldrb	r3, [r7, #15]
 8000ef0:	4a2c      	ldr	r2, [pc, #176]	; (8000fa4 <APP_AnnounceUnregisteredModules+0x128>)
 8000ef2:	f240 612c 	movw	r1, #1580	; 0x62c
 8000ef6:	fb01 f303 	mul.w	r3, r1, r3
 8000efa:	4413      	add	r3, r2
 8000efc:	3304      	adds	r3, #4
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	60bb      	str	r3, [r7, #8]

      txObj.word[0] = 0;                              // Configure transmit message
 8000f02:	4b29      	ldr	r3, [pc, #164]	; (8000fa8 <APP_AnnounceUnregisteredModules+0x12c>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
      txObj.word[1] = 0;
 8000f08:	4b27      	ldr	r3, [pc, #156]	; (8000fa8 <APP_AnnounceUnregisteredModules+0x12c>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	605a      	str	r2, [r3, #4]

      memcpy(txd, &announcement, sizeof(announcement));
 8000f0e:	4b27      	ldr	r3, [pc, #156]	; (8000fac <APP_AnnounceUnregisteredModules+0x130>)
 8000f10:	461a      	mov	r2, r3
 8000f12:	1d3b      	adds	r3, r7, #4
 8000f14:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f18:	e882 0003 	stmia.w	r2, {r0, r1}

      txObj.bF.id.SID = ID_MODULE_ANNOUNCEMENT     ;  // Standard ID
 8000f1c:	4a22      	ldr	r2, [pc, #136]	; (8000fa8 <APP_AnnounceUnregisteredModules+0x12c>)
 8000f1e:	8813      	ldrh	r3, [r2, #0]
 8000f20:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8000f24:	f361 030a 	bfi	r3, r1, #0, #11
 8000f28:	8013      	strh	r3, [r2, #0]
      txObj.bF.id.EID = 0;                            // Extended ID
 8000f2a:	4a1f      	ldr	r2, [pc, #124]	; (8000fa8 <APP_AnnounceUnregisteredModules+0x12c>)
 8000f2c:	6813      	ldr	r3, [r2, #0]
 8000f2e:	f36f 23dc 	bfc	r3, #11, #18
 8000f32:	6013      	str	r3, [r2, #0]

      txObj.bF.ctrl.BRS = 0;                          // Bit Rate Switch - use DBR when set, NBR when cleared
 8000f34:	4a1c      	ldr	r2, [pc, #112]	; (8000fa8 <APP_AnnounceUnregisteredModules+0x12c>)
 8000f36:	7913      	ldrb	r3, [r2, #4]
 8000f38:	f36f 1386 	bfc	r3, #6, #1
 8000f3c:	7113      	strb	r3, [r2, #4]
      txObj.bF.ctrl.DLC = CAN_DLC_8;                  // 8 bytes to transmit
 8000f3e:	4a1a      	ldr	r2, [pc, #104]	; (8000fa8 <APP_AnnounceUnregisteredModules+0x12c>)
 8000f40:	7913      	ldrb	r3, [r2, #4]
 8000f42:	2108      	movs	r1, #8
 8000f44:	f361 0303 	bfi	r3, r1, #0, #4
 8000f48:	7113      	strb	r3, [r2, #4]
      txObj.bF.ctrl.FDF = 0;                          // Frame Data Format - CAN FD when set, CAN 2.0 when cleared
 8000f4a:	4a17      	ldr	r2, [pc, #92]	; (8000fa8 <APP_AnnounceUnregisteredModules+0x12c>)
 8000f4c:	7913      	ldrb	r3, [r2, #4]
 8000f4e:	f36f 13c7 	bfc	r3, #7, #1
 8000f52:	7113      	strb	r3, [r2, #4]
      txObj.bF.ctrl.IDE = 1;                          // ID Extension selection - send base frame when cleared, extended frame when set
 8000f54:	4a14      	ldr	r2, [pc, #80]	; (8000fa8 <APP_AnnounceUnregisteredModules+0x12c>)
 8000f56:	7913      	ldrb	r3, [r2, #4]
 8000f58:	f043 0310 	orr.w	r3, r3, #16
 8000f5c:	7113      	strb	r3, [r2, #4]

      sprintf(tempBuffer,"TX 0x500 Announcement: FW=%02x, MFG=%02x, PN=%02x, ID=%08x",announcement.moduleFw, announcement.moduleMfgId, announcement.modulePartId,(int)announcement.moduleUniqueId); serialOut(tempBuffer);
 8000f5e:	88bb      	ldrh	r3, [r7, #4]
 8000f60:	4619      	mov	r1, r3
 8000f62:	79bb      	ldrb	r3, [r7, #6]
 8000f64:	4618      	mov	r0, r3
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	68ba      	ldr	r2, [r7, #8]
 8000f6a:	9201      	str	r2, [sp, #4]
 8000f6c:	9300      	str	r3, [sp, #0]
 8000f6e:	4603      	mov	r3, r0
 8000f70:	460a      	mov	r2, r1
 8000f72:	490f      	ldr	r1, [pc, #60]	; (8000fb0 <APP_AnnounceUnregisteredModules+0x134>)
 8000f74:	480f      	ldr	r0, [pc, #60]	; (8000fb4 <APP_AnnounceUnregisteredModules+0x138>)
 8000f76:	f006 fb8f 	bl	8007698 <siprintf>
 8000f7a:	480e      	ldr	r0, [pc, #56]	; (8000fb4 <APP_AnnounceUnregisteredModules+0x138>)
 8000f7c:	f003 f990 	bl	80042a0 <serialOut>

      APP_TransmitMessageQueue();                     // Send it
 8000f80:	f7ff ff20 	bl	8000dc4 <APP_TransmitMessageQueue>

      HAL_Delay(1000);
 8000f84:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f88:	f003 fea8 	bl	8004cdc <HAL_Delay>
  for(index = 0; index < MAX_MODULES_PER_PACK; index++){
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	73fb      	strb	r3, [r7, #15]
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
 8000f94:	2b1f      	cmp	r3, #31
 8000f96:	f67f af77 	bls.w	8000e88 <APP_AnnounceUnregisteredModules+0xc>
    }
  }
}
 8000f9a:	bf00      	nop
 8000f9c:	bf00      	nop
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	200000f4 	.word	0x200000f4
 8000fa8:	2000c688 	.word	0x2000c688
 8000fac:	2000c694 	.word	0x2000c694
 8000fb0:	08009a80 	.word	0x08009a80
 8000fb4:	2000c924 	.word	0x2000c924

08000fb8 <APP_RequestTime>:


/***************************************************************************************************************
*     A P P _ R e q u e s t T i m e                                                    P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_RequestTime(void){
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0

  txObj.word[0] = 0;                              // Configure transmit message
 8000fbc:	4b19      	ldr	r3, [pc, #100]	; (8001024 <APP_RequestTime+0x6c>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
  txObj.word[1] = 0;
 8000fc2:	4b18      	ldr	r3, [pc, #96]	; (8001024 <APP_RequestTime+0x6c>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	605a      	str	r2, [r3, #4]
  txObj.word[2] = 0;
 8000fc8:	4b16      	ldr	r3, [pc, #88]	; (8001024 <APP_RequestTime+0x6c>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	609a      	str	r2, [r3, #8]

  txObj.bF.id.SID = ID_MODULE_TIME_REQUEST ;      // Standard ID
 8000fce:	4a15      	ldr	r2, [pc, #84]	; (8001024 <APP_RequestTime+0x6c>)
 8000fd0:	8813      	ldrh	r3, [r2, #0]
 8000fd2:	f240 5106 	movw	r1, #1286	; 0x506
 8000fd6:	f361 030a 	bfi	r3, r1, #0, #11
 8000fda:	8013      	strh	r3, [r2, #0]
  txObj.bF.id.EID = 0;       // Extended ID
 8000fdc:	4a11      	ldr	r2, [pc, #68]	; (8001024 <APP_RequestTime+0x6c>)
 8000fde:	6813      	ldr	r3, [r2, #0]
 8000fe0:	f36f 23dc 	bfc	r3, #11, #18
 8000fe4:	6013      	str	r3, [r2, #0]

  txObj.bF.ctrl.BRS = 0;                          // Bit Rate Switch - use DBR when set, NBR when cleared
 8000fe6:	4a0f      	ldr	r2, [pc, #60]	; (8001024 <APP_RequestTime+0x6c>)
 8000fe8:	7913      	ldrb	r3, [r2, #4]
 8000fea:	f36f 1386 	bfc	r3, #6, #1
 8000fee:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.DLC = CAN_DLC_0;                  // 8 bytes to transmit
 8000ff0:	4a0c      	ldr	r2, [pc, #48]	; (8001024 <APP_RequestTime+0x6c>)
 8000ff2:	7913      	ldrb	r3, [r2, #4]
 8000ff4:	f36f 0303 	bfc	r3, #0, #4
 8000ff8:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.FDF = 0;                          // Frame Data Format - CAN FD when set, CAN 2.0 when cleared
 8000ffa:	4a0a      	ldr	r2, [pc, #40]	; (8001024 <APP_RequestTime+0x6c>)
 8000ffc:	7913      	ldrb	r3, [r2, #4]
 8000ffe:	f36f 13c7 	bfc	r3, #7, #1
 8001002:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.IDE = 1;                          // ID Extension selection - send base frame when cleared, extended frame when set
 8001004:	4a07      	ldr	r2, [pc, #28]	; (8001024 <APP_RequestTime+0x6c>)
 8001006:	7913      	ldrb	r3, [r2, #4]
 8001008:	f043 0310 	orr.w	r3, r3, #16
 800100c:	7113      	strb	r3, [r2, #4]

  sprintf(tempBuffer,"TX 0x506 Time Request"); serialOut(tempBuffer);
 800100e:	4906      	ldr	r1, [pc, #24]	; (8001028 <APP_RequestTime+0x70>)
 8001010:	4806      	ldr	r0, [pc, #24]	; (800102c <APP_RequestTime+0x74>)
 8001012:	f006 fb41 	bl	8007698 <siprintf>
 8001016:	4805      	ldr	r0, [pc, #20]	; (800102c <APP_RequestTime+0x74>)
 8001018:	f003 f942 	bl	80042a0 <serialOut>

  APP_TransmitMessageQueue();                     // Send it
 800101c:	f7ff fed2 	bl	8000dc4 <APP_TransmitMessageQueue>

}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}
 8001024:	2000c688 	.word	0x2000c688
 8001028:	08009abc 	.word	0x08009abc
 800102c:	2000c924 	.word	0x2000c924

08001030 <APP_TransmitHardware>:

/***************************************************************************************************************
*     A P P _ T  r a n s m i t H a r d w a r e                                         P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_TransmitHardware(uint8_t index){
 8001030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001032:	b089      	sub	sp, #36	; 0x24
 8001034:	af04      	add	r7, sp, #16
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]

  CANFRM_MODULE_HARDWARE hardware;
  memset(&hardware,0,sizeof(hardware));
 800103a:	f107 0308 	add.w	r3, r7, #8
 800103e:	2208      	movs	r2, #8
 8001040:	2100      	movs	r1, #0
 8001042:	4618      	mov	r0, r3
 8001044:	f006 f9f2 	bl	800742c <memset>

  hardware.hwVersion = module[index].hwVersion;
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	4a51      	ldr	r2, [pc, #324]	; (8001190 <APP_TransmitHardware+0x160>)
 800104c:	f240 612c 	movw	r1, #1580	; 0x62c
 8001050:	fb01 f303 	mul.w	r3, r1, r3
 8001054:	4413      	add	r3, r2
 8001056:	330c      	adds	r3, #12
 8001058:	881b      	ldrh	r3, [r3, #0]
 800105a:	81fb      	strh	r3, [r7, #14]
  hardware.maxChargeA = module[index].maxChargeA;
 800105c:	79fb      	ldrb	r3, [r7, #7]
 800105e:	4a4c      	ldr	r2, [pc, #304]	; (8001190 <APP_TransmitHardware+0x160>)
 8001060:	f240 612c 	movw	r1, #1580	; 0x62c
 8001064:	fb01 f303 	mul.w	r3, r1, r3
 8001068:	4413      	add	r3, r2
 800106a:	330e      	adds	r3, #14
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	813b      	strh	r3, [r7, #8]
  hardware.maxDischargeA = module[index].maxDischargeA;
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	4a47      	ldr	r2, [pc, #284]	; (8001190 <APP_TransmitHardware+0x160>)
 8001074:	f240 612c 	movw	r1, #1580	; 0x62c
 8001078:	fb01 f303 	mul.w	r3, r1, r3
 800107c:	4413      	add	r3, r2
 800107e:	3310      	adds	r3, #16
 8001080:	881b      	ldrh	r3, [r3, #0]
 8001082:	817b      	strh	r3, [r7, #10]
  hardware.maxChargeEndV = module[index].maxChargeEndV;
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	4a42      	ldr	r2, [pc, #264]	; (8001190 <APP_TransmitHardware+0x160>)
 8001088:	f240 612c 	movw	r1, #1580	; 0x62c
 800108c:	fb01 f303 	mul.w	r3, r1, r3
 8001090:	4413      	add	r3, r2
 8001092:	3312      	adds	r3, #18
 8001094:	881b      	ldrh	r3, [r3, #0]
 8001096:	81bb      	strh	r3, [r7, #12]


  txObj.word[0] = 0;                              // Configure transmit message
 8001098:	4b3e      	ldr	r3, [pc, #248]	; (8001194 <APP_TransmitHardware+0x164>)
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
  txObj.word[1] = 0;
 800109e:	4b3d      	ldr	r3, [pc, #244]	; (8001194 <APP_TransmitHardware+0x164>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	605a      	str	r2, [r3, #4]
  txObj.word[2] = 0;
 80010a4:	4b3b      	ldr	r3, [pc, #236]	; (8001194 <APP_TransmitHardware+0x164>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	609a      	str	r2, [r3, #8]

  memcpy(txd, &hardware, sizeof(hardware));
 80010aa:	4b3b      	ldr	r3, [pc, #236]	; (8001198 <APP_TransmitHardware+0x168>)
 80010ac:	461a      	mov	r2, r3
 80010ae:	f107 0308 	add.w	r3, r7, #8
 80010b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010b6:	e882 0003 	stmia.w	r2, {r0, r1}

  txObj.bF.id.SID = ID_MODULE_HARDWARE ;          // Standard ID
 80010ba:	4a36      	ldr	r2, [pc, #216]	; (8001194 <APP_TransmitHardware+0x164>)
 80010bc:	8813      	ldrh	r3, [r2, #0]
 80010be:	f240 5101 	movw	r1, #1281	; 0x501
 80010c2:	f361 030a 	bfi	r3, r1, #0, #11
 80010c6:	8013      	strh	r3, [r2, #0]
  txObj.bF.id.EID = module[index].moduleId;       // Extended ID
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	4a31      	ldr	r2, [pc, #196]	; (8001190 <APP_TransmitHardware+0x160>)
 80010cc:	f240 612c 	movw	r1, #1580	; 0x62c
 80010d0:	fb01 f303 	mul.w	r3, r1, r3
 80010d4:	4413      	add	r3, r2
 80010d6:	3308      	adds	r3, #8
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	461a      	mov	r2, r3
 80010dc:	f3c2 0211 	ubfx	r2, r2, #0, #18
 80010e0:	492c      	ldr	r1, [pc, #176]	; (8001194 <APP_TransmitHardware+0x164>)
 80010e2:	680b      	ldr	r3, [r1, #0]
 80010e4:	f362 23dc 	bfi	r3, r2, #11, #18
 80010e8:	600b      	str	r3, [r1, #0]

  txObj.bF.ctrl.BRS = 0;                          // Bit Rate Switch - use DBR when set, NBR when cleared
 80010ea:	4a2a      	ldr	r2, [pc, #168]	; (8001194 <APP_TransmitHardware+0x164>)
 80010ec:	7913      	ldrb	r3, [r2, #4]
 80010ee:	f36f 1386 	bfc	r3, #6, #1
 80010f2:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.DLC = CAN_DLC_8;                 // 8 bytes to transmit
 80010f4:	4a27      	ldr	r2, [pc, #156]	; (8001194 <APP_TransmitHardware+0x164>)
 80010f6:	7913      	ldrb	r3, [r2, #4]
 80010f8:	2108      	movs	r1, #8
 80010fa:	f361 0303 	bfi	r3, r1, #0, #4
 80010fe:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.FDF = 0;                          // Frame Data Format - CAN FD when set, CAN 2.0 when cleared
 8001100:	4a24      	ldr	r2, [pc, #144]	; (8001194 <APP_TransmitHardware+0x164>)
 8001102:	7913      	ldrb	r3, [r2, #4]
 8001104:	f36f 13c7 	bfc	r3, #7, #1
 8001108:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.IDE = 1;                          // ID Extension selection - send base frame when cleared, extended frame when set
 800110a:	4a22      	ldr	r2, [pc, #136]	; (8001194 <APP_TransmitHardware+0x164>)
 800110c:	7913      	ldrb	r3, [r2, #4]
 800110e:	f043 0310 	orr.w	r3, r3, #16
 8001112:	7113      	strb	r3, [r2, #4]

  sprintf(tempBuffer,"TX 0x501 Hardware: ID=%02x, CHA=%d, DCA=%d, CHV=%d, HW=%d",
          rxObj.bF.id.EID, module[index].maxChargeA, module[index].maxDischargeA,  module[index].maxChargeEndV,module[index].hwVersion); serialOut(tempBuffer);
 8001114:	4b21      	ldr	r3, [pc, #132]	; (800119c <APP_TransmitHardware+0x16c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f3c3 23d1 	ubfx	r3, r3, #11, #18
  sprintf(tempBuffer,"TX 0x501 Hardware: ID=%02x, CHA=%d, DCA=%d, CHV=%d, HW=%d",
 800111c:	461d      	mov	r5, r3
          rxObj.bF.id.EID, module[index].maxChargeA, module[index].maxDischargeA,  module[index].maxChargeEndV,module[index].hwVersion); serialOut(tempBuffer);
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	4a1b      	ldr	r2, [pc, #108]	; (8001190 <APP_TransmitHardware+0x160>)
 8001122:	f240 612c 	movw	r1, #1580	; 0x62c
 8001126:	fb01 f303 	mul.w	r3, r1, r3
 800112a:	4413      	add	r3, r2
 800112c:	330e      	adds	r3, #14
 800112e:	881b      	ldrh	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x501 Hardware: ID=%02x, CHA=%d, DCA=%d, CHV=%d, HW=%d",
 8001130:	461e      	mov	r6, r3
          rxObj.bF.id.EID, module[index].maxChargeA, module[index].maxDischargeA,  module[index].maxChargeEndV,module[index].hwVersion); serialOut(tempBuffer);
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	4a16      	ldr	r2, [pc, #88]	; (8001190 <APP_TransmitHardware+0x160>)
 8001136:	f240 612c 	movw	r1, #1580	; 0x62c
 800113a:	fb01 f303 	mul.w	r3, r1, r3
 800113e:	4413      	add	r3, r2
 8001140:	3310      	adds	r3, #16
 8001142:	881b      	ldrh	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x501 Hardware: ID=%02x, CHA=%d, DCA=%d, CHV=%d, HW=%d",
 8001144:	4618      	mov	r0, r3
          rxObj.bF.id.EID, module[index].maxChargeA, module[index].maxDischargeA,  module[index].maxChargeEndV,module[index].hwVersion); serialOut(tempBuffer);
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	4a11      	ldr	r2, [pc, #68]	; (8001190 <APP_TransmitHardware+0x160>)
 800114a:	f240 612c 	movw	r1, #1580	; 0x62c
 800114e:	fb01 f303 	mul.w	r3, r1, r3
 8001152:	4413      	add	r3, r2
 8001154:	3312      	adds	r3, #18
 8001156:	881b      	ldrh	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x501 Hardware: ID=%02x, CHA=%d, DCA=%d, CHV=%d, HW=%d",
 8001158:	461c      	mov	r4, r3
          rxObj.bF.id.EID, module[index].maxChargeA, module[index].maxDischargeA,  module[index].maxChargeEndV,module[index].hwVersion); serialOut(tempBuffer);
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	4a0c      	ldr	r2, [pc, #48]	; (8001190 <APP_TransmitHardware+0x160>)
 800115e:	f240 612c 	movw	r1, #1580	; 0x62c
 8001162:	fb01 f303 	mul.w	r3, r1, r3
 8001166:	4413      	add	r3, r2
 8001168:	330c      	adds	r3, #12
 800116a:	881b      	ldrh	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x501 Hardware: ID=%02x, CHA=%d, DCA=%d, CHV=%d, HW=%d",
 800116c:	9302      	str	r3, [sp, #8]
 800116e:	9401      	str	r4, [sp, #4]
 8001170:	9000      	str	r0, [sp, #0]
 8001172:	4633      	mov	r3, r6
 8001174:	462a      	mov	r2, r5
 8001176:	490a      	ldr	r1, [pc, #40]	; (80011a0 <APP_TransmitHardware+0x170>)
 8001178:	480a      	ldr	r0, [pc, #40]	; (80011a4 <APP_TransmitHardware+0x174>)
 800117a:	f006 fa8d 	bl	8007698 <siprintf>
          rxObj.bF.id.EID, module[index].maxChargeA, module[index].maxDischargeA,  module[index].maxChargeEndV,module[index].hwVersion); serialOut(tempBuffer);
 800117e:	4809      	ldr	r0, [pc, #36]	; (80011a4 <APP_TransmitHardware+0x174>)
 8001180:	f003 f88e 	bl	80042a0 <serialOut>

  APP_TransmitMessageQueue();                     // Send it
 8001184:	f7ff fe1e 	bl	8000dc4 <APP_TransmitMessageQueue>

}
 8001188:	bf00      	nop
 800118a:	3714      	adds	r7, #20
 800118c:	46bd      	mov	sp, r7
 800118e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001190:	200000f4 	.word	0x200000f4
 8001194:	2000c688 	.word	0x2000c688
 8001198:	2000c694 	.word	0x2000c694
 800119c:	2000c6e4 	.word	0x2000c6e4
 80011a0:	08009ad4 	.word	0x08009ad4
 80011a4:	2000c924 	.word	0x2000c924

080011a8 <APP_TransmitStatus1>:


/***************************************************************************************************************
*     A P P _ T  r a n s m i t S t a t u s 1                                           P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_TransmitStatus1(uint8_t index){
 80011a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011aa:	b08b      	sub	sp, #44	; 0x2c
 80011ac:	af06      	add	r7, sp, #24
 80011ae:	4603      	mov	r3, r0
 80011b0:	71fb      	strb	r3, [r7, #7]

  CANFRM_MODULE_STATUS_1 status;
  memset(&status,0,sizeof(status));
 80011b2:	f107 0308 	add.w	r3, r7, #8
 80011b6:	2208      	movs	r2, #8
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f006 f936 	bl	800742c <memset>

  status.moduleState = module[index].state;
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	4a7a      	ldr	r2, [pc, #488]	; (80013ac <APP_TransmitStatus1+0x204>)
 80011c4:	f240 612c 	movw	r1, #1580	; 0x62c
 80011c8:	fb01 f303 	mul.w	r3, r1, r3
 80011cc:	4413      	add	r3, r2
 80011ce:	3324      	adds	r3, #36	; 0x24
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	f003 030f 	and.w	r3, r3, #15
 80011d6:	b2da      	uxtb	r2, r3
 80011d8:	7a3b      	ldrb	r3, [r7, #8]
 80011da:	f362 0303 	bfi	r3, r2, #0, #4
 80011de:	723b      	strb	r3, [r7, #8]
  status.moduleSoc = module[index].soc;
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	4a72      	ldr	r2, [pc, #456]	; (80013ac <APP_TransmitStatus1+0x204>)
 80011e4:	f240 612c 	movw	r1, #1580	; 0x62c
 80011e8:	fb01 f303 	mul.w	r3, r1, r3
 80011ec:	4413      	add	r3, r2
 80011ee:	3326      	adds	r3, #38	; 0x26
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	727b      	strb	r3, [r7, #9]
  status.cellCount = module[index].cellCount;
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	4a6d      	ldr	r2, [pc, #436]	; (80013ac <APP_TransmitStatus1+0x204>)
 80011f8:	f240 612c 	movw	r1, #1580	; 0x62c
 80011fc:	fb01 f303 	mul.w	r3, r1, r3
 8001200:	4413      	add	r3, r2
 8001202:	3328      	adds	r3, #40	; 0x28
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	72fb      	strb	r3, [r7, #11]
  status.moduleSoh = module[index].soh;
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	4a68      	ldr	r2, [pc, #416]	; (80013ac <APP_TransmitStatus1+0x204>)
 800120c:	f240 612c 	movw	r1, #1580	; 0x62c
 8001210:	fb01 f303 	mul.w	r3, r1, r3
 8001214:	4413      	add	r3, r2
 8001216:	3327      	adds	r3, #39	; 0x27
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	72bb      	strb	r3, [r7, #10]
  status.moduleMmc = module[index].mmc;
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	4a63      	ldr	r2, [pc, #396]	; (80013ac <APP_TransmitStatus1+0x204>)
 8001220:	f240 612c 	movw	r1, #1580	; 0x62c
 8001224:	fb01 f303 	mul.w	r3, r1, r3
 8001228:	4413      	add	r3, r2
 800122a:	3316      	adds	r3, #22
 800122c:	881b      	ldrh	r3, [r3, #0]
 800122e:	81bb      	strh	r3, [r7, #12]
  status.moduleMmv = module[index].mmv;
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	4a5e      	ldr	r2, [pc, #376]	; (80013ac <APP_TransmitStatus1+0x204>)
 8001234:	f240 612c 	movw	r1, #1580	; 0x62c
 8001238:	fb01 f303 	mul.w	r3, r1, r3
 800123c:	4413      	add	r3, r2
 800123e:	3314      	adds	r3, #20
 8001240:	881b      	ldrh	r3, [r3, #0]
 8001242:	81fb      	strh	r3, [r7, #14]
  status.moduleStatus = module[index].status;
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	4a59      	ldr	r2, [pc, #356]	; (80013ac <APP_TransmitStatus1+0x204>)
 8001248:	f240 612c 	movw	r1, #1580	; 0x62c
 800124c:	fb01 f303 	mul.w	r3, r1, r3
 8001250:	4413      	add	r3, r2
 8001252:	3325      	adds	r3, #37	; 0x25
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	f003 030f 	and.w	r3, r3, #15
 800125a:	b2da      	uxtb	r2, r3
 800125c:	7a3b      	ldrb	r3, [r7, #8]
 800125e:	f362 1307 	bfi	r3, r2, #4, #4
 8001262:	723b      	strb	r3, [r7, #8]

  txObj.word[0] = 0;                              // Configure transmit message
 8001264:	4b52      	ldr	r3, [pc, #328]	; (80013b0 <APP_TransmitStatus1+0x208>)
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
  txObj.word[1] = 0;
 800126a:	4b51      	ldr	r3, [pc, #324]	; (80013b0 <APP_TransmitStatus1+0x208>)
 800126c:	2200      	movs	r2, #0
 800126e:	605a      	str	r2, [r3, #4]
  txObj.word[2] = 0;
 8001270:	4b4f      	ldr	r3, [pc, #316]	; (80013b0 <APP_TransmitStatus1+0x208>)
 8001272:	2200      	movs	r2, #0
 8001274:	609a      	str	r2, [r3, #8]

  memcpy(txd, &status, sizeof(status));
 8001276:	4b4f      	ldr	r3, [pc, #316]	; (80013b4 <APP_TransmitStatus1+0x20c>)
 8001278:	461a      	mov	r2, r3
 800127a:	f107 0308 	add.w	r3, r7, #8
 800127e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001282:	e882 0003 	stmia.w	r2, {r0, r1}

  txObj.bF.id.SID = ID_MODULE_STATUS_1 ;          // Standard ID
 8001286:	4a4a      	ldr	r2, [pc, #296]	; (80013b0 <APP_TransmitStatus1+0x208>)
 8001288:	8813      	ldrh	r3, [r2, #0]
 800128a:	f240 5102 	movw	r1, #1282	; 0x502
 800128e:	f361 030a 	bfi	r3, r1, #0, #11
 8001292:	8013      	strh	r3, [r2, #0]
  txObj.bF.id.EID = module[index].moduleId;       // Extended ID
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	4a45      	ldr	r2, [pc, #276]	; (80013ac <APP_TransmitStatus1+0x204>)
 8001298:	f240 612c 	movw	r1, #1580	; 0x62c
 800129c:	fb01 f303 	mul.w	r3, r1, r3
 80012a0:	4413      	add	r3, r2
 80012a2:	3308      	adds	r3, #8
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	461a      	mov	r2, r3
 80012a8:	f3c2 0211 	ubfx	r2, r2, #0, #18
 80012ac:	4940      	ldr	r1, [pc, #256]	; (80013b0 <APP_TransmitStatus1+0x208>)
 80012ae:	680b      	ldr	r3, [r1, #0]
 80012b0:	f362 23dc 	bfi	r3, r2, #11, #18
 80012b4:	600b      	str	r3, [r1, #0]

  txObj.bF.ctrl.BRS = 0;                          // Bit Rate Switch - use DBR when set, NBR when cleared
 80012b6:	4a3e      	ldr	r2, [pc, #248]	; (80013b0 <APP_TransmitStatus1+0x208>)
 80012b8:	7913      	ldrb	r3, [r2, #4]
 80012ba:	f36f 1386 	bfc	r3, #6, #1
 80012be:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.DLC = CAN_DLC_8;                 // 8 bytes to transmit
 80012c0:	4a3b      	ldr	r2, [pc, #236]	; (80013b0 <APP_TransmitStatus1+0x208>)
 80012c2:	7913      	ldrb	r3, [r2, #4]
 80012c4:	2108      	movs	r1, #8
 80012c6:	f361 0303 	bfi	r3, r1, #0, #4
 80012ca:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.FDF = 0;                          // Frame Data Format - CAN FD when set, CAN 2.0 when cleared
 80012cc:	4a38      	ldr	r2, [pc, #224]	; (80013b0 <APP_TransmitStatus1+0x208>)
 80012ce:	7913      	ldrb	r3, [r2, #4]
 80012d0:	f36f 13c7 	bfc	r3, #7, #1
 80012d4:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.IDE = 1;                          // ID Extension selection - send base frame when cleared, extended frame when set
 80012d6:	4a36      	ldr	r2, [pc, #216]	; (80013b0 <APP_TransmitStatus1+0x208>)
 80012d8:	7913      	ldrb	r3, [r2, #4]
 80012da:	f043 0310 	orr.w	r3, r3, #16
 80012de:	7113      	strb	r3, [r2, #4]

  sprintf(tempBuffer,"TX 0x502 Status1: ID=%02x STE=%02x STS=%d CNT=%d MMV=%d MMC=%d SOC=%d, SOH=%d",
        module[index].moduleId,module[index].state,module[index].status,module[index].cellCount,
 80012e0:	79fb      	ldrb	r3, [r7, #7]
 80012e2:	4a32      	ldr	r2, [pc, #200]	; (80013ac <APP_TransmitStatus1+0x204>)
 80012e4:	f240 612c 	movw	r1, #1580	; 0x62c
 80012e8:	fb01 f303 	mul.w	r3, r1, r3
 80012ec:	4413      	add	r3, r2
 80012ee:	3308      	adds	r3, #8
 80012f0:	781b      	ldrb	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x502 Status1: ID=%02x STE=%02x STS=%d CNT=%d MMV=%d MMC=%d SOC=%d, SOH=%d",
 80012f2:	469c      	mov	ip, r3
        module[index].moduleId,module[index].state,module[index].status,module[index].cellCount,
 80012f4:	79fb      	ldrb	r3, [r7, #7]
 80012f6:	4a2d      	ldr	r2, [pc, #180]	; (80013ac <APP_TransmitStatus1+0x204>)
 80012f8:	f240 612c 	movw	r1, #1580	; 0x62c
 80012fc:	fb01 f303 	mul.w	r3, r1, r3
 8001300:	4413      	add	r3, r2
 8001302:	3324      	adds	r3, #36	; 0x24
 8001304:	781b      	ldrb	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x502 Status1: ID=%02x STE=%02x STS=%d CNT=%d MMV=%d MMC=%d SOC=%d, SOH=%d",
 8001306:	469e      	mov	lr, r3
        module[index].moduleId,module[index].state,module[index].status,module[index].cellCount,
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	4a28      	ldr	r2, [pc, #160]	; (80013ac <APP_TransmitStatus1+0x204>)
 800130c:	f240 612c 	movw	r1, #1580	; 0x62c
 8001310:	fb01 f303 	mul.w	r3, r1, r3
 8001314:	4413      	add	r3, r2
 8001316:	3325      	adds	r3, #37	; 0x25
 8001318:	781b      	ldrb	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x502 Status1: ID=%02x STE=%02x STS=%d CNT=%d MMV=%d MMC=%d SOC=%d, SOH=%d",
 800131a:	4618      	mov	r0, r3
        module[index].moduleId,module[index].state,module[index].status,module[index].cellCount,
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	4a23      	ldr	r2, [pc, #140]	; (80013ac <APP_TransmitStatus1+0x204>)
 8001320:	f240 612c 	movw	r1, #1580	; 0x62c
 8001324:	fb01 f303 	mul.w	r3, r1, r3
 8001328:	4413      	add	r3, r2
 800132a:	3328      	adds	r3, #40	; 0x28
 800132c:	781b      	ldrb	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x502 Status1: ID=%02x STE=%02x STS=%d CNT=%d MMV=%d MMC=%d SOC=%d, SOH=%d",
 800132e:	461c      	mov	r4, r3
        module[index].mmv,module[index].mmc,module[index].soc,module[index].soc); serialOut(tempBuffer);
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	4a1e      	ldr	r2, [pc, #120]	; (80013ac <APP_TransmitStatus1+0x204>)
 8001334:	f240 612c 	movw	r1, #1580	; 0x62c
 8001338:	fb01 f303 	mul.w	r3, r1, r3
 800133c:	4413      	add	r3, r2
 800133e:	3314      	adds	r3, #20
 8001340:	881b      	ldrh	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x502 Status1: ID=%02x STE=%02x STS=%d CNT=%d MMV=%d MMC=%d SOC=%d, SOH=%d",
 8001342:	461d      	mov	r5, r3
        module[index].mmv,module[index].mmc,module[index].soc,module[index].soc); serialOut(tempBuffer);
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	4a19      	ldr	r2, [pc, #100]	; (80013ac <APP_TransmitStatus1+0x204>)
 8001348:	f240 612c 	movw	r1, #1580	; 0x62c
 800134c:	fb01 f303 	mul.w	r3, r1, r3
 8001350:	4413      	add	r3, r2
 8001352:	3316      	adds	r3, #22
 8001354:	881b      	ldrh	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x502 Status1: ID=%02x STE=%02x STS=%d CNT=%d MMV=%d MMC=%d SOC=%d, SOH=%d",
 8001356:	461e      	mov	r6, r3
        module[index].mmv,module[index].mmc,module[index].soc,module[index].soc); serialOut(tempBuffer);
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	4a14      	ldr	r2, [pc, #80]	; (80013ac <APP_TransmitStatus1+0x204>)
 800135c:	f240 612c 	movw	r1, #1580	; 0x62c
 8001360:	fb01 f303 	mul.w	r3, r1, r3
 8001364:	4413      	add	r3, r2
 8001366:	3326      	adds	r3, #38	; 0x26
 8001368:	781b      	ldrb	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x502 Status1: ID=%02x STE=%02x STS=%d CNT=%d MMV=%d MMC=%d SOC=%d, SOH=%d",
 800136a:	603b      	str	r3, [r7, #0]
        module[index].mmv,module[index].mmc,module[index].soc,module[index].soc); serialOut(tempBuffer);
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	4a0f      	ldr	r2, [pc, #60]	; (80013ac <APP_TransmitStatus1+0x204>)
 8001370:	f240 612c 	movw	r1, #1580	; 0x62c
 8001374:	fb01 f303 	mul.w	r3, r1, r3
 8001378:	4413      	add	r3, r2
 800137a:	3326      	adds	r3, #38	; 0x26
 800137c:	781b      	ldrb	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x502 Status1: ID=%02x STE=%02x STS=%d CNT=%d MMV=%d MMC=%d SOC=%d, SOH=%d",
 800137e:	9305      	str	r3, [sp, #20]
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	9304      	str	r3, [sp, #16]
 8001384:	9603      	str	r6, [sp, #12]
 8001386:	9502      	str	r5, [sp, #8]
 8001388:	9401      	str	r4, [sp, #4]
 800138a:	9000      	str	r0, [sp, #0]
 800138c:	4673      	mov	r3, lr
 800138e:	4662      	mov	r2, ip
 8001390:	4909      	ldr	r1, [pc, #36]	; (80013b8 <APP_TransmitStatus1+0x210>)
 8001392:	480a      	ldr	r0, [pc, #40]	; (80013bc <APP_TransmitStatus1+0x214>)
 8001394:	f006 f980 	bl	8007698 <siprintf>
        module[index].mmv,module[index].mmc,module[index].soc,module[index].soc); serialOut(tempBuffer);
 8001398:	4808      	ldr	r0, [pc, #32]	; (80013bc <APP_TransmitStatus1+0x214>)
 800139a:	f002 ff81 	bl	80042a0 <serialOut>


  APP_TransmitMessageQueue();                     // Send it
 800139e:	f7ff fd11 	bl	8000dc4 <APP_TransmitMessageQueue>
  //APP_TransmitCellZeroDetails(index);
}
 80013a2:	bf00      	nop
 80013a4:	3714      	adds	r7, #20
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013aa:	bf00      	nop
 80013ac:	200000f4 	.word	0x200000f4
 80013b0:	2000c688 	.word	0x2000c688
 80013b4:	2000c694 	.word	0x2000c694
 80013b8:	08009b10 	.word	0x08009b10
 80013bc:	2000c924 	.word	0x2000c924

080013c0 <APP_TransmitStatus2>:

/***************************************************************************************************************
*     A P P _ T  r a n s m i t S t a t u s 2                                           P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_TransmitStatus2(uint8_t index){
 80013c0:	b5b0      	push	{r4, r5, r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af02      	add	r7, sp, #8
 80013c6:	4603      	mov	r3, r0
 80013c8:	71fb      	strb	r3, [r7, #7]

  CANFRM_MODULE_STATUS_2 status;
  memset(&status,0,sizeof(status));
 80013ca:	f107 0308 	add.w	r3, r7, #8
 80013ce:	2208      	movs	r2, #8
 80013d0:	2100      	movs	r1, #0
 80013d2:	4618      	mov	r0, r3
 80013d4:	f006 f82a 	bl	800742c <memset>

  status.cellAvgVolt = module[index].voltAvg;
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	4a49      	ldr	r2, [pc, #292]	; (8001500 <APP_TransmitStatus2+0x140>)
 80013dc:	f240 612c 	movw	r1, #1580	; 0x62c
 80013e0:	fb01 f303 	mul.w	r3, r1, r3
 80013e4:	4413      	add	r3, r2
 80013e6:	3322      	adds	r3, #34	; 0x22
 80013e8:	881b      	ldrh	r3, [r3, #0]
 80013ea:	81bb      	strh	r3, [r7, #12]
  status.cellHiVolt = module[index].voltHi;
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	4a44      	ldr	r2, [pc, #272]	; (8001500 <APP_TransmitStatus2+0x140>)
 80013f0:	f240 612c 	movw	r1, #1580	; 0x62c
 80013f4:	fb01 f303 	mul.w	r3, r1, r3
 80013f8:	4413      	add	r3, r2
 80013fa:	331e      	adds	r3, #30
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	817b      	strh	r3, [r7, #10]
  status.cellLoVolt = module[index].voltLo;
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	4a3f      	ldr	r2, [pc, #252]	; (8001500 <APP_TransmitStatus2+0x140>)
 8001404:	f240 612c 	movw	r1, #1580	; 0x62c
 8001408:	fb01 f303 	mul.w	r3, r1, r3
 800140c:	4413      	add	r3, r2
 800140e:	3320      	adds	r3, #32
 8001410:	881b      	ldrh	r3, [r3, #0]
 8001412:	813b      	strh	r3, [r7, #8]

  txObj.word[0] = 0;                              // Configure transmit message
 8001414:	4b3b      	ldr	r3, [pc, #236]	; (8001504 <APP_TransmitStatus2+0x144>)
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
  txObj.word[1] = 0;
 800141a:	4b3a      	ldr	r3, [pc, #232]	; (8001504 <APP_TransmitStatus2+0x144>)
 800141c:	2200      	movs	r2, #0
 800141e:	605a      	str	r2, [r3, #4]
  txObj.word[2] = 0;
 8001420:	4b38      	ldr	r3, [pc, #224]	; (8001504 <APP_TransmitStatus2+0x144>)
 8001422:	2200      	movs	r2, #0
 8001424:	609a      	str	r2, [r3, #8]

  memcpy(txd, &status, sizeof(status));
 8001426:	4b38      	ldr	r3, [pc, #224]	; (8001508 <APP_TransmitStatus2+0x148>)
 8001428:	461a      	mov	r2, r3
 800142a:	f107 0308 	add.w	r3, r7, #8
 800142e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001432:	e882 0003 	stmia.w	r2, {r0, r1}

  txObj.bF.id.SID = ID_MODULE_STATUS_2           ;          // Standard ID
 8001436:	4a33      	ldr	r2, [pc, #204]	; (8001504 <APP_TransmitStatus2+0x144>)
 8001438:	8813      	ldrh	r3, [r2, #0]
 800143a:	f240 5103 	movw	r1, #1283	; 0x503
 800143e:	f361 030a 	bfi	r3, r1, #0, #11
 8001442:	8013      	strh	r3, [r2, #0]
  txObj.bF.id.EID = module[index].moduleId;                 // Extended ID
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	4a2e      	ldr	r2, [pc, #184]	; (8001500 <APP_TransmitStatus2+0x140>)
 8001448:	f240 612c 	movw	r1, #1580	; 0x62c
 800144c:	fb01 f303 	mul.w	r3, r1, r3
 8001450:	4413      	add	r3, r2
 8001452:	3308      	adds	r3, #8
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	461a      	mov	r2, r3
 8001458:	f3c2 0211 	ubfx	r2, r2, #0, #18
 800145c:	4929      	ldr	r1, [pc, #164]	; (8001504 <APP_TransmitStatus2+0x144>)
 800145e:	680b      	ldr	r3, [r1, #0]
 8001460:	f362 23dc 	bfi	r3, r2, #11, #18
 8001464:	600b      	str	r3, [r1, #0]

  txObj.bF.ctrl.BRS = 0;                          // Bit Rate Switch - use DBR when set, NBR when cleared
 8001466:	4a27      	ldr	r2, [pc, #156]	; (8001504 <APP_TransmitStatus2+0x144>)
 8001468:	7913      	ldrb	r3, [r2, #4]
 800146a:	f36f 1386 	bfc	r3, #6, #1
 800146e:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.DLC = CAN_DLC_6;                  // 8 bytes to transmit
 8001470:	4a24      	ldr	r2, [pc, #144]	; (8001504 <APP_TransmitStatus2+0x144>)
 8001472:	7913      	ldrb	r3, [r2, #4]
 8001474:	2106      	movs	r1, #6
 8001476:	f361 0303 	bfi	r3, r1, #0, #4
 800147a:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.FDF = 0;                          // Frame Data Format - CAN FD when set, CAN 2.0 when cleared
 800147c:	4a21      	ldr	r2, [pc, #132]	; (8001504 <APP_TransmitStatus2+0x144>)
 800147e:	7913      	ldrb	r3, [r2, #4]
 8001480:	f36f 13c7 	bfc	r3, #7, #1
 8001484:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.IDE = 1;                          // ID Extension selection - send base frame when cleared, extended frame when set
 8001486:	4a1f      	ldr	r2, [pc, #124]	; (8001504 <APP_TransmitStatus2+0x144>)
 8001488:	7913      	ldrb	r3, [r2, #4]
 800148a:	f043 0310 	orr.w	r3, r3, #16
 800148e:	7113      	strb	r3, [r2, #4]

  sprintf(tempBuffer,"TX 0x503 Status2: ID=%02x HIV=%d LOV=%d AVG=%d",
      module[index].moduleId,  module[index].voltHi,module[index].voltLo, module[index].voltAvg); serialOut(tempBuffer);
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	4a1b      	ldr	r2, [pc, #108]	; (8001500 <APP_TransmitStatus2+0x140>)
 8001494:	f240 612c 	movw	r1, #1580	; 0x62c
 8001498:	fb01 f303 	mul.w	r3, r1, r3
 800149c:	4413      	add	r3, r2
 800149e:	3308      	adds	r3, #8
 80014a0:	781b      	ldrb	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x503 Status2: ID=%02x HIV=%d LOV=%d AVG=%d",
 80014a2:	461c      	mov	r4, r3
      module[index].moduleId,  module[index].voltHi,module[index].voltLo, module[index].voltAvg); serialOut(tempBuffer);
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	4a16      	ldr	r2, [pc, #88]	; (8001500 <APP_TransmitStatus2+0x140>)
 80014a8:	f240 612c 	movw	r1, #1580	; 0x62c
 80014ac:	fb01 f303 	mul.w	r3, r1, r3
 80014b0:	4413      	add	r3, r2
 80014b2:	331e      	adds	r3, #30
 80014b4:	881b      	ldrh	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x503 Status2: ID=%02x HIV=%d LOV=%d AVG=%d",
 80014b6:	461d      	mov	r5, r3
      module[index].moduleId,  module[index].voltHi,module[index].voltLo, module[index].voltAvg); serialOut(tempBuffer);
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	4a11      	ldr	r2, [pc, #68]	; (8001500 <APP_TransmitStatus2+0x140>)
 80014bc:	f240 612c 	movw	r1, #1580	; 0x62c
 80014c0:	fb01 f303 	mul.w	r3, r1, r3
 80014c4:	4413      	add	r3, r2
 80014c6:	3320      	adds	r3, #32
 80014c8:	881b      	ldrh	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x503 Status2: ID=%02x HIV=%d LOV=%d AVG=%d",
 80014ca:	4618      	mov	r0, r3
      module[index].moduleId,  module[index].voltHi,module[index].voltLo, module[index].voltAvg); serialOut(tempBuffer);
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	4a0c      	ldr	r2, [pc, #48]	; (8001500 <APP_TransmitStatus2+0x140>)
 80014d0:	f240 612c 	movw	r1, #1580	; 0x62c
 80014d4:	fb01 f303 	mul.w	r3, r1, r3
 80014d8:	4413      	add	r3, r2
 80014da:	3322      	adds	r3, #34	; 0x22
 80014dc:	881b      	ldrh	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x503 Status2: ID=%02x HIV=%d LOV=%d AVG=%d",
 80014de:	9301      	str	r3, [sp, #4]
 80014e0:	9000      	str	r0, [sp, #0]
 80014e2:	462b      	mov	r3, r5
 80014e4:	4622      	mov	r2, r4
 80014e6:	4909      	ldr	r1, [pc, #36]	; (800150c <APP_TransmitStatus2+0x14c>)
 80014e8:	4809      	ldr	r0, [pc, #36]	; (8001510 <APP_TransmitStatus2+0x150>)
 80014ea:	f006 f8d5 	bl	8007698 <siprintf>
      module[index].moduleId,  module[index].voltHi,module[index].voltLo, module[index].voltAvg); serialOut(tempBuffer);
 80014ee:	4808      	ldr	r0, [pc, #32]	; (8001510 <APP_TransmitStatus2+0x150>)
 80014f0:	f002 fed6 	bl	80042a0 <serialOut>

  APP_TransmitMessageQueue();                     // Send it
 80014f4:	f7ff fc66 	bl	8000dc4 <APP_TransmitMessageQueue>
  //APP_TransmitCellZeroDetails(index);
}
 80014f8:	bf00      	nop
 80014fa:	3710      	adds	r7, #16
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001500:	200000f4 	.word	0x200000f4
 8001504:	2000c688 	.word	0x2000c688
 8001508:	2000c694 	.word	0x2000c694
 800150c:	08009b60 	.word	0x08009b60
 8001510:	2000c924 	.word	0x2000c924

08001514 <APP_TransmitStatus3>:

/***************************************************************************************************************
*     A P P _ T  r a n s m i t S t a t u s 3                                           P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_TransmitStatus3(uint8_t index){
 8001514:	b5b0      	push	{r4, r5, r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af02      	add	r7, sp, #8
 800151a:	4603      	mov	r3, r0
 800151c:	71fb      	strb	r3, [r7, #7]

  CANFRM_MODULE_STATUS_3 status;
  memset(&status,0,sizeof(status));
 800151e:	f107 0308 	add.w	r3, r7, #8
 8001522:	2208      	movs	r2, #8
 8001524:	2100      	movs	r1, #0
 8001526:	4618      	mov	r0, r3
 8001528:	f005 ff80 	bl	800742c <memset>


  status.cellHiTemp = module[index].tempHi;
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	4a49      	ldr	r2, [pc, #292]	; (8001654 <APP_TransmitStatus3+0x140>)
 8001530:	f240 612c 	movw	r1, #1580	; 0x62c
 8001534:	fb01 f303 	mul.w	r3, r1, r3
 8001538:	4413      	add	r3, r2
 800153a:	3318      	adds	r3, #24
 800153c:	881b      	ldrh	r3, [r3, #0]
 800153e:	817b      	strh	r3, [r7, #10]
  status.cellLoTemp = module[index].tempLo;
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	4a44      	ldr	r2, [pc, #272]	; (8001654 <APP_TransmitStatus3+0x140>)
 8001544:	f240 612c 	movw	r1, #1580	; 0x62c
 8001548:	fb01 f303 	mul.w	r3, r1, r3
 800154c:	4413      	add	r3, r2
 800154e:	331a      	adds	r3, #26
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	813b      	strh	r3, [r7, #8]
  status.cellAvgTemp = module[index].tempAvg;
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	4a3f      	ldr	r2, [pc, #252]	; (8001654 <APP_TransmitStatus3+0x140>)
 8001558:	f240 612c 	movw	r1, #1580	; 0x62c
 800155c:	fb01 f303 	mul.w	r3, r1, r3
 8001560:	4413      	add	r3, r2
 8001562:	331c      	adds	r3, #28
 8001564:	881b      	ldrh	r3, [r3, #0]
 8001566:	81bb      	strh	r3, [r7, #12]

  txObj.word[0] = 0;                              // Configure transmit message
 8001568:	4b3b      	ldr	r3, [pc, #236]	; (8001658 <APP_TransmitStatus3+0x144>)
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
  txObj.word[1] = 0;
 800156e:	4b3a      	ldr	r3, [pc, #232]	; (8001658 <APP_TransmitStatus3+0x144>)
 8001570:	2200      	movs	r2, #0
 8001572:	605a      	str	r2, [r3, #4]
  txObj.word[2] = 0;
 8001574:	4b38      	ldr	r3, [pc, #224]	; (8001658 <APP_TransmitStatus3+0x144>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]

  memcpy(txd, &status, sizeof(status));
 800157a:	4b38      	ldr	r3, [pc, #224]	; (800165c <APP_TransmitStatus3+0x148>)
 800157c:	461a      	mov	r2, r3
 800157e:	f107 0308 	add.w	r3, r7, #8
 8001582:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001586:	e882 0003 	stmia.w	r2, {r0, r1}

  txObj.bF.id.SID = ID_MODULE_STATUS_3             ;          // Standard ID
 800158a:	4a33      	ldr	r2, [pc, #204]	; (8001658 <APP_TransmitStatus3+0x144>)
 800158c:	8813      	ldrh	r3, [r2, #0]
 800158e:	f240 5104 	movw	r1, #1284	; 0x504
 8001592:	f361 030a 	bfi	r3, r1, #0, #11
 8001596:	8013      	strh	r3, [r2, #0]
  txObj.bF.id.EID = module[index].moduleId;                 // Extended ID
 8001598:	79fb      	ldrb	r3, [r7, #7]
 800159a:	4a2e      	ldr	r2, [pc, #184]	; (8001654 <APP_TransmitStatus3+0x140>)
 800159c:	f240 612c 	movw	r1, #1580	; 0x62c
 80015a0:	fb01 f303 	mul.w	r3, r1, r3
 80015a4:	4413      	add	r3, r2
 80015a6:	3308      	adds	r3, #8
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	461a      	mov	r2, r3
 80015ac:	f3c2 0211 	ubfx	r2, r2, #0, #18
 80015b0:	4929      	ldr	r1, [pc, #164]	; (8001658 <APP_TransmitStatus3+0x144>)
 80015b2:	680b      	ldr	r3, [r1, #0]
 80015b4:	f362 23dc 	bfi	r3, r2, #11, #18
 80015b8:	600b      	str	r3, [r1, #0]

  txObj.bF.ctrl.BRS = 0;                          // Bit Rate Switch - use DBR when set, NBR when cleared
 80015ba:	4a27      	ldr	r2, [pc, #156]	; (8001658 <APP_TransmitStatus3+0x144>)
 80015bc:	7913      	ldrb	r3, [r2, #4]
 80015be:	f36f 1386 	bfc	r3, #6, #1
 80015c2:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.DLC = CAN_DLC_8;                  // 8 bytes to transmit
 80015c4:	4a24      	ldr	r2, [pc, #144]	; (8001658 <APP_TransmitStatus3+0x144>)
 80015c6:	7913      	ldrb	r3, [r2, #4]
 80015c8:	2108      	movs	r1, #8
 80015ca:	f361 0303 	bfi	r3, r1, #0, #4
 80015ce:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.FDF = 0;                          // Frame Data Format - CAN FD when set, CAN 2.0 when cleared
 80015d0:	4a21      	ldr	r2, [pc, #132]	; (8001658 <APP_TransmitStatus3+0x144>)
 80015d2:	7913      	ldrb	r3, [r2, #4]
 80015d4:	f36f 13c7 	bfc	r3, #7, #1
 80015d8:	7113      	strb	r3, [r2, #4]
  txObj.bF.ctrl.IDE = 1;                          // ID Extension selection - send base frame when cleared, extended frame when set
 80015da:	4a1f      	ldr	r2, [pc, #124]	; (8001658 <APP_TransmitStatus3+0x144>)
 80015dc:	7913      	ldrb	r3, [r2, #4]
 80015de:	f043 0310 	orr.w	r3, r3, #16
 80015e2:	7113      	strb	r3, [r2, #4]

  sprintf(tempBuffer,"TX 0x504 Status3: ID=%02x HIT=%d LOT=%d AVG=%d",
        module[index].moduleId,  module[index].tempHi,module[index].tempLo, module[index].tempAvg); serialOut(tempBuffer);
 80015e4:	79fb      	ldrb	r3, [r7, #7]
 80015e6:	4a1b      	ldr	r2, [pc, #108]	; (8001654 <APP_TransmitStatus3+0x140>)
 80015e8:	f240 612c 	movw	r1, #1580	; 0x62c
 80015ec:	fb01 f303 	mul.w	r3, r1, r3
 80015f0:	4413      	add	r3, r2
 80015f2:	3308      	adds	r3, #8
 80015f4:	781b      	ldrb	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x504 Status3: ID=%02x HIT=%d LOT=%d AVG=%d",
 80015f6:	461c      	mov	r4, r3
        module[index].moduleId,  module[index].tempHi,module[index].tempLo, module[index].tempAvg); serialOut(tempBuffer);
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	4a16      	ldr	r2, [pc, #88]	; (8001654 <APP_TransmitStatus3+0x140>)
 80015fc:	f240 612c 	movw	r1, #1580	; 0x62c
 8001600:	fb01 f303 	mul.w	r3, r1, r3
 8001604:	4413      	add	r3, r2
 8001606:	3318      	adds	r3, #24
 8001608:	881b      	ldrh	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x504 Status3: ID=%02x HIT=%d LOT=%d AVG=%d",
 800160a:	461d      	mov	r5, r3
        module[index].moduleId,  module[index].tempHi,module[index].tempLo, module[index].tempAvg); serialOut(tempBuffer);
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	4a11      	ldr	r2, [pc, #68]	; (8001654 <APP_TransmitStatus3+0x140>)
 8001610:	f240 612c 	movw	r1, #1580	; 0x62c
 8001614:	fb01 f303 	mul.w	r3, r1, r3
 8001618:	4413      	add	r3, r2
 800161a:	331a      	adds	r3, #26
 800161c:	881b      	ldrh	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x504 Status3: ID=%02x HIT=%d LOT=%d AVG=%d",
 800161e:	4618      	mov	r0, r3
        module[index].moduleId,  module[index].tempHi,module[index].tempLo, module[index].tempAvg); serialOut(tempBuffer);
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	4a0c      	ldr	r2, [pc, #48]	; (8001654 <APP_TransmitStatus3+0x140>)
 8001624:	f240 612c 	movw	r1, #1580	; 0x62c
 8001628:	fb01 f303 	mul.w	r3, r1, r3
 800162c:	4413      	add	r3, r2
 800162e:	331c      	adds	r3, #28
 8001630:	881b      	ldrh	r3, [r3, #0]
  sprintf(tempBuffer,"TX 0x504 Status3: ID=%02x HIT=%d LOT=%d AVG=%d",
 8001632:	9301      	str	r3, [sp, #4]
 8001634:	9000      	str	r0, [sp, #0]
 8001636:	462b      	mov	r3, r5
 8001638:	4622      	mov	r2, r4
 800163a:	4909      	ldr	r1, [pc, #36]	; (8001660 <APP_TransmitStatus3+0x14c>)
 800163c:	4809      	ldr	r0, [pc, #36]	; (8001664 <APP_TransmitStatus3+0x150>)
 800163e:	f006 f82b 	bl	8007698 <siprintf>
        module[index].moduleId,  module[index].tempHi,module[index].tempLo, module[index].tempAvg); serialOut(tempBuffer);
 8001642:	4808      	ldr	r0, [pc, #32]	; (8001664 <APP_TransmitStatus3+0x150>)
 8001644:	f002 fe2c 	bl	80042a0 <serialOut>

  APP_TransmitMessageQueue();                     // Send it
 8001648:	f7ff fbbc 	bl	8000dc4 <APP_TransmitMessageQueue>
  //APP_TransmitCellZeroDetails(index);
}
 800164c:	bf00      	nop
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bdb0      	pop	{r4, r5, r7, pc}
 8001654:	200000f4 	.word	0x200000f4
 8001658:	2000c688 	.word	0x2000c688
 800165c:	2000c694 	.word	0x2000c694
 8001660:	08009b90 	.word	0x08009b90
 8001664:	2000c924 	.word	0x2000c924

08001668 <APP_ProcessHardwareRequest>:


/***************************************************************************************************************
*     A P P _ P r o c e s s H a r d w a r e R e q u e s t                              P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_ProcessHardwareRequest(void){
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0

   uint8_t moduleIndex = 0;
 800166e:	2300      	movs	r3, #0
 8001670:	71fb      	strb	r3, [r7, #7]
   uint8_t index;
   uint8_t moduleId;

   moduleId = rxObj.bF.id.EID;
 8001672:	4b1b      	ldr	r3, [pc, #108]	; (80016e0 <APP_ProcessHardwareRequest+0x78>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f3c3 23d1 	ubfx	r3, r3, #11, #18
 800167a:	717b      	strb	r3, [r7, #5]

   sprintf(tempBuffer,"RX 0x511 Hardware Request ID=%02x",moduleId); serialOut(tempBuffer);
 800167c:	797b      	ldrb	r3, [r7, #5]
 800167e:	461a      	mov	r2, r3
 8001680:	4918      	ldr	r1, [pc, #96]	; (80016e4 <APP_ProcessHardwareRequest+0x7c>)
 8001682:	4819      	ldr	r0, [pc, #100]	; (80016e8 <APP_ProcessHardwareRequest+0x80>)
 8001684:	f006 f808 	bl	8007698 <siprintf>
 8001688:	4817      	ldr	r0, [pc, #92]	; (80016e8 <APP_ProcessHardwareRequest+0x80>)
 800168a:	f002 fe09 	bl	80042a0 <serialOut>

 //find the index for the module
 moduleIndex = moduleCount; //default the index to the next entry (we are using 0 so next index is the moduleCount)
 800168e:	4b17      	ldr	r3, [pc, #92]	; (80016ec <APP_ProcessHardwareRequest+0x84>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	71fb      	strb	r3, [r7, #7]
 for(index = 0; index < moduleCount; index++){
 8001694:	2300      	movs	r3, #0
 8001696:	71bb      	strb	r3, [r7, #6]
 8001698:	e010      	b.n	80016bc <APP_ProcessHardwareRequest+0x54>
   if(moduleId == module[index].moduleId)
 800169a:	79bb      	ldrb	r3, [r7, #6]
 800169c:	4a14      	ldr	r2, [pc, #80]	; (80016f0 <APP_ProcessHardwareRequest+0x88>)
 800169e:	f240 612c 	movw	r1, #1580	; 0x62c
 80016a2:	fb01 f303 	mul.w	r3, r1, r3
 80016a6:	4413      	add	r3, r2
 80016a8:	3308      	adds	r3, #8
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	797a      	ldrb	r2, [r7, #5]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d101      	bne.n	80016b6 <APP_ProcessHardwareRequest+0x4e>
     moduleIndex = index; // module is already registered, save the index
 80016b2:	79bb      	ldrb	r3, [r7, #6]
 80016b4:	71fb      	strb	r3, [r7, #7]
 for(index = 0; index < moduleCount; index++){
 80016b6:	79bb      	ldrb	r3, [r7, #6]
 80016b8:	3301      	adds	r3, #1
 80016ba:	71bb      	strb	r3, [r7, #6]
 80016bc:	4b0b      	ldr	r3, [pc, #44]	; (80016ec <APP_ProcessHardwareRequest+0x84>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	79ba      	ldrb	r2, [r7, #6]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d3e9      	bcc.n	800169a <APP_ProcessHardwareRequest+0x32>
 }
 if(moduleIndex != moduleCount) {
 80016c6:	4b09      	ldr	r3, [pc, #36]	; (80016ec <APP_ProcessHardwareRequest+0x84>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	79fa      	ldrb	r2, [r7, #7]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d003      	beq.n	80016d8 <APP_ProcessHardwareRequest+0x70>
     // Transmit the hardware message
     APP_TransmitHardware(moduleIndex);
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7ff fcac 	bl	8001030 <APP_TransmitHardware>
    }
 }
 80016d8:	bf00      	nop
 80016da:	3708      	adds	r7, #8
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	2000c6e4 	.word	0x2000c6e4
 80016e4:	08009c18 	.word	0x08009c18
 80016e8:	2000c924 	.word	0x2000c924
 80016ec:	2000c674 	.word	0x2000c674
 80016f0:	200000f4 	.word	0x200000f4

080016f4 <APP_ReplyToStatusRequest>:


/***************************************************************************************************************
*     A P P _ R e p l y T o S t a t u s R e q u e s t                                  P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_ReplyToStatusRequest(void){
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0

   uint8_t moduleIndex = 0;
 80016fa:	2300      	movs	r3, #0
 80016fc:	71fb      	strb	r3, [r7, #7]
   uint8_t index;
   uint8_t moduleId;

   moduleId = rxObj.bF.id.EID;
 80016fe:	4b1f      	ldr	r3, [pc, #124]	; (800177c <APP_ReplyToStatusRequest+0x88>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f3c3 23d1 	ubfx	r3, r3, #11, #18
 8001706:	717b      	strb	r3, [r7, #5]

   sprintf(tempBuffer,"RX 0x512 Status Request ID=%02x",moduleId); serialOut(tempBuffer);
 8001708:	797b      	ldrb	r3, [r7, #5]
 800170a:	461a      	mov	r2, r3
 800170c:	491c      	ldr	r1, [pc, #112]	; (8001780 <APP_ReplyToStatusRequest+0x8c>)
 800170e:	481d      	ldr	r0, [pc, #116]	; (8001784 <APP_ReplyToStatusRequest+0x90>)
 8001710:	f005 ffc2 	bl	8007698 <siprintf>
 8001714:	481b      	ldr	r0, [pc, #108]	; (8001784 <APP_ReplyToStatusRequest+0x90>)
 8001716:	f002 fdc3 	bl	80042a0 <serialOut>

 //find the index for the module
 moduleIndex = moduleCount; //default the index to the next entry (we are using 0 so next index is the moduleCount)
 800171a:	4b1b      	ldr	r3, [pc, #108]	; (8001788 <APP_ReplyToStatusRequest+0x94>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	71fb      	strb	r3, [r7, #7]
 for(index = 0; index < moduleCount; index++){
 8001720:	2300      	movs	r3, #0
 8001722:	71bb      	strb	r3, [r7, #6]
 8001724:	e010      	b.n	8001748 <APP_ReplyToStatusRequest+0x54>
   if(moduleId == module[index].moduleId)
 8001726:	79bb      	ldrb	r3, [r7, #6]
 8001728:	4a18      	ldr	r2, [pc, #96]	; (800178c <APP_ReplyToStatusRequest+0x98>)
 800172a:	f240 612c 	movw	r1, #1580	; 0x62c
 800172e:	fb01 f303 	mul.w	r3, r1, r3
 8001732:	4413      	add	r3, r2
 8001734:	3308      	adds	r3, #8
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	797a      	ldrb	r2, [r7, #5]
 800173a:	429a      	cmp	r2, r3
 800173c:	d101      	bne.n	8001742 <APP_ReplyToStatusRequest+0x4e>
     moduleIndex = index; // module is already registered, save the index
 800173e:	79bb      	ldrb	r3, [r7, #6]
 8001740:	71fb      	strb	r3, [r7, #7]
 for(index = 0; index < moduleCount; index++){
 8001742:	79bb      	ldrb	r3, [r7, #6]
 8001744:	3301      	adds	r3, #1
 8001746:	71bb      	strb	r3, [r7, #6]
 8001748:	4b0f      	ldr	r3, [pc, #60]	; (8001788 <APP_ReplyToStatusRequest+0x94>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	79ba      	ldrb	r2, [r7, #6]
 800174e:	429a      	cmp	r2, r3
 8001750:	d3e9      	bcc.n	8001726 <APP_ReplyToStatusRequest+0x32>
 }
 if(moduleIndex != moduleCount) {
 8001752:	4b0d      	ldr	r3, [pc, #52]	; (8001788 <APP_ReplyToStatusRequest+0x94>)
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	79fa      	ldrb	r2, [r7, #7]
 8001758:	429a      	cmp	r2, r3
 800175a:	d00b      	beq.n	8001774 <APP_ReplyToStatusRequest+0x80>
     // Transmit the 3 status frames
     APP_TransmitStatus1(moduleIndex);
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	4618      	mov	r0, r3
 8001760:	f7ff fd22 	bl	80011a8 <APP_TransmitStatus1>
     APP_TransmitStatus2(moduleIndex);
 8001764:	79fb      	ldrb	r3, [r7, #7]
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff fe2a 	bl	80013c0 <APP_TransmitStatus2>
     APP_TransmitStatus3(moduleIndex);
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff fed0 	bl	8001514 <APP_TransmitStatus3>
    }
 }
 8001774:	bf00      	nop
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	2000c6e4 	.word	0x2000c6e4
 8001780:	08009c3c 	.word	0x08009c3c
 8001784:	2000c924 	.word	0x2000c924
 8001788:	2000c674 	.word	0x2000c674
 800178c:	200000f4 	.word	0x200000f4

08001790 <APP_StateChange>:


/***************************************************************************************************************
*     A P P _ R e p l y T o S t a t u s R e q u e s t                                  P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_StateChange(void){
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0

   uint8_t moduleIndex = 0;
 8001796:	2300      	movs	r3, #0
 8001798:	71fb      	strb	r3, [r7, #7]
   uint8_t index;
   uint8_t moduleId;

   moduleId = rxObj.bF.id.EID;
 800179a:	4b2a      	ldr	r3, [pc, #168]	; (8001844 <APP_StateChange+0xb4>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f3c3 23d1 	ubfx	r3, r3, #11, #18
 80017a2:	717b      	strb	r3, [r7, #5]
 80017a4:	4b28      	ldr	r3, [pc, #160]	; (8001848 <APP_StateChange+0xb8>)
 80017a6:	881b      	ldrh	r3, [r3, #0]

   CANFRM_MODULE_STATE_CHANGE state;
   memcpy(&state, rxd,2);
 80017a8:	803b      	strh	r3, [r7, #0]

 //find the index for the module
 moduleIndex = moduleCount; //default the index to the next entry (we are using 0 so next index is the moduleCount)
 80017aa:	4b28      	ldr	r3, [pc, #160]	; (800184c <APP_StateChange+0xbc>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	71fb      	strb	r3, [r7, #7]
 for(index = 0; index < moduleCount; index++){
 80017b0:	2300      	movs	r3, #0
 80017b2:	71bb      	strb	r3, [r7, #6]
 80017b4:	e010      	b.n	80017d8 <APP_StateChange+0x48>
   if(moduleId == module[index].moduleId)
 80017b6:	79bb      	ldrb	r3, [r7, #6]
 80017b8:	4a25      	ldr	r2, [pc, #148]	; (8001850 <APP_StateChange+0xc0>)
 80017ba:	f240 612c 	movw	r1, #1580	; 0x62c
 80017be:	fb01 f303 	mul.w	r3, r1, r3
 80017c2:	4413      	add	r3, r2
 80017c4:	3308      	adds	r3, #8
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	797a      	ldrb	r2, [r7, #5]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d101      	bne.n	80017d2 <APP_StateChange+0x42>
     moduleIndex = index; // module is already registered, save the index
 80017ce:	79bb      	ldrb	r3, [r7, #6]
 80017d0:	71fb      	strb	r3, [r7, #7]
 for(index = 0; index < moduleCount; index++){
 80017d2:	79bb      	ldrb	r3, [r7, #6]
 80017d4:	3301      	adds	r3, #1
 80017d6:	71bb      	strb	r3, [r7, #6]
 80017d8:	4b1c      	ldr	r3, [pc, #112]	; (800184c <APP_StateChange+0xbc>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	79ba      	ldrb	r2, [r7, #6]
 80017de:	429a      	cmp	r2, r3
 80017e0:	d3e9      	bcc.n	80017b6 <APP_StateChange+0x26>
 }
 if(moduleIndex != moduleCount){
 80017e2:	4b1a      	ldr	r3, [pc, #104]	; (800184c <APP_StateChange+0xbc>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	79fa      	ldrb	r2, [r7, #7]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d026      	beq.n	800183a <APP_StateChange+0xaa>
   module[moduleIndex].state = state.state;
 80017ec:	787b      	ldrb	r3, [r7, #1]
 80017ee:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80017f2:	b2da      	uxtb	r2, r3
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	4610      	mov	r0, r2
 80017f8:	4a15      	ldr	r2, [pc, #84]	; (8001850 <APP_StateChange+0xc0>)
 80017fa:	f240 612c 	movw	r1, #1580	; 0x62c
 80017fe:	fb01 f303 	mul.w	r3, r1, r3
 8001802:	4413      	add	r3, r2
 8001804:	3324      	adds	r3, #36	; 0x24
 8001806:	4602      	mov	r2, r0
 8001808:	701a      	strb	r2, [r3, #0]

   sprintf(tempBuffer,"RX 0x514 State Change Request ID=%02x STATE=%02x",moduleId,state.state); serialOut(tempBuffer);
 800180a:	797a      	ldrb	r2, [r7, #5]
 800180c:	787b      	ldrb	r3, [r7, #1]
 800180e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001812:	b2db      	uxtb	r3, r3
 8001814:	490f      	ldr	r1, [pc, #60]	; (8001854 <APP_StateChange+0xc4>)
 8001816:	4810      	ldr	r0, [pc, #64]	; (8001858 <APP_StateChange+0xc8>)
 8001818:	f005 ff3e 	bl	8007698 <siprintf>
 800181c:	480e      	ldr	r0, [pc, #56]	; (8001858 <APP_StateChange+0xc8>)
 800181e:	f002 fd3f 	bl	80042a0 <serialOut>
   // Transmit the 3 status frames
        APP_TransmitStatus1(moduleIndex);
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fcbf 	bl	80011a8 <APP_TransmitStatus1>
        APP_TransmitStatus2(moduleIndex);
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff fdc7 	bl	80013c0 <APP_TransmitStatus2>
        APP_TransmitStatus3(moduleIndex);
 8001832:	79fb      	ldrb	r3, [r7, #7]
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fe6d 	bl	8001514 <APP_TransmitStatus3>
   //APP_TransmitStatus(moduleIndex);
 }
}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	2000c6e4 	.word	0x2000c6e4
 8001848:	2000c6f0 	.word	0x2000c6f0
 800184c:	2000c674 	.word	0x2000c674
 8001850:	200000f4 	.word	0x200000f4
 8001854:	08009c5c 	.word	0x08009c5c
 8001858:	2000c924 	.word	0x2000c924

0800185c <APP_ProcessTime>:


/***************************************************************************************************************
*     A P P _ P r o c e s s T i m e                                                    P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_ProcessTime(void){
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af00      	add	r7, sp, #0

 uint8_t index;

 CANFRM_MODULE_TIME moduleTime;

 sprintf(tempBuffer,"RX 0x516 Set Time"); serialOut(tempBuffer);
 8001862:	491c      	ldr	r1, [pc, #112]	; (80018d4 <APP_ProcessTime+0x78>)
 8001864:	481c      	ldr	r0, [pc, #112]	; (80018d8 <APP_ProcessTime+0x7c>)
 8001866:	f005 ff17 	bl	8007698 <siprintf>
 800186a:	481b      	ldr	r0, [pc, #108]	; (80018d8 <APP_ProcessTime+0x7c>)
 800186c:	f002 fd18 	bl	80042a0 <serialOut>

 // copy received data to status structure
 memset(&moduleTime,0,sizeof(moduleTime));
 8001870:	463b      	mov	r3, r7
 8001872:	2208      	movs	r2, #8
 8001874:	2100      	movs	r1, #0
 8001876:	4618      	mov	r0, r3
 8001878:	f005 fdd8 	bl	800742c <memset>
 memcpy(&moduleTime, rxd, sizeof(moduleTime));
 800187c:	463b      	mov	r3, r7
 800187e:	2208      	movs	r2, #8
 8001880:	4916      	ldr	r1, [pc, #88]	; (80018dc <APP_ProcessTime+0x80>)
 8001882:	4618      	mov	r0, r3
 8001884:	f005 fdc4 	bl	8007410 <memcpy>

 time_t rtcTime    = moduleTime.time;
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	6879      	ldr	r1, [r7, #4]
 800188c:	f3c1 031e 	ubfx	r3, r1, #0, #31
 8001890:	e9c7 2302 	strd	r2, r3, [r7, #8]
 //uint8_t rtcValid  = moduleTime.rtcValid;

 //set the STM32 RTC based on the time received from the VCU
 writeRTC(rtcTime);
 8001894:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001898:	f002 fd86 	bl	80043a8 <writeRTC>

 // tell each module that the time is valid (don't worry about the moduleTime.rtcValid for the moment)
 for(index = 0; index < moduleCount; index++){
 800189c:	2300      	movs	r3, #0
 800189e:	75fb      	strb	r3, [r7, #23]
 80018a0:	e00d      	b.n	80018be <APP_ProcessTime+0x62>
   module[index].rtcValid = true;
 80018a2:	7dfb      	ldrb	r3, [r7, #23]
 80018a4:	4a0e      	ldr	r2, [pc, #56]	; (80018e0 <APP_ProcessTime+0x84>)
 80018a6:	f240 612c 	movw	r1, #1580	; 0x62c
 80018aa:	fb01 f303 	mul.w	r3, r1, r3
 80018ae:	4413      	add	r3, r2
 80018b0:	f203 632a 	addw	r3, r3, #1578	; 0x62a
 80018b4:	2201      	movs	r2, #1
 80018b6:	701a      	strb	r2, [r3, #0]
 for(index = 0; index < moduleCount; index++){
 80018b8:	7dfb      	ldrb	r3, [r7, #23]
 80018ba:	3301      	adds	r3, #1
 80018bc:	75fb      	strb	r3, [r7, #23]
 80018be:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <APP_ProcessTime+0x88>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	7dfa      	ldrb	r2, [r7, #23]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d3ec      	bcc.n	80018a2 <APP_ProcessTime+0x46>
 }
}
 80018c8:	bf00      	nop
 80018ca:	bf00      	nop
 80018cc:	3718      	adds	r7, #24
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	08009c90 	.word	0x08009c90
 80018d8:	2000c924 	.word	0x2000c924
 80018dc:	2000c6f0 	.word	0x2000c6f0
 80018e0:	200000f4 	.word	0x200000f4
 80018e4:	2000c674 	.word	0x2000c674

080018e8 <APP_ReplyToCellDetailRequest>:

/***************************************************************************************************************
*     A P P _ R e p l y T o C e l l D e t a i l R e q u e s t                          P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_ReplyToCellDetailRequest(void){
 80018e8:	b590      	push	{r4, r7, lr}
 80018ea:	b08b      	sub	sp, #44	; 0x2c
 80018ec:	af04      	add	r7, sp, #16

  CANFRM_MODULE_DETAIL_REQUEST detailRequest;
 CANFRM_MODULE_DETAIL cellDetail;
 uint8_t moduleIndex = 0;
 80018ee:	2300      	movs	r3, #0
 80018f0:	75fb      	strb	r3, [r7, #23]
 uint8_t index;

 // copy data to announcement structure
 memcpy(&detailRequest, rxd,3);
 80018f2:	f107 030c 	add.w	r3, r7, #12
 80018f6:	2203      	movs	r2, #3
 80018f8:	496a      	ldr	r1, [pc, #424]	; (8001aa4 <APP_ReplyToCellDetailRequest+0x1bc>)
 80018fa:	4618      	mov	r0, r3
 80018fc:	f005 fd88 	bl	8007410 <memcpy>
 sprintf(tempBuffer,"RX 0x515 Request detail: ID=%02x, CELL=%02x",detailRequest.moduleId,detailRequest.cellId ); serialOut(tempBuffer);
 8001900:	7b3b      	ldrb	r3, [r7, #12]
 8001902:	461a      	mov	r2, r3
 8001904:	7b7b      	ldrb	r3, [r7, #13]
 8001906:	4968      	ldr	r1, [pc, #416]	; (8001aa8 <APP_ReplyToCellDetailRequest+0x1c0>)
 8001908:	4868      	ldr	r0, [pc, #416]	; (8001aac <APP_ReplyToCellDetailRequest+0x1c4>)
 800190a:	f005 fec5 	bl	8007698 <siprintf>
 800190e:	4867      	ldr	r0, [pc, #412]	; (8001aac <APP_ReplyToCellDetailRequest+0x1c4>)
 8001910:	f002 fcc6 	bl	80042a0 <serialOut>

 //find the index for the module
 moduleIndex = moduleCount; //default the index to the next entry (we are using 0 so next index is the moduleCount)
 8001914:	4b66      	ldr	r3, [pc, #408]	; (8001ab0 <APP_ReplyToCellDetailRequest+0x1c8>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	75fb      	strb	r3, [r7, #23]
 for(index = 0; index < moduleCount; index++){
 800191a:	2300      	movs	r3, #0
 800191c:	75bb      	strb	r3, [r7, #22]
 800191e:	e010      	b.n	8001942 <APP_ReplyToCellDetailRequest+0x5a>
   if(detailRequest.moduleId == module[index].moduleId)
 8001920:	7b3a      	ldrb	r2, [r7, #12]
 8001922:	7dbb      	ldrb	r3, [r7, #22]
 8001924:	4963      	ldr	r1, [pc, #396]	; (8001ab4 <APP_ReplyToCellDetailRequest+0x1cc>)
 8001926:	f240 602c 	movw	r0, #1580	; 0x62c
 800192a:	fb00 f303 	mul.w	r3, r0, r3
 800192e:	440b      	add	r3, r1
 8001930:	3308      	adds	r3, #8
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	429a      	cmp	r2, r3
 8001936:	d101      	bne.n	800193c <APP_ReplyToCellDetailRequest+0x54>
     moduleIndex = index; // module is already registered, save the index
 8001938:	7dbb      	ldrb	r3, [r7, #22]
 800193a:	75fb      	strb	r3, [r7, #23]
 for(index = 0; index < moduleCount; index++){
 800193c:	7dbb      	ldrb	r3, [r7, #22]
 800193e:	3301      	adds	r3, #1
 8001940:	75bb      	strb	r3, [r7, #22]
 8001942:	4b5b      	ldr	r3, [pc, #364]	; (8001ab0 <APP_ReplyToCellDetailRequest+0x1c8>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	7dba      	ldrb	r2, [r7, #22]
 8001948:	429a      	cmp	r2, r3
 800194a:	d3e9      	bcc.n	8001920 <APP_ReplyToCellDetailRequest+0x38>
 }
 if(moduleIndex != moduleCount){
 800194c:	4b58      	ldr	r3, [pc, #352]	; (8001ab0 <APP_ReplyToCellDetailRequest+0x1c8>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	7dfa      	ldrb	r2, [r7, #23]
 8001952:	429a      	cmp	r2, r3
 8001954:	f000 80a2 	beq.w	8001a9c <APP_ReplyToCellDetailRequest+0x1b4>
    // store the details
    cellDetail.cellCount   = module[moduleIndex].cellCount;
 8001958:	7dfb      	ldrb	r3, [r7, #23]
 800195a:	4a56      	ldr	r2, [pc, #344]	; (8001ab4 <APP_ReplyToCellDetailRequest+0x1cc>)
 800195c:	f240 612c 	movw	r1, #1580	; 0x62c
 8001960:	fb01 f303 	mul.w	r3, r1, r3
 8001964:	4413      	add	r3, r2
 8001966:	3328      	adds	r3, #40	; 0x28
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	717b      	strb	r3, [r7, #5]
    cellDetail.cellId      = detailRequest.cellId;
 800196c:	7b7b      	ldrb	r3, [r7, #13]
 800196e:	713b      	strb	r3, [r7, #4]
    cellDetail.cellSoc     = module[moduleIndex].cell[detailRequest.cellId].soc;
 8001970:	7dfa      	ldrb	r2, [r7, #23]
 8001972:	7b7b      	ldrb	r3, [r7, #13]
 8001974:	4618      	mov	r0, r3
 8001976:	494f      	ldr	r1, [pc, #316]	; (8001ab4 <APP_ReplyToCellDetailRequest+0x1cc>)
 8001978:	4603      	mov	r3, r0
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	4403      	add	r3, r0
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	f240 602c 	movw	r0, #1580	; 0x62c
 8001984:	fb00 f202 	mul.w	r2, r0, r2
 8001988:	4413      	add	r3, r2
 800198a:	440b      	add	r3, r1
 800198c:	332e      	adds	r3, #46	; 0x2e
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	72bb      	strb	r3, [r7, #10]
    cellDetail.cellSoh     = module[moduleIndex].cell[detailRequest.cellId].soh;
 8001992:	7dfa      	ldrb	r2, [r7, #23]
 8001994:	7b7b      	ldrb	r3, [r7, #13]
 8001996:	4618      	mov	r0, r3
 8001998:	4946      	ldr	r1, [pc, #280]	; (8001ab4 <APP_ReplyToCellDetailRequest+0x1cc>)
 800199a:	4603      	mov	r3, r0
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	4403      	add	r3, r0
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	f240 602c 	movw	r0, #1580	; 0x62c
 80019a6:	fb00 f202 	mul.w	r2, r0, r2
 80019aa:	4413      	add	r3, r2
 80019ac:	440b      	add	r3, r1
 80019ae:	332f      	adds	r3, #47	; 0x2f
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	72fb      	strb	r3, [r7, #11]
    cellDetail.cellTemp    = module[moduleIndex].cell[detailRequest.cellId].temp ;
 80019b4:	7dfa      	ldrb	r2, [r7, #23]
 80019b6:	7b7b      	ldrb	r3, [r7, #13]
 80019b8:	4618      	mov	r0, r3
 80019ba:	493e      	ldr	r1, [pc, #248]	; (8001ab4 <APP_ReplyToCellDetailRequest+0x1cc>)
 80019bc:	4603      	mov	r3, r0
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	4403      	add	r3, r0
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	f240 602c 	movw	r0, #1580	; 0x62c
 80019c8:	fb00 f202 	mul.w	r2, r0, r2
 80019cc:	4413      	add	r3, r2
 80019ce:	440b      	add	r3, r1
 80019d0:	332c      	adds	r3, #44	; 0x2c
 80019d2:	881b      	ldrh	r3, [r3, #0]
 80019d4:	80fb      	strh	r3, [r7, #6]
    cellDetail.cellVoltage = module[moduleIndex].cell[detailRequest.cellId].voltage;
 80019d6:	7dfa      	ldrb	r2, [r7, #23]
 80019d8:	7b7b      	ldrb	r3, [r7, #13]
 80019da:	4618      	mov	r0, r3
 80019dc:	4935      	ldr	r1, [pc, #212]	; (8001ab4 <APP_ReplyToCellDetailRequest+0x1cc>)
 80019de:	4603      	mov	r3, r0
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	4403      	add	r3, r0
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	f240 602c 	movw	r0, #1580	; 0x62c
 80019ea:	fb00 f202 	mul.w	r2, r0, r2
 80019ee:	4413      	add	r3, r2
 80019f0:	440b      	add	r3, r1
 80019f2:	332a      	adds	r3, #42	; 0x2a
 80019f4:	881b      	ldrh	r3, [r3, #0]
 80019f6:	813b      	strh	r3, [r7, #8]

    // clear bit fields
    txObj.word[0] = 0;                              // Configure transmit message
 80019f8:	4b2f      	ldr	r3, [pc, #188]	; (8001ab8 <APP_ReplyToCellDetailRequest+0x1d0>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
    txObj.word[1] = 0;
 80019fe:	4b2e      	ldr	r3, [pc, #184]	; (8001ab8 <APP_ReplyToCellDetailRequest+0x1d0>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	605a      	str	r2, [r3, #4]
    txObj.word[2] = 0;
 8001a04:	4b2c      	ldr	r3, [pc, #176]	; (8001ab8 <APP_ReplyToCellDetailRequest+0x1d0>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	609a      	str	r2, [r3, #8]

    memcpy(txd, &cellDetail, 8);
 8001a0a:	4b2c      	ldr	r3, [pc, #176]	; (8001abc <APP_ReplyToCellDetailRequest+0x1d4>)
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	1d3b      	adds	r3, r7, #4
 8001a10:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001a14:	e882 0003 	stmia.w	r2, {r0, r1}

    txObj.bF.id.SID = ID_MODULE_DETAIL;             // Standard ID
 8001a18:	4a27      	ldr	r2, [pc, #156]	; (8001ab8 <APP_ReplyToCellDetailRequest+0x1d0>)
 8001a1a:	8813      	ldrh	r3, [r2, #0]
 8001a1c:	f240 5105 	movw	r1, #1285	; 0x505
 8001a20:	f361 030a 	bfi	r3, r1, #0, #11
 8001a24:	8013      	strh	r3, [r2, #0]
    txObj.bF.id.EID = module[index].moduleId;       // Extended ID
 8001a26:	7dbb      	ldrb	r3, [r7, #22]
 8001a28:	4a22      	ldr	r2, [pc, #136]	; (8001ab4 <APP_ReplyToCellDetailRequest+0x1cc>)
 8001a2a:	f240 612c 	movw	r1, #1580	; 0x62c
 8001a2e:	fb01 f303 	mul.w	r3, r1, r3
 8001a32:	4413      	add	r3, r2
 8001a34:	3308      	adds	r3, #8
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	f3c2 0211 	ubfx	r2, r2, #0, #18
 8001a3e:	491e      	ldr	r1, [pc, #120]	; (8001ab8 <APP_ReplyToCellDetailRequest+0x1d0>)
 8001a40:	680b      	ldr	r3, [r1, #0]
 8001a42:	f362 23dc 	bfi	r3, r2, #11, #18
 8001a46:	600b      	str	r3, [r1, #0]

    txObj.bF.ctrl.BRS = 0;                          // Bit Rate Switch - use DBR when set, NBR when cleared
 8001a48:	4a1b      	ldr	r2, [pc, #108]	; (8001ab8 <APP_ReplyToCellDetailRequest+0x1d0>)
 8001a4a:	7913      	ldrb	r3, [r2, #4]
 8001a4c:	f36f 1386 	bfc	r3, #6, #1
 8001a50:	7113      	strb	r3, [r2, #4]
    txObj.bF.ctrl.DLC = CAN_DLC_8;                  // 3 bytes to transmit
 8001a52:	4a19      	ldr	r2, [pc, #100]	; (8001ab8 <APP_ReplyToCellDetailRequest+0x1d0>)
 8001a54:	7913      	ldrb	r3, [r2, #4]
 8001a56:	2108      	movs	r1, #8
 8001a58:	f361 0303 	bfi	r3, r1, #0, #4
 8001a5c:	7113      	strb	r3, [r2, #4]
    txObj.bF.ctrl.FDF = 0;                          // Frame Data Format - CAN FD when set, CAN 2.0 when cleared
 8001a5e:	4a16      	ldr	r2, [pc, #88]	; (8001ab8 <APP_ReplyToCellDetailRequest+0x1d0>)
 8001a60:	7913      	ldrb	r3, [r2, #4]
 8001a62:	f36f 13c7 	bfc	r3, #7, #1
 8001a66:	7113      	strb	r3, [r2, #4]
    txObj.bF.ctrl.IDE = 1;                          // ID Extension selection - send base frame when cleared, extended frame when set
 8001a68:	4a13      	ldr	r2, [pc, #76]	; (8001ab8 <APP_ReplyToCellDetailRequest+0x1d0>)
 8001a6a:	7913      	ldrb	r3, [r2, #4]
 8001a6c:	f043 0310 	orr.w	r3, r3, #16
 8001a70:	7113      	strb	r3, [r2, #4]

    sprintf(tempBuffer,"TX 0x505 Cell Detail: CNT=%02x, CELL=%02x, SOC=%02x, TEMP=%03x, Voltage=%03x", cellDetail.cellCount, cellDetail.cellId, cellDetail.cellSoc, cellDetail.cellTemp, cellDetail.cellVoltage); serialOut(tempBuffer);
 8001a72:	797b      	ldrb	r3, [r7, #5]
 8001a74:	4618      	mov	r0, r3
 8001a76:	793b      	ldrb	r3, [r7, #4]
 8001a78:	461c      	mov	r4, r3
 8001a7a:	7abb      	ldrb	r3, [r7, #10]
 8001a7c:	88fa      	ldrh	r2, [r7, #6]
 8001a7e:	8939      	ldrh	r1, [r7, #8]
 8001a80:	9102      	str	r1, [sp, #8]
 8001a82:	9201      	str	r2, [sp, #4]
 8001a84:	9300      	str	r3, [sp, #0]
 8001a86:	4623      	mov	r3, r4
 8001a88:	4602      	mov	r2, r0
 8001a8a:	490d      	ldr	r1, [pc, #52]	; (8001ac0 <APP_ReplyToCellDetailRequest+0x1d8>)
 8001a8c:	4807      	ldr	r0, [pc, #28]	; (8001aac <APP_ReplyToCellDetailRequest+0x1c4>)
 8001a8e:	f005 fe03 	bl	8007698 <siprintf>
 8001a92:	4806      	ldr	r0, [pc, #24]	; (8001aac <APP_ReplyToCellDetailRequest+0x1c4>)
 8001a94:	f002 fc04 	bl	80042a0 <serialOut>
     APP_TransmitMessageQueue();                     // Send it
 8001a98:	f7ff f994 	bl	8000dc4 <APP_TransmitMessageQueue>
   }else{
     // TODO : We couldn't find the module.
   }
}
 8001a9c:	bf00      	nop
 8001a9e:	371c      	adds	r7, #28
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd90      	pop	{r4, r7, pc}
 8001aa4:	2000c6f0 	.word	0x2000c6f0
 8001aa8:	08009ca4 	.word	0x08009ca4
 8001aac:	2000c924 	.word	0x2000c924
 8001ab0:	2000c674 	.word	0x2000c674
 8001ab4:	200000f4 	.word	0x200000f4
 8001ab8:	2000c688 	.word	0x2000c688
 8001abc:	2000c694 	.word	0x2000c694
 8001ac0:	08009cd0 	.word	0x08009cd0

08001ac4 <APP_RegisterModule>:

/***************************************************************************************************************
*     A P P _  R e g i s t e r M o d u l e                                             P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_RegisterModule(void){
 8001ac4:	b590      	push	{r4, r7, lr}
 8001ac6:	b089      	sub	sp, #36	; 0x24
 8001ac8:	af04      	add	r7, sp, #16

  CANFRM_MODULE_REGISTRATION registration;
  uint8_t index = 0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	73fb      	strb	r3, [r7, #15]

  // copy data to announcement structure
  memcpy(&registration, rxd,8);
 8001ace:	4a37      	ldr	r2, [pc, #220]	; (8001bac <APP_RegisterModule+0xe8>)
 8001ad0:	1d3b      	adds	r3, r7, #4
 8001ad2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ad6:	e883 0003 	stmia.w	r3, {r0, r1}
  //sprintf(tempBuffer,"RX 0x510 Registration: ID=%02x, CTL=%02x, MFG=%02x, PN=%02x, UID=%08x",registration.moduleId, registration.controllerId, registration.moduleMfgId, registration.modulePartId,(int)registration.moduleUniqueId); serialOut(tempBuffer);
  sprintf(tempBuffer,"RX 0x510 Registration: ID=%02x, CTL=%02x, MFG=%02x, PN=%02x, UID=%08x",rxObj.bF.id.EID, registration.controllerId, registration.moduleMfgId, registration.modulePartId,(int)registration.moduleUniqueId); serialOut(tempBuffer);
 8001ada:	4b35      	ldr	r3, [pc, #212]	; (8001bb0 <APP_RegisterModule+0xec>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f3c3 23d1 	ubfx	r3, r3, #11, #18
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	797b      	ldrb	r3, [r7, #5]
 8001ae6:	461c      	mov	r4, r3
 8001ae8:	79bb      	ldrb	r3, [r7, #6]
 8001aea:	79fa      	ldrb	r2, [r7, #7]
 8001aec:	68b9      	ldr	r1, [r7, #8]
 8001aee:	9102      	str	r1, [sp, #8]
 8001af0:	9201      	str	r2, [sp, #4]
 8001af2:	9300      	str	r3, [sp, #0]
 8001af4:	4623      	mov	r3, r4
 8001af6:	4602      	mov	r2, r0
 8001af8:	492e      	ldr	r1, [pc, #184]	; (8001bb4 <APP_RegisterModule+0xf0>)
 8001afa:	482f      	ldr	r0, [pc, #188]	; (8001bb8 <APP_RegisterModule+0xf4>)
 8001afc:	f005 fdcc 	bl	8007698 <siprintf>
 8001b00:	482d      	ldr	r0, [pc, #180]	; (8001bb8 <APP_RegisterModule+0xf4>)
 8001b02:	f002 fbcd 	bl	80042a0 <serialOut>

  // update our record
  for(index = 0; index < moduleCount; index++){
 8001b06:	2300      	movs	r3, #0
 8001b08:	73fb      	strb	r3, [r7, #15]
 8001b0a:	e044      	b.n	8001b96 <APP_RegisterModule+0xd2>
   if((registration.moduleMfgId == module[index].mfgId) && (registration.modulePartId == module[index].partId) && (registration.moduleUniqueId == module[index].uniqueId)){
 8001b0c:	79ba      	ldrb	r2, [r7, #6]
 8001b0e:	7bfb      	ldrb	r3, [r7, #15]
 8001b10:	492a      	ldr	r1, [pc, #168]	; (8001bbc <APP_RegisterModule+0xf8>)
 8001b12:	f240 602c 	movw	r0, #1580	; 0x62c
 8001b16:	fb00 f303 	mul.w	r3, r0, r3
 8001b1a:	440b      	add	r3, r1
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d136      	bne.n	8001b90 <APP_RegisterModule+0xcc>
 8001b22:	79fa      	ldrb	r2, [r7, #7]
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	4925      	ldr	r1, [pc, #148]	; (8001bbc <APP_RegisterModule+0xf8>)
 8001b28:	f240 602c 	movw	r0, #1580	; 0x62c
 8001b2c:	fb00 f303 	mul.w	r3, r0, r3
 8001b30:	440b      	add	r3, r1
 8001b32:	3301      	adds	r3, #1
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d12a      	bne.n	8001b90 <APP_RegisterModule+0xcc>
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	7bfb      	ldrb	r3, [r7, #15]
 8001b3e:	491f      	ldr	r1, [pc, #124]	; (8001bbc <APP_RegisterModule+0xf8>)
 8001b40:	f240 602c 	movw	r0, #1580	; 0x62c
 8001b44:	fb00 f303 	mul.w	r3, r0, r3
 8001b48:	440b      	add	r3, r1
 8001b4a:	3304      	adds	r3, #4
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d11e      	bne.n	8001b90 <APP_RegisterModule+0xcc>
      //module[index].moduleId = registration.moduleId;
      module[index].moduleId = rxObj.bF.id.EID;
 8001b52:	4b17      	ldr	r3, [pc, #92]	; (8001bb0 <APP_RegisterModule+0xec>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f3c3 22d1 	ubfx	r2, r3, #11, #18
 8001b5a:	7bfb      	ldrb	r3, [r7, #15]
 8001b5c:	b2d0      	uxtb	r0, r2
 8001b5e:	4a17      	ldr	r2, [pc, #92]	; (8001bbc <APP_RegisterModule+0xf8>)
 8001b60:	f240 612c 	movw	r1, #1580	; 0x62c
 8001b64:	fb01 f303 	mul.w	r3, r1, r3
 8001b68:	4413      	add	r3, r2
 8001b6a:	3308      	adds	r3, #8
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	701a      	strb	r2, [r3, #0]

      // Tranmist the 3 status frames
      APP_TransmitStatus1(index);
 8001b70:	7bfb      	ldrb	r3, [r7, #15]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff fb18 	bl	80011a8 <APP_TransmitStatus1>
      APP_TransmitStatus2(index);
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7ff fc20 	bl	80013c0 <APP_TransmitStatus2>
      APP_TransmitStatus3(index);
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff fcc6 	bl	8001514 <APP_TransmitStatus3>
      APP_TransmitHardware(index);
 8001b88:	7bfb      	ldrb	r3, [r7, #15]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff fa50 	bl	8001030 <APP_TransmitHardware>
  for(index = 0; index < moduleCount; index++){
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
 8001b92:	3301      	adds	r3, #1
 8001b94:	73fb      	strb	r3, [r7, #15]
 8001b96:	4b0a      	ldr	r3, [pc, #40]	; (8001bc0 <APP_RegisterModule+0xfc>)
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	7bfa      	ldrb	r2, [r7, #15]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d3b5      	bcc.n	8001b0c <APP_RegisterModule+0x48>
    }
  }
}
 8001ba0:	bf00      	nop
 8001ba2:	bf00      	nop
 8001ba4:	3714      	adds	r7, #20
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd90      	pop	{r4, r7, pc}
 8001baa:	bf00      	nop
 8001bac:	2000c6f0 	.word	0x2000c6f0
 8001bb0:	2000c6e4 	.word	0x2000c6e4
 8001bb4:	08009d20 	.word	0x08009d20
 8001bb8:	2000c924 	.word	0x2000c924
 8001bbc:	200000f4 	.word	0x200000f4
 8001bc0:	2000c674 	.word	0x2000c674

08001bc4 <APP_DeRegisterAllModules>:

/***************************************************************************************************************
*     A P P _ D e R e g i s t e r A l l M o d u l e s                                  P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_DeRegisterAllModules(void){
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0

  uint8_t index;

  sprintf(tempBuffer,"RX 0x51E De-Register all modules"); serialOut(tempBuffer);
 8001bca:	4910      	ldr	r1, [pc, #64]	; (8001c0c <APP_DeRegisterAllModules+0x48>)
 8001bcc:	4810      	ldr	r0, [pc, #64]	; (8001c10 <APP_DeRegisterAllModules+0x4c>)
 8001bce:	f005 fd63 	bl	8007698 <siprintf>
 8001bd2:	480f      	ldr	r0, [pc, #60]	; (8001c10 <APP_DeRegisterAllModules+0x4c>)
 8001bd4:	f002 fb64 	bl	80042a0 <serialOut>
  for(index = 0; index < moduleCount; index++){
 8001bd8:	2300      	movs	r3, #0
 8001bda:	71fb      	strb	r3, [r7, #7]
 8001bdc:	e00c      	b.n	8001bf8 <APP_DeRegisterAllModules+0x34>
    module[index].moduleId = 0;
 8001bde:	79fb      	ldrb	r3, [r7, #7]
 8001be0:	4a0c      	ldr	r2, [pc, #48]	; (8001c14 <APP_DeRegisterAllModules+0x50>)
 8001be2:	f240 612c 	movw	r1, #1580	; 0x62c
 8001be6:	fb01 f303 	mul.w	r3, r1, r3
 8001bea:	4413      	add	r3, r2
 8001bec:	3308      	adds	r3, #8
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
  for(index = 0; index < moduleCount; index++){
 8001bf2:	79fb      	ldrb	r3, [r7, #7]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	71fb      	strb	r3, [r7, #7]
 8001bf8:	4b07      	ldr	r3, [pc, #28]	; (8001c18 <APP_DeRegisterAllModules+0x54>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	79fa      	ldrb	r2, [r7, #7]
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d3ed      	bcc.n	8001bde <APP_DeRegisterAllModules+0x1a>
  }
}
 8001c02:	bf00      	nop
 8001c04:	bf00      	nop
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	08009d68 	.word	0x08009d68
 8001c10:	2000c924 	.word	0x2000c924
 8001c14:	200000f4 	.word	0x200000f4
 8001c18:	2000c674 	.word	0x2000c674

08001c1c <APP_IsolateAllModules>:


/***************************************************************************************************************
*     A P P _ I s o la t e A l l M o d u l e s                                         P A C K   E M U L A T O R
***************************************************************************************************************/
void APP_IsolateAllModules(void){
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0

  uint8_t index;

  sprintf(tempBuffer,"RX 0x51F Isolate all modules"); serialOut(tempBuffer);
 8001c22:	4910      	ldr	r1, [pc, #64]	; (8001c64 <APP_IsolateAllModules+0x48>)
 8001c24:	4810      	ldr	r0, [pc, #64]	; (8001c68 <APP_IsolateAllModules+0x4c>)
 8001c26:	f005 fd37 	bl	8007698 <siprintf>
 8001c2a:	480f      	ldr	r0, [pc, #60]	; (8001c68 <APP_IsolateAllModules+0x4c>)
 8001c2c:	f002 fb38 	bl	80042a0 <serialOut>
  for(index = 0; index < moduleCount; index++){
 8001c30:	2300      	movs	r3, #0
 8001c32:	71fb      	strb	r3, [r7, #7]
 8001c34:	e00c      	b.n	8001c50 <APP_IsolateAllModules+0x34>
    module[index].state = moduleOff;
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	4a0c      	ldr	r2, [pc, #48]	; (8001c6c <APP_IsolateAllModules+0x50>)
 8001c3a:	f240 612c 	movw	r1, #1580	; 0x62c
 8001c3e:	fb01 f303 	mul.w	r3, r1, r3
 8001c42:	4413      	add	r3, r2
 8001c44:	3324      	adds	r3, #36	; 0x24
 8001c46:	2200      	movs	r2, #0
 8001c48:	701a      	strb	r2, [r3, #0]
  for(index = 0; index < moduleCount; index++){
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	71fb      	strb	r3, [r7, #7]
 8001c50:	4b07      	ldr	r3, [pc, #28]	; (8001c70 <APP_IsolateAllModules+0x54>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	79fa      	ldrb	r2, [r7, #7]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d3ed      	bcc.n	8001c36 <APP_IsolateAllModules+0x1a>
  }
}
 8001c5a:	bf00      	nop
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	08009d8c 	.word	0x08009d8c
 8001c68:	2000c924 	.word	0x2000c924
 8001c6c:	200000f4 	.word	0x200000f4
 8001c70:	2000c674 	.word	0x2000c674

08001c74 <APP_TestRegisterAccess>:

/***************************************************************************************************************
*     A P P _ T e s t R e g i s t e r A c c e s s                                      P A C K   E M U L A T O R
***************************************************************************************************************/
bool APP_TestRegisterAccess(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
    // Variables
    uint8_t length;
    bool good = false;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	71bb      	strb	r3, [r7, #6]

    Nop();
 8001c7e:	bf00      	nop

    // Verify read/write with different access length
    // Note: registers can be accessed in multiples of bytes
    for (length = 1; length <= MAX_DATA_BYTES; length++) {
 8001c80:	2301      	movs	r3, #1
 8001c82:	71fb      	strb	r3, [r7, #7]
 8001c84:	e05d      	b.n	8001d42 <APP_TestRegisterAccess+0xce>
        for (i = 0; i < length; i++) {
 8001c86:	4b34      	ldr	r3, [pc, #208]	; (8001d58 <APP_TestRegisterAccess+0xe4>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
 8001c8c:	e016      	b.n	8001cbc <APP_TestRegisterAccess+0x48>
            txd[i] = rand() & 0x7f; // Bit 31 of Filter objects is not implemented
 8001c8e:	f005 fcb5 	bl	80075fc <rand>
 8001c92:	4603      	mov	r3, r0
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	4a30      	ldr	r2, [pc, #192]	; (8001d58 <APP_TestRegisterAccess+0xe4>)
 8001c98:	7812      	ldrb	r2, [r2, #0]
 8001c9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c9e:	b2d9      	uxtb	r1, r3
 8001ca0:	4b2e      	ldr	r3, [pc, #184]	; (8001d5c <APP_TestRegisterAccess+0xe8>)
 8001ca2:	5499      	strb	r1, [r3, r2]
            rxd[i] = 0xff;
 8001ca4:	4b2c      	ldr	r3, [pc, #176]	; (8001d58 <APP_TestRegisterAccess+0xe4>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	461a      	mov	r2, r3
 8001caa:	4b2d      	ldr	r3, [pc, #180]	; (8001d60 <APP_TestRegisterAccess+0xec>)
 8001cac:	21ff      	movs	r1, #255	; 0xff
 8001cae:	5499      	strb	r1, [r3, r2]
        for (i = 0; i < length; i++) {
 8001cb0:	4b29      	ldr	r3, [pc, #164]	; (8001d58 <APP_TestRegisterAccess+0xe4>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	b2da      	uxtb	r2, r3
 8001cb8:	4b27      	ldr	r3, [pc, #156]	; (8001d58 <APP_TestRegisterAccess+0xe4>)
 8001cba:	701a      	strb	r2, [r3, #0]
 8001cbc:	4b26      	ldr	r3, [pc, #152]	; (8001d58 <APP_TestRegisterAccess+0xe4>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	79fa      	ldrb	r2, [r7, #7]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d8e3      	bhi.n	8001c8e <APP_TestRegisterAccess+0x1a>
        }

        Nop();
 8001cc6:	bf00      	nop

        // Write data to registers
        DRV_CANFDSPI_WriteByteArray(DRV_CANFDSPI_INDEX_0, cREGADDR_CiFLTOBJ, txd, length);
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	4a23      	ldr	r2, [pc, #140]	; (8001d5c <APP_TestRegisterAccess+0xe8>)
 8001cce:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 8001cd2:	2000      	movs	r0, #0
 8001cd4:	f000 fb38 	bl	8002348 <DRV_CANFDSPI_WriteByteArray>

        // Read data back from registers
        DRV_CANFDSPI_ReadByteArray(DRV_CANFDSPI_INDEX_0, cREGADDR_CiFLTOBJ, rxd, length);
 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	b29b      	uxth	r3, r3
 8001cdc:	4a20      	ldr	r2, [pc, #128]	; (8001d60 <APP_TestRegisterAccess+0xec>)
 8001cde:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 8001ce2:	2000      	movs	r0, #0
 8001ce4:	f000 fac8 	bl	8002278 <DRV_CANFDSPI_ReadByteArray>

        // Verify
        good = false;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	71bb      	strb	r3, [r7, #6]
        for (i = 0; i < length; i++) {
 8001cec:	4b1a      	ldr	r3, [pc, #104]	; (8001d58 <APP_TestRegisterAccess+0xe4>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	701a      	strb	r2, [r3, #0]
 8001cf2:	e01e      	b.n	8001d32 <APP_TestRegisterAccess+0xbe>
            good = txd[i] == rxd[i];
 8001cf4:	4b18      	ldr	r3, [pc, #96]	; (8001d58 <APP_TestRegisterAccess+0xe4>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <APP_TestRegisterAccess+0xe8>)
 8001cfc:	5c9a      	ldrb	r2, [r3, r2]
 8001cfe:	4b16      	ldr	r3, [pc, #88]	; (8001d58 <APP_TestRegisterAccess+0xe4>)
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	4619      	mov	r1, r3
 8001d04:	4b16      	ldr	r3, [pc, #88]	; (8001d60 <APP_TestRegisterAccess+0xec>)
 8001d06:	5c5b      	ldrb	r3, [r3, r1]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	bf0c      	ite	eq
 8001d0c:	2301      	moveq	r3, #1
 8001d0e:	2300      	movne	r3, #0
 8001d10:	71bb      	strb	r3, [r7, #6]

            if (!good) {
 8001d12:	79bb      	ldrb	r3, [r7, #6]
 8001d14:	f083 0301 	eor.w	r3, r3, #1
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d003      	beq.n	8001d26 <APP_TestRegisterAccess+0xb2>
                Nop();
 8001d1e:	bf00      	nop
                Nop();
 8001d20:	bf00      	nop
                // Data mismatch
                return false;
 8001d22:	2300      	movs	r3, #0
 8001d24:	e013      	b.n	8001d4e <APP_TestRegisterAccess+0xda>
        for (i = 0; i < length; i++) {
 8001d26:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <APP_TestRegisterAccess+0xe4>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	b2da      	uxtb	r2, r3
 8001d2e:	4b0a      	ldr	r3, [pc, #40]	; (8001d58 <APP_TestRegisterAccess+0xe4>)
 8001d30:	701a      	strb	r2, [r3, #0]
 8001d32:	4b09      	ldr	r3, [pc, #36]	; (8001d58 <APP_TestRegisterAccess+0xe4>)
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	79fa      	ldrb	r2, [r7, #7]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d8db      	bhi.n	8001cf4 <APP_TestRegisterAccess+0x80>
    for (length = 1; length <= MAX_DATA_BYTES; length++) {
 8001d3c:	79fb      	ldrb	r3, [r7, #7]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	71fb      	strb	r3, [r7, #7]
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	2b40      	cmp	r3, #64	; 0x40
 8001d46:	d99e      	bls.n	8001c86 <APP_TestRegisterAccess+0x12>
            }
        }
    }
    Nop();
 8001d48:	bf00      	nop
    Nop();
 8001d4a:	bf00      	nop
    return true;
 8001d4c:	2301      	movs	r3, #1
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	2000c731 	.word	0x2000c731
 8001d5c:	2000c694 	.word	0x2000c694
 8001d60:	2000c6f0 	.word	0x2000c6f0

08001d64 <APP_TestRamAccess>:

/***************************************************************************************************************
*     A P P _ T e s t R a m A c c e s s                                                P A C K   E M U L A T O R
***************************************************************************************************************/
bool APP_TestRamAccess(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
    // Variables
    uint8_t length;
    bool good = false;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	71bb      	strb	r3, [r7, #6]

    Nop();
 8001d6e:	bf00      	nop

    // Verify read/write with different access length
    // Note: RAM can only be accessed in multiples of 4 bytes
    for (length = 4; length <= MAX_DATA_BYTES; length += 4) {
 8001d70:	2304      	movs	r3, #4
 8001d72:	71fb      	strb	r3, [r7, #7]
 8001d74:	e05b      	b.n	8001e2e <APP_TestRamAccess+0xca>
        for (i = 0; i < length; i++) {
 8001d76:	4b32      	ldr	r3, [pc, #200]	; (8001e40 <APP_TestRamAccess+0xdc>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	701a      	strb	r2, [r3, #0]
 8001d7c:	e014      	b.n	8001da8 <APP_TestRamAccess+0x44>
            txd[i] = rand() & 0xff;
 8001d7e:	f005 fc3d 	bl	80075fc <rand>
 8001d82:	4601      	mov	r1, r0
 8001d84:	4b2e      	ldr	r3, [pc, #184]	; (8001e40 <APP_TestRamAccess+0xdc>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	461a      	mov	r2, r3
 8001d8a:	b2c9      	uxtb	r1, r1
 8001d8c:	4b2d      	ldr	r3, [pc, #180]	; (8001e44 <APP_TestRamAccess+0xe0>)
 8001d8e:	5499      	strb	r1, [r3, r2]
            rxd[i] = 0xff;
 8001d90:	4b2b      	ldr	r3, [pc, #172]	; (8001e40 <APP_TestRamAccess+0xdc>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	461a      	mov	r2, r3
 8001d96:	4b2c      	ldr	r3, [pc, #176]	; (8001e48 <APP_TestRamAccess+0xe4>)
 8001d98:	21ff      	movs	r1, #255	; 0xff
 8001d9a:	5499      	strb	r1, [r3, r2]
        for (i = 0; i < length; i++) {
 8001d9c:	4b28      	ldr	r3, [pc, #160]	; (8001e40 <APP_TestRamAccess+0xdc>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	3301      	adds	r3, #1
 8001da2:	b2da      	uxtb	r2, r3
 8001da4:	4b26      	ldr	r3, [pc, #152]	; (8001e40 <APP_TestRamAccess+0xdc>)
 8001da6:	701a      	strb	r2, [r3, #0]
 8001da8:	4b25      	ldr	r3, [pc, #148]	; (8001e40 <APP_TestRamAccess+0xdc>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	79fa      	ldrb	r2, [r7, #7]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d8e5      	bhi.n	8001d7e <APP_TestRamAccess+0x1a>
        }

        Nop();
 8001db2:	bf00      	nop

        // Write data to RAM
        DRV_CANFDSPI_WriteByteArray(DRV_CANFDSPI_INDEX_0, cRAMADDR_START, txd, length);
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	4a22      	ldr	r2, [pc, #136]	; (8001e44 <APP_TestRamAccess+0xe0>)
 8001dba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001dbe:	2000      	movs	r0, #0
 8001dc0:	f000 fac2 	bl	8002348 <DRV_CANFDSPI_WriteByteArray>

        // Read data back from RAM
        DRV_CANFDSPI_ReadByteArray(DRV_CANFDSPI_INDEX_0, cRAMADDR_START, rxd, length);
 8001dc4:	79fb      	ldrb	r3, [r7, #7]
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	4a1f      	ldr	r2, [pc, #124]	; (8001e48 <APP_TestRamAccess+0xe4>)
 8001dca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001dce:	2000      	movs	r0, #0
 8001dd0:	f000 fa52 	bl	8002278 <DRV_CANFDSPI_ReadByteArray>

        // Verify
        good = false;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	71bb      	strb	r3, [r7, #6]
        for (i = 0; i < length; i++) {
 8001dd8:	4b19      	ldr	r3, [pc, #100]	; (8001e40 <APP_TestRamAccess+0xdc>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	701a      	strb	r2, [r3, #0]
 8001dde:	e01e      	b.n	8001e1e <APP_TestRamAccess+0xba>
            good = txd[i] == rxd[i];
 8001de0:	4b17      	ldr	r3, [pc, #92]	; (8001e40 <APP_TestRamAccess+0xdc>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	461a      	mov	r2, r3
 8001de6:	4b17      	ldr	r3, [pc, #92]	; (8001e44 <APP_TestRamAccess+0xe0>)
 8001de8:	5c9a      	ldrb	r2, [r3, r2]
 8001dea:	4b15      	ldr	r3, [pc, #84]	; (8001e40 <APP_TestRamAccess+0xdc>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	4619      	mov	r1, r3
 8001df0:	4b15      	ldr	r3, [pc, #84]	; (8001e48 <APP_TestRamAccess+0xe4>)
 8001df2:	5c5b      	ldrb	r3, [r3, r1]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	bf0c      	ite	eq
 8001df8:	2301      	moveq	r3, #1
 8001dfa:	2300      	movne	r3, #0
 8001dfc:	71bb      	strb	r3, [r7, #6]

            if (!good) {
 8001dfe:	79bb      	ldrb	r3, [r7, #6]
 8001e00:	f083 0301 	eor.w	r3, r3, #1
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d003      	beq.n	8001e12 <APP_TestRamAccess+0xae>
                Nop();
 8001e0a:	bf00      	nop
                Nop();
 8001e0c:	bf00      	nop

                // Data mismatch
                return false;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	e011      	b.n	8001e36 <APP_TestRamAccess+0xd2>
        for (i = 0; i < length; i++) {
 8001e12:	4b0b      	ldr	r3, [pc, #44]	; (8001e40 <APP_TestRamAccess+0xdc>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	3301      	adds	r3, #1
 8001e18:	b2da      	uxtb	r2, r3
 8001e1a:	4b09      	ldr	r3, [pc, #36]	; (8001e40 <APP_TestRamAccess+0xdc>)
 8001e1c:	701a      	strb	r2, [r3, #0]
 8001e1e:	4b08      	ldr	r3, [pc, #32]	; (8001e40 <APP_TestRamAccess+0xdc>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	79fa      	ldrb	r2, [r7, #7]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d8db      	bhi.n	8001de0 <APP_TestRamAccess+0x7c>
    for (length = 4; length <= MAX_DATA_BYTES; length += 4) {
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	3304      	adds	r3, #4
 8001e2c:	71fb      	strb	r3, [r7, #7]
 8001e2e:	79fb      	ldrb	r3, [r7, #7]
 8001e30:	2b40      	cmp	r3, #64	; 0x40
 8001e32:	d9a0      	bls.n	8001d76 <APP_TestRamAccess+0x12>
            }
        }
    }

    return true;
 8001e34:	2301      	movs	r3, #1
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3708      	adds	r7, #8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	2000c731 	.word	0x2000c731
 8001e44:	2000c694 	.word	0x2000c694
 8001e48:	2000c6f0 	.word	0x2000c6f0

08001e4c <DRV_CANFDSPI_Reset>:
// *****************************************************************************
// *****************************************************************************
// Section: Reset

int8_t DRV_CANFDSPI_Reset(CANFDSPI_MODULE_ID index)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af02      	add	r7, sp, #8
 8001e52:	4603      	mov	r3, r0
 8001e54:	71fb      	strb	r3, [r7, #7]
  uint16_t spiTransferSize = 2;
 8001e56:	2302      	movs	r3, #2
 8001e58:	81fb      	strh	r3, [r7, #14]
  HAL_StatusTypeDef spiTransferError;

  // Compose command
  spiTransmitBuffer[0] = (uint8_t) (cINSTRUCTION_RESET << 4);
 8001e5a:	4b11      	ldr	r3, [pc, #68]	; (8001ea0 <DRV_CANFDSPI_Reset+0x54>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	701a      	strb	r2, [r3, #0]
  spiTransmitBuffer[1] = 0;
 8001e60:	4b0f      	ldr	r3, [pc, #60]	; (8001ea0 <DRV_CANFDSPI_Reset+0x54>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	705a      	strb	r2, [r3, #1]

  //spiTransferError = DRV_SPI_TransferData(index, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize);


	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_RESET);
 8001e66:	2200      	movs	r2, #0
 8001e68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e6c:	480d      	ldr	r0, [pc, #52]	; (8001ea4 <DRV_CANFDSPI_Reset+0x58>)
 8001e6e:	f003 fa07 	bl	8005280 <HAL_GPIO_WritePin>
  spiTransferError = HAL_SPI_TransmitReceive(&hspi1, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize, SPI_TIMEOUT);
 8001e72:	89fb      	ldrh	r3, [r7, #14]
 8001e74:	2264      	movs	r2, #100	; 0x64
 8001e76:	9200      	str	r2, [sp, #0]
 8001e78:	4a0b      	ldr	r2, [pc, #44]	; (8001ea8 <DRV_CANFDSPI_Reset+0x5c>)
 8001e7a:	4909      	ldr	r1, [pc, #36]	; (8001ea0 <DRV_CANFDSPI_Reset+0x54>)
 8001e7c:	480b      	ldr	r0, [pc, #44]	; (8001eac <DRV_CANFDSPI_Reset+0x60>)
 8001e7e:	f004 fb4c 	bl	800651a <HAL_SPI_TransmitReceive>
 8001e82:	4603      	mov	r3, r0
 8001e84:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_SET);
 8001e86:	2201      	movs	r2, #1
 8001e88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e8c:	4805      	ldr	r0, [pc, #20]	; (8001ea4 <DRV_CANFDSPI_Reset+0x58>)
 8001e8e:	f003 f9f7 	bl	8005280 <HAL_GPIO_WritePin>

  return spiTransferError;
 8001e92:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	2000c738 	.word	0x2000c738
 8001ea4:	40020c00 	.word	0x40020c00
 8001ea8:	2000c798 	.word	0x2000c798
 8001eac:	2000c818 	.word	0x2000c818

08001eb0 <DRV_CANFDSPI_ReadByte>:
// *****************************************************************************
// *****************************************************************************
// Section: SPI Access Functions

int8_t DRV_CANFDSPI_ReadByte(CANFDSPI_MODULE_ID index, uint16_t address, uint8_t *rxd)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af02      	add	r7, sp, #8
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	603a      	str	r2, [r7, #0]
 8001eba:	71fb      	strb	r3, [r7, #7]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	80bb      	strh	r3, [r7, #4]
  uint16_t spiTransferSize = 3;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	81fb      	strh	r3, [r7, #14]
  HAL_StatusTypeDef spiTransferError;

  // Compose command
  spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_READ << 4) + ((address >> 8) & 0xF));
 8001ec4:	88bb      	ldrh	r3, [r7, #4]
 8001ec6:	0a1b      	lsrs	r3, r3, #8
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	f003 030f 	and.w	r3, r3, #15
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	3330      	adds	r3, #48	; 0x30
 8001ed4:	b2da      	uxtb	r2, r3
 8001ed6:	4b14      	ldr	r3, [pc, #80]	; (8001f28 <DRV_CANFDSPI_ReadByte+0x78>)
 8001ed8:	701a      	strb	r2, [r3, #0]
  spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 8001eda:	88bb      	ldrh	r3, [r7, #4]
 8001edc:	b2da      	uxtb	r2, r3
 8001ede:	4b12      	ldr	r3, [pc, #72]	; (8001f28 <DRV_CANFDSPI_ReadByte+0x78>)
 8001ee0:	705a      	strb	r2, [r3, #1]
  spiTransmitBuffer[2] = 0;
 8001ee2:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <DRV_CANFDSPI_ReadByte+0x78>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	709a      	strb	r2, [r3, #2]

	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_RESET);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001eee:	480f      	ldr	r0, [pc, #60]	; (8001f2c <DRV_CANFDSPI_ReadByte+0x7c>)
 8001ef0:	f003 f9c6 	bl	8005280 <HAL_GPIO_WritePin>
  spiTransferError = HAL_SPI_TransmitReceive(&hspi1, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize, SPI_TIMEOUT);
 8001ef4:	89fb      	ldrh	r3, [r7, #14]
 8001ef6:	2264      	movs	r2, #100	; 0x64
 8001ef8:	9200      	str	r2, [sp, #0]
 8001efa:	4a0d      	ldr	r2, [pc, #52]	; (8001f30 <DRV_CANFDSPI_ReadByte+0x80>)
 8001efc:	490a      	ldr	r1, [pc, #40]	; (8001f28 <DRV_CANFDSPI_ReadByte+0x78>)
 8001efe:	480d      	ldr	r0, [pc, #52]	; (8001f34 <DRV_CANFDSPI_ReadByte+0x84>)
 8001f00:	f004 fb0b 	bl	800651a <HAL_SPI_TransmitReceive>
 8001f04:	4603      	mov	r3, r0
 8001f06:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_SET);
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f0e:	4807      	ldr	r0, [pc, #28]	; (8001f2c <DRV_CANFDSPI_ReadByte+0x7c>)
 8001f10:	f003 f9b6 	bl	8005280 <HAL_GPIO_WritePin>

  // Update data
  *rxd = spiReceiveBuffer[2];
 8001f14:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <DRV_CANFDSPI_ReadByte+0x80>)
 8001f16:	789a      	ldrb	r2, [r3, #2]
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	701a      	strb	r2, [r3, #0]

  return spiTransferError;
 8001f1c:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3710      	adds	r7, #16
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	2000c738 	.word	0x2000c738
 8001f2c:	40020c00 	.word	0x40020c00
 8001f30:	2000c798 	.word	0x2000c798
 8001f34:	2000c818 	.word	0x2000c818

08001f38 <DRV_CANFDSPI_WriteByte>:

int8_t DRV_CANFDSPI_WriteByte(CANFDSPI_MODULE_ID index, uint16_t address, uint8_t txd)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af02      	add	r7, sp, #8
 8001f3e:	4603      	mov	r3, r0
 8001f40:	71fb      	strb	r3, [r7, #7]
 8001f42:	460b      	mov	r3, r1
 8001f44:	80bb      	strh	r3, [r7, #4]
 8001f46:	4613      	mov	r3, r2
 8001f48:	71bb      	strb	r3, [r7, #6]
  uint16_t spiTransferSize = 3;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	81fb      	strh	r3, [r7, #14]
  HAL_StatusTypeDef spiTransferError;

  // Compose command
  spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_WRITE << 4) + ((address >> 8) & 0xF));
 8001f4e:	88bb      	ldrh	r3, [r7, #4]
 8001f50:	0a1b      	lsrs	r3, r3, #8
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	f003 030f 	and.w	r3, r3, #15
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	3320      	adds	r3, #32
 8001f5e:	b2da      	uxtb	r2, r3
 8001f60:	4b12      	ldr	r3, [pc, #72]	; (8001fac <DRV_CANFDSPI_WriteByte+0x74>)
 8001f62:	701a      	strb	r2, [r3, #0]
  spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 8001f64:	88bb      	ldrh	r3, [r7, #4]
 8001f66:	b2da      	uxtb	r2, r3
 8001f68:	4b10      	ldr	r3, [pc, #64]	; (8001fac <DRV_CANFDSPI_WriteByte+0x74>)
 8001f6a:	705a      	strb	r2, [r3, #1]
  spiTransmitBuffer[2] = txd;
 8001f6c:	4a0f      	ldr	r2, [pc, #60]	; (8001fac <DRV_CANFDSPI_WriteByte+0x74>)
 8001f6e:	79bb      	ldrb	r3, [r7, #6]
 8001f70:	7093      	strb	r3, [r2, #2]

	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_RESET);
 8001f72:	2200      	movs	r2, #0
 8001f74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f78:	480d      	ldr	r0, [pc, #52]	; (8001fb0 <DRV_CANFDSPI_WriteByte+0x78>)
 8001f7a:	f003 f981 	bl	8005280 <HAL_GPIO_WritePin>
  spiTransferError = HAL_SPI_TransmitReceive(&hspi1, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize, SPI_TIMEOUT);
 8001f7e:	89fb      	ldrh	r3, [r7, #14]
 8001f80:	2264      	movs	r2, #100	; 0x64
 8001f82:	9200      	str	r2, [sp, #0]
 8001f84:	4a0b      	ldr	r2, [pc, #44]	; (8001fb4 <DRV_CANFDSPI_WriteByte+0x7c>)
 8001f86:	4909      	ldr	r1, [pc, #36]	; (8001fac <DRV_CANFDSPI_WriteByte+0x74>)
 8001f88:	480b      	ldr	r0, [pc, #44]	; (8001fb8 <DRV_CANFDSPI_WriteByte+0x80>)
 8001f8a:	f004 fac6 	bl	800651a <HAL_SPI_TransmitReceive>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_SET);
 8001f92:	2201      	movs	r2, #1
 8001f94:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f98:	4805      	ldr	r0, [pc, #20]	; (8001fb0 <DRV_CANFDSPI_WriteByte+0x78>)
 8001f9a:	f003 f971 	bl	8005280 <HAL_GPIO_WritePin>

  return spiTransferError;
 8001f9e:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	2000c738 	.word	0x2000c738
 8001fb0:	40020c00 	.word	0x40020c00
 8001fb4:	2000c798 	.word	0x2000c798
 8001fb8:	2000c818 	.word	0x2000c818

08001fbc <DRV_CANFDSPI_ReadWord>:

int8_t DRV_CANFDSPI_ReadWord(CANFDSPI_MODULE_ID index, uint16_t address, uint32_t *rxd)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b088      	sub	sp, #32
 8001fc0:	af02      	add	r7, sp, #8
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	603a      	str	r2, [r7, #0]
 8001fc6:	71fb      	strb	r3, [r7, #7]
 8001fc8:	460b      	mov	r3, r1
 8001fca:	80bb      	strh	r3, [r7, #4]
  uint8_t i;
  uint32_t x;
  uint16_t spiTransferSize = 6;
 8001fcc:	2306      	movs	r3, #6
 8001fce:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef spiTransferError;

  // Compose command
  spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_READ << 4) + ((address >> 8) & 0xF));
 8001fd0:	88bb      	ldrh	r3, [r7, #4]
 8001fd2:	0a1b      	lsrs	r3, r3, #8
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	f003 030f 	and.w	r3, r3, #15
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	3330      	adds	r3, #48	; 0x30
 8001fe0:	b2da      	uxtb	r2, r3
 8001fe2:	4b21      	ldr	r3, [pc, #132]	; (8002068 <DRV_CANFDSPI_ReadWord+0xac>)
 8001fe4:	701a      	strb	r2, [r3, #0]
  spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 8001fe6:	88bb      	ldrh	r3, [r7, #4]
 8001fe8:	b2da      	uxtb	r2, r3
 8001fea:	4b1f      	ldr	r3, [pc, #124]	; (8002068 <DRV_CANFDSPI_ReadWord+0xac>)
 8001fec:	705a      	strb	r2, [r3, #1]

  HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_RESET);
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ff4:	481d      	ldr	r0, [pc, #116]	; (800206c <DRV_CANFDSPI_ReadWord+0xb0>)
 8001ff6:	f003 f943 	bl	8005280 <HAL_GPIO_WritePin>
  spiTransferError = HAL_SPI_TransmitReceive(&hspi1, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize, SPI_TIMEOUT);
 8001ffa:	8abb      	ldrh	r3, [r7, #20]
 8001ffc:	2264      	movs	r2, #100	; 0x64
 8001ffe:	9200      	str	r2, [sp, #0]
 8002000:	4a1b      	ldr	r2, [pc, #108]	; (8002070 <DRV_CANFDSPI_ReadWord+0xb4>)
 8002002:	4919      	ldr	r1, [pc, #100]	; (8002068 <DRV_CANFDSPI_ReadWord+0xac>)
 8002004:	481b      	ldr	r0, [pc, #108]	; (8002074 <DRV_CANFDSPI_ReadWord+0xb8>)
 8002006:	f004 fa88 	bl	800651a <HAL_SPI_TransmitReceive>
 800200a:	4603      	mov	r3, r0
 800200c:	74fb      	strb	r3, [r7, #19]
  HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_SET);
 800200e:	2201      	movs	r2, #1
 8002010:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002014:	4815      	ldr	r0, [pc, #84]	; (800206c <DRV_CANFDSPI_ReadWord+0xb0>)
 8002016:	f003 f933 	bl	8005280 <HAL_GPIO_WritePin>

  if (spiTransferError != HAL_OK) {
 800201a:	7cfb      	ldrb	r3, [r7, #19]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d002      	beq.n	8002026 <DRV_CANFDSPI_ReadWord+0x6a>
      return spiTransferError;
 8002020:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002024:	e01c      	b.n	8002060 <DRV_CANFDSPI_ReadWord+0xa4>
  }

  // Update data
  *rxd = 0;
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]
  for (i = 2; i < 6; i++) {
 800202c:	2302      	movs	r3, #2
 800202e:	75fb      	strb	r3, [r7, #23]
 8002030:	e011      	b.n	8002056 <DRV_CANFDSPI_ReadWord+0x9a>
      x = (uint32_t) spiReceiveBuffer[i];
 8002032:	7dfb      	ldrb	r3, [r7, #23]
 8002034:	4a0e      	ldr	r2, [pc, #56]	; (8002070 <DRV_CANFDSPI_ReadWord+0xb4>)
 8002036:	5cd3      	ldrb	r3, [r2, r3]
 8002038:	60fb      	str	r3, [r7, #12]
      *rxd += x << ((i - 2)*8);
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	7dfb      	ldrb	r3, [r7, #23]
 8002040:	3b02      	subs	r3, #2
 8002042:	00db      	lsls	r3, r3, #3
 8002044:	68f9      	ldr	r1, [r7, #12]
 8002046:	fa01 f303 	lsl.w	r3, r1, r3
 800204a:	441a      	add	r2, r3
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	601a      	str	r2, [r3, #0]
  for (i = 2; i < 6; i++) {
 8002050:	7dfb      	ldrb	r3, [r7, #23]
 8002052:	3301      	adds	r3, #1
 8002054:	75fb      	strb	r3, [r7, #23]
 8002056:	7dfb      	ldrb	r3, [r7, #23]
 8002058:	2b05      	cmp	r3, #5
 800205a:	d9ea      	bls.n	8002032 <DRV_CANFDSPI_ReadWord+0x76>
  }

  return spiTransferError;
 800205c:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3718      	adds	r7, #24
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	2000c738 	.word	0x2000c738
 800206c:	40020c00 	.word	0x40020c00
 8002070:	2000c798 	.word	0x2000c798
 8002074:	2000c818 	.word	0x2000c818

08002078 <DRV_CANFDSPI_WriteWord>:

int8_t DRV_CANFDSPI_WriteWord(CANFDSPI_MODULE_ID index, uint16_t address,
        uint32_t txd)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af02      	add	r7, sp, #8
 800207e:	4603      	mov	r3, r0
 8002080:	603a      	str	r2, [r7, #0]
 8002082:	71fb      	strb	r3, [r7, #7]
 8002084:	460b      	mov	r3, r1
 8002086:	80bb      	strh	r3, [r7, #4]
  uint8_t i;
  uint16_t spiTransferSize = 6;
 8002088:	2306      	movs	r3, #6
 800208a:	81bb      	strh	r3, [r7, #12]
  HAL_StatusTypeDef spiTransferError;

  // Compose command
  spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_WRITE << 4) + ((address >> 8) & 0xF));
 800208c:	88bb      	ldrh	r3, [r7, #4]
 800208e:	0a1b      	lsrs	r3, r3, #8
 8002090:	b29b      	uxth	r3, r3
 8002092:	b2db      	uxtb	r3, r3
 8002094:	f003 030f 	and.w	r3, r3, #15
 8002098:	b2db      	uxtb	r3, r3
 800209a:	3320      	adds	r3, #32
 800209c:	b2da      	uxtb	r2, r3
 800209e:	4b1a      	ldr	r3, [pc, #104]	; (8002108 <DRV_CANFDSPI_WriteWord+0x90>)
 80020a0:	701a      	strb	r2, [r3, #0]
  spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 80020a2:	88bb      	ldrh	r3, [r7, #4]
 80020a4:	b2da      	uxtb	r2, r3
 80020a6:	4b18      	ldr	r3, [pc, #96]	; (8002108 <DRV_CANFDSPI_WriteWord+0x90>)
 80020a8:	705a      	strb	r2, [r3, #1]

  // Split word into 4 bytes and add them to buffer
  for (i = 0; i < 4; i++) {
 80020aa:	2300      	movs	r3, #0
 80020ac:	73fb      	strb	r3, [r7, #15]
 80020ae:	e00b      	b.n	80020c8 <DRV_CANFDSPI_WriteWord+0x50>
      spiTransmitBuffer[i + 2] = (uint8_t) ((txd >> (i * 8)) & 0xFF);
 80020b0:	7bfb      	ldrb	r3, [r7, #15]
 80020b2:	00db      	lsls	r3, r3, #3
 80020b4:	683a      	ldr	r2, [r7, #0]
 80020b6:	40da      	lsrs	r2, r3
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
 80020ba:	3302      	adds	r3, #2
 80020bc:	b2d1      	uxtb	r1, r2
 80020be:	4a12      	ldr	r2, [pc, #72]	; (8002108 <DRV_CANFDSPI_WriteWord+0x90>)
 80020c0:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < 4; i++) {
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
 80020c4:	3301      	adds	r3, #1
 80020c6:	73fb      	strb	r3, [r7, #15]
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
 80020ca:	2b03      	cmp	r3, #3
 80020cc:	d9f0      	bls.n	80020b0 <DRV_CANFDSPI_WriteWord+0x38>
  }

	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_RESET);
 80020ce:	2200      	movs	r2, #0
 80020d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020d4:	480d      	ldr	r0, [pc, #52]	; (800210c <DRV_CANFDSPI_WriteWord+0x94>)
 80020d6:	f003 f8d3 	bl	8005280 <HAL_GPIO_WritePin>
  spiTransferError = HAL_SPI_TransmitReceive(&hspi1, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize, SPI_TIMEOUT);
 80020da:	89bb      	ldrh	r3, [r7, #12]
 80020dc:	2264      	movs	r2, #100	; 0x64
 80020de:	9200      	str	r2, [sp, #0]
 80020e0:	4a0b      	ldr	r2, [pc, #44]	; (8002110 <DRV_CANFDSPI_WriteWord+0x98>)
 80020e2:	4909      	ldr	r1, [pc, #36]	; (8002108 <DRV_CANFDSPI_WriteWord+0x90>)
 80020e4:	480b      	ldr	r0, [pc, #44]	; (8002114 <DRV_CANFDSPI_WriteWord+0x9c>)
 80020e6:	f004 fa18 	bl	800651a <HAL_SPI_TransmitReceive>
 80020ea:	4603      	mov	r3, r0
 80020ec:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_SET);
 80020ee:	2201      	movs	r2, #1
 80020f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020f4:	4805      	ldr	r0, [pc, #20]	; (800210c <DRV_CANFDSPI_WriteWord+0x94>)
 80020f6:	f003 f8c3 	bl	8005280 <HAL_GPIO_WritePin>

  return spiTransferError;
 80020fa:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	2000c738 	.word	0x2000c738
 800210c:	40020c00 	.word	0x40020c00
 8002110:	2000c798 	.word	0x2000c798
 8002114:	2000c818 	.word	0x2000c818

08002118 <DRV_CANFDSPI_ReadHalfWord>:

int8_t DRV_CANFDSPI_ReadHalfWord(CANFDSPI_MODULE_ID index, uint16_t address, uint16_t *rxd)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af02      	add	r7, sp, #8
 800211e:	4603      	mov	r3, r0
 8002120:	603a      	str	r2, [r7, #0]
 8002122:	71fb      	strb	r3, [r7, #7]
 8002124:	460b      	mov	r3, r1
 8002126:	80bb      	strh	r3, [r7, #4]
  uint8_t i;
  uint32_t x;
  uint16_t spiTransferSize = 4;
 8002128:	2304      	movs	r3, #4
 800212a:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef spiTransferError;

  // Compose command
  spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_READ << 4) + ((address >> 8) & 0xF));
 800212c:	88bb      	ldrh	r3, [r7, #4]
 800212e:	0a1b      	lsrs	r3, r3, #8
 8002130:	b29b      	uxth	r3, r3
 8002132:	b2db      	uxtb	r3, r3
 8002134:	f003 030f 	and.w	r3, r3, #15
 8002138:	b2db      	uxtb	r3, r3
 800213a:	3330      	adds	r3, #48	; 0x30
 800213c:	b2da      	uxtb	r2, r3
 800213e:	4b22      	ldr	r3, [pc, #136]	; (80021c8 <DRV_CANFDSPI_ReadHalfWord+0xb0>)
 8002140:	701a      	strb	r2, [r3, #0]
  spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 8002142:	88bb      	ldrh	r3, [r7, #4]
 8002144:	b2da      	uxtb	r2, r3
 8002146:	4b20      	ldr	r3, [pc, #128]	; (80021c8 <DRV_CANFDSPI_ReadHalfWord+0xb0>)
 8002148:	705a      	strb	r2, [r3, #1]

	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_RESET);
 800214a:	2200      	movs	r2, #0
 800214c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002150:	481e      	ldr	r0, [pc, #120]	; (80021cc <DRV_CANFDSPI_ReadHalfWord+0xb4>)
 8002152:	f003 f895 	bl	8005280 <HAL_GPIO_WritePin>
  spiTransferError = HAL_SPI_TransmitReceive(&hspi1, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize, SPI_TIMEOUT);
 8002156:	8abb      	ldrh	r3, [r7, #20]
 8002158:	2264      	movs	r2, #100	; 0x64
 800215a:	9200      	str	r2, [sp, #0]
 800215c:	4a1c      	ldr	r2, [pc, #112]	; (80021d0 <DRV_CANFDSPI_ReadHalfWord+0xb8>)
 800215e:	491a      	ldr	r1, [pc, #104]	; (80021c8 <DRV_CANFDSPI_ReadHalfWord+0xb0>)
 8002160:	481c      	ldr	r0, [pc, #112]	; (80021d4 <DRV_CANFDSPI_ReadHalfWord+0xbc>)
 8002162:	f004 f9da 	bl	800651a <HAL_SPI_TransmitReceive>
 8002166:	4603      	mov	r3, r0
 8002168:	74fb      	strb	r3, [r7, #19]
	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_SET);
 800216a:	2201      	movs	r2, #1
 800216c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002170:	4816      	ldr	r0, [pc, #88]	; (80021cc <DRV_CANFDSPI_ReadHalfWord+0xb4>)
 8002172:	f003 f885 	bl	8005280 <HAL_GPIO_WritePin>

  if (spiTransferError != HAL_OK) {
 8002176:	7cfb      	ldrb	r3, [r7, #19]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d002      	beq.n	8002182 <DRV_CANFDSPI_ReadHalfWord+0x6a>
      return spiTransferError;
 800217c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002180:	e01e      	b.n	80021c0 <DRV_CANFDSPI_ReadHalfWord+0xa8>
  }

  // Update data
  *rxd = 0;
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	2200      	movs	r2, #0
 8002186:	801a      	strh	r2, [r3, #0]
  for (i = 2; i < 4; i++) {
 8002188:	2302      	movs	r3, #2
 800218a:	75fb      	strb	r3, [r7, #23]
 800218c:	e013      	b.n	80021b6 <DRV_CANFDSPI_ReadHalfWord+0x9e>
      x = (uint32_t) spiReceiveBuffer[i];
 800218e:	7dfb      	ldrb	r3, [r7, #23]
 8002190:	4a0f      	ldr	r2, [pc, #60]	; (80021d0 <DRV_CANFDSPI_ReadHalfWord+0xb8>)
 8002192:	5cd3      	ldrb	r3, [r2, r3]
 8002194:	60fb      	str	r3, [r7, #12]
      *rxd += x << ((i - 2)*8);
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	881a      	ldrh	r2, [r3, #0]
 800219a:	7dfb      	ldrb	r3, [r7, #23]
 800219c:	3b02      	subs	r3, #2
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	68f9      	ldr	r1, [r7, #12]
 80021a2:	fa01 f303 	lsl.w	r3, r1, r3
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	4413      	add	r3, r2
 80021aa:	b29a      	uxth	r2, r3
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	801a      	strh	r2, [r3, #0]
  for (i = 2; i < 4; i++) {
 80021b0:	7dfb      	ldrb	r3, [r7, #23]
 80021b2:	3301      	adds	r3, #1
 80021b4:	75fb      	strb	r3, [r7, #23]
 80021b6:	7dfb      	ldrb	r3, [r7, #23]
 80021b8:	2b03      	cmp	r3, #3
 80021ba:	d9e8      	bls.n	800218e <DRV_CANFDSPI_ReadHalfWord+0x76>
  }

  return spiTransferError;
 80021bc:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3718      	adds	r7, #24
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	2000c738 	.word	0x2000c738
 80021cc:	40020c00 	.word	0x40020c00
 80021d0:	2000c798 	.word	0x2000c798
 80021d4:	2000c818 	.word	0x2000c818

080021d8 <DRV_CANFDSPI_WriteHalfWord>:

int8_t DRV_CANFDSPI_WriteHalfWord(CANFDSPI_MODULE_ID index, uint16_t address,
        uint16_t txd)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b086      	sub	sp, #24
 80021dc:	af02      	add	r7, sp, #8
 80021de:	4603      	mov	r3, r0
 80021e0:	71fb      	strb	r3, [r7, #7]
 80021e2:	460b      	mov	r3, r1
 80021e4:	80bb      	strh	r3, [r7, #4]
 80021e6:	4613      	mov	r3, r2
 80021e8:	807b      	strh	r3, [r7, #2]
  uint8_t i;
  uint16_t spiTransferSize = 4;
 80021ea:	2304      	movs	r3, #4
 80021ec:	81bb      	strh	r3, [r7, #12]
  HAL_StatusTypeDef spiTransferError;

  // Compose command
  spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_WRITE << 4) + ((address >> 8) & 0xF));
 80021ee:	88bb      	ldrh	r3, [r7, #4]
 80021f0:	0a1b      	lsrs	r3, r3, #8
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	f003 030f 	and.w	r3, r3, #15
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	3320      	adds	r3, #32
 80021fe:	b2da      	uxtb	r2, r3
 8002200:	4b19      	ldr	r3, [pc, #100]	; (8002268 <DRV_CANFDSPI_WriteHalfWord+0x90>)
 8002202:	701a      	strb	r2, [r3, #0]
  spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 8002204:	88bb      	ldrh	r3, [r7, #4]
 8002206:	b2da      	uxtb	r2, r3
 8002208:	4b17      	ldr	r3, [pc, #92]	; (8002268 <DRV_CANFDSPI_WriteHalfWord+0x90>)
 800220a:	705a      	strb	r2, [r3, #1]

  // Split word into 2 bytes and add them to buffer
  for (i = 0; i < 2; i++) {
 800220c:	2300      	movs	r3, #0
 800220e:	73fb      	strb	r3, [r7, #15]
 8002210:	e00b      	b.n	800222a <DRV_CANFDSPI_WriteHalfWord+0x52>
      spiTransmitBuffer[i + 2] = (uint8_t) ((txd >> (i * 8)) & 0xFF);
 8002212:	887a      	ldrh	r2, [r7, #2]
 8002214:	7bfb      	ldrb	r3, [r7, #15]
 8002216:	00db      	lsls	r3, r3, #3
 8002218:	411a      	asrs	r2, r3
 800221a:	7bfb      	ldrb	r3, [r7, #15]
 800221c:	3302      	adds	r3, #2
 800221e:	b2d1      	uxtb	r1, r2
 8002220:	4a11      	ldr	r2, [pc, #68]	; (8002268 <DRV_CANFDSPI_WriteHalfWord+0x90>)
 8002222:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < 2; i++) {
 8002224:	7bfb      	ldrb	r3, [r7, #15]
 8002226:	3301      	adds	r3, #1
 8002228:	73fb      	strb	r3, [r7, #15]
 800222a:	7bfb      	ldrb	r3, [r7, #15]
 800222c:	2b01      	cmp	r3, #1
 800222e:	d9f0      	bls.n	8002212 <DRV_CANFDSPI_WriteHalfWord+0x3a>
  }

	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_RESET);
 8002230:	2200      	movs	r2, #0
 8002232:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002236:	480d      	ldr	r0, [pc, #52]	; (800226c <DRV_CANFDSPI_WriteHalfWord+0x94>)
 8002238:	f003 f822 	bl	8005280 <HAL_GPIO_WritePin>
  spiTransferError = HAL_SPI_TransmitReceive(&hspi1, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize, SPI_TIMEOUT);
 800223c:	89bb      	ldrh	r3, [r7, #12]
 800223e:	2264      	movs	r2, #100	; 0x64
 8002240:	9200      	str	r2, [sp, #0]
 8002242:	4a0b      	ldr	r2, [pc, #44]	; (8002270 <DRV_CANFDSPI_WriteHalfWord+0x98>)
 8002244:	4908      	ldr	r1, [pc, #32]	; (8002268 <DRV_CANFDSPI_WriteHalfWord+0x90>)
 8002246:	480b      	ldr	r0, [pc, #44]	; (8002274 <DRV_CANFDSPI_WriteHalfWord+0x9c>)
 8002248:	f004 f967 	bl	800651a <HAL_SPI_TransmitReceive>
 800224c:	4603      	mov	r3, r0
 800224e:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_SET);
 8002250:	2201      	movs	r2, #1
 8002252:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002256:	4805      	ldr	r0, [pc, #20]	; (800226c <DRV_CANFDSPI_WriteHalfWord+0x94>)
 8002258:	f003 f812 	bl	8005280 <HAL_GPIO_WritePin>


    return spiTransferError;
 800225c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8002260:	4618      	mov	r0, r3
 8002262:	3710      	adds	r7, #16
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	2000c738 	.word	0x2000c738
 800226c:	40020c00 	.word	0x40020c00
 8002270:	2000c798 	.word	0x2000c798
 8002274:	2000c818 	.word	0x2000c818

08002278 <DRV_CANFDSPI_ReadByteArray>:
  return spiTransferError;
}

int8_t DRV_CANFDSPI_ReadByteArray(CANFDSPI_MODULE_ID index, uint16_t address,
        uint8_t *rxd, uint16_t nBytes)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b088      	sub	sp, #32
 800227c:	af02      	add	r7, sp, #8
 800227e:	60ba      	str	r2, [r7, #8]
 8002280:	461a      	mov	r2, r3
 8002282:	4603      	mov	r3, r0
 8002284:	73fb      	strb	r3, [r7, #15]
 8002286:	460b      	mov	r3, r1
 8002288:	81bb      	strh	r3, [r7, #12]
 800228a:	4613      	mov	r3, r2
 800228c:	80fb      	strh	r3, [r7, #6]
  uint16_t i;
  uint16_t spiTransferSize = nBytes + 2;
 800228e:	88fb      	ldrh	r3, [r7, #6]
 8002290:	3302      	adds	r3, #2
 8002292:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef spiTransferError;

  // Validate that length of array is sufficient to hold requested number of bytes
  if (spiTransferSize > sizeof(spiTransmitBuffer)) {
 8002294:	8abb      	ldrh	r3, [r7, #20]
 8002296:	2b60      	cmp	r3, #96	; 0x60
 8002298:	d902      	bls.n	80022a0 <DRV_CANFDSPI_ReadByteArray+0x28>
      return -1;
 800229a:	f04f 33ff 	mov.w	r3, #4294967295
 800229e:	e046      	b.n	800232e <DRV_CANFDSPI_ReadByteArray+0xb6>
  }

  // Compose command
  spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_READ << 4) + ((address >> 8) & 0xF));
 80022a0:	89bb      	ldrh	r3, [r7, #12]
 80022a2:	0a1b      	lsrs	r3, r3, #8
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	f003 030f 	and.w	r3, r3, #15
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	3330      	adds	r3, #48	; 0x30
 80022b0:	b2da      	uxtb	r2, r3
 80022b2:	4b21      	ldr	r3, [pc, #132]	; (8002338 <DRV_CANFDSPI_ReadByteArray+0xc0>)
 80022b4:	701a      	strb	r2, [r3, #0]
  spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 80022b6:	89bb      	ldrh	r3, [r7, #12]
 80022b8:	b2da      	uxtb	r2, r3
 80022ba:	4b1f      	ldr	r3, [pc, #124]	; (8002338 <DRV_CANFDSPI_ReadByteArray+0xc0>)
 80022bc:	705a      	strb	r2, [r3, #1]

  // Clear data
  for (i = 2; i < spiTransferSize; i++) {
 80022be:	2302      	movs	r3, #2
 80022c0:	82fb      	strh	r3, [r7, #22]
 80022c2:	e006      	b.n	80022d2 <DRV_CANFDSPI_ReadByteArray+0x5a>
      spiTransmitBuffer[i] = 0;
 80022c4:	8afb      	ldrh	r3, [r7, #22]
 80022c6:	4a1c      	ldr	r2, [pc, #112]	; (8002338 <DRV_CANFDSPI_ReadByteArray+0xc0>)
 80022c8:	2100      	movs	r1, #0
 80022ca:	54d1      	strb	r1, [r2, r3]
  for (i = 2; i < spiTransferSize; i++) {
 80022cc:	8afb      	ldrh	r3, [r7, #22]
 80022ce:	3301      	adds	r3, #1
 80022d0:	82fb      	strh	r3, [r7, #22]
 80022d2:	8afa      	ldrh	r2, [r7, #22]
 80022d4:	8abb      	ldrh	r3, [r7, #20]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d3f4      	bcc.n	80022c4 <DRV_CANFDSPI_ReadByteArray+0x4c>
  }

	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_RESET);
 80022da:	2200      	movs	r2, #0
 80022dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022e0:	4816      	ldr	r0, [pc, #88]	; (800233c <DRV_CANFDSPI_ReadByteArray+0xc4>)
 80022e2:	f002 ffcd 	bl	8005280 <HAL_GPIO_WritePin>
  spiTransferError = HAL_SPI_TransmitReceive(&hspi1, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize, SPI_TIMEOUT);
 80022e6:	8abb      	ldrh	r3, [r7, #20]
 80022e8:	2264      	movs	r2, #100	; 0x64
 80022ea:	9200      	str	r2, [sp, #0]
 80022ec:	4a14      	ldr	r2, [pc, #80]	; (8002340 <DRV_CANFDSPI_ReadByteArray+0xc8>)
 80022ee:	4912      	ldr	r1, [pc, #72]	; (8002338 <DRV_CANFDSPI_ReadByteArray+0xc0>)
 80022f0:	4814      	ldr	r0, [pc, #80]	; (8002344 <DRV_CANFDSPI_ReadByteArray+0xcc>)
 80022f2:	f004 f912 	bl	800651a <HAL_SPI_TransmitReceive>
 80022f6:	4603      	mov	r3, r0
 80022f8:	74fb      	strb	r3, [r7, #19]
	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_SET);
 80022fa:	2201      	movs	r2, #1
 80022fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002300:	480e      	ldr	r0, [pc, #56]	; (800233c <DRV_CANFDSPI_ReadByteArray+0xc4>)
 8002302:	f002 ffbd 	bl	8005280 <HAL_GPIO_WritePin>


  // Update data
  for (i = 0; i < nBytes; i++) {
 8002306:	2300      	movs	r3, #0
 8002308:	82fb      	strh	r3, [r7, #22]
 800230a:	e00a      	b.n	8002322 <DRV_CANFDSPI_ReadByteArray+0xaa>
      rxd[i] = spiReceiveBuffer[i + 2];
 800230c:	8afb      	ldrh	r3, [r7, #22]
 800230e:	1c9a      	adds	r2, r3, #2
 8002310:	8afb      	ldrh	r3, [r7, #22]
 8002312:	68b9      	ldr	r1, [r7, #8]
 8002314:	440b      	add	r3, r1
 8002316:	490a      	ldr	r1, [pc, #40]	; (8002340 <DRV_CANFDSPI_ReadByteArray+0xc8>)
 8002318:	5c8a      	ldrb	r2, [r1, r2]
 800231a:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < nBytes; i++) {
 800231c:	8afb      	ldrh	r3, [r7, #22]
 800231e:	3301      	adds	r3, #1
 8002320:	82fb      	strh	r3, [r7, #22]
 8002322:	8afa      	ldrh	r2, [r7, #22]
 8002324:	88fb      	ldrh	r3, [r7, #6]
 8002326:	429a      	cmp	r2, r3
 8002328:	d3f0      	bcc.n	800230c <DRV_CANFDSPI_ReadByteArray+0x94>
  }

  return spiTransferError;
 800232a:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800232e:	4618      	mov	r0, r3
 8002330:	3718      	adds	r7, #24
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	2000c738 	.word	0x2000c738
 800233c:	40020c00 	.word	0x40020c00
 8002340:	2000c798 	.word	0x2000c798
 8002344:	2000c818 	.word	0x2000c818

08002348 <DRV_CANFDSPI_WriteByteArray>:
  return spiTransferError;
}

int8_t DRV_CANFDSPI_WriteByteArray(CANFDSPI_MODULE_ID index, uint16_t address,
        uint8_t *txd, uint16_t nBytes)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b088      	sub	sp, #32
 800234c:	af02      	add	r7, sp, #8
 800234e:	60ba      	str	r2, [r7, #8]
 8002350:	461a      	mov	r2, r3
 8002352:	4603      	mov	r3, r0
 8002354:	73fb      	strb	r3, [r7, #15]
 8002356:	460b      	mov	r3, r1
 8002358:	81bb      	strh	r3, [r7, #12]
 800235a:	4613      	mov	r3, r2
 800235c:	80fb      	strh	r3, [r7, #6]
  uint16_t i;
  uint16_t spiTransferSize = nBytes + 2;
 800235e:	88fb      	ldrh	r3, [r7, #6]
 8002360:	3302      	adds	r3, #2
 8002362:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef spiTransferError;

  // Validate that length of array is sufficient to hold requested number of bytes
  if (spiTransferSize > sizeof(spiTransmitBuffer)) {
 8002364:	8abb      	ldrh	r3, [r7, #20]
 8002366:	2b60      	cmp	r3, #96	; 0x60
 8002368:	d902      	bls.n	8002370 <DRV_CANFDSPI_WriteByteArray+0x28>
      return -1;
 800236a:	f04f 33ff 	mov.w	r3, #4294967295
 800236e:	e038      	b.n	80023e2 <DRV_CANFDSPI_WriteByteArray+0x9a>
  }

  // Compose command
  spiTransmitBuffer[0] = (uint8_t) ((cINSTRUCTION_WRITE << 4) + ((address >> 8) & 0xF));
 8002370:	89bb      	ldrh	r3, [r7, #12]
 8002372:	0a1b      	lsrs	r3, r3, #8
 8002374:	b29b      	uxth	r3, r3
 8002376:	b2db      	uxtb	r3, r3
 8002378:	f003 030f 	and.w	r3, r3, #15
 800237c:	b2db      	uxtb	r3, r3
 800237e:	3320      	adds	r3, #32
 8002380:	b2da      	uxtb	r2, r3
 8002382:	4b1a      	ldr	r3, [pc, #104]	; (80023ec <DRV_CANFDSPI_WriteByteArray+0xa4>)
 8002384:	701a      	strb	r2, [r3, #0]
  spiTransmitBuffer[1] = (uint8_t) (address & 0xFF);
 8002386:	89bb      	ldrh	r3, [r7, #12]
 8002388:	b2da      	uxtb	r2, r3
 800238a:	4b18      	ldr	r3, [pc, #96]	; (80023ec <DRV_CANFDSPI_WriteByteArray+0xa4>)
 800238c:	705a      	strb	r2, [r3, #1]

  // Add data
  for (i = 0; i < nBytes; i++) {
 800238e:	2300      	movs	r3, #0
 8002390:	82fb      	strh	r3, [r7, #22]
 8002392:	e00a      	b.n	80023aa <DRV_CANFDSPI_WriteByteArray+0x62>
      spiTransmitBuffer[i+2] = txd[i];
 8002394:	8afb      	ldrh	r3, [r7, #22]
 8002396:	68ba      	ldr	r2, [r7, #8]
 8002398:	441a      	add	r2, r3
 800239a:	8afb      	ldrh	r3, [r7, #22]
 800239c:	3302      	adds	r3, #2
 800239e:	7811      	ldrb	r1, [r2, #0]
 80023a0:	4a12      	ldr	r2, [pc, #72]	; (80023ec <DRV_CANFDSPI_WriteByteArray+0xa4>)
 80023a2:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < nBytes; i++) {
 80023a4:	8afb      	ldrh	r3, [r7, #22]
 80023a6:	3301      	adds	r3, #1
 80023a8:	82fb      	strh	r3, [r7, #22]
 80023aa:	8afa      	ldrh	r2, [r7, #22]
 80023ac:	88fb      	ldrh	r3, [r7, #6]
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d3f0      	bcc.n	8002394 <DRV_CANFDSPI_WriteByteArray+0x4c>
  }
	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_RESET);
 80023b2:	2200      	movs	r2, #0
 80023b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023b8:	480d      	ldr	r0, [pc, #52]	; (80023f0 <DRV_CANFDSPI_WriteByteArray+0xa8>)
 80023ba:	f002 ff61 	bl	8005280 <HAL_GPIO_WritePin>
  spiTransferError = HAL_SPI_TransmitReceive(&hspi1, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize, SPI_TIMEOUT);
 80023be:	8abb      	ldrh	r3, [r7, #20]
 80023c0:	2264      	movs	r2, #100	; 0x64
 80023c2:	9200      	str	r2, [sp, #0]
 80023c4:	4a0b      	ldr	r2, [pc, #44]	; (80023f4 <DRV_CANFDSPI_WriteByteArray+0xac>)
 80023c6:	4909      	ldr	r1, [pc, #36]	; (80023ec <DRV_CANFDSPI_WriteByteArray+0xa4>)
 80023c8:	480b      	ldr	r0, [pc, #44]	; (80023f8 <DRV_CANFDSPI_WriteByteArray+0xb0>)
 80023ca:	f004 f8a6 	bl	800651a <HAL_SPI_TransmitReceive>
 80023ce:	4603      	mov	r3, r0
 80023d0:	74fb      	strb	r3, [r7, #19]
	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_SET);
 80023d2:	2201      	movs	r2, #1
 80023d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023d8:	4805      	ldr	r0, [pc, #20]	; (80023f0 <DRV_CANFDSPI_WriteByteArray+0xa8>)
 80023da:	f002 ff51 	bl	8005280 <HAL_GPIO_WritePin>


  return spiTransferError;
 80023de:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3718      	adds	r7, #24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	2000c738 	.word	0x2000c738
 80023f0:	40020c00 	.word	0x40020c00
 80023f4:	2000c798 	.word	0x2000c798
 80023f8:	2000c818 	.word	0x2000c818

080023fc <DRV_CANFDSPI_ReadWordArray>:
  return spiTransferError;
}

int8_t DRV_CANFDSPI_ReadWordArray(CANFDSPI_MODULE_ID index, uint16_t address,
        uint32_t *rxd, uint16_t nWords)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b08a      	sub	sp, #40	; 0x28
 8002400:	af02      	add	r7, sp, #8
 8002402:	60ba      	str	r2, [r7, #8]
 8002404:	461a      	mov	r2, r3
 8002406:	4603      	mov	r3, r0
 8002408:	73fb      	strb	r3, [r7, #15]
 800240a:	460b      	mov	r3, r1
 800240c:	81bb      	strh	r3, [r7, #12]
 800240e:	4613      	mov	r3, r2
 8002410:	80fb      	strh	r3, [r7, #6]
  uint16_t i, j, n;
  REG_t w;
  uint16_t spiTransferSize = nWords * 4 + 2;
 8002412:	88fb      	ldrh	r3, [r7, #6]
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	b29b      	uxth	r3, r3
 8002418:	3302      	adds	r3, #2
 800241a:	833b      	strh	r3, [r7, #24]
  HAL_StatusTypeDef spiTransferError;

  // Validate that length of array is sufficient to hold requested number of bytes
  if (spiTransferSize > sizeof(spiTransmitBuffer)) {
 800241c:	8b3b      	ldrh	r3, [r7, #24]
 800241e:	2b60      	cmp	r3, #96	; 0x60
 8002420:	d902      	bls.n	8002428 <DRV_CANFDSPI_ReadWordArray+0x2c>
      return -1;
 8002422:	f04f 33ff 	mov.w	r3, #4294967295
 8002426:	e062      	b.n	80024ee <DRV_CANFDSPI_ReadWordArray+0xf2>
  }

  // Compose command
  spiTransmitBuffer[0] = (cINSTRUCTION_READ << 4) + ((address >> 8) & 0xF);
 8002428:	89bb      	ldrh	r3, [r7, #12]
 800242a:	0a1b      	lsrs	r3, r3, #8
 800242c:	b29b      	uxth	r3, r3
 800242e:	b2db      	uxtb	r3, r3
 8002430:	f003 030f 	and.w	r3, r3, #15
 8002434:	b2db      	uxtb	r3, r3
 8002436:	3330      	adds	r3, #48	; 0x30
 8002438:	b2da      	uxtb	r2, r3
 800243a:	4b2f      	ldr	r3, [pc, #188]	; (80024f8 <DRV_CANFDSPI_ReadWordArray+0xfc>)
 800243c:	701a      	strb	r2, [r3, #0]
  spiTransmitBuffer[1] = address & 0xFF;
 800243e:	89bb      	ldrh	r3, [r7, #12]
 8002440:	b2da      	uxtb	r2, r3
 8002442:	4b2d      	ldr	r3, [pc, #180]	; (80024f8 <DRV_CANFDSPI_ReadWordArray+0xfc>)
 8002444:	705a      	strb	r2, [r3, #1]

  // Clear data
  for (i = 2; i < spiTransferSize; i++) {
 8002446:	2302      	movs	r3, #2
 8002448:	83fb      	strh	r3, [r7, #30]
 800244a:	e006      	b.n	800245a <DRV_CANFDSPI_ReadWordArray+0x5e>
      spiTransmitBuffer[i] = 0;
 800244c:	8bfb      	ldrh	r3, [r7, #30]
 800244e:	4a2a      	ldr	r2, [pc, #168]	; (80024f8 <DRV_CANFDSPI_ReadWordArray+0xfc>)
 8002450:	2100      	movs	r1, #0
 8002452:	54d1      	strb	r1, [r2, r3]
  for (i = 2; i < spiTransferSize; i++) {
 8002454:	8bfb      	ldrh	r3, [r7, #30]
 8002456:	3301      	adds	r3, #1
 8002458:	83fb      	strh	r3, [r7, #30]
 800245a:	8bfa      	ldrh	r2, [r7, #30]
 800245c:	8b3b      	ldrh	r3, [r7, #24]
 800245e:	429a      	cmp	r2, r3
 8002460:	d3f4      	bcc.n	800244c <DRV_CANFDSPI_ReadWordArray+0x50>
  }

	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_RESET);
 8002462:	2200      	movs	r2, #0
 8002464:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002468:	4824      	ldr	r0, [pc, #144]	; (80024fc <DRV_CANFDSPI_ReadWordArray+0x100>)
 800246a:	f002 ff09 	bl	8005280 <HAL_GPIO_WritePin>
  spiTransferError = HAL_SPI_TransmitReceive(&hspi1, spiTransmitBuffer, spiReceiveBuffer, spiTransferSize, SPI_TIMEOUT);
 800246e:	8b3b      	ldrh	r3, [r7, #24]
 8002470:	2264      	movs	r2, #100	; 0x64
 8002472:	9200      	str	r2, [sp, #0]
 8002474:	4a22      	ldr	r2, [pc, #136]	; (8002500 <DRV_CANFDSPI_ReadWordArray+0x104>)
 8002476:	4920      	ldr	r1, [pc, #128]	; (80024f8 <DRV_CANFDSPI_ReadWordArray+0xfc>)
 8002478:	4822      	ldr	r0, [pc, #136]	; (8002504 <DRV_CANFDSPI_ReadWordArray+0x108>)
 800247a:	f004 f84e 	bl	800651a <HAL_SPI_TransmitReceive>
 800247e:	4603      	mov	r3, r0
 8002480:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(CAN_CS_GPIO_Port,  CAN_CS_Pin , GPIO_PIN_SET);
 8002482:	2201      	movs	r2, #1
 8002484:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002488:	481c      	ldr	r0, [pc, #112]	; (80024fc <DRV_CANFDSPI_ReadWordArray+0x100>)
 800248a:	f002 fef9 	bl	8005280 <HAL_GPIO_WritePin>

  if (spiTransferError) {
 800248e:	7dfb      	ldrb	r3, [r7, #23]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d002      	beq.n	800249a <DRV_CANFDSPI_ReadWordArray+0x9e>
      return spiTransferError;
 8002494:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002498:	e029      	b.n	80024ee <DRV_CANFDSPI_ReadWordArray+0xf2>
  }

  // Convert Byte array to Word array
  n = 2;
 800249a:	2302      	movs	r3, #2
 800249c:	837b      	strh	r3, [r7, #26]
  for (i = 0; i < nWords; i++) {
 800249e:	2300      	movs	r3, #0
 80024a0:	83fb      	strh	r3, [r7, #30]
 80024a2:	e01e      	b.n	80024e2 <DRV_CANFDSPI_ReadWordArray+0xe6>
      w.word = 0;
 80024a4:	2300      	movs	r3, #0
 80024a6:	613b      	str	r3, [r7, #16]
      for (j = 0; j < 4; j++, n++) {
 80024a8:	2300      	movs	r3, #0
 80024aa:	83bb      	strh	r3, [r7, #28]
 80024ac:	e00d      	b.n	80024ca <DRV_CANFDSPI_ReadWordArray+0xce>
          w.byte[j] = spiReceiveBuffer[n];
 80024ae:	8b7a      	ldrh	r2, [r7, #26]
 80024b0:	8bbb      	ldrh	r3, [r7, #28]
 80024b2:	4913      	ldr	r1, [pc, #76]	; (8002500 <DRV_CANFDSPI_ReadWordArray+0x104>)
 80024b4:	5c8a      	ldrb	r2, [r1, r2]
 80024b6:	3320      	adds	r3, #32
 80024b8:	443b      	add	r3, r7
 80024ba:	f803 2c10 	strb.w	r2, [r3, #-16]
      for (j = 0; j < 4; j++, n++) {
 80024be:	8bbb      	ldrh	r3, [r7, #28]
 80024c0:	3301      	adds	r3, #1
 80024c2:	83bb      	strh	r3, [r7, #28]
 80024c4:	8b7b      	ldrh	r3, [r7, #26]
 80024c6:	3301      	adds	r3, #1
 80024c8:	837b      	strh	r3, [r7, #26]
 80024ca:	8bbb      	ldrh	r3, [r7, #28]
 80024cc:	2b03      	cmp	r3, #3
 80024ce:	d9ee      	bls.n	80024ae <DRV_CANFDSPI_ReadWordArray+0xb2>
      }
      rxd[i] = w.word;
 80024d0:	8bfb      	ldrh	r3, [r7, #30]
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	68ba      	ldr	r2, [r7, #8]
 80024d6:	4413      	add	r3, r2
 80024d8:	693a      	ldr	r2, [r7, #16]
 80024da:	601a      	str	r2, [r3, #0]
  for (i = 0; i < nWords; i++) {
 80024dc:	8bfb      	ldrh	r3, [r7, #30]
 80024de:	3301      	adds	r3, #1
 80024e0:	83fb      	strh	r3, [r7, #30]
 80024e2:	8bfa      	ldrh	r2, [r7, #30]
 80024e4:	88fb      	ldrh	r3, [r7, #6]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d3dc      	bcc.n	80024a4 <DRV_CANFDSPI_ReadWordArray+0xa8>
  }

  return spiTransferError;
 80024ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3720      	adds	r7, #32
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	2000c738 	.word	0x2000c738
 80024fc:	40020c00 	.word	0x40020c00
 8002500:	2000c798 	.word	0x2000c798
 8002504:	2000c818 	.word	0x2000c818

08002508 <DRV_CANFDSPI_Configure>:
// *****************************************************************************
// *****************************************************************************
// Section: Configuration

int8_t DRV_CANFDSPI_Configure(CANFDSPI_MODULE_ID index, CAN_CONFIG* config)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	6039      	str	r1, [r7, #0]
 8002512:	71fb      	strb	r3, [r7, #7]
  REG_CiCON ciCon;
  int8_t spiTransferError = 0;
 8002514:	2300      	movs	r3, #0
 8002516:	73fb      	strb	r3, [r7, #15]

  ciCon.word = canControlResetValues[cREGADDR_CiCON / 4];
 8002518:	4b41      	ldr	r3, [pc, #260]	; (8002620 <DRV_CANFDSPI_Configure+0x118>)
 800251a:	60bb      	str	r3, [r7, #8]

  ciCon.bF.DNetFilterCount = config->DNetFilterCount;
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8002524:	b2da      	uxtb	r2, r3
 8002526:	7a3b      	ldrb	r3, [r7, #8]
 8002528:	f362 0304 	bfi	r3, r2, #0, #5
 800252c:	723b      	strb	r3, [r7, #8]
  ciCon.bF.IsoCrcEnable = config->IsoCrcEnable;
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002536:	b2da      	uxtb	r2, r3
 8002538:	7a3b      	ldrb	r3, [r7, #8]
 800253a:	f362 1345 	bfi	r3, r2, #5, #1
 800253e:	723b      	strb	r3, [r7, #8]
  ciCon.bF.ProtocolExceptionEventDisable = config->ProtocolExpectionEventDisable;
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002548:	b2da      	uxtb	r2, r3
 800254a:	7a3b      	ldrb	r3, [r7, #8]
 800254c:	f362 1386 	bfi	r3, r2, #6, #1
 8002550:	723b      	strb	r3, [r7, #8]
  ciCon.bF.WakeUpFilterEnable = config->WakeUpFilterEnable;
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800255a:	b2da      	uxtb	r2, r3
 800255c:	7a7b      	ldrb	r3, [r7, #9]
 800255e:	f362 0300 	bfi	r3, r2, #0, #1
 8002562:	727b      	strb	r3, [r7, #9]
  ciCon.bF.WakeUpFilterTime = config->WakeUpFilterTime;
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	785b      	ldrb	r3, [r3, #1]
 8002568:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800256c:	b2da      	uxtb	r2, r3
 800256e:	7a7b      	ldrb	r3, [r7, #9]
 8002570:	f362 0342 	bfi	r3, r2, #1, #2
 8002574:	727b      	strb	r3, [r7, #9]
  ciCon.bF.BitRateSwitchDisable = config->BitRateSwitchDisable;
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	785b      	ldrb	r3, [r3, #1]
 800257a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800257e:	b2da      	uxtb	r2, r3
 8002580:	7a7b      	ldrb	r3, [r7, #9]
 8002582:	f362 1304 	bfi	r3, r2, #4, #1
 8002586:	727b      	strb	r3, [r7, #9]
  ciCon.bF.RestrictReTxAttempts = config->RestrictReTxAttempts;
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	785b      	ldrb	r3, [r3, #1]
 800258c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002590:	b2da      	uxtb	r2, r3
 8002592:	7abb      	ldrb	r3, [r7, #10]
 8002594:	f362 0300 	bfi	r3, r2, #0, #1
 8002598:	72bb      	strb	r3, [r7, #10]
  ciCon.bF.EsiInGatewayMode = config->EsiInGatewayMode;
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	785b      	ldrb	r3, [r3, #1]
 800259e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	7abb      	ldrb	r3, [r7, #10]
 80025a6:	f362 0341 	bfi	r3, r2, #1, #1
 80025aa:	72bb      	strb	r3, [r7, #10]
  ciCon.bF.SystemErrorToListenOnly = config->SystemErrorToListenOnly;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	785b      	ldrb	r3, [r3, #1]
 80025b0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80025b4:	b2da      	uxtb	r2, r3
 80025b6:	7abb      	ldrb	r3, [r7, #10]
 80025b8:	f362 0382 	bfi	r3, r2, #2, #1
 80025bc:	72bb      	strb	r3, [r7, #10]
  ciCon.bF.StoreInTEF = config->StoreInTEF;
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	785b      	ldrb	r3, [r3, #1]
 80025c2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	7abb      	ldrb	r3, [r7, #10]
 80025ca:	f362 03c3 	bfi	r3, r2, #3, #1
 80025ce:	72bb      	strb	r3, [r7, #10]
  ciCon.bF.TXQEnable = config->TXQEnable;
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	785b      	ldrb	r3, [r3, #1]
 80025d4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	7abb      	ldrb	r3, [r7, #10]
 80025dc:	f362 1304 	bfi	r3, r2, #4, #1
 80025e0:	72bb      	strb	r3, [r7, #10]
  ciCon.bF.TxBandWidthSharing = config->TxBandWidthSharing;
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	789b      	ldrb	r3, [r3, #2]
 80025e6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80025ea:	b2da      	uxtb	r2, r3
 80025ec:	7afb      	ldrb	r3, [r7, #11]
 80025ee:	f362 1307 	bfi	r3, r2, #4, #4
 80025f2:	72fb      	strb	r3, [r7, #11]

  spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiCON, ciCon.word);
 80025f4:	68ba      	ldr	r2, [r7, #8]
 80025f6:	79fb      	ldrb	r3, [r7, #7]
 80025f8:	2100      	movs	r1, #0
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff fd3c 	bl	8002078 <DRV_CANFDSPI_WriteWord>
 8002600:	4603      	mov	r3, r0
 8002602:	73fb      	strb	r3, [r7, #15]
  if (spiTransferError) {
 8002604:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d002      	beq.n	8002612 <DRV_CANFDSPI_Configure+0x10a>
      return -1;
 800260c:	f04f 33ff 	mov.w	r3, #4294967295
 8002610:	e001      	b.n	8002616 <DRV_CANFDSPI_Configure+0x10e>
  }

  return spiTransferError;
 8002612:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002616:	4618      	mov	r0, r3
 8002618:	3710      	adds	r7, #16
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	04980760 	.word	0x04980760

08002624 <DRV_CANFDSPI_ConfigureObjectReset>:

int8_t DRV_CANFDSPI_ConfigureObjectReset(CAN_CONFIG* config)
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  REG_CiCON ciCon;
  ciCon.word = canControlResetValues[cREGADDR_CiCON / 4];
 800262c:	4b3a      	ldr	r3, [pc, #232]	; (8002718 <DRV_CANFDSPI_ConfigureObjectReset+0xf4>)
 800262e:	60fb      	str	r3, [r7, #12]

  config->DNetFilterCount = ciCon.bF.DNetFilterCount;
 8002630:	7b3b      	ldrb	r3, [r7, #12]
 8002632:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8002636:	b2d9      	uxtb	r1, r3
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	7813      	ldrb	r3, [r2, #0]
 800263c:	f361 0304 	bfi	r3, r1, #0, #5
 8002640:	7013      	strb	r3, [r2, #0]
  config->IsoCrcEnable = ciCon.bF.IsoCrcEnable;
 8002642:	7b3b      	ldrb	r3, [r7, #12]
 8002644:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002648:	b2d9      	uxtb	r1, r3
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	7813      	ldrb	r3, [r2, #0]
 800264e:	f361 1345 	bfi	r3, r1, #5, #1
 8002652:	7013      	strb	r3, [r2, #0]
  config->ProtocolExpectionEventDisable = ciCon.bF.ProtocolExceptionEventDisable;
 8002654:	7b3b      	ldrb	r3, [r7, #12]
 8002656:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800265a:	b2d9      	uxtb	r1, r3
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	7813      	ldrb	r3, [r2, #0]
 8002660:	f361 1386 	bfi	r3, r1, #6, #1
 8002664:	7013      	strb	r3, [r2, #0]
  config->WakeUpFilterEnable = ciCon.bF.WakeUpFilterEnable;
 8002666:	7b7b      	ldrb	r3, [r7, #13]
 8002668:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800266c:	b2d9      	uxtb	r1, r3
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	7813      	ldrb	r3, [r2, #0]
 8002672:	f361 13c7 	bfi	r3, r1, #7, #1
 8002676:	7013      	strb	r3, [r2, #0]
  config->WakeUpFilterTime = ciCon.bF.WakeUpFilterTime;
 8002678:	7b7b      	ldrb	r3, [r7, #13]
 800267a:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800267e:	b2d9      	uxtb	r1, r3
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	7853      	ldrb	r3, [r2, #1]
 8002684:	f361 0301 	bfi	r3, r1, #0, #2
 8002688:	7053      	strb	r3, [r2, #1]
  config->BitRateSwitchDisable = ciCon.bF.BitRateSwitchDisable;
 800268a:	7b7b      	ldrb	r3, [r7, #13]
 800268c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002690:	b2d9      	uxtb	r1, r3
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	7853      	ldrb	r3, [r2, #1]
 8002696:	f361 0382 	bfi	r3, r1, #2, #1
 800269a:	7053      	strb	r3, [r2, #1]
  config->RestrictReTxAttempts = ciCon.bF.RestrictReTxAttempts;
 800269c:	7bbb      	ldrb	r3, [r7, #14]
 800269e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80026a2:	b2d9      	uxtb	r1, r3
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	7853      	ldrb	r3, [r2, #1]
 80026a8:	f361 03c3 	bfi	r3, r1, #3, #1
 80026ac:	7053      	strb	r3, [r2, #1]
  config->EsiInGatewayMode = ciCon.bF.EsiInGatewayMode;
 80026ae:	7bbb      	ldrb	r3, [r7, #14]
 80026b0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80026b4:	b2d9      	uxtb	r1, r3
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	7853      	ldrb	r3, [r2, #1]
 80026ba:	f361 1304 	bfi	r3, r1, #4, #1
 80026be:	7053      	strb	r3, [r2, #1]
  config->SystemErrorToListenOnly = ciCon.bF.SystemErrorToListenOnly;
 80026c0:	7bbb      	ldrb	r3, [r7, #14]
 80026c2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80026c6:	b2d9      	uxtb	r1, r3
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	7853      	ldrb	r3, [r2, #1]
 80026cc:	f361 1345 	bfi	r3, r1, #5, #1
 80026d0:	7053      	strb	r3, [r2, #1]
  config->StoreInTEF = ciCon.bF.StoreInTEF;
 80026d2:	7bbb      	ldrb	r3, [r7, #14]
 80026d4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80026d8:	b2d9      	uxtb	r1, r3
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	7853      	ldrb	r3, [r2, #1]
 80026de:	f361 1386 	bfi	r3, r1, #6, #1
 80026e2:	7053      	strb	r3, [r2, #1]
  config->TXQEnable = ciCon.bF.TXQEnable;
 80026e4:	7bbb      	ldrb	r3, [r7, #14]
 80026e6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80026ea:	b2d9      	uxtb	r1, r3
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	7853      	ldrb	r3, [r2, #1]
 80026f0:	f361 13c7 	bfi	r3, r1, #7, #1
 80026f4:	7053      	strb	r3, [r2, #1]
  config->TxBandWidthSharing = ciCon.bF.TxBandWidthSharing;
 80026f6:	7bfb      	ldrb	r3, [r7, #15]
 80026f8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80026fc:	b2d9      	uxtb	r1, r3
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	7893      	ldrb	r3, [r2, #2]
 8002702:	f361 0303 	bfi	r3, r1, #0, #4
 8002706:	7093      	strb	r3, [r2, #2]

  return 0;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3714      	adds	r7, #20
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	04980760 	.word	0x04980760

0800271c <DRV_CANFDSPI_OperationModeSelect>:
// *****************************************************************************
// Section: Operating mode

int8_t DRV_CANFDSPI_OperationModeSelect(CANFDSPI_MODULE_ID index,
        CAN_OPERATION_MODE opMode)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	4603      	mov	r3, r0
 8002724:	460a      	mov	r2, r1
 8002726:	71fb      	strb	r3, [r7, #7]
 8002728:	4613      	mov	r3, r2
 800272a:	71bb      	strb	r3, [r7, #6]
  uint8_t d = 0;
 800272c:	2300      	movs	r3, #0
 800272e:	73bb      	strb	r3, [r7, #14]
  int8_t spiTransferError = 0;
 8002730:	2300      	movs	r3, #0
 8002732:	73fb      	strb	r3, [r7, #15]

  // Read
  spiTransferError = DRV_CANFDSPI_ReadByte(index, cREGADDR_CiCON + 3, &d);
 8002734:	f107 020e 	add.w	r2, r7, #14
 8002738:	79fb      	ldrb	r3, [r7, #7]
 800273a:	2103      	movs	r1, #3
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff fbb7 	bl	8001eb0 <DRV_CANFDSPI_ReadByte>
 8002742:	4603      	mov	r3, r0
 8002744:	73fb      	strb	r3, [r7, #15]
  if (spiTransferError) {
 8002746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d002      	beq.n	8002754 <DRV_CANFDSPI_OperationModeSelect+0x38>
      return -1;
 800274e:	f04f 33ff 	mov.w	r3, #4294967295
 8002752:	e01a      	b.n	800278a <DRV_CANFDSPI_OperationModeSelect+0x6e>
  }

  // Modify
  d &= ~0x07;
 8002754:	7bbb      	ldrb	r3, [r7, #14]
 8002756:	f023 0307 	bic.w	r3, r3, #7
 800275a:	b2db      	uxtb	r3, r3
 800275c:	73bb      	strb	r3, [r7, #14]
  d |= opMode;
 800275e:	7bba      	ldrb	r2, [r7, #14]
 8002760:	79bb      	ldrb	r3, [r7, #6]
 8002762:	4313      	orrs	r3, r2
 8002764:	b2db      	uxtb	r3, r3
 8002766:	73bb      	strb	r3, [r7, #14]

  // Write
  spiTransferError = DRV_CANFDSPI_WriteByte(index, cREGADDR_CiCON + 3, d);
 8002768:	7bba      	ldrb	r2, [r7, #14]
 800276a:	79fb      	ldrb	r3, [r7, #7]
 800276c:	2103      	movs	r1, #3
 800276e:	4618      	mov	r0, r3
 8002770:	f7ff fbe2 	bl	8001f38 <DRV_CANFDSPI_WriteByte>
 8002774:	4603      	mov	r3, r0
 8002776:	73fb      	strb	r3, [r7, #15]
  if (spiTransferError) {
 8002778:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d002      	beq.n	8002786 <DRV_CANFDSPI_OperationModeSelect+0x6a>
      return -2;
 8002780:	f06f 0301 	mvn.w	r3, #1
 8002784:	e001      	b.n	800278a <DRV_CANFDSPI_OperationModeSelect+0x6e>
  }

  return spiTransferError;
 8002786:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800278a:	4618      	mov	r0, r3
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
	...

08002794 <DRV_CANFDSPI_TransmitChannelConfigure>:
// *****************************************************************************
// Section: CAN Transmit

int8_t DRV_CANFDSPI_TransmitChannelConfigure(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_TX_FIFO_CONFIG* config)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	603a      	str	r2, [r7, #0]
 800279e:	71fb      	strb	r3, [r7, #7]
 80027a0:	460b      	mov	r3, r1
 80027a2:	71bb      	strb	r3, [r7, #6]
  int8_t spiTransferError = 0;
 80027a4:	2300      	movs	r3, #0
 80027a6:	73fb      	strb	r3, [r7, #15]
  uint16_t a = 0;
 80027a8:	2300      	movs	r3, #0
 80027aa:	81bb      	strh	r3, [r7, #12]

  // Setup FIFO
  REG_CiFIFOCON ciFifoCon;
  ciFifoCon.word = canFifoResetValues[0];
 80027ac:	4b24      	ldr	r3, [pc, #144]	; (8002840 <DRV_CANFDSPI_TransmitChannelConfigure+0xac>)
 80027ae:	60bb      	str	r3, [r7, #8]

  ciFifoCon.txBF.TxEnable = 1;
 80027b0:	7a3b      	ldrb	r3, [r7, #8]
 80027b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027b6:	723b      	strb	r3, [r7, #8]
  ciFifoCon.txBF.FifoSize = config->FifoSize;
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	785b      	ldrb	r3, [r3, #1]
 80027bc:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80027c0:	b2da      	uxtb	r2, r3
 80027c2:	7afb      	ldrb	r3, [r7, #11]
 80027c4:	f362 0304 	bfi	r3, r2, #0, #5
 80027c8:	72fb      	strb	r3, [r7, #11]
  ciFifoCon.txBF.PayLoadSize = config->PayLoadSize;
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	785b      	ldrb	r3, [r3, #1]
 80027ce:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80027d2:	b2da      	uxtb	r2, r3
 80027d4:	7afb      	ldrb	r3, [r7, #11]
 80027d6:	f362 1347 	bfi	r3, r2, #5, #3
 80027da:	72fb      	strb	r3, [r7, #11]
  ciFifoCon.txBF.TxAttempts = config->TxAttempts;
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80027e4:	b2da      	uxtb	r2, r3
 80027e6:	7abb      	ldrb	r3, [r7, #10]
 80027e8:	f362 1346 	bfi	r3, r2, #5, #2
 80027ec:	72bb      	strb	r3, [r7, #10]
  ciFifoCon.txBF.TxPriority = config->TxPriority;
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	f3c3 0344 	ubfx	r3, r3, #1, #5
 80027f6:	b2da      	uxtb	r2, r3
 80027f8:	7abb      	ldrb	r3, [r7, #10]
 80027fa:	f362 0304 	bfi	r3, r2, #0, #5
 80027fe:	72bb      	strb	r3, [r7, #10]
  ciFifoCon.txBF.RTREnable = config->RTREnable;
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002808:	b2da      	uxtb	r2, r3
 800280a:	7a3b      	ldrb	r3, [r7, #8]
 800280c:	f362 1386 	bfi	r3, r2, #6, #1
 8002810:	723b      	strb	r3, [r7, #8]

  a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET);
 8002812:	79bb      	ldrb	r3, [r7, #6]
 8002814:	b29b      	uxth	r3, r3
 8002816:	461a      	mov	r2, r3
 8002818:	0052      	lsls	r2, r2, #1
 800281a:	4413      	add	r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	b29b      	uxth	r3, r3
 8002820:	3350      	adds	r3, #80	; 0x50
 8002822:	81bb      	strh	r3, [r7, #12]

  spiTransferError = DRV_CANFDSPI_WriteWord(index, a, ciFifoCon.word);
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	89b9      	ldrh	r1, [r7, #12]
 8002828:	79fb      	ldrb	r3, [r7, #7]
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff fc24 	bl	8002078 <DRV_CANFDSPI_WriteWord>
 8002830:	4603      	mov	r3, r0
 8002832:	73fb      	strb	r3, [r7, #15]

  return spiTransferError;
 8002834:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002838:	4618      	mov	r0, r3
 800283a:	3710      	adds	r7, #16
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	00600400 	.word	0x00600400

08002844 <DRV_CANFDSPI_TransmitChannelConfigureObjectReset>:

int8_t DRV_CANFDSPI_TransmitChannelConfigureObjectReset(CAN_TX_FIFO_CONFIG* config)
{
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  REG_CiFIFOCON ciFifoCon;
  ciFifoCon.word = canFifoResetValues[0];
 800284c:	4b1a      	ldr	r3, [pc, #104]	; (80028b8 <DRV_CANFDSPI_TransmitChannelConfigureObjectReset+0x74>)
 800284e:	60fb      	str	r3, [r7, #12]

  config->RTREnable = ciFifoCon.txBF.RTREnable;
 8002850:	7b3b      	ldrb	r3, [r7, #12]
 8002852:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002856:	b2d9      	uxtb	r1, r3
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	7813      	ldrb	r3, [r2, #0]
 800285c:	f361 0300 	bfi	r3, r1, #0, #1
 8002860:	7013      	strb	r3, [r2, #0]
  config->TxPriority = ciFifoCon.txBF.TxPriority;
 8002862:	7bbb      	ldrb	r3, [r7, #14]
 8002864:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8002868:	b2d9      	uxtb	r1, r3
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	7813      	ldrb	r3, [r2, #0]
 800286e:	f361 0345 	bfi	r3, r1, #1, #5
 8002872:	7013      	strb	r3, [r2, #0]
  config->TxAttempts = ciFifoCon.txBF.TxAttempts;
 8002874:	7bbb      	ldrb	r3, [r7, #14]
 8002876:	f3c3 1341 	ubfx	r3, r3, #5, #2
 800287a:	b2d9      	uxtb	r1, r3
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	7813      	ldrb	r3, [r2, #0]
 8002880:	f361 1387 	bfi	r3, r1, #6, #2
 8002884:	7013      	strb	r3, [r2, #0]
  config->FifoSize = ciFifoCon.txBF.FifoSize;
 8002886:	7bfb      	ldrb	r3, [r7, #15]
 8002888:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800288c:	b2d9      	uxtb	r1, r3
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	7853      	ldrb	r3, [r2, #1]
 8002892:	f361 0304 	bfi	r3, r1, #0, #5
 8002896:	7053      	strb	r3, [r2, #1]
  config->PayLoadSize = ciFifoCon.txBF.PayLoadSize;
 8002898:	7bfb      	ldrb	r3, [r7, #15]
 800289a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800289e:	b2d9      	uxtb	r1, r3
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	7853      	ldrb	r3, [r2, #1]
 80028a4:	f361 1347 	bfi	r3, r1, #5, #3
 80028a8:	7053      	strb	r3, [r2, #1]

  return 0;
 80028aa:	2300      	movs	r3, #0
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3714      	adds	r7, #20
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	00600400 	.word	0x00600400

080028bc <DRV_CANFDSPI_TransmitChannelLoad>:
}

int8_t DRV_CANFDSPI_TransmitChannelLoad(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_TX_MSGOBJ* txObj,
        uint8_t *txd, uint32_t txdNumBytes, bool flush)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b0a0      	sub	sp, #128	; 0x80
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	60ba      	str	r2, [r7, #8]
 80028c4:	607b      	str	r3, [r7, #4]
 80028c6:	4603      	mov	r3, r0
 80028c8:	73fb      	strb	r3, [r7, #15]
 80028ca:	460b      	mov	r3, r1
 80028cc:	73bb      	strb	r3, [r7, #14]
  uint32_t fifoReg[3];
  uint32_t dataBytesInObject;
  REG_CiFIFOCON ciFifoCon;
  __attribute__((unused)) REG_CiFIFOSTA ciFifoSta;
  REG_CiFIFOUA ciFifoUa;
  int8_t spiTransferError = 0;
 80028ce:	2300      	movs	r3, #0
 80028d0:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a

  // Get FIFO registers
  a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET);
 80028d4:	7bbb      	ldrb	r3, [r7, #14]
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	461a      	mov	r2, r3
 80028da:	0052      	lsls	r2, r2, #1
 80028dc:	4413      	add	r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	3350      	adds	r3, #80	; 0x50
 80028e4:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78

  spiTransferError = DRV_CANFDSPI_ReadWordArray(index, a, fifoReg, 3);
 80028e8:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80028ec:	f8b7 1078 	ldrh.w	r1, [r7, #120]	; 0x78
 80028f0:	7bf8      	ldrb	r0, [r7, #15]
 80028f2:	2303      	movs	r3, #3
 80028f4:	f7ff fd82 	bl	80023fc <DRV_CANFDSPI_ReadWordArray>
 80028f8:	4603      	mov	r3, r0
 80028fa:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
  if (spiTransferError) {
 80028fe:	f997 307a 	ldrsb.w	r3, [r7, #122]	; 0x7a
 8002902:	2b00      	cmp	r3, #0
 8002904:	d002      	beq.n	800290c <DRV_CANFDSPI_TransmitChannelLoad+0x50>
      return -1;
 8002906:	f04f 33ff 	mov.w	r3, #4294967295
 800290a:	e0c5      	b.n	8002a98 <DRV_CANFDSPI_TransmitChannelLoad+0x1dc>
  }

  // Check that it is a transmit buffer
  ciFifoCon.word = fifoReg[0];
 800290c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800290e:	667b      	str	r3, [r7, #100]	; 0x64
  if (!ciFifoCon.txBF.TxEnable) {
 8002910:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8002914:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d102      	bne.n	8002924 <DRV_CANFDSPI_TransmitChannelLoad+0x68>
      return -2;
 800291e:	f06f 0301 	mvn.w	r3, #1
 8002922:	e0b9      	b.n	8002a98 <DRV_CANFDSPI_TransmitChannelLoad+0x1dc>
  }

  // Check that DLC is big enough for data
  dataBytesInObject = DRV_CANFDSPI_DlcToDataBytes((CAN_DLC) txObj->bF.ctrl.DLC);
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	791b      	ldrb	r3, [r3, #4]
 8002928:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800292c:	b2db      	uxtb	r3, r3
 800292e:	4618      	mov	r0, r3
 8002930:	f001 fc76 	bl	8004220 <DRV_CANFDSPI_DlcToDataBytes>
 8002934:	6778      	str	r0, [r7, #116]	; 0x74
  if (dataBytesInObject < txdNumBytes) {
 8002936:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002938:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800293c:	429a      	cmp	r2, r3
 800293e:	d202      	bcs.n	8002946 <DRV_CANFDSPI_TransmitChannelLoad+0x8a>
      return -3;
 8002940:	f06f 0302 	mvn.w	r3, #2
 8002944:	e0a8      	b.n	8002a98 <DRV_CANFDSPI_TransmitChannelLoad+0x1dc>
  }

  // Get status
  ciFifoSta.word = fifoReg[1];
 8002946:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002948:	663b      	str	r3, [r7, #96]	; 0x60

  // Get address
  ciFifoUa.word = fifoReg[2];
 800294a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800294c:	65fb      	str	r3, [r7, #92]	; 0x5c
#ifdef USERADDRESS_TIMES_FOUR
  a = 4 * ciFifoUa.bF.UserAddress;
#else
  a = ciFifoUa.bF.UserAddress;
 800294e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002952:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002956:	b29b      	uxth	r3, r3
 8002958:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
#endif
  a += cRAMADDR_START;
 800295c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002960:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002964:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78

  uint8_t txBuffer[MAX_MSG_SIZE];

  txBuffer[0] = txObj->byte[0]; //not using 'for' to reduce no of instructions
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	743b      	strb	r3, [r7, #16]
  txBuffer[1] = txObj->byte[1];
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	785b      	ldrb	r3, [r3, #1]
 8002972:	747b      	strb	r3, [r7, #17]
  txBuffer[2] = txObj->byte[2];
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	789b      	ldrb	r3, [r3, #2]
 8002978:	74bb      	strb	r3, [r7, #18]
  txBuffer[3] = txObj->byte[3];
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	78db      	ldrb	r3, [r3, #3]
 800297e:	74fb      	strb	r3, [r7, #19]

  txBuffer[4] = txObj->byte[4];
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	791b      	ldrb	r3, [r3, #4]
 8002984:	753b      	strb	r3, [r7, #20]
  txBuffer[5] = txObj->byte[5];
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	795b      	ldrb	r3, [r3, #5]
 800298a:	757b      	strb	r3, [r7, #21]
  txBuffer[6] = txObj->byte[6];
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	799b      	ldrb	r3, [r3, #6]
 8002990:	75bb      	strb	r3, [r7, #22]
  txBuffer[7] = txObj->byte[7];
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	79db      	ldrb	r3, [r3, #7]
 8002996:	75fb      	strb	r3, [r7, #23]

  uint8_t i;
  for (i = 0; i < txdNumBytes; i++) {
 8002998:	2300      	movs	r3, #0
 800299a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800299e:	e010      	b.n	80029c2 <DRV_CANFDSPI_TransmitChannelLoad+0x106>
      txBuffer[i + 8] = txd[i];
 80029a0:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	441a      	add	r2, r3
 80029a8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80029ac:	3308      	adds	r3, #8
 80029ae:	7812      	ldrb	r2, [r2, #0]
 80029b0:	3380      	adds	r3, #128	; 0x80
 80029b2:	443b      	add	r3, r7
 80029b4:	f803 2c70 	strb.w	r2, [r3, #-112]
  for (i = 0; i < txdNumBytes; i++) {
 80029b8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80029bc:	3301      	adds	r3, #1
 80029be:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80029c2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80029c6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d8e8      	bhi.n	80029a0 <DRV_CANFDSPI_TransmitChannelLoad+0xe4>
  }

  // Make sure we write a multiple of 4 bytes to RAM
  uint16_t n = 0;
 80029ce:	2300      	movs	r3, #0
 80029d0:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
  uint8_t j = 0;
 80029d4:	2300      	movs	r3, #0
 80029d6:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b

  if (txdNumBytes % 4) {
 80029da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80029de:	f003 0303 	and.w	r3, r3, #3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d02b      	beq.n	8002a3e <DRV_CANFDSPI_TransmitChannelLoad+0x182>
      // Need to add bytes
      n = 4 - (txdNumBytes % 4);
 80029e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	f003 0303 	and.w	r3, r3, #3
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	f1c3 0304 	rsb	r3, r3, #4
 80029f6:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
      i = txdNumBytes + 8;
 80029fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	3308      	adds	r3, #8
 8002a02:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

      for (j = 0; j < n; j++) {
 8002a06:	2300      	movs	r3, #0
 8002a08:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
 8002a0c:	e010      	b.n	8002a30 <DRV_CANFDSPI_TransmitChannelLoad+0x174>
          txBuffer[i + 8 + j] = 0;
 8002a0e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002a12:	f103 0208 	add.w	r2, r3, #8
 8002a16:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8002a1a:	4413      	add	r3, r2
 8002a1c:	3380      	adds	r3, #128	; 0x80
 8002a1e:	443b      	add	r3, r7
 8002a20:	2200      	movs	r2, #0
 8002a22:	f803 2c70 	strb.w	r2, [r3, #-112]
      for (j = 0; j < n; j++) {
 8002a26:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8002a2a:	3301      	adds	r3, #1
 8002a2c:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
 8002a30:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d8e7      	bhi.n	8002a0e <DRV_CANFDSPI_TransmitChannelLoad+0x152>
      }
  }

  spiTransferError = DRV_CANFDSPI_WriteByteArray(index, a, txBuffer, txdNumBytes + 8 + n);
 8002a3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002a42:	b29a      	uxth	r2, r3
 8002a44:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002a48:	4413      	add	r3, r2
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	3308      	adds	r3, #8
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	f107 0210 	add.w	r2, r7, #16
 8002a54:	f8b7 1078 	ldrh.w	r1, [r7, #120]	; 0x78
 8002a58:	7bf8      	ldrb	r0, [r7, #15]
 8002a5a:	f7ff fc75 	bl	8002348 <DRV_CANFDSPI_WriteByteArray>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
  if (spiTransferError) {
 8002a64:	f997 307a 	ldrsb.w	r3, [r7, #122]	; 0x7a
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d002      	beq.n	8002a72 <DRV_CANFDSPI_TransmitChannelLoad+0x1b6>
      return -4;
 8002a6c:	f06f 0303 	mvn.w	r3, #3
 8002a70:	e012      	b.n	8002a98 <DRV_CANFDSPI_TransmitChannelLoad+0x1dc>
  }

  // Set UINC and TXREQ
  spiTransferError = DRV_CANFDSPI_TransmitChannelUpdate(index, channel, flush);
 8002a72:	f897 208c 	ldrb.w	r2, [r7, #140]	; 0x8c
 8002a76:	7bb9      	ldrb	r1, [r7, #14]
 8002a78:	7bfb      	ldrb	r3, [r7, #15]
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f000 f84d 	bl	8002b1a <DRV_CANFDSPI_TransmitChannelUpdate>
 8002a80:	4603      	mov	r3, r0
 8002a82:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
  if (spiTransferError) {
 8002a86:	f997 307a 	ldrsb.w	r3, [r7, #122]	; 0x7a
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d002      	beq.n	8002a94 <DRV_CANFDSPI_TransmitChannelLoad+0x1d8>
      return -5;
 8002a8e:	f06f 0304 	mvn.w	r3, #4
 8002a92:	e001      	b.n	8002a98 <DRV_CANFDSPI_TransmitChannelLoad+0x1dc>
  }

  return spiTransferError;
 8002a94:	f997 307a 	ldrsb.w	r3, [r7, #122]	; 0x7a
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3780      	adds	r7, #128	; 0x80
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <DRV_CANFDSPI_TransmitChannelFlush>:

int8_t DRV_CANFDSPI_TransmitChannelFlush(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	460a      	mov	r2, r1
 8002aaa:	71fb      	strb	r3, [r7, #7]
 8002aac:	4613      	mov	r3, r2
 8002aae:	71bb      	strb	r3, [r7, #6]
  uint8_t d = 0;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	73fb      	strb	r3, [r7, #15]
  uint16_t a = 0;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	81bb      	strh	r3, [r7, #12]
  int8_t spiTransferError = 0;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	72fb      	strb	r3, [r7, #11]

  // Address of TXREQ
  a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET);
 8002abc:	79bb      	ldrb	r3, [r7, #6]
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	0052      	lsls	r2, r2, #1
 8002ac4:	4413      	add	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	3350      	adds	r3, #80	; 0x50
 8002acc:	81bb      	strh	r3, [r7, #12]
  a += 1;
 8002ace:	89bb      	ldrh	r3, [r7, #12]
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	81bb      	strh	r3, [r7, #12]

  // Set TXREQ
  d = 0x02;
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	73fb      	strb	r3, [r7, #15]

  // Write
  spiTransferError = DRV_CANFDSPI_WriteByte(index, a, d);
 8002ad8:	7bfa      	ldrb	r2, [r7, #15]
 8002ada:	89b9      	ldrh	r1, [r7, #12]
 8002adc:	79fb      	ldrb	r3, [r7, #7]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7ff fa2a 	bl	8001f38 <DRV_CANFDSPI_WriteByte>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	72fb      	strb	r3, [r7, #11]

  return spiTransferError;
 8002ae8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3710      	adds	r7, #16
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <DRV_CANFDSPI_TransmitChannelReset>:
  return spiTransferError;
}

int8_t DRV_CANFDSPI_TransmitChannelReset(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	460a      	mov	r2, r1
 8002afe:	71fb      	strb	r3, [r7, #7]
 8002b00:	4613      	mov	r3, r2
 8002b02:	71bb      	strb	r3, [r7, #6]
  return DRV_CANFDSPI_ReceiveChannelReset(index, channel);
 8002b04:	79ba      	ldrb	r2, [r7, #6]
 8002b06:	79fb      	ldrb	r3, [r7, #7]
 8002b08:	4611      	mov	r1, r2
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f000 fa30 	bl	8002f70 <DRV_CANFDSPI_ReceiveChannelReset>
 8002b10:	4603      	mov	r3, r0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3708      	adds	r7, #8
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <DRV_CANFDSPI_TransmitChannelUpdate>:

int8_t DRV_CANFDSPI_TransmitChannelUpdate(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, bool flush)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b084      	sub	sp, #16
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	4603      	mov	r3, r0
 8002b22:	71fb      	strb	r3, [r7, #7]
 8002b24:	460b      	mov	r3, r1
 8002b26:	71bb      	strb	r3, [r7, #6]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	717b      	strb	r3, [r7, #5]
  uint16_t a;
  REG_CiFIFOCON ciFifoCon;
  int8_t spiTransferError = 0;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	73fb      	strb	r3, [r7, #15]

  // Set UINC
  a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET) + 1; // Byte that contains FRESET
 8002b30:	79bb      	ldrb	r3, [r7, #6]
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	461a      	mov	r2, r3
 8002b36:	0052      	lsls	r2, r2, #1
 8002b38:	4413      	add	r3, r2
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	3351      	adds	r3, #81	; 0x51
 8002b40:	81bb      	strh	r3, [r7, #12]
  ciFifoCon.word = 0;
 8002b42:	2300      	movs	r3, #0
 8002b44:	60bb      	str	r3, [r7, #8]
  ciFifoCon.txBF.UINC = 1;
 8002b46:	7a7b      	ldrb	r3, [r7, #9]
 8002b48:	f043 0301 	orr.w	r3, r3, #1
 8002b4c:	727b      	strb	r3, [r7, #9]

  // Set TXREQ
  if (flush) {
 8002b4e:	797b      	ldrb	r3, [r7, #5]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d003      	beq.n	8002b5c <DRV_CANFDSPI_TransmitChannelUpdate+0x42>
      ciFifoCon.txBF.TxRequest = 1;
 8002b54:	7a7b      	ldrb	r3, [r7, #9]
 8002b56:	f043 0302 	orr.w	r3, r3, #2
 8002b5a:	727b      	strb	r3, [r7, #9]
  }

  spiTransferError = DRV_CANFDSPI_WriteByte(index, a, ciFifoCon.byte[1]);
 8002b5c:	7a7a      	ldrb	r2, [r7, #9]
 8002b5e:	89b9      	ldrh	r1, [r7, #12]
 8002b60:	79fb      	ldrb	r3, [r7, #7]
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7ff f9e8 	bl	8001f38 <DRV_CANFDSPI_WriteByte>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	73fb      	strb	r3, [r7, #15]
  if (spiTransferError) {
 8002b6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d002      	beq.n	8002b7a <DRV_CANFDSPI_TransmitChannelUpdate+0x60>
      return -1;
 8002b74:	f04f 33ff 	mov.w	r3, #4294967295
 8002b78:	e001      	b.n	8002b7e <DRV_CANFDSPI_TransmitChannelUpdate+0x64>
  }

  return spiTransferError;
 8002b7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <DRV_CANFDSPI_FilterObjectConfigure>:
// *****************************************************************************
// Section: CAN Receive

int8_t DRV_CANFDSPI_FilterObjectConfigure(CANFDSPI_MODULE_ID index,
        CAN_FILTER filter, CAN_FILTEROBJ_ID* id)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b084      	sub	sp, #16
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	603a      	str	r2, [r7, #0]
 8002b90:	71fb      	strb	r3, [r7, #7]
 8002b92:	460b      	mov	r3, r1
 8002b94:	71bb      	strb	r3, [r7, #6]
  uint16_t a;
  REG_CiFLTOBJ fObj;
  int8_t spiTransferError = 0;
 8002b96:	2300      	movs	r3, #0
 8002b98:	73fb      	strb	r3, [r7, #15]

  // Setup
  fObj.word = 0;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	60bb      	str	r3, [r7, #8]
  fObj.bF = *id;
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	60bb      	str	r3, [r7, #8]
  a = cREGADDR_CiFLTOBJ + (filter * CiFILTER_OFFSET);
 8002ba4:	79bb      	ldrb	r3, [r7, #6]
 8002ba6:	333e      	adds	r3, #62	; 0x3e
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	81bb      	strh	r3, [r7, #12]

  spiTransferError = DRV_CANFDSPI_WriteWord(index, a, fObj.word);
 8002bae:	68ba      	ldr	r2, [r7, #8]
 8002bb0:	89b9      	ldrh	r1, [r7, #12]
 8002bb2:	79fb      	ldrb	r3, [r7, #7]
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff fa5f 	bl	8002078 <DRV_CANFDSPI_WriteWord>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	73fb      	strb	r3, [r7, #15]

  return spiTransferError;
 8002bbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3710      	adds	r7, #16
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <DRV_CANFDSPI_FilterMaskConfigure>:

int8_t DRV_CANFDSPI_FilterMaskConfigure(CANFDSPI_MODULE_ID index,
        CAN_FILTER filter, CAN_MASKOBJ_ID* mask)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b084      	sub	sp, #16
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	603a      	str	r2, [r7, #0]
 8002bd4:	71fb      	strb	r3, [r7, #7]
 8002bd6:	460b      	mov	r3, r1
 8002bd8:	71bb      	strb	r3, [r7, #6]
  uint16_t a;
  REG_CiMASK mObj;
  int8_t spiTransferError = 0;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	73fb      	strb	r3, [r7, #15]

  // Setup
  mObj.word = 0;
 8002bde:	2300      	movs	r3, #0
 8002be0:	60bb      	str	r3, [r7, #8]
  mObj.bF = *mask;
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	60bb      	str	r3, [r7, #8]
  a = cREGADDR_CiMASK + (filter * CiFILTER_OFFSET);
 8002be8:	79bb      	ldrb	r3, [r7, #6]
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002bf4:	81bb      	strh	r3, [r7, #12]

  spiTransferError = DRV_CANFDSPI_WriteWord(index, a, mObj.word);
 8002bf6:	68ba      	ldr	r2, [r7, #8]
 8002bf8:	89b9      	ldrh	r1, [r7, #12]
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff fa3b 	bl	8002078 <DRV_CANFDSPI_WriteWord>
 8002c02:	4603      	mov	r3, r0
 8002c04:	73fb      	strb	r3, [r7, #15]

  return spiTransferError;
 8002c06:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3710      	adds	r7, #16
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}

08002c12 <DRV_CANFDSPI_FilterToFifoLink>:

int8_t DRV_CANFDSPI_FilterToFifoLink(CANFDSPI_MODULE_ID index,
        CAN_FILTER filter, CAN_FIFO_CHANNEL channel, bool enable)
{
 8002c12:	b590      	push	{r4, r7, lr}
 8002c14:	b085      	sub	sp, #20
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	4604      	mov	r4, r0
 8002c1a:	4608      	mov	r0, r1
 8002c1c:	4611      	mov	r1, r2
 8002c1e:	461a      	mov	r2, r3
 8002c20:	4623      	mov	r3, r4
 8002c22:	71fb      	strb	r3, [r7, #7]
 8002c24:	4603      	mov	r3, r0
 8002c26:	71bb      	strb	r3, [r7, #6]
 8002c28:	460b      	mov	r3, r1
 8002c2a:	717b      	strb	r3, [r7, #5]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	713b      	strb	r3, [r7, #4]
  uint16_t a;
  REG_CiFLTCON_BYTE fCtrl;
  int8_t spiTransferError = 0;
 8002c30:	2300      	movs	r3, #0
 8002c32:	73fb      	strb	r3, [r7, #15]

  // Enable
  if (enable) {
 8002c34:	793b      	ldrb	r3, [r7, #4]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d004      	beq.n	8002c44 <DRV_CANFDSPI_FilterToFifoLink+0x32>
      fCtrl.bF.Enable = 1;
 8002c3a:	7a3b      	ldrb	r3, [r7, #8]
 8002c3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c40:	723b      	strb	r3, [r7, #8]
 8002c42:	e003      	b.n	8002c4c <DRV_CANFDSPI_FilterToFifoLink+0x3a>
  } else {
      fCtrl.bF.Enable = 0;
 8002c44:	7a3b      	ldrb	r3, [r7, #8]
 8002c46:	f36f 13c7 	bfc	r3, #7, #1
 8002c4a:	723b      	strb	r3, [r7, #8]
  }

  // Link
  fCtrl.bF.BufferPointer = channel;
 8002c4c:	797b      	ldrb	r3, [r7, #5]
 8002c4e:	f003 031f 	and.w	r3, r3, #31
 8002c52:	b2da      	uxtb	r2, r3
 8002c54:	7a3b      	ldrb	r3, [r7, #8]
 8002c56:	f362 0304 	bfi	r3, r2, #0, #5
 8002c5a:	723b      	strb	r3, [r7, #8]
  a = cREGADDR_CiFLTCON + filter;
 8002c5c:	79bb      	ldrb	r3, [r7, #6]
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	f503 73e8 	add.w	r3, r3, #464	; 0x1d0
 8002c64:	81bb      	strh	r3, [r7, #12]

  spiTransferError = DRV_CANFDSPI_WriteByte(index, a, fCtrl.byte);
 8002c66:	7a3a      	ldrb	r2, [r7, #8]
 8002c68:	89b9      	ldrh	r1, [r7, #12]
 8002c6a:	79fb      	ldrb	r3, [r7, #7]
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7ff f963 	bl	8001f38 <DRV_CANFDSPI_WriteByte>
 8002c72:	4603      	mov	r3, r0
 8002c74:	73fb      	strb	r3, [r7, #15]

  return spiTransferError;
 8002c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3714      	adds	r7, #20
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd90      	pop	{r4, r7, pc}
	...

08002c84 <DRV_CANFDSPI_ReceiveChannelConfigure>:
  return spiTransferError;
}

int8_t DRV_CANFDSPI_ReceiveChannelConfigure(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_RX_FIFO_CONFIG* config)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	603a      	str	r2, [r7, #0]
 8002c8e:	71fb      	strb	r3, [r7, #7]
 8002c90:	460b      	mov	r3, r1
 8002c92:	71bb      	strb	r3, [r7, #6]
  int8_t spiTransferError = 0;
 8002c94:	2300      	movs	r3, #0
 8002c96:	73fb      	strb	r3, [r7, #15]
  uint16_t a = 0;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	81bb      	strh	r3, [r7, #12]

  if (channel == CAN_TXQUEUE_CH0) {
 8002c9c:	79bb      	ldrb	r3, [r7, #6]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d102      	bne.n	8002ca8 <DRV_CANFDSPI_ReceiveChannelConfigure+0x24>
      return -100;
 8002ca2:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8002ca6:	e033      	b.n	8002d10 <DRV_CANFDSPI_ReceiveChannelConfigure+0x8c>
  }

  // Setup FIFO
  REG_CiFIFOCON ciFifoCon;
  ciFifoCon.word = canFifoResetValues[0];
 8002ca8:	4b1b      	ldr	r3, [pc, #108]	; (8002d18 <DRV_CANFDSPI_ReceiveChannelConfigure+0x94>)
 8002caa:	60bb      	str	r3, [r7, #8]

  ciFifoCon.rxBF.TxEnable = 0;
 8002cac:	7a3b      	ldrb	r3, [r7, #8]
 8002cae:	f36f 13c7 	bfc	r3, #7, #1
 8002cb2:	723b      	strb	r3, [r7, #8]
  ciFifoCon.rxBF.FifoSize = config->FifoSize;
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	f3c3 0344 	ubfx	r3, r3, #1, #5
 8002cbc:	b2da      	uxtb	r2, r3
 8002cbe:	7afb      	ldrb	r3, [r7, #11]
 8002cc0:	f362 0304 	bfi	r3, r2, #0, #5
 8002cc4:	72fb      	strb	r3, [r7, #11]
  ciFifoCon.rxBF.PayLoadSize = config->PayLoadSize;
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	881b      	ldrh	r3, [r3, #0]
 8002cca:	f3c3 1382 	ubfx	r3, r3, #6, #3
 8002cce:	b2da      	uxtb	r2, r3
 8002cd0:	7afb      	ldrb	r3, [r7, #11]
 8002cd2:	f362 1347 	bfi	r3, r2, #5, #3
 8002cd6:	72fb      	strb	r3, [r7, #11]
  ciFifoCon.rxBF.RxTimeStampEnable = config->RxTimeStampEnable;
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002ce0:	b2da      	uxtb	r2, r3
 8002ce2:	7a3b      	ldrb	r3, [r7, #8]
 8002ce4:	f362 1345 	bfi	r3, r2, #5, #1
 8002ce8:	723b      	strb	r3, [r7, #8]

  a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET);
 8002cea:	79bb      	ldrb	r3, [r7, #6]
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	461a      	mov	r2, r3
 8002cf0:	0052      	lsls	r2, r2, #1
 8002cf2:	4413      	add	r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	3350      	adds	r3, #80	; 0x50
 8002cfa:	81bb      	strh	r3, [r7, #12]

  spiTransferError = DRV_CANFDSPI_WriteWord(index, a, ciFifoCon.word);
 8002cfc:	68ba      	ldr	r2, [r7, #8]
 8002cfe:	89b9      	ldrh	r1, [r7, #12]
 8002d00:	79fb      	ldrb	r3, [r7, #7]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff f9b8 	bl	8002078 <DRV_CANFDSPI_WriteWord>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	73fb      	strb	r3, [r7, #15]

  return spiTransferError;
 8002d0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3710      	adds	r7, #16
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	00600400 	.word	0x00600400

08002d1c <DRV_CANFDSPI_ReceiveChannelConfigureObjectReset>:

int8_t DRV_CANFDSPI_ReceiveChannelConfigureObjectReset(CAN_RX_FIFO_CONFIG* config)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b085      	sub	sp, #20
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  REG_CiFIFOCON ciFifoCon;
  ciFifoCon.word = canFifoResetValues[0];
 8002d24:	4b11      	ldr	r3, [pc, #68]	; (8002d6c <DRV_CANFDSPI_ReceiveChannelConfigureObjectReset+0x50>)
 8002d26:	60fb      	str	r3, [r7, #12]

  config->FifoSize = ciFifoCon.rxBF.FifoSize;
 8002d28:	7bfb      	ldrb	r3, [r7, #15]
 8002d2a:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8002d2e:	b2d9      	uxtb	r1, r3
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	7813      	ldrb	r3, [r2, #0]
 8002d34:	f361 0345 	bfi	r3, r1, #1, #5
 8002d38:	7013      	strb	r3, [r2, #0]
  config->PayLoadSize = ciFifoCon.rxBF.PayLoadSize;
 8002d3a:	7bfb      	ldrb	r3, [r7, #15]
 8002d3c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002d40:	b2d9      	uxtb	r1, r3
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	8813      	ldrh	r3, [r2, #0]
 8002d46:	f361 1388 	bfi	r3, r1, #6, #3
 8002d4a:	8013      	strh	r3, [r2, #0]
  config->RxTimeStampEnable = ciFifoCon.rxBF.RxTimeStampEnable;
 8002d4c:	7b3b      	ldrb	r3, [r7, #12]
 8002d4e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002d52:	b2d9      	uxtb	r1, r3
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	7813      	ldrb	r3, [r2, #0]
 8002d58:	f361 0300 	bfi	r3, r1, #0, #1
 8002d5c:	7013      	strb	r3, [r2, #0]

  return 0;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3714      	adds	r7, #20
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr
 8002d6c:	00600400 	.word	0x00600400

08002d70 <DRV_CANFDSPI_ReceiveMessageGet>:
}

int8_t DRV_CANFDSPI_ReceiveMessageGet(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_RX_MSGOBJ* rxObj,
        uint8_t *rxd, uint8_t nBytes)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b0a0      	sub	sp, #128	; 0x80
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60ba      	str	r2, [r7, #8]
 8002d78:	607b      	str	r3, [r7, #4]
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	73fb      	strb	r3, [r7, #15]
 8002d7e:	460b      	mov	r3, r1
 8002d80:	73bb      	strb	r3, [r7, #14]
  uint8_t n = 0;
 8002d82:	2300      	movs	r3, #0
 8002d84:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint8_t i = 0;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
  uint16_t a;
  uint32_t fifoReg[3];
  REG_CiFIFOCON ciFifoCon;
  __attribute__((unused)) REG_CiFIFOSTA ciFifoSta;
  REG_CiFIFOUA ciFifoUa;
  int8_t spiTransferError = 0;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

  // Get FIFO registers
  a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET);
 8002d94:	7bbb      	ldrb	r3, [r7, #14]
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	461a      	mov	r2, r3
 8002d9a:	0052      	lsls	r2, r2, #1
 8002d9c:	4413      	add	r3, r2
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	3350      	adds	r3, #80	; 0x50
 8002da4:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a

  spiTransferError = DRV_CANFDSPI_ReadWordArray(index, a, fifoReg, 3);
 8002da8:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8002dac:	f8b7 107a 	ldrh.w	r1, [r7, #122]	; 0x7a
 8002db0:	7bf8      	ldrb	r0, [r7, #15]
 8002db2:	2303      	movs	r3, #3
 8002db4:	f7ff fb22 	bl	80023fc <DRV_CANFDSPI_ReadWordArray>
 8002db8:	4603      	mov	r3, r0
 8002dba:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
  if (spiTransferError) {
 8002dbe:	f997 307d 	ldrsb.w	r3, [r7, #125]	; 0x7d
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d002      	beq.n	8002dcc <DRV_CANFDSPI_ReceiveMessageGet+0x5c>
      return -1;
 8002dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8002dca:	e0cd      	b.n	8002f68 <DRV_CANFDSPI_ReceiveMessageGet+0x1f8>
  }

  // Check that it is a receive buffer
  ciFifoCon.word = fifoReg[0];
 8002dcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dce:	66bb      	str	r3, [r7, #104]	; 0x68
  if (ciFifoCon.txBF.TxEnable) {
 8002dd0:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8002dd4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d002      	beq.n	8002de4 <DRV_CANFDSPI_ReceiveMessageGet+0x74>
      return -2;
 8002dde:	f06f 0301 	mvn.w	r3, #1
 8002de2:	e0c1      	b.n	8002f68 <DRV_CANFDSPI_ReceiveMessageGet+0x1f8>
  }

  // Get Status
  ciFifoSta.word = fifoReg[1];
 8002de4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002de6:	667b      	str	r3, [r7, #100]	; 0x64

  // Get address
  ciFifoUa.word = fifoReg[2];
 8002de8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dea:	663b      	str	r3, [r7, #96]	; 0x60
#ifdef USERADDRESS_TIMES_FOUR
  a = 4 * ciFifoUa.bF.UserAddress;
#else
  a = ciFifoUa.bF.UserAddress;
 8002dec:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8002df0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
#endif
  a += cRAMADDR_START;
 8002dfa:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002dfe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e02:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a

  // Number of bytes to read
  n = nBytes + 8; // Add 8 header bytes
 8002e06:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8002e0a:	3308      	adds	r3, #8
 8002e0c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

  if (ciFifoCon.rxBF.RxTimeStampEnable) {
 8002e10:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8002e14:	f003 0320 	and.w	r3, r3, #32
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d004      	beq.n	8002e28 <DRV_CANFDSPI_ReceiveMessageGet+0xb8>
      n += 4; // Add 4 time stamp bytes
 8002e1e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002e22:	3304      	adds	r3, #4
 8002e24:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  // Make sure we read a multiple of 4 bytes from RAM
  if (n % 4) {
 8002e28:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002e2c:	f003 0303 	and.w	r3, r3, #3
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d007      	beq.n	8002e46 <DRV_CANFDSPI_ReceiveMessageGet+0xd6>
      n = n + 4 - (n % 4);
 8002e36:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002e3a:	f023 0303 	bic.w	r3, r3, #3
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	3304      	adds	r3, #4
 8002e42:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  // Read rxObj using one access
  uint8_t ba[MAX_MSG_SIZE];

  if (n > MAX_MSG_SIZE) {
 8002e46:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002e4a:	2b4c      	cmp	r3, #76	; 0x4c
 8002e4c:	d902      	bls.n	8002e54 <DRV_CANFDSPI_ReceiveMessageGet+0xe4>
      n = MAX_MSG_SIZE;
 8002e4e:	234c      	movs	r3, #76	; 0x4c
 8002e50:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  spiTransferError = DRV_CANFDSPI_ReadByteArray(index, a, ba, n);
 8002e54:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	f107 0214 	add.w	r2, r7, #20
 8002e5e:	f8b7 107a 	ldrh.w	r1, [r7, #122]	; 0x7a
 8002e62:	7bf8      	ldrb	r0, [r7, #15]
 8002e64:	f7ff fa08 	bl	8002278 <DRV_CANFDSPI_ReadByteArray>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
  if (spiTransferError) {
 8002e6e:	f997 307d 	ldrsb.w	r3, [r7, #125]	; 0x7d
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d002      	beq.n	8002e7c <DRV_CANFDSPI_ReceiveMessageGet+0x10c>
      return -3;
 8002e76:	f06f 0302 	mvn.w	r3, #2
 8002e7a:	e075      	b.n	8002f68 <DRV_CANFDSPI_ReceiveMessageGet+0x1f8>
  }

  // Assign message header
  REG_t myReg;

  myReg.byte[0] = ba[0];
 8002e7c:	7d3b      	ldrb	r3, [r7, #20]
 8002e7e:	743b      	strb	r3, [r7, #16]
  myReg.byte[1] = ba[1];
 8002e80:	7d7b      	ldrb	r3, [r7, #21]
 8002e82:	747b      	strb	r3, [r7, #17]
  myReg.byte[2] = ba[2];
 8002e84:	7dbb      	ldrb	r3, [r7, #22]
 8002e86:	74bb      	strb	r3, [r7, #18]
  myReg.byte[3] = ba[3];
 8002e88:	7dfb      	ldrb	r3, [r7, #23]
 8002e8a:	74fb      	strb	r3, [r7, #19]
  rxObj->word[0] = myReg.word;
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	601a      	str	r2, [r3, #0]

  myReg.byte[0] = ba[4];
 8002e92:	7e3b      	ldrb	r3, [r7, #24]
 8002e94:	743b      	strb	r3, [r7, #16]
  myReg.byte[1] = ba[5];
 8002e96:	7e7b      	ldrb	r3, [r7, #25]
 8002e98:	747b      	strb	r3, [r7, #17]
  myReg.byte[2] = ba[6];
 8002e9a:	7ebb      	ldrb	r3, [r7, #26]
 8002e9c:	74bb      	strb	r3, [r7, #18]
  myReg.byte[3] = ba[7];
 8002e9e:	7efb      	ldrb	r3, [r7, #27]
 8002ea0:	74fb      	strb	r3, [r7, #19]
  rxObj->word[1] = myReg.word;
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	605a      	str	r2, [r3, #4]

  if (ciFifoCon.rxBF.RxTimeStampEnable) {
 8002ea8:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8002eac:	f003 0320 	and.w	r3, r3, #32
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d027      	beq.n	8002f06 <DRV_CANFDSPI_ReceiveMessageGet+0x196>
      myReg.byte[0] = ba[8];
 8002eb6:	7f3b      	ldrb	r3, [r7, #28]
 8002eb8:	743b      	strb	r3, [r7, #16]
      myReg.byte[1] = ba[9];
 8002eba:	7f7b      	ldrb	r3, [r7, #29]
 8002ebc:	747b      	strb	r3, [r7, #17]
      myReg.byte[2] = ba[10];
 8002ebe:	7fbb      	ldrb	r3, [r7, #30]
 8002ec0:	74bb      	strb	r3, [r7, #18]
      myReg.byte[3] = ba[11];
 8002ec2:	7ffb      	ldrb	r3, [r7, #31]
 8002ec4:	74fb      	strb	r3, [r7, #19]
      rxObj->word[2] = myReg.word;
 8002ec6:	693a      	ldr	r2, [r7, #16]
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	609a      	str	r2, [r3, #8]

      // Assign message data
      for (i = 0; i < nBytes; i++) {
 8002ecc:	2300      	movs	r3, #0
 8002ece:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 8002ed2:	e011      	b.n	8002ef8 <DRV_CANFDSPI_ReceiveMessageGet+0x188>
          rxd[i] = ba[i + 12];
 8002ed4:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8002ed8:	f103 020c 	add.w	r2, r3, #12
 8002edc:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8002ee0:	6879      	ldr	r1, [r7, #4]
 8002ee2:	440b      	add	r3, r1
 8002ee4:	3280      	adds	r2, #128	; 0x80
 8002ee6:	443a      	add	r2, r7
 8002ee8:	f812 2c6c 	ldrb.w	r2, [r2, #-108]
 8002eec:	701a      	strb	r2, [r3, #0]
      for (i = 0; i < nBytes; i++) {
 8002eee:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 8002ef8:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 8002efc:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d3e7      	bcc.n	8002ed4 <DRV_CANFDSPI_ReceiveMessageGet+0x164>
 8002f04:	e01e      	b.n	8002f44 <DRV_CANFDSPI_ReceiveMessageGet+0x1d4>
      }
  } else {
      rxObj->word[2] = 0;
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	609a      	str	r2, [r3, #8]

      // Assign message data
      for (i = 0; i < nBytes; i++) {
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 8002f12:	e011      	b.n	8002f38 <DRV_CANFDSPI_ReceiveMessageGet+0x1c8>
          rxd[i] = ba[i + 8];
 8002f14:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8002f18:	f103 0208 	add.w	r2, r3, #8
 8002f1c:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8002f20:	6879      	ldr	r1, [r7, #4]
 8002f22:	440b      	add	r3, r1
 8002f24:	3280      	adds	r2, #128	; 0x80
 8002f26:	443a      	add	r2, r7
 8002f28:	f812 2c6c 	ldrb.w	r2, [r2, #-108]
 8002f2c:	701a      	strb	r2, [r3, #0]
      for (i = 0; i < nBytes; i++) {
 8002f2e:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8002f32:	3301      	adds	r3, #1
 8002f34:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 8002f38:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 8002f3c:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d3e7      	bcc.n	8002f14 <DRV_CANFDSPI_ReceiveMessageGet+0x1a4>
      }
  }

  // UINC channel
  spiTransferError = DRV_CANFDSPI_ReceiveChannelUpdate(index, channel);
 8002f44:	7bba      	ldrb	r2, [r7, #14]
 8002f46:	7bfb      	ldrb	r3, [r7, #15]
 8002f48:	4611      	mov	r1, r2
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f000 f839 	bl	8002fc2 <DRV_CANFDSPI_ReceiveChannelUpdate>
 8002f50:	4603      	mov	r3, r0
 8002f52:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
  if (spiTransferError) {
 8002f56:	f997 307d 	ldrsb.w	r3, [r7, #125]	; 0x7d
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d002      	beq.n	8002f64 <DRV_CANFDSPI_ReceiveMessageGet+0x1f4>
      return -4;
 8002f5e:	f06f 0303 	mvn.w	r3, #3
 8002f62:	e001      	b.n	8002f68 <DRV_CANFDSPI_ReceiveMessageGet+0x1f8>
  }

  return spiTransferError;
 8002f64:	f997 307d 	ldrsb.w	r3, [r7, #125]	; 0x7d
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3780      	adds	r7, #128	; 0x80
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}

08002f70 <DRV_CANFDSPI_ReceiveChannelReset>:

int8_t DRV_CANFDSPI_ReceiveChannelReset(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	460a      	mov	r2, r1
 8002f7a:	71fb      	strb	r3, [r7, #7]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	71bb      	strb	r3, [r7, #6]
  uint16_t a = 0;
 8002f80:	2300      	movs	r3, #0
 8002f82:	81fb      	strh	r3, [r7, #14]
  REG_CiFIFOCON ciFifoCon;
  int8_t spiTransferError = 0;
 8002f84:	2300      	movs	r3, #0
 8002f86:	737b      	strb	r3, [r7, #13]

  // Address and data
  a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET) + 1; // Byte that contains FRESET
 8002f88:	79bb      	ldrb	r3, [r7, #6]
 8002f8a:	b29b      	uxth	r3, r3
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	0052      	lsls	r2, r2, #1
 8002f90:	4413      	add	r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	3351      	adds	r3, #81	; 0x51
 8002f98:	81fb      	strh	r3, [r7, #14]
  ciFifoCon.word = 0;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	60bb      	str	r3, [r7, #8]
  ciFifoCon.rxBF.FRESET = 1;
 8002f9e:	7a7b      	ldrb	r3, [r7, #9]
 8002fa0:	f043 0304 	orr.w	r3, r3, #4
 8002fa4:	727b      	strb	r3, [r7, #9]

  spiTransferError = DRV_CANFDSPI_WriteByte(index, a, ciFifoCon.byte[1]);
 8002fa6:	7a7a      	ldrb	r2, [r7, #9]
 8002fa8:	89f9      	ldrh	r1, [r7, #14]
 8002faa:	79fb      	ldrb	r3, [r7, #7]
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fe ffc3 	bl	8001f38 <DRV_CANFDSPI_WriteByte>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	737b      	strb	r3, [r7, #13]

  return spiTransferError;
 8002fb6:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <DRV_CANFDSPI_ReceiveChannelUpdate>:

int8_t DRV_CANFDSPI_ReceiveChannelUpdate(CANFDSPI_MODULE_ID index,
      CAN_FIFO_CHANNEL channel)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b084      	sub	sp, #16
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	4603      	mov	r3, r0
 8002fca:	460a      	mov	r2, r1
 8002fcc:	71fb      	strb	r3, [r7, #7]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	71bb      	strb	r3, [r7, #6]
  uint16_t a = 0;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	81fb      	strh	r3, [r7, #14]
  REG_CiFIFOCON ciFifoCon;
  int8_t spiTransferError = 0;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	737b      	strb	r3, [r7, #13]
  ciFifoCon.word = 0;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	60bb      	str	r3, [r7, #8]

  // Set UINC
  a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET) + 1; // Byte that contains FRESET
 8002fde:	79bb      	ldrb	r3, [r7, #6]
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	0052      	lsls	r2, r2, #1
 8002fe6:	4413      	add	r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	3351      	adds	r3, #81	; 0x51
 8002fee:	81fb      	strh	r3, [r7, #14]
  ciFifoCon.rxBF.UINC = 1;
 8002ff0:	7a7b      	ldrb	r3, [r7, #9]
 8002ff2:	f043 0301 	orr.w	r3, r3, #1
 8002ff6:	727b      	strb	r3, [r7, #9]

  // Write byte
  spiTransferError = DRV_CANFDSPI_WriteByte(index, a, ciFifoCon.byte[1]);
 8002ff8:	7a7a      	ldrb	r2, [r7, #9]
 8002ffa:	89f9      	ldrh	r1, [r7, #14]
 8002ffc:	79fb      	ldrb	r3, [r7, #7]
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7fe ff9a 	bl	8001f38 <DRV_CANFDSPI_WriteByte>
 8003004:	4603      	mov	r3, r0
 8003006:	737b      	strb	r3, [r7, #13]

  return spiTransferError;
 8003008:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 800300c:	4618      	mov	r0, r3
 800300e:	3710      	adds	r7, #16
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}

08003014 <DRV_CANFDSPI_ModuleEventEnable>:
    return spiTransferError;
}

int8_t DRV_CANFDSPI_ModuleEventEnable(CANFDSPI_MODULE_ID index,
        CAN_MODULE_EVENT flags)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	4603      	mov	r3, r0
 800301c:	460a      	mov	r2, r1
 800301e:	71fb      	strb	r3, [r7, #7]
 8003020:	4613      	mov	r3, r2
 8003022:	80bb      	strh	r3, [r7, #4]
    int8_t spiTransferError = 0;
 8003024:	2300      	movs	r3, #0
 8003026:	73fb      	strb	r3, [r7, #15]
    uint16_t a = 0;
 8003028:	2300      	movs	r3, #0
 800302a:	81bb      	strh	r3, [r7, #12]

    // Read Interrupt Enables
    a = cREGADDR_CiINTENABLE;
 800302c:	231e      	movs	r3, #30
 800302e:	81bb      	strh	r3, [r7, #12]
    REG_CiINTENABLE intEnables;
    intEnables.word = 0;
 8003030:	2300      	movs	r3, #0
 8003032:	813b      	strh	r3, [r7, #8]

    spiTransferError = DRV_CANFDSPI_ReadHalfWord(index, a, &intEnables.word);
 8003034:	f107 0208 	add.w	r2, r7, #8
 8003038:	89b9      	ldrh	r1, [r7, #12]
 800303a:	79fb      	ldrb	r3, [r7, #7]
 800303c:	4618      	mov	r0, r3
 800303e:	f7ff f86b 	bl	8002118 <DRV_CANFDSPI_ReadHalfWord>
 8003042:	4603      	mov	r3, r0
 8003044:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 8003046:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d002      	beq.n	8003054 <DRV_CANFDSPI_ModuleEventEnable+0x40>
        return -1;
 800304e:	f04f 33ff 	mov.w	r3, #4294967295
 8003052:	e01b      	b.n	800308c <DRV_CANFDSPI_ModuleEventEnable+0x78>
    }

    // Modify
    intEnables.word |= (flags & CAN_ALL_EVENTS);
 8003054:	893b      	ldrh	r3, [r7, #8]
 8003056:	b21a      	sxth	r2, r3
 8003058:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800305c:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8003060:	b21b      	sxth	r3, r3
 8003062:	4313      	orrs	r3, r2
 8003064:	b21b      	sxth	r3, r3
 8003066:	b29b      	uxth	r3, r3
 8003068:	813b      	strh	r3, [r7, #8]

    // Write
    spiTransferError = DRV_CANFDSPI_WriteHalfWord(index, a, intEnables.word);
 800306a:	893a      	ldrh	r2, [r7, #8]
 800306c:	89b9      	ldrh	r1, [r7, #12]
 800306e:	79fb      	ldrb	r3, [r7, #7]
 8003070:	4618      	mov	r0, r3
 8003072:	f7ff f8b1 	bl	80021d8 <DRV_CANFDSPI_WriteHalfWord>
 8003076:	4603      	mov	r3, r0
 8003078:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 800307a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d002      	beq.n	8003088 <DRV_CANFDSPI_ModuleEventEnable+0x74>
        return -2;
 8003082:	f06f 0301 	mvn.w	r3, #1
 8003086:	e001      	b.n	800308c <DRV_CANFDSPI_ModuleEventEnable+0x78>
    }

    return spiTransferError;
 8003088:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800308c:	4618      	mov	r0, r3
 800308e:	3710      	adds	r7, #16
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}

08003094 <DRV_CANFDSPI_TransmitChannelEventGet>:
// *****************************************************************************
// Section: Transmit FIFO Events

int8_t DRV_CANFDSPI_TransmitChannelEventGet(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_TX_FIFO_EVENT* flags)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	4603      	mov	r3, r0
 800309c:	603a      	str	r2, [r7, #0]
 800309e:	71fb      	strb	r3, [r7, #7]
 80030a0:	460b      	mov	r3, r1
 80030a2:	71bb      	strb	r3, [r7, #6]
    int8_t spiTransferError = 0;
 80030a4:	2300      	movs	r3, #0
 80030a6:	73fb      	strb	r3, [r7, #15]
    uint16_t a = 0;
 80030a8:	2300      	movs	r3, #0
 80030aa:	81bb      	strh	r3, [r7, #12]

    // Read Interrupt flags
    REG_CiFIFOSTA ciFifoSta;
    ciFifoSta.word = 0;
 80030ac:	2300      	movs	r3, #0
 80030ae:	60bb      	str	r3, [r7, #8]
    a = cREGADDR_CiFIFOSTA + (channel * CiFIFO_OFFSET);
 80030b0:	79bb      	ldrb	r3, [r7, #6]
 80030b2:	b29b      	uxth	r3, r3
 80030b4:	461a      	mov	r2, r3
 80030b6:	0052      	lsls	r2, r2, #1
 80030b8:	4413      	add	r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	b29b      	uxth	r3, r3
 80030be:	3354      	adds	r3, #84	; 0x54
 80030c0:	81bb      	strh	r3, [r7, #12]

    spiTransferError = DRV_CANFDSPI_ReadByte(index, a, &ciFifoSta.byte[0]);
 80030c2:	f107 0208 	add.w	r2, r7, #8
 80030c6:	89b9      	ldrh	r1, [r7, #12]
 80030c8:	79fb      	ldrb	r3, [r7, #7]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7fe fef0 	bl	8001eb0 <DRV_CANFDSPI_ReadByte>
 80030d0:	4603      	mov	r3, r0
 80030d2:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 80030d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d002      	beq.n	80030e2 <DRV_CANFDSPI_TransmitChannelEventGet+0x4e>
        return -1;
 80030dc:	f04f 33ff 	mov.w	r3, #4294967295
 80030e0:	e007      	b.n	80030f2 <DRV_CANFDSPI_TransmitChannelEventGet+0x5e>
    }

    // Update data
    *flags = (CAN_TX_FIFO_EVENT) (ciFifoSta.byte[0] & CAN_TX_FIFO_ALL_EVENTS);
 80030e2:	7a3b      	ldrb	r3, [r7, #8]
 80030e4:	f003 0317 	and.w	r3, r3, #23
 80030e8:	b2da      	uxtb	r2, r3
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	701a      	strb	r2, [r3, #0]

    return spiTransferError;
 80030ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3710      	adds	r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <DRV_CANFDSPI_ReceiveChannelEventGet>:
// *****************************************************************************
// Section: Receive FIFO Events

int8_t DRV_CANFDSPI_ReceiveChannelEventGet(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_RX_FIFO_EVENT* flags)
{
 80030fa:	b580      	push	{r7, lr}
 80030fc:	b084      	sub	sp, #16
 80030fe:	af00      	add	r7, sp, #0
 8003100:	4603      	mov	r3, r0
 8003102:	603a      	str	r2, [r7, #0]
 8003104:	71fb      	strb	r3, [r7, #7]
 8003106:	460b      	mov	r3, r1
 8003108:	71bb      	strb	r3, [r7, #6]
    int8_t spiTransferError = 0;
 800310a:	2300      	movs	r3, #0
 800310c:	73fb      	strb	r3, [r7, #15]
    uint16_t a = 0;
 800310e:	2300      	movs	r3, #0
 8003110:	81bb      	strh	r3, [r7, #12]

    if (channel == CAN_TXQUEUE_CH0) return -100;
 8003112:	79bb      	ldrb	r3, [r7, #6]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d102      	bne.n	800311e <DRV_CANFDSPI_ReceiveChannelEventGet+0x24>
 8003118:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800311c:	e022      	b.n	8003164 <DRV_CANFDSPI_ReceiveChannelEventGet+0x6a>

    // Read Interrupt flags
    REG_CiFIFOSTA ciFifoSta;
    ciFifoSta.word = 0;
 800311e:	2300      	movs	r3, #0
 8003120:	60bb      	str	r3, [r7, #8]
    a = cREGADDR_CiFIFOSTA + (channel * CiFIFO_OFFSET);
 8003122:	79bb      	ldrb	r3, [r7, #6]
 8003124:	b29b      	uxth	r3, r3
 8003126:	461a      	mov	r2, r3
 8003128:	0052      	lsls	r2, r2, #1
 800312a:	4413      	add	r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	b29b      	uxth	r3, r3
 8003130:	3354      	adds	r3, #84	; 0x54
 8003132:	81bb      	strh	r3, [r7, #12]

    spiTransferError = DRV_CANFDSPI_ReadByte(index, a, &ciFifoSta.byte[0]);
 8003134:	f107 0208 	add.w	r2, r7, #8
 8003138:	89b9      	ldrh	r1, [r7, #12]
 800313a:	79fb      	ldrb	r3, [r7, #7]
 800313c:	4618      	mov	r0, r3
 800313e:	f7fe feb7 	bl	8001eb0 <DRV_CANFDSPI_ReadByte>
 8003142:	4603      	mov	r3, r0
 8003144:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 8003146:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d002      	beq.n	8003154 <DRV_CANFDSPI_ReceiveChannelEventGet+0x5a>
        return -1;
 800314e:	f04f 33ff 	mov.w	r3, #4294967295
 8003152:	e007      	b.n	8003164 <DRV_CANFDSPI_ReceiveChannelEventGet+0x6a>
    }

    // Update data
    *flags = (CAN_RX_FIFO_EVENT) (ciFifoSta.byte[0] & CAN_RX_FIFO_ALL_EVENTS);
 8003154:	7a3b      	ldrb	r3, [r7, #8]
 8003156:	f003 030f 	and.w	r3, r3, #15
 800315a:	b2da      	uxtb	r2, r3
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	701a      	strb	r2, [r3, #0]

    return spiTransferError;
 8003160:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003164:	4618      	mov	r0, r3
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <DRV_CANFDSPI_ReceiveChannelEventEnable>:
    return DRV_CANFDSPI_TransmitChannelIndexGet(index, channel, idx);
}

int8_t DRV_CANFDSPI_ReceiveChannelEventEnable(CANFDSPI_MODULE_ID index,
        CAN_FIFO_CHANNEL channel, CAN_RX_FIFO_EVENT flags)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	71fb      	strb	r3, [r7, #7]
 8003176:	460b      	mov	r3, r1
 8003178:	71bb      	strb	r3, [r7, #6]
 800317a:	4613      	mov	r3, r2
 800317c:	717b      	strb	r3, [r7, #5]
    int8_t spiTransferError = 0;
 800317e:	2300      	movs	r3, #0
 8003180:	73fb      	strb	r3, [r7, #15]
    uint16_t a = 0;
 8003182:	2300      	movs	r3, #0
 8003184:	81bb      	strh	r3, [r7, #12]

    if (channel == CAN_TXQUEUE_CH0) return -100;
 8003186:	79bb      	ldrb	r3, [r7, #6]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d102      	bne.n	8003192 <DRV_CANFDSPI_ReceiveChannelEventEnable+0x26>
 800318c:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8003190:	e036      	b.n	8003200 <DRV_CANFDSPI_ReceiveChannelEventEnable+0x94>

    // Read Interrupt Enables
    a = cREGADDR_CiFIFOCON + (channel * CiFIFO_OFFSET);
 8003192:	79bb      	ldrb	r3, [r7, #6]
 8003194:	b29b      	uxth	r3, r3
 8003196:	461a      	mov	r2, r3
 8003198:	0052      	lsls	r2, r2, #1
 800319a:	4413      	add	r3, r2
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	b29b      	uxth	r3, r3
 80031a0:	3350      	adds	r3, #80	; 0x50
 80031a2:	81bb      	strh	r3, [r7, #12]
    REG_CiFIFOCON ciFifoCon;
    ciFifoCon.word = 0;
 80031a4:	2300      	movs	r3, #0
 80031a6:	60bb      	str	r3, [r7, #8]

    spiTransferError = DRV_CANFDSPI_ReadByte(index, a, &ciFifoCon.byte[0]);
 80031a8:	f107 0208 	add.w	r2, r7, #8
 80031ac:	89b9      	ldrh	r1, [r7, #12]
 80031ae:	79fb      	ldrb	r3, [r7, #7]
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7fe fe7d 	bl	8001eb0 <DRV_CANFDSPI_ReadByte>
 80031b6:	4603      	mov	r3, r0
 80031b8:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 80031ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d002      	beq.n	80031c8 <DRV_CANFDSPI_ReceiveChannelEventEnable+0x5c>
        return -1;
 80031c2:	f04f 33ff 	mov.w	r3, #4294967295
 80031c6:	e01b      	b.n	8003200 <DRV_CANFDSPI_ReceiveChannelEventEnable+0x94>
    }

    // Modify
    ciFifoCon.byte[0] |= (flags & CAN_RX_FIFO_ALL_EVENTS);
 80031c8:	7a3b      	ldrb	r3, [r7, #8]
 80031ca:	b25a      	sxtb	r2, r3
 80031cc:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80031d0:	f003 030f 	and.w	r3, r3, #15
 80031d4:	b25b      	sxtb	r3, r3
 80031d6:	4313      	orrs	r3, r2
 80031d8:	b25b      	sxtb	r3, r3
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	723b      	strb	r3, [r7, #8]

    // Write
    spiTransferError = DRV_CANFDSPI_WriteByte(index, a, ciFifoCon.byte[0]);
 80031de:	7a3a      	ldrb	r2, [r7, #8]
 80031e0:	89b9      	ldrh	r1, [r7, #12]
 80031e2:	79fb      	ldrb	r3, [r7, #7]
 80031e4:	4618      	mov	r0, r3
 80031e6:	f7fe fea7 	bl	8001f38 <DRV_CANFDSPI_WriteByte>
 80031ea:	4603      	mov	r3, r0
 80031ec:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 80031ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d002      	beq.n	80031fc <DRV_CANFDSPI_ReceiveChannelEventEnable+0x90>
        return -2;
 80031f6:	f06f 0301 	mvn.w	r3, #1
 80031fa:	e001      	b.n	8003200 <DRV_CANFDSPI_ReceiveChannelEventEnable+0x94>
    }

    return spiTransferError;
 80031fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003200:	4618      	mov	r0, r3
 8003202:	3710      	adds	r7, #16
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <DRV_CANFDSPI_ErrorCountStateGet>:
    return spiTransferError;
}

int8_t DRV_CANFDSPI_ErrorCountStateGet(CANFDSPI_MODULE_ID index,
        uint8_t* tec, uint8_t* rec, CAN_ERROR_STATE* flags)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	60b9      	str	r1, [r7, #8]
 8003210:	607a      	str	r2, [r7, #4]
 8003212:	603b      	str	r3, [r7, #0]
 8003214:	4603      	mov	r3, r0
 8003216:	73fb      	strb	r3, [r7, #15]
    int8_t spiTransferError = 0;
 8003218:	2300      	movs	r3, #0
 800321a:	75fb      	strb	r3, [r7, #23]
    uint16_t a = 0;
 800321c:	2300      	movs	r3, #0
 800321e:	82bb      	strh	r3, [r7, #20]

    // Read Error
    a = cREGADDR_CiTREC;
 8003220:	2334      	movs	r3, #52	; 0x34
 8003222:	82bb      	strh	r3, [r7, #20]
    REG_CiTREC ciTrec;
    ciTrec.word = 0;
 8003224:	2300      	movs	r3, #0
 8003226:	613b      	str	r3, [r7, #16]

    spiTransferError = DRV_CANFDSPI_ReadWord(index, a, &ciTrec.word);
 8003228:	f107 0210 	add.w	r2, r7, #16
 800322c:	8ab9      	ldrh	r1, [r7, #20]
 800322e:	7bfb      	ldrb	r3, [r7, #15]
 8003230:	4618      	mov	r0, r3
 8003232:	f7fe fec3 	bl	8001fbc <DRV_CANFDSPI_ReadWord>
 8003236:	4603      	mov	r3, r0
 8003238:	75fb      	strb	r3, [r7, #23]
    if (spiTransferError) {
 800323a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d002      	beq.n	8003248 <DRV_CANFDSPI_ErrorCountStateGet+0x40>
        return -1;
 8003242:	f04f 33ff 	mov.w	r3, #4294967295
 8003246:	e00d      	b.n	8003264 <DRV_CANFDSPI_ErrorCountStateGet+0x5c>
    }

    // Update data
    *tec = ciTrec.byte[1];
 8003248:	7c7a      	ldrb	r2, [r7, #17]
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	701a      	strb	r2, [r3, #0]
    *rec = ciTrec.byte[0];
 800324e:	7c3a      	ldrb	r2, [r7, #16]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	701a      	strb	r2, [r3, #0]
    *flags = (CAN_ERROR_STATE) (ciTrec.byte[2] & CAN_ERROR_ALL);
 8003254:	7cbb      	ldrb	r3, [r7, #18]
 8003256:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800325a:	b2da      	uxtb	r2, r3
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	701a      	strb	r2, [r3, #0]

    return spiTransferError;
 8003260:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003264:	4618      	mov	r0, r3
 8003266:	3718      	adds	r7, #24
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <DRV_CANFDSPI_EccEnable>:
// *****************************************************************************
// *****************************************************************************
// Section: ECC

int8_t DRV_CANFDSPI_EccEnable(CANFDSPI_MODULE_ID index)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	4603      	mov	r3, r0
 8003274:	71fb      	strb	r3, [r7, #7]
    int8_t spiTransferError = 0;
 8003276:	2300      	movs	r3, #0
 8003278:	73fb      	strb	r3, [r7, #15]
    uint8_t d = 0;
 800327a:	2300      	movs	r3, #0
 800327c:	73bb      	strb	r3, [r7, #14]

    // Read
    spiTransferError = DRV_CANFDSPI_ReadByte(index, cREGADDR_ECCCON, &d);
 800327e:	f107 020e 	add.w	r2, r7, #14
 8003282:	79fb      	ldrb	r3, [r7, #7]
 8003284:	f640 610c 	movw	r1, #3596	; 0xe0c
 8003288:	4618      	mov	r0, r3
 800328a:	f7fe fe11 	bl	8001eb0 <DRV_CANFDSPI_ReadByte>
 800328e:	4603      	mov	r3, r0
 8003290:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 8003292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d002      	beq.n	80032a0 <DRV_CANFDSPI_EccEnable+0x34>
        return -1;
 800329a:	f04f 33ff 	mov.w	r3, #4294967295
 800329e:	e015      	b.n	80032cc <DRV_CANFDSPI_EccEnable+0x60>
    }

    // Modify
    d |= 0x01;
 80032a0:	7bbb      	ldrb	r3, [r7, #14]
 80032a2:	f043 0301 	orr.w	r3, r3, #1
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	73bb      	strb	r3, [r7, #14]

    // Write
    spiTransferError = DRV_CANFDSPI_WriteByte(index, cREGADDR_ECCCON, d);
 80032aa:	7bba      	ldrb	r2, [r7, #14]
 80032ac:	79fb      	ldrb	r3, [r7, #7]
 80032ae:	f640 610c 	movw	r1, #3596	; 0xe0c
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7fe fe40 	bl	8001f38 <DRV_CANFDSPI_WriteByte>
 80032b8:	4603      	mov	r3, r0
 80032ba:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 80032bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d002      	beq.n	80032ca <DRV_CANFDSPI_EccEnable+0x5e>
        return -2;
 80032c4:	f06f 0301 	mvn.w	r3, #1
 80032c8:	e000      	b.n	80032cc <DRV_CANFDSPI_EccEnable+0x60>
    }

    return 0;
 80032ca:	2300      	movs	r3, #0
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3710      	adds	r7, #16
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}

080032d4 <DRV_CANFDSPI_RamInit>:

    return spiTransferError;
}

int8_t DRV_CANFDSPI_RamInit(CANFDSPI_MODULE_ID index, uint8_t d)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b090      	sub	sp, #64	; 0x40
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	460a      	mov	r2, r1
 80032de:	71fb      	strb	r3, [r7, #7]
 80032e0:	4613      	mov	r3, r2
 80032e2:	71bb      	strb	r3, [r7, #6]
    uint8_t txd[SPI_DEFAULT_BUFFER_LENGTH/2];
    uint32_t k;
    int8_t spiTransferError = 0;
 80032e4:	2300      	movs	r3, #0
 80032e6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

    // Prepare data
    for (k = 0; k < SPI_DEFAULT_BUFFER_LENGTH/2; k++) {
 80032ea:	2300      	movs	r3, #0
 80032ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80032ee:	e008      	b.n	8003302 <DRV_CANFDSPI_RamInit+0x2e>
        txd[k] = d;
 80032f0:	f107 0208 	add.w	r2, r7, #8
 80032f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032f6:	4413      	add	r3, r2
 80032f8:	79ba      	ldrb	r2, [r7, #6]
 80032fa:	701a      	strb	r2, [r3, #0]
    for (k = 0; k < SPI_DEFAULT_BUFFER_LENGTH/2; k++) {
 80032fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032fe:	3301      	adds	r3, #1
 8003300:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003302:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003304:	2b2f      	cmp	r3, #47	; 0x2f
 8003306:	d9f3      	bls.n	80032f0 <DRV_CANFDSPI_RamInit+0x1c>
    }

    uint16_t a = cRAMADDR_START;
 8003308:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800330c:	873b      	strh	r3, [r7, #56]	; 0x38

    for (k = 0; k < ((cRAM_SIZE / SPI_DEFAULT_BUFFER_LENGTH) * 2); k++) {
 800330e:	2300      	movs	r3, #0
 8003310:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003312:	e016      	b.n	8003342 <DRV_CANFDSPI_RamInit+0x6e>
        spiTransferError = DRV_CANFDSPI_WriteByteArray(index, a, txd, SPI_DEFAULT_BUFFER_LENGTH/2);
 8003314:	f107 0208 	add.w	r2, r7, #8
 8003318:	8f39      	ldrh	r1, [r7, #56]	; 0x38
 800331a:	79f8      	ldrb	r0, [r7, #7]
 800331c:	2330      	movs	r3, #48	; 0x30
 800331e:	f7ff f813 	bl	8002348 <DRV_CANFDSPI_WriteByteArray>
 8003322:	4603      	mov	r3, r0
 8003324:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        if (spiTransferError) {
 8003328:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800332c:	2b00      	cmp	r3, #0
 800332e:	d002      	beq.n	8003336 <DRV_CANFDSPI_RamInit+0x62>
            return -1;
 8003330:	f04f 33ff 	mov.w	r3, #4294967295
 8003334:	e00a      	b.n	800334c <DRV_CANFDSPI_RamInit+0x78>
        }
        a += SPI_DEFAULT_BUFFER_LENGTH/2;
 8003336:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003338:	3330      	adds	r3, #48	; 0x30
 800333a:	873b      	strh	r3, [r7, #56]	; 0x38
    for (k = 0; k < ((cRAM_SIZE / SPI_DEFAULT_BUFFER_LENGTH) * 2); k++) {
 800333c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800333e:	3301      	adds	r3, #1
 8003340:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003342:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003344:	2b29      	cmp	r3, #41	; 0x29
 8003346:	d9e5      	bls.n	8003314 <DRV_CANFDSPI_RamInit+0x40>
    }

    return spiTransferError;
 8003348:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
}
 800334c:	4618      	mov	r0, r3
 800334e:	3740      	adds	r7, #64	; 0x40
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <DRV_CANFDSPI_BitTimeConfigure>:
}

int8_t DRV_CANFDSPI_BitTimeConfigure(CANFDSPI_MODULE_ID index,
        CAN_BITTIME_SETUP bitTime, CAN_SSP_MODE sspMode,
        CAN_SYSCLK_SPEED clk)
{
 8003354:	b590      	push	{r4, r7, lr}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	4604      	mov	r4, r0
 800335c:	4608      	mov	r0, r1
 800335e:	4611      	mov	r1, r2
 8003360:	461a      	mov	r2, r3
 8003362:	4623      	mov	r3, r4
 8003364:	71fb      	strb	r3, [r7, #7]
 8003366:	4603      	mov	r3, r0
 8003368:	71bb      	strb	r3, [r7, #6]
 800336a:	460b      	mov	r3, r1
 800336c:	717b      	strb	r3, [r7, #5]
 800336e:	4613      	mov	r3, r2
 8003370:	713b      	strb	r3, [r7, #4]
    int8_t spiTransferError = 0;
 8003372:	2300      	movs	r3, #0
 8003374:	73fb      	strb	r3, [r7, #15]

    // Decode clk
    switch (clk) {
 8003376:	793b      	ldrb	r3, [r7, #4]
 8003378:	2b02      	cmp	r3, #2
 800337a:	d036      	beq.n	80033ea <DRV_CANFDSPI_BitTimeConfigure+0x96>
 800337c:	2b02      	cmp	r3, #2
 800337e:	dc4c      	bgt.n	800341a <DRV_CANFDSPI_BitTimeConfigure+0xc6>
 8003380:	2b00      	cmp	r3, #0
 8003382:	d002      	beq.n	800338a <DRV_CANFDSPI_BitTimeConfigure+0x36>
 8003384:	2b01      	cmp	r3, #1
 8003386:	d018      	beq.n	80033ba <DRV_CANFDSPI_BitTimeConfigure+0x66>
 8003388:	e047      	b.n	800341a <DRV_CANFDSPI_BitTimeConfigure+0xc6>
        case CAN_SYSCLK_40M:
            spiTransferError = DRV_CANFDSPI_BitTimeConfigureNominal40MHz(index, bitTime);
 800338a:	79ba      	ldrb	r2, [r7, #6]
 800338c:	79fb      	ldrb	r3, [r7, #7]
 800338e:	4611      	mov	r1, r2
 8003390:	4618      	mov	r0, r3
 8003392:	f000 f84b 	bl	800342c <DRV_CANFDSPI_BitTimeConfigureNominal40MHz>
 8003396:	4603      	mov	r3, r0
 8003398:	73fb      	strb	r3, [r7, #15]
            if (spiTransferError) return spiTransferError;
 800339a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d002      	beq.n	80033a8 <DRV_CANFDSPI_BitTimeConfigure+0x54>
 80033a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033a6:	e03d      	b.n	8003424 <DRV_CANFDSPI_BitTimeConfigure+0xd0>

            spiTransferError = DRV_CANFDSPI_BitTimeConfigureData40MHz(index, bitTime, sspMode);
 80033a8:	797a      	ldrb	r2, [r7, #5]
 80033aa:	79b9      	ldrb	r1, [r7, #6]
 80033ac:	79fb      	ldrb	r3, [r7, #7]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f000 f8c2 	bl	8003538 <DRV_CANFDSPI_BitTimeConfigureData40MHz>
 80033b4:	4603      	mov	r3, r0
 80033b6:	73fb      	strb	r3, [r7, #15]
            break;
 80033b8:	e032      	b.n	8003420 <DRV_CANFDSPI_BitTimeConfigure+0xcc>
        case CAN_SYSCLK_20M:
            spiTransferError = DRV_CANFDSPI_BitTimeConfigureNominal20MHz(index, bitTime);
 80033ba:	79ba      	ldrb	r2, [r7, #6]
 80033bc:	79fb      	ldrb	r3, [r7, #7]
 80033be:	4611      	mov	r1, r2
 80033c0:	4618      	mov	r0, r3
 80033c2:	f000 faf1 	bl	80039a8 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz>
 80033c6:	4603      	mov	r3, r0
 80033c8:	73fb      	strb	r3, [r7, #15]
            if (spiTransferError) return spiTransferError;
 80033ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d002      	beq.n	80033d8 <DRV_CANFDSPI_BitTimeConfigure+0x84>
 80033d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033d6:	e025      	b.n	8003424 <DRV_CANFDSPI_BitTimeConfigure+0xd0>

            spiTransferError = DRV_CANFDSPI_BitTimeConfigureData20MHz(index, bitTime, sspMode);
 80033d8:	797a      	ldrb	r2, [r7, #5]
 80033da:	79b9      	ldrb	r1, [r7, #6]
 80033dc:	79fb      	ldrb	r3, [r7, #7]
 80033de:	4618      	mov	r0, r3
 80033e0:	f000 fb6e 	bl	8003ac0 <DRV_CANFDSPI_BitTimeConfigureData20MHz>
 80033e4:	4603      	mov	r3, r0
 80033e6:	73fb      	strb	r3, [r7, #15]
            break;
 80033e8:	e01a      	b.n	8003420 <DRV_CANFDSPI_BitTimeConfigure+0xcc>
        case CAN_SYSCLK_10M:
            spiTransferError = DRV_CANFDSPI_BitTimeConfigureNominal10MHz(index, bitTime);
 80033ea:	79ba      	ldrb	r2, [r7, #6]
 80033ec:	79fb      	ldrb	r3, [r7, #7]
 80033ee:	4611      	mov	r1, r2
 80033f0:	4618      	mov	r0, r3
 80033f2:	f000 fd0f 	bl	8003e14 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz>
 80033f6:	4603      	mov	r3, r0
 80033f8:	73fb      	strb	r3, [r7, #15]
            if (spiTransferError) return spiTransferError;
 80033fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d002      	beq.n	8003408 <DRV_CANFDSPI_BitTimeConfigure+0xb4>
 8003402:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003406:	e00d      	b.n	8003424 <DRV_CANFDSPI_BitTimeConfigure+0xd0>

            spiTransferError = DRV_CANFDSPI_BitTimeConfigureData10MHz(index, bitTime, sspMode);
 8003408:	797a      	ldrb	r2, [r7, #5]
 800340a:	79b9      	ldrb	r1, [r7, #6]
 800340c:	79fb      	ldrb	r3, [r7, #7]
 800340e:	4618      	mov	r0, r3
 8003410:	f000 fd8c 	bl	8003f2c <DRV_CANFDSPI_BitTimeConfigureData10MHz>
 8003414:	4603      	mov	r3, r0
 8003416:	73fb      	strb	r3, [r7, #15]
            break;
 8003418:	e002      	b.n	8003420 <DRV_CANFDSPI_BitTimeConfigure+0xcc>
        default:
            spiTransferError = -1;
 800341a:	23ff      	movs	r3, #255	; 0xff
 800341c:	73fb      	strb	r3, [r7, #15]
            break;
 800341e:	bf00      	nop
    }

    return spiTransferError;
 8003420:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003424:	4618      	mov	r0, r3
 8003426:	3714      	adds	r7, #20
 8003428:	46bd      	mov	sp, r7
 800342a:	bd90      	pop	{r4, r7, pc}

0800342c <DRV_CANFDSPI_BitTimeConfigureNominal40MHz>:

int8_t DRV_CANFDSPI_BitTimeConfigureNominal40MHz(CANFDSPI_MODULE_ID index,
        CAN_BITTIME_SETUP bitTime)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	4603      	mov	r3, r0
 8003434:	460a      	mov	r2, r1
 8003436:	71fb      	strb	r3, [r7, #7]
 8003438:	4613      	mov	r3, r2
 800343a:	71bb      	strb	r3, [r7, #6]
    int8_t spiTransferError = 0;
 800343c:	2300      	movs	r3, #0
 800343e:	73fb      	strb	r3, [r7, #15]
    REG_CiNBTCFG ciNbtcfg;

    ciNbtcfg.word = canControlResetValues[cREGADDR_CiNBTCFG / 4];
 8003440:	4b3c      	ldr	r3, [pc, #240]	; (8003534 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0x108>)
 8003442:	60bb      	str	r3, [r7, #8]

    // Arbitration Bit rate
    switch (bitTime) {
 8003444:	79bb      	ldrb	r3, [r7, #6]
 8003446:	2b11      	cmp	r3, #17
 8003448:	d862      	bhi.n	8003510 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0xe4>
 800344a:	a201      	add	r2, pc, #4	; (adr r2, 8003450 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0x24>)
 800344c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003450:	08003499 	.word	0x08003499
 8003454:	08003499 	.word	0x08003499
 8003458:	08003499 	.word	0x08003499
 800345c:	08003499 	.word	0x08003499
 8003460:	08003499 	.word	0x08003499
 8003464:	08003499 	.word	0x08003499
 8003468:	08003499 	.word	0x08003499
 800346c:	08003499 	.word	0x08003499
 8003470:	080034b7 	.word	0x080034b7
 8003474:	080034b7 	.word	0x080034b7
 8003478:	080034b7 	.word	0x080034b7
 800347c:	080034b7 	.word	0x080034b7
 8003480:	080034b7 	.word	0x080034b7
 8003484:	080034b7 	.word	0x080034b7
 8003488:	080034b7 	.word	0x080034b7
 800348c:	080034d5 	.word	0x080034d5
 8003490:	080034d5 	.word	0x080034d5
 8003494:	080034f3 	.word	0x080034f3
        case CAN_500K_4M:
        case CAN_500K_5M:
        case CAN_500K_6M7:
        case CAN_500K_8M:
        case CAN_500K_10M:
            ciNbtcfg.bF.BRP = 0;
 8003498:	2300      	movs	r3, #0
 800349a:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 62;
 800349c:	233e      	movs	r3, #62	; 0x3e
 800349e:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 15;
 80034a0:	7a7b      	ldrb	r3, [r7, #9]
 80034a2:	220f      	movs	r2, #15
 80034a4:	f362 0306 	bfi	r3, r2, #0, #7
 80034a8:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 15;
 80034aa:	7a3b      	ldrb	r3, [r7, #8]
 80034ac:	220f      	movs	r2, #15
 80034ae:	f362 0306 	bfi	r3, r2, #0, #7
 80034b2:	723b      	strb	r3, [r7, #8]
            break;
 80034b4:	e02f      	b.n	8003516 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0xea>
        case CAN_250K_1M:
        case CAN_250K_1M5:
        case CAN_250K_2M:
        case CAN_250K_3M:
        case CAN_250K_4M:
            ciNbtcfg.bF.BRP = 0;
 80034b6:	2300      	movs	r3, #0
 80034b8:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 126;
 80034ba:	237e      	movs	r3, #126	; 0x7e
 80034bc:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 31;
 80034be:	7a7b      	ldrb	r3, [r7, #9]
 80034c0:	221f      	movs	r2, #31
 80034c2:	f362 0306 	bfi	r3, r2, #0, #7
 80034c6:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 31;
 80034c8:	7a3b      	ldrb	r3, [r7, #8]
 80034ca:	221f      	movs	r2, #31
 80034cc:	f362 0306 	bfi	r3, r2, #0, #7
 80034d0:	723b      	strb	r3, [r7, #8]
            break;
 80034d2:	e020      	b.n	8003516 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0xea>

        case CAN_1000K_4M:
        case CAN_1000K_8M:
            ciNbtcfg.bF.BRP = 0;
 80034d4:	2300      	movs	r3, #0
 80034d6:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 30;
 80034d8:	231e      	movs	r3, #30
 80034da:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 7;
 80034dc:	7a7b      	ldrb	r3, [r7, #9]
 80034de:	2207      	movs	r2, #7
 80034e0:	f362 0306 	bfi	r3, r2, #0, #7
 80034e4:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 7;
 80034e6:	7a3b      	ldrb	r3, [r7, #8]
 80034e8:	2207      	movs	r2, #7
 80034ea:	f362 0306 	bfi	r3, r2, #0, #7
 80034ee:	723b      	strb	r3, [r7, #8]
            break;
 80034f0:	e011      	b.n	8003516 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0xea>

        case CAN_125K_500K:
            ciNbtcfg.bF.BRP = 0;
 80034f2:	2300      	movs	r3, #0
 80034f4:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 254;
 80034f6:	23fe      	movs	r3, #254	; 0xfe
 80034f8:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 63;
 80034fa:	7a7b      	ldrb	r3, [r7, #9]
 80034fc:	223f      	movs	r2, #63	; 0x3f
 80034fe:	f362 0306 	bfi	r3, r2, #0, #7
 8003502:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 63;
 8003504:	7a3b      	ldrb	r3, [r7, #8]
 8003506:	223f      	movs	r2, #63	; 0x3f
 8003508:	f362 0306 	bfi	r3, r2, #0, #7
 800350c:	723b      	strb	r3, [r7, #8]
            break;
 800350e:	e002      	b.n	8003516 <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0xea>

        default:
            return -1;
 8003510:	f04f 33ff 	mov.w	r3, #4294967295
 8003514:	e009      	b.n	800352a <DRV_CANFDSPI_BitTimeConfigureNominal40MHz+0xfe>
            break;
    }

    // Write Bit time registers
    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiNBTCFG, ciNbtcfg.word);
 8003516:	68ba      	ldr	r2, [r7, #8]
 8003518:	79fb      	ldrb	r3, [r7, #7]
 800351a:	2104      	movs	r1, #4
 800351c:	4618      	mov	r0, r3
 800351e:	f7fe fdab 	bl	8002078 <DRV_CANFDSPI_WriteWord>
 8003522:	4603      	mov	r3, r0
 8003524:	73fb      	strb	r3, [r7, #15]

    return spiTransferError;
 8003526:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800352a:	4618      	mov	r0, r3
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	003e0f0f 	.word	0x003e0f0f

08003538 <DRV_CANFDSPI_BitTimeConfigureData40MHz>:

int8_t DRV_CANFDSPI_BitTimeConfigureData40MHz(CANFDSPI_MODULE_ID index,
        CAN_BITTIME_SETUP bitTime, CAN_SSP_MODE sspMode)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b086      	sub	sp, #24
 800353c:	af00      	add	r7, sp, #0
 800353e:	4603      	mov	r3, r0
 8003540:	71fb      	strb	r3, [r7, #7]
 8003542:	460b      	mov	r3, r1
 8003544:	71bb      	strb	r3, [r7, #6]
 8003546:	4613      	mov	r3, r2
 8003548:	717b      	strb	r3, [r7, #5]
    int8_t spiTransferError = 0;
 800354a:	2300      	movs	r3, #0
 800354c:	75fb      	strb	r3, [r7, #23]
    REG_CiDBTCFG ciDbtcfg;
    REG_CiTDC ciTdc;
    //    sspMode;

    ciDbtcfg.word = canControlResetValues[cREGADDR_CiDBTCFG / 4];
 800354e:	4be2      	ldr	r3, [pc, #904]	; (80038d8 <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x3a0>)
 8003550:	60fb      	str	r3, [r7, #12]
    ciTdc.word = 0;
 8003552:	2300      	movs	r3, #0
 8003554:	60bb      	str	r3, [r7, #8]

    // Configure Bit time and sample point
    ciTdc.bF.TDCMode = CAN_SSP_MODE_AUTO;
 8003556:	7abb      	ldrb	r3, [r7, #10]
 8003558:	2202      	movs	r2, #2
 800355a:	f362 0301 	bfi	r3, r2, #0, #2
 800355e:	72bb      	strb	r3, [r7, #10]
    uint32_t tdcValue = 0;
 8003560:	2300      	movs	r3, #0
 8003562:	613b      	str	r3, [r7, #16]

    // Data Bit rate and SSP
    switch (bitTime) {
 8003564:	79bb      	ldrb	r3, [r7, #6]
 8003566:	2b11      	cmp	r3, #17
 8003568:	f200 81f6 	bhi.w	8003958 <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x420>
 800356c:	a201      	add	r2, pc, #4	; (adr r2, 8003574 <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x3c>)
 800356e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003572:	bf00      	nop
 8003574:	080035bd 	.word	0x080035bd
 8003578:	080035fb 	.word	0x080035fb
 800357c:	08003639 	.word	0x08003639
 8003580:	08003677 	.word	0x08003677
 8003584:	080036b5 	.word	0x080036b5
 8003588:	080036f3 	.word	0x080036f3
 800358c:	0800372d 	.word	0x0800372d
 8003590:	08003761 	.word	0x08003761
 8003594:	08003793 	.word	0x08003793
 8003598:	080037d9 	.word	0x080037d9
 800359c:	0800381f 	.word	0x0800381f
 80035a0:	0800385d 	.word	0x0800385d
 80035a4:	0800389b 	.word	0x0800389b
 80035a8:	080038dd 	.word	0x080038dd
 80035ac:	0800391b 	.word	0x0800391b
 80035b0:	08003677 	.word	0x08003677
 80035b4:	0800372d 	.word	0x0800372d
 80035b8:	08003793 	.word	0x08003793
        case CAN_500K_1M:
            ciDbtcfg.bF.BRP = 0;
 80035bc:	2300      	movs	r3, #0
 80035be:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 30;
 80035c0:	7bbb      	ldrb	r3, [r7, #14]
 80035c2:	221e      	movs	r2, #30
 80035c4:	f362 0304 	bfi	r3, r2, #0, #5
 80035c8:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 7;
 80035ca:	7b7b      	ldrb	r3, [r7, #13]
 80035cc:	2207      	movs	r2, #7
 80035ce:	f362 0303 	bfi	r3, r2, #0, #4
 80035d2:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 7;
 80035d4:	7b3b      	ldrb	r3, [r7, #12]
 80035d6:	2207      	movs	r2, #7
 80035d8:	f362 0303 	bfi	r3, r2, #0, #4
 80035dc:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 31;
 80035de:	7a7b      	ldrb	r3, [r7, #9]
 80035e0:	221f      	movs	r2, #31
 80035e2:	f362 0306 	bfi	r3, r2, #0, #7
 80035e6:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035ee:	b2da      	uxtb	r2, r3
 80035f0:	7a3b      	ldrb	r3, [r7, #8]
 80035f2:	f362 0305 	bfi	r3, r2, #0, #6
 80035f6:	723b      	strb	r3, [r7, #8]
            break;
 80035f8:	e1b1      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_500K_2M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 80035fa:	2300      	movs	r3, #0
 80035fc:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 14;
 80035fe:	7bbb      	ldrb	r3, [r7, #14]
 8003600:	220e      	movs	r2, #14
 8003602:	f362 0304 	bfi	r3, r2, #0, #5
 8003606:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 3;
 8003608:	7b7b      	ldrb	r3, [r7, #13]
 800360a:	2203      	movs	r2, #3
 800360c:	f362 0303 	bfi	r3, r2, #0, #4
 8003610:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 3;
 8003612:	7b3b      	ldrb	r3, [r7, #12]
 8003614:	2203      	movs	r2, #3
 8003616:	f362 0303 	bfi	r3, r2, #0, #4
 800361a:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 15;
 800361c:	7a7b      	ldrb	r3, [r7, #9]
 800361e:	220f      	movs	r2, #15
 8003620:	f362 0306 	bfi	r3, r2, #0, #7
 8003624:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800362c:	b2da      	uxtb	r2, r3
 800362e:	7a3b      	ldrb	r3, [r7, #8]
 8003630:	f362 0305 	bfi	r3, r2, #0, #6
 8003634:	723b      	strb	r3, [r7, #8]
            break;
 8003636:	e192      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_500K_3M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8003638:	2300      	movs	r3, #0
 800363a:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 8;
 800363c:	7bbb      	ldrb	r3, [r7, #14]
 800363e:	2208      	movs	r2, #8
 8003640:	f362 0304 	bfi	r3, r2, #0, #5
 8003644:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 2;
 8003646:	7b7b      	ldrb	r3, [r7, #13]
 8003648:	2202      	movs	r2, #2
 800364a:	f362 0303 	bfi	r3, r2, #0, #4
 800364e:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 2;
 8003650:	7b3b      	ldrb	r3, [r7, #12]
 8003652:	2202      	movs	r2, #2
 8003654:	f362 0303 	bfi	r3, r2, #0, #4
 8003658:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 9;
 800365a:	7a7b      	ldrb	r3, [r7, #9]
 800365c:	2209      	movs	r2, #9
 800365e:	f362 0306 	bfi	r3, r2, #0, #7
 8003662:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800366a:	b2da      	uxtb	r2, r3
 800366c:	7a3b      	ldrb	r3, [r7, #8]
 800366e:	f362 0305 	bfi	r3, r2, #0, #6
 8003672:	723b      	strb	r3, [r7, #8]
            break;
 8003674:	e173      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_500K_4M:
        case CAN_1000K_4M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8003676:	2300      	movs	r3, #0
 8003678:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 6;
 800367a:	7bbb      	ldrb	r3, [r7, #14]
 800367c:	2206      	movs	r2, #6
 800367e:	f362 0304 	bfi	r3, r2, #0, #5
 8003682:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 1;
 8003684:	7b7b      	ldrb	r3, [r7, #13]
 8003686:	2201      	movs	r2, #1
 8003688:	f362 0303 	bfi	r3, r2, #0, #4
 800368c:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 1;
 800368e:	7b3b      	ldrb	r3, [r7, #12]
 8003690:	2201      	movs	r2, #1
 8003692:	f362 0303 	bfi	r3, r2, #0, #4
 8003696:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 7;
 8003698:	7a7b      	ldrb	r3, [r7, #9]
 800369a:	2207      	movs	r2, #7
 800369c:	f362 0306 	bfi	r3, r2, #0, #7
 80036a0:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	7a3b      	ldrb	r3, [r7, #8]
 80036ac:	f362 0305 	bfi	r3, r2, #0, #6
 80036b0:	723b      	strb	r3, [r7, #8]
            break;
 80036b2:	e154      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_500K_5M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 80036b4:	2300      	movs	r3, #0
 80036b6:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 4;
 80036b8:	7bbb      	ldrb	r3, [r7, #14]
 80036ba:	2204      	movs	r2, #4
 80036bc:	f362 0304 	bfi	r3, r2, #0, #5
 80036c0:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 1;
 80036c2:	7b7b      	ldrb	r3, [r7, #13]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f362 0303 	bfi	r3, r2, #0, #4
 80036ca:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 1;
 80036cc:	7b3b      	ldrb	r3, [r7, #12]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f362 0303 	bfi	r3, r2, #0, #4
 80036d4:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 5;
 80036d6:	7a7b      	ldrb	r3, [r7, #9]
 80036d8:	2205      	movs	r2, #5
 80036da:	f362 0306 	bfi	r3, r2, #0, #7
 80036de:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036e6:	b2da      	uxtb	r2, r3
 80036e8:	7a3b      	ldrb	r3, [r7, #8]
 80036ea:	f362 0305 	bfi	r3, r2, #0, #6
 80036ee:	723b      	strb	r3, [r7, #8]
            break;
 80036f0:	e135      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_500K_6M7:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 80036f2:	2300      	movs	r3, #0
 80036f4:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 3;
 80036f6:	7bbb      	ldrb	r3, [r7, #14]
 80036f8:	2203      	movs	r2, #3
 80036fa:	f362 0304 	bfi	r3, r2, #0, #5
 80036fe:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 8003700:	7b7b      	ldrb	r3, [r7, #13]
 8003702:	f36f 0303 	bfc	r3, #0, #4
 8003706:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 8003708:	7b3b      	ldrb	r3, [r7, #12]
 800370a:	f36f 0303 	bfc	r3, #0, #4
 800370e:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 4;
 8003710:	7a7b      	ldrb	r3, [r7, #9]
 8003712:	2204      	movs	r2, #4
 8003714:	f362 0306 	bfi	r3, r2, #0, #7
 8003718:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003720:	b2da      	uxtb	r2, r3
 8003722:	7a3b      	ldrb	r3, [r7, #8]
 8003724:	f362 0305 	bfi	r3, r2, #0, #6
 8003728:	723b      	strb	r3, [r7, #8]
            break;
 800372a:	e118      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_500K_8M:
        case CAN_1000K_8M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 800372c:	2300      	movs	r3, #0
 800372e:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 2;
 8003730:	7bbb      	ldrb	r3, [r7, #14]
 8003732:	2202      	movs	r2, #2
 8003734:	f362 0304 	bfi	r3, r2, #0, #5
 8003738:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 800373a:	7b7b      	ldrb	r3, [r7, #13]
 800373c:	f36f 0303 	bfc	r3, #0, #4
 8003740:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 8003742:	7b3b      	ldrb	r3, [r7, #12]
 8003744:	f36f 0303 	bfc	r3, #0, #4
 8003748:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 3;
 800374a:	7a7b      	ldrb	r3, [r7, #9]
 800374c:	2203      	movs	r2, #3
 800374e:	f362 0306 	bfi	r3, r2, #0, #7
 8003752:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = 1;
 8003754:	7a3b      	ldrb	r3, [r7, #8]
 8003756:	2201      	movs	r2, #1
 8003758:	f362 0305 	bfi	r3, r2, #0, #6
 800375c:	723b      	strb	r3, [r7, #8]
            break;
 800375e:	e0fe      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_500K_10M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8003760:	2300      	movs	r3, #0
 8003762:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 1;
 8003764:	7bbb      	ldrb	r3, [r7, #14]
 8003766:	2201      	movs	r2, #1
 8003768:	f362 0304 	bfi	r3, r2, #0, #5
 800376c:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 800376e:	7b7b      	ldrb	r3, [r7, #13]
 8003770:	f36f 0303 	bfc	r3, #0, #4
 8003774:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 8003776:	7b3b      	ldrb	r3, [r7, #12]
 8003778:	f36f 0303 	bfc	r3, #0, #4
 800377c:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 2;
 800377e:	7a7b      	ldrb	r3, [r7, #9]
 8003780:	2202      	movs	r2, #2
 8003782:	f362 0306 	bfi	r3, r2, #0, #7
 8003786:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = 0;
 8003788:	7a3b      	ldrb	r3, [r7, #8]
 800378a:	f36f 0305 	bfc	r3, #0, #6
 800378e:	723b      	strb	r3, [r7, #8]
            break;
 8003790:	e0e5      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>

        case CAN_250K_500K:
        case CAN_125K_500K:
            ciDbtcfg.bF.BRP = 1;
 8003792:	2301      	movs	r3, #1
 8003794:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 30;
 8003796:	7bbb      	ldrb	r3, [r7, #14]
 8003798:	221e      	movs	r2, #30
 800379a:	f362 0304 	bfi	r3, r2, #0, #5
 800379e:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 7;
 80037a0:	7b7b      	ldrb	r3, [r7, #13]
 80037a2:	2207      	movs	r2, #7
 80037a4:	f362 0303 	bfi	r3, r2, #0, #4
 80037a8:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 7;
 80037aa:	7b3b      	ldrb	r3, [r7, #12]
 80037ac:	2207      	movs	r2, #7
 80037ae:	f362 0303 	bfi	r3, r2, #0, #4
 80037b2:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 31;
 80037b4:	7a7b      	ldrb	r3, [r7, #9]
 80037b6:	221f      	movs	r2, #31
 80037b8:	f362 0306 	bfi	r3, r2, #0, #7
 80037bc:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037c4:	b2da      	uxtb	r2, r3
 80037c6:	7a3b      	ldrb	r3, [r7, #8]
 80037c8:	f362 0305 	bfi	r3, r2, #0, #6
 80037cc:	723b      	strb	r3, [r7, #8]
            ciTdc.bF.TDCMode = CAN_SSP_MODE_OFF;
 80037ce:	7abb      	ldrb	r3, [r7, #10]
 80037d0:	f36f 0301 	bfc	r3, #0, #2
 80037d4:	72bb      	strb	r3, [r7, #10]
            break;
 80037d6:	e0c2      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_250K_833K:
            ciDbtcfg.bF.BRP = 1;
 80037d8:	2301      	movs	r3, #1
 80037da:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 17;
 80037dc:	7bbb      	ldrb	r3, [r7, #14]
 80037de:	2211      	movs	r2, #17
 80037e0:	f362 0304 	bfi	r3, r2, #0, #5
 80037e4:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 4;
 80037e6:	7b7b      	ldrb	r3, [r7, #13]
 80037e8:	2204      	movs	r2, #4
 80037ea:	f362 0303 	bfi	r3, r2, #0, #4
 80037ee:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 4;
 80037f0:	7b3b      	ldrb	r3, [r7, #12]
 80037f2:	2204      	movs	r2, #4
 80037f4:	f362 0303 	bfi	r3, r2, #0, #4
 80037f8:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 18;
 80037fa:	7a7b      	ldrb	r3, [r7, #9]
 80037fc:	2212      	movs	r2, #18
 80037fe:	f362 0306 	bfi	r3, r2, #0, #7
 8003802:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800380a:	b2da      	uxtb	r2, r3
 800380c:	7a3b      	ldrb	r3, [r7, #8]
 800380e:	f362 0305 	bfi	r3, r2, #0, #6
 8003812:	723b      	strb	r3, [r7, #8]
            ciTdc.bF.TDCMode = CAN_SSP_MODE_OFF;
 8003814:	7abb      	ldrb	r3, [r7, #10]
 8003816:	f36f 0301 	bfc	r3, #0, #2
 800381a:	72bb      	strb	r3, [r7, #10]
            break;
 800381c:	e09f      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_250K_1M:
            ciDbtcfg.bF.BRP = 0;
 800381e:	2300      	movs	r3, #0
 8003820:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 30;
 8003822:	7bbb      	ldrb	r3, [r7, #14]
 8003824:	221e      	movs	r2, #30
 8003826:	f362 0304 	bfi	r3, r2, #0, #5
 800382a:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 7;
 800382c:	7b7b      	ldrb	r3, [r7, #13]
 800382e:	2207      	movs	r2, #7
 8003830:	f362 0303 	bfi	r3, r2, #0, #4
 8003834:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 7;
 8003836:	7b3b      	ldrb	r3, [r7, #12]
 8003838:	2207      	movs	r2, #7
 800383a:	f362 0303 	bfi	r3, r2, #0, #4
 800383e:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 31;
 8003840:	7a7b      	ldrb	r3, [r7, #9]
 8003842:	221f      	movs	r2, #31
 8003844:	f362 0306 	bfi	r3, r2, #0, #7
 8003848:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003850:	b2da      	uxtb	r2, r3
 8003852:	7a3b      	ldrb	r3, [r7, #8]
 8003854:	f362 0305 	bfi	r3, r2, #0, #6
 8003858:	723b      	strb	r3, [r7, #8]
            break;
 800385a:	e080      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_250K_1M5:
            ciDbtcfg.bF.BRP = 0;
 800385c:	2300      	movs	r3, #0
 800385e:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 18;
 8003860:	7bbb      	ldrb	r3, [r7, #14]
 8003862:	2212      	movs	r2, #18
 8003864:	f362 0304 	bfi	r3, r2, #0, #5
 8003868:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 5;
 800386a:	7b7b      	ldrb	r3, [r7, #13]
 800386c:	2205      	movs	r2, #5
 800386e:	f362 0303 	bfi	r3, r2, #0, #4
 8003872:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 5;
 8003874:	7b3b      	ldrb	r3, [r7, #12]
 8003876:	2205      	movs	r2, #5
 8003878:	f362 0303 	bfi	r3, r2, #0, #4
 800387c:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 19;
 800387e:	7a7b      	ldrb	r3, [r7, #9]
 8003880:	2213      	movs	r2, #19
 8003882:	f362 0306 	bfi	r3, r2, #0, #7
 8003886:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800388e:	b2da      	uxtb	r2, r3
 8003890:	7a3b      	ldrb	r3, [r7, #8]
 8003892:	f362 0305 	bfi	r3, r2, #0, #6
 8003896:	723b      	strb	r3, [r7, #8]
            break;
 8003898:	e061      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_250K_2M:
            ciDbtcfg.bF.BRP = 0;
 800389a:	2300      	movs	r3, #0
 800389c:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 14;
 800389e:	7bbb      	ldrb	r3, [r7, #14]
 80038a0:	220e      	movs	r2, #14
 80038a2:	f362 0304 	bfi	r3, r2, #0, #5
 80038a6:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 3;
 80038a8:	7b7b      	ldrb	r3, [r7, #13]
 80038aa:	2203      	movs	r2, #3
 80038ac:	f362 0303 	bfi	r3, r2, #0, #4
 80038b0:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 3;
 80038b2:	7b3b      	ldrb	r3, [r7, #12]
 80038b4:	2203      	movs	r2, #3
 80038b6:	f362 0303 	bfi	r3, r2, #0, #4
 80038ba:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 15;
 80038bc:	7a7b      	ldrb	r3, [r7, #9]
 80038be:	220f      	movs	r2, #15
 80038c0:	f362 0306 	bfi	r3, r2, #0, #7
 80038c4:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038cc:	b2da      	uxtb	r2, r3
 80038ce:	7a3b      	ldrb	r3, [r7, #8]
 80038d0:	f362 0305 	bfi	r3, r2, #0, #6
 80038d4:	723b      	strb	r3, [r7, #8]
            break;
 80038d6:	e042      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
 80038d8:	000e0303 	.word	0x000e0303
        case CAN_250K_3M:
            ciDbtcfg.bF.BRP = 0;
 80038dc:	2300      	movs	r3, #0
 80038de:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 8;
 80038e0:	7bbb      	ldrb	r3, [r7, #14]
 80038e2:	2208      	movs	r2, #8
 80038e4:	f362 0304 	bfi	r3, r2, #0, #5
 80038e8:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 2;
 80038ea:	7b7b      	ldrb	r3, [r7, #13]
 80038ec:	2202      	movs	r2, #2
 80038ee:	f362 0303 	bfi	r3, r2, #0, #4
 80038f2:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 2;
 80038f4:	7b3b      	ldrb	r3, [r7, #12]
 80038f6:	2202      	movs	r2, #2
 80038f8:	f362 0303 	bfi	r3, r2, #0, #4
 80038fc:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 9;
 80038fe:	7a7b      	ldrb	r3, [r7, #9]
 8003900:	2209      	movs	r2, #9
 8003902:	f362 0306 	bfi	r3, r2, #0, #7
 8003906:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800390e:	b2da      	uxtb	r2, r3
 8003910:	7a3b      	ldrb	r3, [r7, #8]
 8003912:	f362 0305 	bfi	r3, r2, #0, #6
 8003916:	723b      	strb	r3, [r7, #8]
            break;
 8003918:	e021      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>
        case CAN_250K_4M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 800391a:	2300      	movs	r3, #0
 800391c:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 6;
 800391e:	7bbb      	ldrb	r3, [r7, #14]
 8003920:	2206      	movs	r2, #6
 8003922:	f362 0304 	bfi	r3, r2, #0, #5
 8003926:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 1;
 8003928:	7b7b      	ldrb	r3, [r7, #13]
 800392a:	2201      	movs	r2, #1
 800392c:	f362 0303 	bfi	r3, r2, #0, #4
 8003930:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 1;
 8003932:	7b3b      	ldrb	r3, [r7, #12]
 8003934:	2201      	movs	r2, #1
 8003936:	f362 0303 	bfi	r3, r2, #0, #4
 800393a:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 7;
 800393c:	7a7b      	ldrb	r3, [r7, #9]
 800393e:	2207      	movs	r2, #7
 8003940:	f362 0306 	bfi	r3, r2, #0, #7
 8003944:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800394c:	b2da      	uxtb	r2, r3
 800394e:	7a3b      	ldrb	r3, [r7, #8]
 8003950:	f362 0305 	bfi	r3, r2, #0, #6
 8003954:	723b      	strb	r3, [r7, #8]
            break;
 8003956:	e002      	b.n	800395e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x426>

        default:
            return -1;
 8003958:	f04f 33ff 	mov.w	r3, #4294967295
 800395c:	e01f      	b.n	800399e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x466>
            break;
    }

    // Write Bit time registers
    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiDBTCFG, ciDbtcfg.word);
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	79fb      	ldrb	r3, [r7, #7]
 8003962:	2108      	movs	r1, #8
 8003964:	4618      	mov	r0, r3
 8003966:	f7fe fb87 	bl	8002078 <DRV_CANFDSPI_WriteWord>
 800396a:	4603      	mov	r3, r0
 800396c:	75fb      	strb	r3, [r7, #23]
    if (spiTransferError) {
 800396e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d002      	beq.n	800397c <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x444>
        return -2;
 8003976:	f06f 0301 	mvn.w	r3, #1
 800397a:	e010      	b.n	800399e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x466>
#ifdef REV_A
    ciTdc.bF.TDCOffset = 0;
    ciTdc.bF.TDCValue = 0;
#endif

    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiTDC, ciTdc.word);
 800397c:	68ba      	ldr	r2, [r7, #8]
 800397e:	79fb      	ldrb	r3, [r7, #7]
 8003980:	210c      	movs	r1, #12
 8003982:	4618      	mov	r0, r3
 8003984:	f7fe fb78 	bl	8002078 <DRV_CANFDSPI_WriteWord>
 8003988:	4603      	mov	r3, r0
 800398a:	75fb      	strb	r3, [r7, #23]
    if (spiTransferError) {
 800398c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d002      	beq.n	800399a <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x462>
        return -3;
 8003994:	f06f 0302 	mvn.w	r3, #2
 8003998:	e001      	b.n	800399e <DRV_CANFDSPI_BitTimeConfigureData40MHz+0x466>
    }

    return spiTransferError;
 800399a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3718      	adds	r7, #24
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop

080039a8 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz>:

int8_t DRV_CANFDSPI_BitTimeConfigureNominal20MHz(CANFDSPI_MODULE_ID index,
        CAN_BITTIME_SETUP bitTime)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	4603      	mov	r3, r0
 80039b0:	460a      	mov	r2, r1
 80039b2:	71fb      	strb	r3, [r7, #7]
 80039b4:	4613      	mov	r3, r2
 80039b6:	71bb      	strb	r3, [r7, #6]
    int8_t spiTransferError = 0;
 80039b8:	2300      	movs	r3, #0
 80039ba:	73fb      	strb	r3, [r7, #15]
    REG_CiNBTCFG ciNbtcfg;

    ciNbtcfg.word = canControlResetValues[cREGADDR_CiNBTCFG / 4];
 80039bc:	4b3f      	ldr	r3, [pc, #252]	; (8003abc <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0x114>)
 80039be:	60bb      	str	r3, [r7, #8]

    // Arbitration Bit rate
    switch (bitTime) {
 80039c0:	79bb      	ldrb	r3, [r7, #6]
 80039c2:	2b11      	cmp	r3, #17
 80039c4:	d862      	bhi.n	8003a8c <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0xe4>
 80039c6:	a201      	add	r2, pc, #4	; (adr r2, 80039cc <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0x24>)
 80039c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039cc:	08003a15 	.word	0x08003a15
 80039d0:	08003a15 	.word	0x08003a15
 80039d4:	08003a8d 	.word	0x08003a8d
 80039d8:	08003a15 	.word	0x08003a15
 80039dc:	08003a15 	.word	0x08003a15
 80039e0:	08003a15 	.word	0x08003a15
 80039e4:	08003a15 	.word	0x08003a15
 80039e8:	08003a15 	.word	0x08003a15
 80039ec:	08003a33 	.word	0x08003a33
 80039f0:	08003a33 	.word	0x08003a33
 80039f4:	08003a33 	.word	0x08003a33
 80039f8:	08003a33 	.word	0x08003a33
 80039fc:	08003a33 	.word	0x08003a33
 8003a00:	08003a33 	.word	0x08003a33
 8003a04:	08003a33 	.word	0x08003a33
 8003a08:	08003a51 	.word	0x08003a51
 8003a0c:	08003a51 	.word	0x08003a51
 8003a10:	08003a6f 	.word	0x08003a6f
        case CAN_500K_4M:
        case CAN_500K_5M:
        case CAN_500K_6M7:
        case CAN_500K_8M:
        case CAN_500K_10M:
            ciNbtcfg.bF.BRP = 0;
 8003a14:	2300      	movs	r3, #0
 8003a16:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 30;
 8003a18:	231e      	movs	r3, #30
 8003a1a:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 7;
 8003a1c:	7a7b      	ldrb	r3, [r7, #9]
 8003a1e:	2207      	movs	r2, #7
 8003a20:	f362 0306 	bfi	r3, r2, #0, #7
 8003a24:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 7;
 8003a26:	7a3b      	ldrb	r3, [r7, #8]
 8003a28:	2207      	movs	r2, #7
 8003a2a:	f362 0306 	bfi	r3, r2, #0, #7
 8003a2e:	723b      	strb	r3, [r7, #8]
            break;
 8003a30:	e02f      	b.n	8003a92 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0xea>
        case CAN_250K_1M:
        case CAN_250K_1M5:
        case CAN_250K_2M:
        case CAN_250K_3M:
        case CAN_250K_4M:
            ciNbtcfg.bF.BRP = 0;
 8003a32:	2300      	movs	r3, #0
 8003a34:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 62;
 8003a36:	233e      	movs	r3, #62	; 0x3e
 8003a38:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 15;
 8003a3a:	7a7b      	ldrb	r3, [r7, #9]
 8003a3c:	220f      	movs	r2, #15
 8003a3e:	f362 0306 	bfi	r3, r2, #0, #7
 8003a42:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 15;
 8003a44:	7a3b      	ldrb	r3, [r7, #8]
 8003a46:	220f      	movs	r2, #15
 8003a48:	f362 0306 	bfi	r3, r2, #0, #7
 8003a4c:	723b      	strb	r3, [r7, #8]
            break;
 8003a4e:	e020      	b.n	8003a92 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0xea>

        case CAN_1000K_4M:
        case CAN_1000K_8M:
            ciNbtcfg.bF.BRP = 0;
 8003a50:	2300      	movs	r3, #0
 8003a52:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 14;
 8003a54:	230e      	movs	r3, #14
 8003a56:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 3;
 8003a58:	7a7b      	ldrb	r3, [r7, #9]
 8003a5a:	2203      	movs	r2, #3
 8003a5c:	f362 0306 	bfi	r3, r2, #0, #7
 8003a60:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 3;
 8003a62:	7a3b      	ldrb	r3, [r7, #8]
 8003a64:	2203      	movs	r2, #3
 8003a66:	f362 0306 	bfi	r3, r2, #0, #7
 8003a6a:	723b      	strb	r3, [r7, #8]
            break;
 8003a6c:	e011      	b.n	8003a92 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0xea>

        case CAN_125K_500K:
            ciNbtcfg.bF.BRP = 0;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 126;
 8003a72:	237e      	movs	r3, #126	; 0x7e
 8003a74:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 31;
 8003a76:	7a7b      	ldrb	r3, [r7, #9]
 8003a78:	221f      	movs	r2, #31
 8003a7a:	f362 0306 	bfi	r3, r2, #0, #7
 8003a7e:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 31;
 8003a80:	7a3b      	ldrb	r3, [r7, #8]
 8003a82:	221f      	movs	r2, #31
 8003a84:	f362 0306 	bfi	r3, r2, #0, #7
 8003a88:	723b      	strb	r3, [r7, #8]
            break;
 8003a8a:	e002      	b.n	8003a92 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0xea>

        default:
            return -1;
 8003a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a90:	e010      	b.n	8003ab4 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0x10c>
            break;
    }

    // Write Bit time registers
    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiNBTCFG, ciNbtcfg.word);
 8003a92:	68ba      	ldr	r2, [r7, #8]
 8003a94:	79fb      	ldrb	r3, [r7, #7]
 8003a96:	2104      	movs	r1, #4
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7fe faed 	bl	8002078 <DRV_CANFDSPI_WriteWord>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 8003aa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d002      	beq.n	8003ab0 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0x108>
        return -2;
 8003aaa:	f06f 0301 	mvn.w	r3, #1
 8003aae:	e001      	b.n	8003ab4 <DRV_CANFDSPI_BitTimeConfigureNominal20MHz+0x10c>
    }

    return spiTransferError;
 8003ab0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	003e0f0f 	.word	0x003e0f0f

08003ac0 <DRV_CANFDSPI_BitTimeConfigureData20MHz>:

int8_t DRV_CANFDSPI_BitTimeConfigureData20MHz(CANFDSPI_MODULE_ID index,
        CAN_BITTIME_SETUP bitTime, CAN_SSP_MODE sspMode)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	71fb      	strb	r3, [r7, #7]
 8003aca:	460b      	mov	r3, r1
 8003acc:	71bb      	strb	r3, [r7, #6]
 8003ace:	4613      	mov	r3, r2
 8003ad0:	717b      	strb	r3, [r7, #5]
    int8_t spiTransferError = 0;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	75fb      	strb	r3, [r7, #23]
    REG_CiDBTCFG ciDbtcfg;
    REG_CiTDC ciTdc;
    //    sspMode;

    ciDbtcfg.word = canControlResetValues[cREGADDR_CiDBTCFG / 4];
 8003ad6:	4bce      	ldr	r3, [pc, #824]	; (8003e10 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x350>)
 8003ad8:	60fb      	str	r3, [r7, #12]
    ciTdc.word = 0;
 8003ada:	2300      	movs	r3, #0
 8003adc:	60bb      	str	r3, [r7, #8]

    // Configure Bit time and sample point
    ciTdc.bF.TDCMode = CAN_SSP_MODE_AUTO;
 8003ade:	7abb      	ldrb	r3, [r7, #10]
 8003ae0:	2202      	movs	r2, #2
 8003ae2:	f362 0301 	bfi	r3, r2, #0, #2
 8003ae6:	72bb      	strb	r3, [r7, #10]
    uint32_t tdcValue = 0;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	613b      	str	r3, [r7, #16]

    // Data Bit rate and SSP
    switch (bitTime) {
 8003aec:	79bb      	ldrb	r3, [r7, #6]
 8003aee:	2b11      	cmp	r3, #17
 8003af0:	f200 8166 	bhi.w	8003dc0 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x300>
 8003af4:	a201      	add	r2, pc, #4	; (adr r2, 8003afc <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x3c>)
 8003af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003afa:	bf00      	nop
 8003afc:	08003b45 	.word	0x08003b45
 8003b00:	08003b83 	.word	0x08003b83
 8003b04:	08003dc1 	.word	0x08003dc1
 8003b08:	08003bc1 	.word	0x08003bc1
 8003b0c:	08003bfb 	.word	0x08003bfb
 8003b10:	08003c35 	.word	0x08003c35
 8003b14:	08003c35 	.word	0x08003c35
 8003b18:	08003c35 	.word	0x08003c35
 8003b1c:	08003c3b 	.word	0x08003c3b
 8003b20:	08003c81 	.word	0x08003c81
 8003b24:	08003cc7 	.word	0x08003cc7
 8003b28:	08003d05 	.word	0x08003d05
 8003b2c:	08003d43 	.word	0x08003d43
 8003b30:	08003d81 	.word	0x08003d81
 8003b34:	08003d87 	.word	0x08003d87
 8003b38:	08003bc1 	.word	0x08003bc1
 8003b3c:	08003c35 	.word	0x08003c35
 8003b40:	08003c3b 	.word	0x08003c3b
        case CAN_500K_1M:
            ciDbtcfg.bF.BRP = 0;
 8003b44:	2300      	movs	r3, #0
 8003b46:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 14;
 8003b48:	7bbb      	ldrb	r3, [r7, #14]
 8003b4a:	220e      	movs	r2, #14
 8003b4c:	f362 0304 	bfi	r3, r2, #0, #5
 8003b50:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 3;
 8003b52:	7b7b      	ldrb	r3, [r7, #13]
 8003b54:	2203      	movs	r2, #3
 8003b56:	f362 0303 	bfi	r3, r2, #0, #4
 8003b5a:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 3;
 8003b5c:	7b3b      	ldrb	r3, [r7, #12]
 8003b5e:	2203      	movs	r2, #3
 8003b60:	f362 0303 	bfi	r3, r2, #0, #4
 8003b64:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 15;
 8003b66:	7a7b      	ldrb	r3, [r7, #9]
 8003b68:	220f      	movs	r2, #15
 8003b6a:	f362 0306 	bfi	r3, r2, #0, #7
 8003b6e:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b76:	b2da      	uxtb	r2, r3
 8003b78:	7a3b      	ldrb	r3, [r7, #8]
 8003b7a:	f362 0305 	bfi	r3, r2, #0, #6
 8003b7e:	723b      	strb	r3, [r7, #8]
            break;
 8003b80:	e121      	b.n	8003dc6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_500K_2M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8003b82:	2300      	movs	r3, #0
 8003b84:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 6;
 8003b86:	7bbb      	ldrb	r3, [r7, #14]
 8003b88:	2206      	movs	r2, #6
 8003b8a:	f362 0304 	bfi	r3, r2, #0, #5
 8003b8e:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 1;
 8003b90:	7b7b      	ldrb	r3, [r7, #13]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f362 0303 	bfi	r3, r2, #0, #4
 8003b98:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 1;
 8003b9a:	7b3b      	ldrb	r3, [r7, #12]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	f362 0303 	bfi	r3, r2, #0, #4
 8003ba2:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 7;
 8003ba4:	7a7b      	ldrb	r3, [r7, #9]
 8003ba6:	2207      	movs	r2, #7
 8003ba8:	f362 0306 	bfi	r3, r2, #0, #7
 8003bac:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bb4:	b2da      	uxtb	r2, r3
 8003bb6:	7a3b      	ldrb	r3, [r7, #8]
 8003bb8:	f362 0305 	bfi	r3, r2, #0, #6
 8003bbc:	723b      	strb	r3, [r7, #8]
            break;
 8003bbe:	e102      	b.n	8003dc6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_500K_4M:
        case CAN_1000K_4M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 2;
 8003bc4:	7bbb      	ldrb	r3, [r7, #14]
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	f362 0304 	bfi	r3, r2, #0, #5
 8003bcc:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 8003bce:	7b7b      	ldrb	r3, [r7, #13]
 8003bd0:	f36f 0303 	bfc	r3, #0, #4
 8003bd4:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 8003bd6:	7b3b      	ldrb	r3, [r7, #12]
 8003bd8:	f36f 0303 	bfc	r3, #0, #4
 8003bdc:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 3;
 8003bde:	7a7b      	ldrb	r3, [r7, #9]
 8003be0:	2203      	movs	r2, #3
 8003be2:	f362 0306 	bfi	r3, r2, #0, #7
 8003be6:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bee:	b2da      	uxtb	r2, r3
 8003bf0:	7a3b      	ldrb	r3, [r7, #8]
 8003bf2:	f362 0305 	bfi	r3, r2, #0, #6
 8003bf6:	723b      	strb	r3, [r7, #8]
            break;
 8003bf8:	e0e5      	b.n	8003dc6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_500K_5M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 1;
 8003bfe:	7bbb      	ldrb	r3, [r7, #14]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f362 0304 	bfi	r3, r2, #0, #5
 8003c06:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 8003c08:	7b7b      	ldrb	r3, [r7, #13]
 8003c0a:	f36f 0303 	bfc	r3, #0, #4
 8003c0e:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 8003c10:	7b3b      	ldrb	r3, [r7, #12]
 8003c12:	f36f 0303 	bfc	r3, #0, #4
 8003c16:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 2;
 8003c18:	7a7b      	ldrb	r3, [r7, #9]
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	f362 0306 	bfi	r3, r2, #0, #7
 8003c20:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c28:	b2da      	uxtb	r2, r3
 8003c2a:	7a3b      	ldrb	r3, [r7, #8]
 8003c2c:	f362 0305 	bfi	r3, r2, #0, #6
 8003c30:	723b      	strb	r3, [r7, #8]
            break;
 8003c32:	e0c8      	b.n	8003dc6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_500K_6M7:
        case CAN_500K_8M:
        case CAN_500K_10M:
        case CAN_1000K_8M:
            //qDebug("Data Bitrate not feasible with this clock!");
            return -1;
 8003c34:	f04f 33ff 	mov.w	r3, #4294967295
 8003c38:	e0e5      	b.n	8003e06 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x346>
            break;

        case CAN_250K_500K:
        case CAN_125K_500K:
            ciDbtcfg.bF.BRP = 0;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 30;
 8003c3e:	7bbb      	ldrb	r3, [r7, #14]
 8003c40:	221e      	movs	r2, #30
 8003c42:	f362 0304 	bfi	r3, r2, #0, #5
 8003c46:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 7;
 8003c48:	7b7b      	ldrb	r3, [r7, #13]
 8003c4a:	2207      	movs	r2, #7
 8003c4c:	f362 0303 	bfi	r3, r2, #0, #4
 8003c50:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 7;
 8003c52:	7b3b      	ldrb	r3, [r7, #12]
 8003c54:	2207      	movs	r2, #7
 8003c56:	f362 0303 	bfi	r3, r2, #0, #4
 8003c5a:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 31;
 8003c5c:	7a7b      	ldrb	r3, [r7, #9]
 8003c5e:	221f      	movs	r2, #31
 8003c60:	f362 0306 	bfi	r3, r2, #0, #7
 8003c64:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c6c:	b2da      	uxtb	r2, r3
 8003c6e:	7a3b      	ldrb	r3, [r7, #8]
 8003c70:	f362 0305 	bfi	r3, r2, #0, #6
 8003c74:	723b      	strb	r3, [r7, #8]
            ciTdc.bF.TDCMode = CAN_SSP_MODE_OFF;
 8003c76:	7abb      	ldrb	r3, [r7, #10]
 8003c78:	f36f 0301 	bfc	r3, #0, #2
 8003c7c:	72bb      	strb	r3, [r7, #10]
            break;
 8003c7e:	e0a2      	b.n	8003dc6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_250K_833K:
            ciDbtcfg.bF.BRP = 0;
 8003c80:	2300      	movs	r3, #0
 8003c82:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 17;
 8003c84:	7bbb      	ldrb	r3, [r7, #14]
 8003c86:	2211      	movs	r2, #17
 8003c88:	f362 0304 	bfi	r3, r2, #0, #5
 8003c8c:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 4;
 8003c8e:	7b7b      	ldrb	r3, [r7, #13]
 8003c90:	2204      	movs	r2, #4
 8003c92:	f362 0303 	bfi	r3, r2, #0, #4
 8003c96:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 4;
 8003c98:	7b3b      	ldrb	r3, [r7, #12]
 8003c9a:	2204      	movs	r2, #4
 8003c9c:	f362 0303 	bfi	r3, r2, #0, #4
 8003ca0:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 18;
 8003ca2:	7a7b      	ldrb	r3, [r7, #9]
 8003ca4:	2212      	movs	r2, #18
 8003ca6:	f362 0306 	bfi	r3, r2, #0, #7
 8003caa:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003cb2:	b2da      	uxtb	r2, r3
 8003cb4:	7a3b      	ldrb	r3, [r7, #8]
 8003cb6:	f362 0305 	bfi	r3, r2, #0, #6
 8003cba:	723b      	strb	r3, [r7, #8]
            ciTdc.bF.TDCMode = CAN_SSP_MODE_OFF;
 8003cbc:	7abb      	ldrb	r3, [r7, #10]
 8003cbe:	f36f 0301 	bfc	r3, #0, #2
 8003cc2:	72bb      	strb	r3, [r7, #10]
            break;
 8003cc4:	e07f      	b.n	8003dc6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_250K_1M:
            ciDbtcfg.bF.BRP = 0;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 14;
 8003cca:	7bbb      	ldrb	r3, [r7, #14]
 8003ccc:	220e      	movs	r2, #14
 8003cce:	f362 0304 	bfi	r3, r2, #0, #5
 8003cd2:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 3;
 8003cd4:	7b7b      	ldrb	r3, [r7, #13]
 8003cd6:	2203      	movs	r2, #3
 8003cd8:	f362 0303 	bfi	r3, r2, #0, #4
 8003cdc:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 3;
 8003cde:	7b3b      	ldrb	r3, [r7, #12]
 8003ce0:	2203      	movs	r2, #3
 8003ce2:	f362 0303 	bfi	r3, r2, #0, #4
 8003ce6:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 15;
 8003ce8:	7a7b      	ldrb	r3, [r7, #9]
 8003cea:	220f      	movs	r2, #15
 8003cec:	f362 0306 	bfi	r3, r2, #0, #7
 8003cf0:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003cf8:	b2da      	uxtb	r2, r3
 8003cfa:	7a3b      	ldrb	r3, [r7, #8]
 8003cfc:	f362 0305 	bfi	r3, r2, #0, #6
 8003d00:	723b      	strb	r3, [r7, #8]
            break;
 8003d02:	e060      	b.n	8003dc6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_250K_1M5:
            ciDbtcfg.bF.BRP = 0;
 8003d04:	2300      	movs	r3, #0
 8003d06:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 8;
 8003d08:	7bbb      	ldrb	r3, [r7, #14]
 8003d0a:	2208      	movs	r2, #8
 8003d0c:	f362 0304 	bfi	r3, r2, #0, #5
 8003d10:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 2;
 8003d12:	7b7b      	ldrb	r3, [r7, #13]
 8003d14:	2202      	movs	r2, #2
 8003d16:	f362 0303 	bfi	r3, r2, #0, #4
 8003d1a:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 2;
 8003d1c:	7b3b      	ldrb	r3, [r7, #12]
 8003d1e:	2202      	movs	r2, #2
 8003d20:	f362 0303 	bfi	r3, r2, #0, #4
 8003d24:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 9;
 8003d26:	7a7b      	ldrb	r3, [r7, #9]
 8003d28:	2209      	movs	r2, #9
 8003d2a:	f362 0306 	bfi	r3, r2, #0, #7
 8003d2e:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d36:	b2da      	uxtb	r2, r3
 8003d38:	7a3b      	ldrb	r3, [r7, #8]
 8003d3a:	f362 0305 	bfi	r3, r2, #0, #6
 8003d3e:	723b      	strb	r3, [r7, #8]
            break;
 8003d40:	e041      	b.n	8003dc6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_250K_2M:
            ciDbtcfg.bF.BRP = 0;
 8003d42:	2300      	movs	r3, #0
 8003d44:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 6;
 8003d46:	7bbb      	ldrb	r3, [r7, #14]
 8003d48:	2206      	movs	r2, #6
 8003d4a:	f362 0304 	bfi	r3, r2, #0, #5
 8003d4e:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 1;
 8003d50:	7b7b      	ldrb	r3, [r7, #13]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f362 0303 	bfi	r3, r2, #0, #4
 8003d58:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 1;
 8003d5a:	7b3b      	ldrb	r3, [r7, #12]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	f362 0303 	bfi	r3, r2, #0, #4
 8003d62:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 7;
 8003d64:	7a7b      	ldrb	r3, [r7, #9]
 8003d66:	2207      	movs	r2, #7
 8003d68:	f362 0306 	bfi	r3, r2, #0, #7
 8003d6c:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d74:	b2da      	uxtb	r2, r3
 8003d76:	7a3b      	ldrb	r3, [r7, #8]
 8003d78:	f362 0305 	bfi	r3, r2, #0, #6
 8003d7c:	723b      	strb	r3, [r7, #8]
            break;
 8003d7e:	e022      	b.n	8003dc6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>
        case CAN_250K_3M:
            //qDebug("Data Bitrate not feasible with this clock!");
            return -1;
 8003d80:	f04f 33ff 	mov.w	r3, #4294967295
 8003d84:	e03f      	b.n	8003e06 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x346>
            break;
        case CAN_250K_4M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8003d86:	2300      	movs	r3, #0
 8003d88:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 2;
 8003d8a:	7bbb      	ldrb	r3, [r7, #14]
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	f362 0304 	bfi	r3, r2, #0, #5
 8003d92:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 8003d94:	7b7b      	ldrb	r3, [r7, #13]
 8003d96:	f36f 0303 	bfc	r3, #0, #4
 8003d9a:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 8003d9c:	7b3b      	ldrb	r3, [r7, #12]
 8003d9e:	f36f 0303 	bfc	r3, #0, #4
 8003da2:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 3;
 8003da4:	7a7b      	ldrb	r3, [r7, #9]
 8003da6:	2203      	movs	r2, #3
 8003da8:	f362 0306 	bfi	r3, r2, #0, #7
 8003dac:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003db4:	b2da      	uxtb	r2, r3
 8003db6:	7a3b      	ldrb	r3, [r7, #8]
 8003db8:	f362 0305 	bfi	r3, r2, #0, #6
 8003dbc:	723b      	strb	r3, [r7, #8]
            break;
 8003dbe:	e002      	b.n	8003dc6 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x306>

        default:
            return -1;
 8003dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8003dc4:	e01f      	b.n	8003e06 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x346>
            break;
    }

    // Write Bit time registers
    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiDBTCFG, ciDbtcfg.word);
 8003dc6:	68fa      	ldr	r2, [r7, #12]
 8003dc8:	79fb      	ldrb	r3, [r7, #7]
 8003dca:	2108      	movs	r1, #8
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f7fe f953 	bl	8002078 <DRV_CANFDSPI_WriteWord>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	75fb      	strb	r3, [r7, #23]
    if (spiTransferError) {
 8003dd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d002      	beq.n	8003de4 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x324>
        return -2;
 8003dde:	f06f 0301 	mvn.w	r3, #1
 8003de2:	e010      	b.n	8003e06 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x346>
#ifdef REV_A
    ciTdc.bF.TDCOffset = 0;
    ciTdc.bF.TDCValue = 0;
#endif

    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiTDC, ciTdc.word);
 8003de4:	68ba      	ldr	r2, [r7, #8]
 8003de6:	79fb      	ldrb	r3, [r7, #7]
 8003de8:	210c      	movs	r1, #12
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7fe f944 	bl	8002078 <DRV_CANFDSPI_WriteWord>
 8003df0:	4603      	mov	r3, r0
 8003df2:	75fb      	strb	r3, [r7, #23]
    if (spiTransferError) {
 8003df4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d002      	beq.n	8003e02 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x342>
        return -3;
 8003dfc:	f06f 0302 	mvn.w	r3, #2
 8003e00:	e001      	b.n	8003e06 <DRV_CANFDSPI_BitTimeConfigureData20MHz+0x346>
    }

    return spiTransferError;
 8003e02:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3718      	adds	r7, #24
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	000e0303 	.word	0x000e0303

08003e14 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz>:

int8_t DRV_CANFDSPI_BitTimeConfigureNominal10MHz(CANFDSPI_MODULE_ID index,
        CAN_BITTIME_SETUP bitTime)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	460a      	mov	r2, r1
 8003e1e:	71fb      	strb	r3, [r7, #7]
 8003e20:	4613      	mov	r3, r2
 8003e22:	71bb      	strb	r3, [r7, #6]
    int8_t spiTransferError = 0;
 8003e24:	2300      	movs	r3, #0
 8003e26:	73fb      	strb	r3, [r7, #15]
    REG_CiNBTCFG ciNbtcfg;

    ciNbtcfg.word = canControlResetValues[cREGADDR_CiNBTCFG / 4];
 8003e28:	4b3f      	ldr	r3, [pc, #252]	; (8003f28 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0x114>)
 8003e2a:	60bb      	str	r3, [r7, #8]

    // Arbitration Bit rate
    switch (bitTime) {
 8003e2c:	79bb      	ldrb	r3, [r7, #6]
 8003e2e:	2b11      	cmp	r3, #17
 8003e30:	d862      	bhi.n	8003ef8 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0xe4>
 8003e32:	a201      	add	r2, pc, #4	; (adr r2, 8003e38 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0x24>)
 8003e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e38:	08003e81 	.word	0x08003e81
 8003e3c:	08003e81 	.word	0x08003e81
 8003e40:	08003ef9 	.word	0x08003ef9
 8003e44:	08003e81 	.word	0x08003e81
 8003e48:	08003e81 	.word	0x08003e81
 8003e4c:	08003e81 	.word	0x08003e81
 8003e50:	08003e81 	.word	0x08003e81
 8003e54:	08003e81 	.word	0x08003e81
 8003e58:	08003e9f 	.word	0x08003e9f
 8003e5c:	08003e9f 	.word	0x08003e9f
 8003e60:	08003e9f 	.word	0x08003e9f
 8003e64:	08003e9f 	.word	0x08003e9f
 8003e68:	08003e9f 	.word	0x08003e9f
 8003e6c:	08003e9f 	.word	0x08003e9f
 8003e70:	08003e9f 	.word	0x08003e9f
 8003e74:	08003ebd 	.word	0x08003ebd
 8003e78:	08003ebd 	.word	0x08003ebd
 8003e7c:	08003edb 	.word	0x08003edb
        case CAN_500K_4M:
        case CAN_500K_5M:
        case CAN_500K_6M7:
        case CAN_500K_8M:
        case CAN_500K_10M:
            ciNbtcfg.bF.BRP = 0;
 8003e80:	2300      	movs	r3, #0
 8003e82:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 14;
 8003e84:	230e      	movs	r3, #14
 8003e86:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 3;
 8003e88:	7a7b      	ldrb	r3, [r7, #9]
 8003e8a:	2203      	movs	r2, #3
 8003e8c:	f362 0306 	bfi	r3, r2, #0, #7
 8003e90:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 3;
 8003e92:	7a3b      	ldrb	r3, [r7, #8]
 8003e94:	2203      	movs	r2, #3
 8003e96:	f362 0306 	bfi	r3, r2, #0, #7
 8003e9a:	723b      	strb	r3, [r7, #8]
            break;
 8003e9c:	e02f      	b.n	8003efe <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0xea>
        case CAN_250K_1M:
        case CAN_250K_1M5:
        case CAN_250K_2M:
        case CAN_250K_3M:
        case CAN_250K_4M:
            ciNbtcfg.bF.BRP = 0;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 30;
 8003ea2:	231e      	movs	r3, #30
 8003ea4:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 7;
 8003ea6:	7a7b      	ldrb	r3, [r7, #9]
 8003ea8:	2207      	movs	r2, #7
 8003eaa:	f362 0306 	bfi	r3, r2, #0, #7
 8003eae:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 7;
 8003eb0:	7a3b      	ldrb	r3, [r7, #8]
 8003eb2:	2207      	movs	r2, #7
 8003eb4:	f362 0306 	bfi	r3, r2, #0, #7
 8003eb8:	723b      	strb	r3, [r7, #8]
            break;
 8003eba:	e020      	b.n	8003efe <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0xea>

        case CAN_1000K_4M:
        case CAN_1000K_8M:
            ciNbtcfg.bF.BRP = 0;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 7;
 8003ec0:	2307      	movs	r3, #7
 8003ec2:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 2;
 8003ec4:	7a7b      	ldrb	r3, [r7, #9]
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	f362 0306 	bfi	r3, r2, #0, #7
 8003ecc:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 2;
 8003ece:	7a3b      	ldrb	r3, [r7, #8]
 8003ed0:	2202      	movs	r2, #2
 8003ed2:	f362 0306 	bfi	r3, r2, #0, #7
 8003ed6:	723b      	strb	r3, [r7, #8]
            break;
 8003ed8:	e011      	b.n	8003efe <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0xea>

        case CAN_125K_500K:
            ciNbtcfg.bF.BRP = 0;
 8003eda:	2300      	movs	r3, #0
 8003edc:	72fb      	strb	r3, [r7, #11]
            ciNbtcfg.bF.TSEG1 = 62;
 8003ede:	233e      	movs	r3, #62	; 0x3e
 8003ee0:	72bb      	strb	r3, [r7, #10]
            ciNbtcfg.bF.TSEG2 = 15;
 8003ee2:	7a7b      	ldrb	r3, [r7, #9]
 8003ee4:	220f      	movs	r2, #15
 8003ee6:	f362 0306 	bfi	r3, r2, #0, #7
 8003eea:	727b      	strb	r3, [r7, #9]
            ciNbtcfg.bF.SJW = 15;
 8003eec:	7a3b      	ldrb	r3, [r7, #8]
 8003eee:	220f      	movs	r2, #15
 8003ef0:	f362 0306 	bfi	r3, r2, #0, #7
 8003ef4:	723b      	strb	r3, [r7, #8]
            break;
 8003ef6:	e002      	b.n	8003efe <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0xea>

        default:
            return -1;
 8003ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8003efc:	e010      	b.n	8003f20 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0x10c>
            break;
    }

    // Write Bit time registers
    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiNBTCFG, ciNbtcfg.word);
 8003efe:	68ba      	ldr	r2, [r7, #8]
 8003f00:	79fb      	ldrb	r3, [r7, #7]
 8003f02:	2104      	movs	r1, #4
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7fe f8b7 	bl	8002078 <DRV_CANFDSPI_WriteWord>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 8003f0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d002      	beq.n	8003f1c <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0x108>
        return -2;
 8003f16:	f06f 0301 	mvn.w	r3, #1
 8003f1a:	e001      	b.n	8003f20 <DRV_CANFDSPI_BitTimeConfigureNominal10MHz+0x10c>
    }

    return spiTransferError;
 8003f1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3710      	adds	r7, #16
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	003e0f0f 	.word	0x003e0f0f

08003f2c <DRV_CANFDSPI_BitTimeConfigureData10MHz>:

int8_t DRV_CANFDSPI_BitTimeConfigureData10MHz(CANFDSPI_MODULE_ID index,
        CAN_BITTIME_SETUP bitTime, CAN_SSP_MODE sspMode)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b086      	sub	sp, #24
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	4603      	mov	r3, r0
 8003f34:	71fb      	strb	r3, [r7, #7]
 8003f36:	460b      	mov	r3, r1
 8003f38:	71bb      	strb	r3, [r7, #6]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	717b      	strb	r3, [r7, #5]
    int8_t spiTransferError = 0;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	75fb      	strb	r3, [r7, #23]
    REG_CiDBTCFG ciDbtcfg;
    REG_CiTDC ciTdc;
    //    sspMode;

    ciDbtcfg.word = canControlResetValues[cREGADDR_CiDBTCFG / 4];
 8003f42:	4b92      	ldr	r3, [pc, #584]	; (800418c <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x260>)
 8003f44:	60fb      	str	r3, [r7, #12]
    ciTdc.word = 0;
 8003f46:	2300      	movs	r3, #0
 8003f48:	60bb      	str	r3, [r7, #8]

    // Configure Bit time and sample point
    ciTdc.bF.TDCMode = CAN_SSP_MODE_AUTO;
 8003f4a:	7abb      	ldrb	r3, [r7, #10]
 8003f4c:	2202      	movs	r2, #2
 8003f4e:	f362 0301 	bfi	r3, r2, #0, #2
 8003f52:	72bb      	strb	r3, [r7, #10]
    uint32_t tdcValue = 0;
 8003f54:	2300      	movs	r3, #0
 8003f56:	613b      	str	r3, [r7, #16]

    // Data Bit rate and SSP
    switch (bitTime) {
 8003f58:	79bb      	ldrb	r3, [r7, #6]
 8003f5a:	2b11      	cmp	r3, #17
 8003f5c:	f200 80ef 	bhi.w	800413e <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x212>
 8003f60:	a201      	add	r2, pc, #4	; (adr r2, 8003f68 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x3c>)
 8003f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f66:	bf00      	nop
 8003f68:	08003fb1 	.word	0x08003fb1
 8003f6c:	08003fef 	.word	0x08003fef
 8003f70:	0800413f 	.word	0x0800413f
 8003f74:	08004029 	.word	0x08004029
 8003f78:	08004029 	.word	0x08004029
 8003f7c:	08004029 	.word	0x08004029
 8003f80:	08004029 	.word	0x08004029
 8003f84:	08004029 	.word	0x08004029
 8003f88:	0800402f 	.word	0x0800402f
 8003f8c:	08004075 	.word	0x08004075
 8003f90:	080040bb 	.word	0x080040bb
 8003f94:	080040f9 	.word	0x080040f9
 8003f98:	080040ff 	.word	0x080040ff
 8003f9c:	08004139 	.word	0x08004139
 8003fa0:	08004139 	.word	0x08004139
 8003fa4:	08004029 	.word	0x08004029
 8003fa8:	08004029 	.word	0x08004029
 8003fac:	0800402f 	.word	0x0800402f
        case CAN_500K_1M:
            ciDbtcfg.bF.BRP = 0;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 6;
 8003fb4:	7bbb      	ldrb	r3, [r7, #14]
 8003fb6:	2206      	movs	r2, #6
 8003fb8:	f362 0304 	bfi	r3, r2, #0, #5
 8003fbc:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 1;
 8003fbe:	7b7b      	ldrb	r3, [r7, #13]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f362 0303 	bfi	r3, r2, #0, #4
 8003fc6:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 1;
 8003fc8:	7b3b      	ldrb	r3, [r7, #12]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f362 0303 	bfi	r3, r2, #0, #4
 8003fd0:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 7;
 8003fd2:	7a7b      	ldrb	r3, [r7, #9]
 8003fd4:	2207      	movs	r2, #7
 8003fd6:	f362 0306 	bfi	r3, r2, #0, #7
 8003fda:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fe2:	b2da      	uxtb	r2, r3
 8003fe4:	7a3b      	ldrb	r3, [r7, #8]
 8003fe6:	f362 0305 	bfi	r3, r2, #0, #6
 8003fea:	723b      	strb	r3, [r7, #8]
            break;
 8003fec:	e0aa      	b.n	8004144 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x218>
        case CAN_500K_2M:
            // Data BR
            ciDbtcfg.bF.BRP = 0;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 2;
 8003ff2:	7bbb      	ldrb	r3, [r7, #14]
 8003ff4:	2202      	movs	r2, #2
 8003ff6:	f362 0304 	bfi	r3, r2, #0, #5
 8003ffa:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 8003ffc:	7b7b      	ldrb	r3, [r7, #13]
 8003ffe:	f36f 0303 	bfc	r3, #0, #4
 8004002:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 8004004:	7b3b      	ldrb	r3, [r7, #12]
 8004006:	f36f 0303 	bfc	r3, #0, #4
 800400a:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 3;
 800400c:	7a7b      	ldrb	r3, [r7, #9]
 800400e:	2203      	movs	r2, #3
 8004010:	f362 0306 	bfi	r3, r2, #0, #7
 8004014:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800401c:	b2da      	uxtb	r2, r3
 800401e:	7a3b      	ldrb	r3, [r7, #8]
 8004020:	f362 0305 	bfi	r3, r2, #0, #6
 8004024:	723b      	strb	r3, [r7, #8]
            break;
 8004026:	e08d      	b.n	8004144 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x218>
        case CAN_500K_8M:
        case CAN_500K_10M:
        case CAN_1000K_4M:
        case CAN_1000K_8M:
            //qDebug("Data Bitrate not feasible with this clock!");
            return -1;
 8004028:	f04f 33ff 	mov.w	r3, #4294967295
 800402c:	e0aa      	b.n	8004184 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x258>
            break;

        case CAN_250K_500K:
        case CAN_125K_500K:
            ciDbtcfg.bF.BRP = 0;
 800402e:	2300      	movs	r3, #0
 8004030:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 14;
 8004032:	7bbb      	ldrb	r3, [r7, #14]
 8004034:	220e      	movs	r2, #14
 8004036:	f362 0304 	bfi	r3, r2, #0, #5
 800403a:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 3;
 800403c:	7b7b      	ldrb	r3, [r7, #13]
 800403e:	2203      	movs	r2, #3
 8004040:	f362 0303 	bfi	r3, r2, #0, #4
 8004044:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 3;
 8004046:	7b3b      	ldrb	r3, [r7, #12]
 8004048:	2203      	movs	r2, #3
 800404a:	f362 0303 	bfi	r3, r2, #0, #4
 800404e:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 15;
 8004050:	7a7b      	ldrb	r3, [r7, #9]
 8004052:	220f      	movs	r2, #15
 8004054:	f362 0306 	bfi	r3, r2, #0, #7
 8004058:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004060:	b2da      	uxtb	r2, r3
 8004062:	7a3b      	ldrb	r3, [r7, #8]
 8004064:	f362 0305 	bfi	r3, r2, #0, #6
 8004068:	723b      	strb	r3, [r7, #8]
            ciTdc.bF.TDCMode = CAN_SSP_MODE_OFF;
 800406a:	7abb      	ldrb	r3, [r7, #10]
 800406c:	f36f 0301 	bfc	r3, #0, #2
 8004070:	72bb      	strb	r3, [r7, #10]
            break;
 8004072:	e067      	b.n	8004144 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x218>
        case CAN_250K_833K:
            ciDbtcfg.bF.BRP = 0;
 8004074:	2300      	movs	r3, #0
 8004076:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 7;
 8004078:	7bbb      	ldrb	r3, [r7, #14]
 800407a:	2207      	movs	r2, #7
 800407c:	f362 0304 	bfi	r3, r2, #0, #5
 8004080:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 2;
 8004082:	7b7b      	ldrb	r3, [r7, #13]
 8004084:	2202      	movs	r2, #2
 8004086:	f362 0303 	bfi	r3, r2, #0, #4
 800408a:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 2;
 800408c:	7b3b      	ldrb	r3, [r7, #12]
 800408e:	2202      	movs	r2, #2
 8004090:	f362 0303 	bfi	r3, r2, #0, #4
 8004094:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 8;
 8004096:	7a7b      	ldrb	r3, [r7, #9]
 8004098:	2208      	movs	r2, #8
 800409a:	f362 0306 	bfi	r3, r2, #0, #7
 800409e:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040a6:	b2da      	uxtb	r2, r3
 80040a8:	7a3b      	ldrb	r3, [r7, #8]
 80040aa:	f362 0305 	bfi	r3, r2, #0, #6
 80040ae:	723b      	strb	r3, [r7, #8]
            ciTdc.bF.TDCMode = CAN_SSP_MODE_OFF;
 80040b0:	7abb      	ldrb	r3, [r7, #10]
 80040b2:	f36f 0301 	bfc	r3, #0, #2
 80040b6:	72bb      	strb	r3, [r7, #10]
            break;
 80040b8:	e044      	b.n	8004144 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x218>
        case CAN_250K_1M:
            ciDbtcfg.bF.BRP = 0;
 80040ba:	2300      	movs	r3, #0
 80040bc:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 6;
 80040be:	7bbb      	ldrb	r3, [r7, #14]
 80040c0:	2206      	movs	r2, #6
 80040c2:	f362 0304 	bfi	r3, r2, #0, #5
 80040c6:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 1;
 80040c8:	7b7b      	ldrb	r3, [r7, #13]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f362 0303 	bfi	r3, r2, #0, #4
 80040d0:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 1;
 80040d2:	7b3b      	ldrb	r3, [r7, #12]
 80040d4:	2201      	movs	r2, #1
 80040d6:	f362 0303 	bfi	r3, r2, #0, #4
 80040da:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 7;
 80040dc:	7a7b      	ldrb	r3, [r7, #9]
 80040de:	2207      	movs	r2, #7
 80040e0:	f362 0306 	bfi	r3, r2, #0, #7
 80040e4:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040ec:	b2da      	uxtb	r2, r3
 80040ee:	7a3b      	ldrb	r3, [r7, #8]
 80040f0:	f362 0305 	bfi	r3, r2, #0, #6
 80040f4:	723b      	strb	r3, [r7, #8]
            break;
 80040f6:	e025      	b.n	8004144 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x218>
        case CAN_250K_1M5:
            //qDebug("Data Bitrate not feasible with this clock!");
            return -1;
 80040f8:	f04f 33ff 	mov.w	r3, #4294967295
 80040fc:	e042      	b.n	8004184 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x258>
            break;
        case CAN_250K_2M:
            ciDbtcfg.bF.BRP = 0;
 80040fe:	2300      	movs	r3, #0
 8004100:	73fb      	strb	r3, [r7, #15]
            ciDbtcfg.bF.TSEG1 = 2;
 8004102:	7bbb      	ldrb	r3, [r7, #14]
 8004104:	2202      	movs	r2, #2
 8004106:	f362 0304 	bfi	r3, r2, #0, #5
 800410a:	73bb      	strb	r3, [r7, #14]
            ciDbtcfg.bF.TSEG2 = 0;
 800410c:	7b7b      	ldrb	r3, [r7, #13]
 800410e:	f36f 0303 	bfc	r3, #0, #4
 8004112:	737b      	strb	r3, [r7, #13]
            ciDbtcfg.bF.SJW = 0;
 8004114:	7b3b      	ldrb	r3, [r7, #12]
 8004116:	f36f 0303 	bfc	r3, #0, #4
 800411a:	733b      	strb	r3, [r7, #12]
            // SSP
            ciTdc.bF.TDCOffset = 3;
 800411c:	7a7b      	ldrb	r3, [r7, #9]
 800411e:	2203      	movs	r2, #3
 8004120:	f362 0306 	bfi	r3, r2, #0, #7
 8004124:	727b      	strb	r3, [r7, #9]
            ciTdc.bF.TDCValue = tdcValue;
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800412c:	b2da      	uxtb	r2, r3
 800412e:	7a3b      	ldrb	r3, [r7, #8]
 8004130:	f362 0305 	bfi	r3, r2, #0, #6
 8004134:	723b      	strb	r3, [r7, #8]
            break;
 8004136:	e005      	b.n	8004144 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x218>
        case CAN_250K_3M:
        case CAN_250K_4M:
            //qDebug("Data Bitrate not feasible with this clock!");
            return -1;
 8004138:	f04f 33ff 	mov.w	r3, #4294967295
 800413c:	e022      	b.n	8004184 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x258>
            break;

        default:
            return -1;
 800413e:	f04f 33ff 	mov.w	r3, #4294967295
 8004142:	e01f      	b.n	8004184 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x258>
            break;
    }

    // Write Bit time registers
    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiDBTCFG, ciDbtcfg.word);
 8004144:	68fa      	ldr	r2, [r7, #12]
 8004146:	79fb      	ldrb	r3, [r7, #7]
 8004148:	2108      	movs	r1, #8
 800414a:	4618      	mov	r0, r3
 800414c:	f7fd ff94 	bl	8002078 <DRV_CANFDSPI_WriteWord>
 8004150:	4603      	mov	r3, r0
 8004152:	75fb      	strb	r3, [r7, #23]
    if (spiTransferError) {
 8004154:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d002      	beq.n	8004162 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x236>
        return -2;
 800415c:	f06f 0301 	mvn.w	r3, #1
 8004160:	e010      	b.n	8004184 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x258>
#ifdef REV_A
    ciTdc.bF.TDCOffset = 0;
    ciTdc.bF.TDCValue = 0;
#endif

    spiTransferError = DRV_CANFDSPI_WriteWord(index, cREGADDR_CiTDC, ciTdc.word);
 8004162:	68ba      	ldr	r2, [r7, #8]
 8004164:	79fb      	ldrb	r3, [r7, #7]
 8004166:	210c      	movs	r1, #12
 8004168:	4618      	mov	r0, r3
 800416a:	f7fd ff85 	bl	8002078 <DRV_CANFDSPI_WriteWord>
 800416e:	4603      	mov	r3, r0
 8004170:	75fb      	strb	r3, [r7, #23]
    if (spiTransferError) {
 8004172:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d002      	beq.n	8004180 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x254>
        return -3;
 800417a:	f06f 0302 	mvn.w	r3, #2
 800417e:	e001      	b.n	8004184 <DRV_CANFDSPI_BitTimeConfigureData10MHz+0x258>
    }

    return spiTransferError;
 8004180:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004184:	4618      	mov	r0, r3
 8004186:	3718      	adds	r7, #24
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	000e0303 	.word	0x000e0303

08004190 <DRV_CANFDSPI_GpioModeConfigure>:
// *****************************************************************************
// Section: GPIO

int8_t DRV_CANFDSPI_GpioModeConfigure(CANFDSPI_MODULE_ID index,
        GPIO_PIN_MODE gpio0, GPIO_PIN_MODE gpio1)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	4603      	mov	r3, r0
 8004198:	71fb      	strb	r3, [r7, #7]
 800419a:	460b      	mov	r3, r1
 800419c:	71bb      	strb	r3, [r7, #6]
 800419e:	4613      	mov	r3, r2
 80041a0:	717b      	strb	r3, [r7, #5]
    int8_t spiTransferError = 0;
 80041a2:	2300      	movs	r3, #0
 80041a4:	73fb      	strb	r3, [r7, #15]
    uint16_t a = 0;
 80041a6:	2300      	movs	r3, #0
 80041a8:	81bb      	strh	r3, [r7, #12]

    // Read
    a = cREGADDR_IOCON + 3;
 80041aa:	f640 6307 	movw	r3, #3591	; 0xe07
 80041ae:	81bb      	strh	r3, [r7, #12]
    REG_IOCON iocon;
    iocon.word = 0;
 80041b0:	2300      	movs	r3, #0
 80041b2:	60bb      	str	r3, [r7, #8]

    spiTransferError = DRV_CANFDSPI_ReadByte(index, a, &iocon.byte[3]);
 80041b4:	f107 0308 	add.w	r3, r7, #8
 80041b8:	1cda      	adds	r2, r3, #3
 80041ba:	89b9      	ldrh	r1, [r7, #12]
 80041bc:	79fb      	ldrb	r3, [r7, #7]
 80041be:	4618      	mov	r0, r3
 80041c0:	f7fd fe76 	bl	8001eb0 <DRV_CANFDSPI_ReadByte>
 80041c4:	4603      	mov	r3, r0
 80041c6:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 80041c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d002      	beq.n	80041d6 <DRV_CANFDSPI_GpioModeConfigure+0x46>
        return -1;
 80041d0:	f04f 33ff 	mov.w	r3, #4294967295
 80041d4:	e020      	b.n	8004218 <DRV_CANFDSPI_GpioModeConfigure+0x88>
    }

    // Modify
    iocon.bF.PinMode0 = gpio0;
 80041d6:	79bb      	ldrb	r3, [r7, #6]
 80041d8:	f003 0301 	and.w	r3, r3, #1
 80041dc:	b2da      	uxtb	r2, r3
 80041de:	7afb      	ldrb	r3, [r7, #11]
 80041e0:	f362 0300 	bfi	r3, r2, #0, #1
 80041e4:	72fb      	strb	r3, [r7, #11]
    iocon.bF.PinMode1 = gpio1;
 80041e6:	797b      	ldrb	r3, [r7, #5]
 80041e8:	f003 0301 	and.w	r3, r3, #1
 80041ec:	b2da      	uxtb	r2, r3
 80041ee:	7afb      	ldrb	r3, [r7, #11]
 80041f0:	f362 0341 	bfi	r3, r2, #1, #1
 80041f4:	72fb      	strb	r3, [r7, #11]

    // Write
    spiTransferError = DRV_CANFDSPI_WriteByte(index, a, iocon.byte[3]);
 80041f6:	7afa      	ldrb	r2, [r7, #11]
 80041f8:	89b9      	ldrh	r1, [r7, #12]
 80041fa:	79fb      	ldrb	r3, [r7, #7]
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7fd fe9b 	bl	8001f38 <DRV_CANFDSPI_WriteByte>
 8004202:	4603      	mov	r3, r0
 8004204:	73fb      	strb	r3, [r7, #15]
    if (spiTransferError) {
 8004206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d002      	beq.n	8004214 <DRV_CANFDSPI_GpioModeConfigure+0x84>
        return -2;
 800420e:	f06f 0301 	mvn.w	r3, #1
 8004212:	e001      	b.n	8004218 <DRV_CANFDSPI_GpioModeConfigure+0x88>
    }

    return spiTransferError;
 8004214:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004218:	4618      	mov	r0, r3
 800421a:	3710      	adds	r7, #16
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <DRV_CANFDSPI_DlcToDataBytes>:
// *****************************************************************************
// *****************************************************************************
// Section: Miscellaneous

uint32_t DRV_CANFDSPI_DlcToDataBytes(CAN_DLC dlc)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	4603      	mov	r3, r0
 8004228:	71fb      	strb	r3, [r7, #7]
    uint32_t dataBytesInObject = 0;
 800422a:	2300      	movs	r3, #0
 800422c:	60fb      	str	r3, [r7, #12]

    //Nop();
    //Nop();

    if (dlc < CAN_DLC_12) {
 800422e:	79fb      	ldrb	r3, [r7, #7]
 8004230:	2b08      	cmp	r3, #8
 8004232:	d802      	bhi.n	800423a <DRV_CANFDSPI_DlcToDataBytes+0x1a>
        dataBytesInObject = dlc;
 8004234:	79fb      	ldrb	r3, [r7, #7]
 8004236:	60fb      	str	r3, [r7, #12]
 8004238:	e02a      	b.n	8004290 <DRV_CANFDSPI_DlcToDataBytes+0x70>
    } else {
        switch (dlc) {
 800423a:	79fb      	ldrb	r3, [r7, #7]
 800423c:	3b09      	subs	r3, #9
 800423e:	2b06      	cmp	r3, #6
 8004240:	d825      	bhi.n	800428e <DRV_CANFDSPI_DlcToDataBytes+0x6e>
 8004242:	a201      	add	r2, pc, #4	; (adr r2, 8004248 <DRV_CANFDSPI_DlcToDataBytes+0x28>)
 8004244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004248:	08004265 	.word	0x08004265
 800424c:	0800426b 	.word	0x0800426b
 8004250:	08004271 	.word	0x08004271
 8004254:	08004277 	.word	0x08004277
 8004258:	0800427d 	.word	0x0800427d
 800425c:	08004283 	.word	0x08004283
 8004260:	08004289 	.word	0x08004289
            case CAN_DLC_12:
                dataBytesInObject = 12;
 8004264:	230c      	movs	r3, #12
 8004266:	60fb      	str	r3, [r7, #12]
                break;
 8004268:	e012      	b.n	8004290 <DRV_CANFDSPI_DlcToDataBytes+0x70>
            case CAN_DLC_16:
                dataBytesInObject = 16;
 800426a:	2310      	movs	r3, #16
 800426c:	60fb      	str	r3, [r7, #12]
                break;
 800426e:	e00f      	b.n	8004290 <DRV_CANFDSPI_DlcToDataBytes+0x70>
            case CAN_DLC_20:
                dataBytesInObject = 20;
 8004270:	2314      	movs	r3, #20
 8004272:	60fb      	str	r3, [r7, #12]
                break;
 8004274:	e00c      	b.n	8004290 <DRV_CANFDSPI_DlcToDataBytes+0x70>
            case CAN_DLC_24:
                dataBytesInObject = 24;
 8004276:	2318      	movs	r3, #24
 8004278:	60fb      	str	r3, [r7, #12]
                break;
 800427a:	e009      	b.n	8004290 <DRV_CANFDSPI_DlcToDataBytes+0x70>
            case CAN_DLC_32:
                dataBytesInObject = 32;
 800427c:	2320      	movs	r3, #32
 800427e:	60fb      	str	r3, [r7, #12]
                break;
 8004280:	e006      	b.n	8004290 <DRV_CANFDSPI_DlcToDataBytes+0x70>
            case CAN_DLC_48:
                dataBytesInObject = 48;
 8004282:	2330      	movs	r3, #48	; 0x30
 8004284:	60fb      	str	r3, [r7, #12]
                break;
 8004286:	e003      	b.n	8004290 <DRV_CANFDSPI_DlcToDataBytes+0x70>
            case CAN_DLC_64:
                dataBytesInObject = 64;
 8004288:	2340      	movs	r3, #64	; 0x40
 800428a:	60fb      	str	r3, [r7, #12]
                break;
 800428c:	e000      	b.n	8004290 <DRV_CANFDSPI_DlcToDataBytes+0x70>
            default:
                break;
 800428e:	bf00      	nop
        }
    }

    return dataBytesInObject;
 8004290:	68fb      	ldr	r3, [r7, #12]
}
 8004292:	4618      	mov	r0, r3
 8004294:	3714      	adds	r7, #20
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop

080042a0 <serialOut>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/***************************************************************************************************************
*     S E R I A L   O U T                                                              P A C K   E M U L A T O R
***************************************************************************************************************/
void serialOut(char* message){
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  getTime();
 80042a8:	f000 f822 	bl	80042f0 <getTime>
  sprintf(txBuffer,"%s %s\r\n",logTime, message);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a0c      	ldr	r2, [pc, #48]	; (80042e0 <serialOut+0x40>)
 80042b0:	490c      	ldr	r1, [pc, #48]	; (80042e4 <serialOut+0x44>)
 80042b2:	480d      	ldr	r0, [pc, #52]	; (80042e8 <serialOut+0x48>)
 80042b4:	f003 f9f0 	bl	8007698 <siprintf>

  if (HAL_UART_Transmit(&huart2, (uint8_t*)txBuffer, strlen(txBuffer), 2000) != HAL_OK){// Sending in normal mode
 80042b8:	480b      	ldr	r0, [pc, #44]	; (80042e8 <serialOut+0x48>)
 80042ba:	f7fb ff89 	bl	80001d0 <strlen>
 80042be:	4603      	mov	r3, r0
 80042c0:	b29a      	uxth	r2, r3
 80042c2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80042c6:	4908      	ldr	r1, [pc, #32]	; (80042e8 <serialOut+0x48>)
 80042c8:	4808      	ldr	r0, [pc, #32]	; (80042ec <serialOut+0x4c>)
 80042ca:	f002 fbe0 	bl	8006a8e <HAL_UART_Transmit>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d001      	beq.n	80042d8 <serialOut+0x38>
    Error_Handler();
 80042d4:	f000 fa62 	bl	800479c <Error_Handler>
  }
}
 80042d8:	bf00      	nop
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	2000c8b4 	.word	0x2000c8b4
 80042e4:	08009dac 	.word	0x08009dac
 80042e8:	2000c8c0 	.word	0x2000c8c0
 80042ec:	2000c870 	.word	0x2000c870

080042f0 <getTime>:

/***************************************************************************************************************
*     T I M E S T A M P                                                                P A C K   E M U L A T O R
***************************************************************************************************************/
void getTime(void){
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b08a      	sub	sp, #40	; 0x28
 80042f4:	af02      	add	r7, sp, #8

  RTC_TimeTypeDef sTime = {0};
 80042f6:	f107 0308 	add.w	r3, r7, #8
 80042fa:	2200      	movs	r2, #0
 80042fc:	601a      	str	r2, [r3, #0]
 80042fe:	605a      	str	r2, [r3, #4]
 8004300:	609a      	str	r2, [r3, #8]
 8004302:	60da      	str	r2, [r3, #12]
 8004304:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004306:	2300      	movs	r3, #0
 8004308:	607b      	str	r3, [r7, #4]

  HAL_RTC_GetTime(&hrtc,&sTime, RTC_FORMAT_BCD);
 800430a:	f107 0308 	add.w	r3, r7, #8
 800430e:	2201      	movs	r2, #1
 8004310:	4619      	mov	r1, r3
 8004312:	480e      	ldr	r0, [pc, #56]	; (800434c <getTime+0x5c>)
 8004314:	f001 fe70 	bl	8005ff8 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc,&sDate, RTC_FORMAT_BCD);
 8004318:	1d3b      	adds	r3, r7, #4
 800431a:	2201      	movs	r2, #1
 800431c:	4619      	mov	r1, r3
 800431e:	480b      	ldr	r0, [pc, #44]	; (800434c <getTime+0x5c>)
 8004320:	f001 ff4c 	bl	80061bc <HAL_RTC_GetDate>
  uint8_t seconds = sTime.Seconds;
 8004324:	7abb      	ldrb	r3, [r7, #10]
 8004326:	77fb      	strb	r3, [r7, #31]
  uint8_t minutes = sTime.Minutes;
 8004328:	7a7b      	ldrb	r3, [r7, #9]
 800432a:	77bb      	strb	r3, [r7, #30]
  uint8_t hours = sTime.Hours;
 800432c:	7a3b      	ldrb	r3, [r7, #8]
 800432e:	777b      	strb	r3, [r7, #29]
  sprintf(logTime,"%02x:%02x:%02x",hours,minutes,seconds);
 8004330:	7f7a      	ldrb	r2, [r7, #29]
 8004332:	7fb9      	ldrb	r1, [r7, #30]
 8004334:	7ffb      	ldrb	r3, [r7, #31]
 8004336:	9300      	str	r3, [sp, #0]
 8004338:	460b      	mov	r3, r1
 800433a:	4905      	ldr	r1, [pc, #20]	; (8004350 <getTime+0x60>)
 800433c:	4805      	ldr	r0, [pc, #20]	; (8004354 <getTime+0x64>)
 800433e:	f003 f9ab 	bl	8007698 <siprintf>
}
 8004342:	bf00      	nop
 8004344:	3720      	adds	r7, #32
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	2000c7f8 	.word	0x2000c7f8
 8004350:	08009db4 	.word	0x08009db4
 8004354:	2000c8b4 	.word	0x2000c8b4

08004358 <HAL_GPIO_EXTI_Callback>:

/***************************************************************************************************************
 *     G P I O     I N T E R R U P T    H A N D L E R   &   C A L L B A C              P A C K   E M U L A T O R
***************************************************************************************************************/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	4603      	mov	r3, r0
 8004360:	80fb      	strh	r3, [r7, #6]

  // Clear Wake Up Flag (when woken from STOP
  //__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);

  if(GPIO_Pin == CAN_INT_Pin){
 8004362:	88fb      	ldrh	r3, [r7, #6]
 8004364:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004368:	d011      	beq.n	800438e <HAL_GPIO_EXTI_Callback+0x36>
    // Interrupt
  }
  else if (GPIO_Pin == CAN_INT0_Pin){
 800436a:	88fb      	ldrh	r3, [r7, #6]
 800436c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004370:	d103      	bne.n	800437a <HAL_GPIO_EXTI_Callback+0x22>
    // TX Interrupt
    canTxInterrupt = 1;
 8004372:	4b0a      	ldr	r3, [pc, #40]	; (800439c <HAL_GPIO_EXTI_Callback+0x44>)
 8004374:	2201      	movs	r2, #1
 8004376:	701a      	strb	r2, [r3, #0]
    appData.state = APP_STATE_RECEIVE;
  }
  else if(GPIO_Pin == USER_BUTTON_Pin){
    // Spawn a new module?
  }
}
 8004378:	e009      	b.n	800438e <HAL_GPIO_EXTI_Callback+0x36>
  else if (GPIO_Pin == CAN_INT1_Pin){
 800437a:	88fb      	ldrh	r3, [r7, #6]
 800437c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004380:	d105      	bne.n	800438e <HAL_GPIO_EXTI_Callback+0x36>
    canRxInterrupt = 1;
 8004382:	4b07      	ldr	r3, [pc, #28]	; (80043a0 <HAL_GPIO_EXTI_Callback+0x48>)
 8004384:	2201      	movs	r2, #1
 8004386:	701a      	strb	r2, [r3, #0]
    appData.state = APP_STATE_RECEIVE;
 8004388:	4b06      	ldr	r3, [pc, #24]	; (80043a4 <HAL_GPIO_EXTI_Callback+0x4c>)
 800438a:	2205      	movs	r2, #5
 800438c:	701a      	strb	r2, [r3, #0]
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	2000c989 	.word	0x2000c989
 80043a0:	2000c988 	.word	0x2000c988
 80043a4:	2000c678 	.word	0x2000c678

080043a8 <writeRTC>:

/***************************************************************************************************************
*     w r i t e R T C                                                                  P A C K   E M U L A T O R
***************************************************************************************************************/
void writeRTC(time_t now)
{
 80043a8:	b5b0      	push	{r4, r5, r7, lr}
 80043aa:	b092      	sub	sp, #72	; 0x48
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	e9c7 0100 	strd	r0, r1, [r7]

 RTC_TimeTypeDef sTime;
 RTC_DateTypeDef sDate;

 struct tm time_tm;
 time_tm = *(localtime(&now));
 80043b2:	463b      	mov	r3, r7
 80043b4:	4618      	mov	r0, r3
 80043b6:	f002 ff09 	bl	80071cc <localtime>
 80043ba:	4603      	mov	r3, r0
 80043bc:	f107 040c 	add.w	r4, r7, #12
 80043c0:	461d      	mov	r5, r3
 80043c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043ca:	682b      	ldr	r3, [r5, #0]
 80043cc:	6023      	str	r3, [r4, #0]

 sTime.Hours = (uint8_t)time_tm.tm_hour;
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 sTime.Minutes = (uint8_t)time_tm.tm_min;
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 sTime.Seconds = (uint8_t)time_tm.tm_sec;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 // Set the time in the RTC
 if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80043e6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80043ea:	2200      	movs	r2, #0
 80043ec:	4619      	mov	r1, r3
 80043ee:	4820      	ldr	r0, [pc, #128]	; (8004470 <writeRTC+0xc8>)
 80043f0:	f001 fd68 	bl	8005ec4 <HAL_RTC_SetTime>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d006      	beq.n	8004408 <writeRTC+0x60>
 {
   sprintf(tempBuffer,"ERROR - HAL_RTC_SetTime returned error"); serialOut(tempBuffer);
 80043fa:	491e      	ldr	r1, [pc, #120]	; (8004474 <writeRTC+0xcc>)
 80043fc:	481e      	ldr	r0, [pc, #120]	; (8004478 <writeRTC+0xd0>)
 80043fe:	f003 f94b 	bl	8007698 <siprintf>
 8004402:	481d      	ldr	r0, [pc, #116]	; (8004478 <writeRTC+0xd0>)
 8004404:	f7ff ff4c 	bl	80042a0 <serialOut>
 }

 if (time_tm.tm_wday == 0) { time_tm.tm_wday = 7; }     // STM32 day order is Monday to Sunday
 8004408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440a:	2b00      	cmp	r3, #0
 800440c:	d101      	bne.n	8004412 <writeRTC+0x6a>
 800440e:	2307      	movs	r3, #7
 8004410:	627b      	str	r3, [r7, #36]	; 0x24
 sDate.WeekDay = (uint8_t)time_tm.tm_wday;
 8004412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004414:	b2db      	uxtb	r3, r3
 8004416:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 sDate.Month = (uint8_t)time_tm.tm_mon+1;               // STM32 month starts at 1
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	b2db      	uxtb	r3, r3
 800441e:	3301      	adds	r3, #1
 8004420:	b2db      	uxtb	r3, r3
 8004422:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 sDate.Date = (uint8_t)time_tm.tm_mday;
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	b2db      	uxtb	r3, r3
 800442a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 sDate.Year = (uint16_t)(time_tm.tm_year + 1900-2000);  // time.h is years since 1900, STM32 is years since 2000
 800442e:	6a3b      	ldr	r3, [r7, #32]
 8004430:	b2db      	uxtb	r3, r3
 8004432:	3b64      	subs	r3, #100	; 0x64
 8004434:	b2db      	uxtb	r3, r3
 8004436:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

//Set the Date in the RTC
 if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800443a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800443e:	2200      	movs	r2, #0
 8004440:	4619      	mov	r1, r3
 8004442:	480b      	ldr	r0, [pc, #44]	; (8004470 <writeRTC+0xc8>)
 8004444:	f001 fe36 	bl	80060b4 <HAL_RTC_SetDate>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d006      	beq.n	800445c <writeRTC+0xb4>
 {
  sprintf(tempBuffer,"ERROR - HAL_RTC_SetDate returned error"); serialOut(tempBuffer);
 800444e:	490b      	ldr	r1, [pc, #44]	; (800447c <writeRTC+0xd4>)
 8004450:	4809      	ldr	r0, [pc, #36]	; (8004478 <writeRTC+0xd0>)
 8004452:	f003 f921 	bl	8007698 <siprintf>
 8004456:	4808      	ldr	r0, [pc, #32]	; (8004478 <writeRTC+0xd0>)
 8004458:	f7ff ff22 	bl	80042a0 <serialOut>
 }

 HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR0,0x32F2);       // lock it in with the backup registers
 800445c:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8004460:	2100      	movs	r1, #0
 8004462:	4803      	ldr	r0, [pc, #12]	; (8004470 <writeRTC+0xc8>)
 8004464:	f001 ffb6 	bl	80063d4 <HAL_RTCEx_BKUPWrite>

}
 8004468:	bf00      	nop
 800446a:	3748      	adds	r7, #72	; 0x48
 800446c:	46bd      	mov	sp, r7
 800446e:	bdb0      	pop	{r4, r5, r7, pc}
 8004470:	2000c7f8 	.word	0x2000c7f8
 8004474:	08009dc4 	.word	0x08009dc4
 8004478:	2000c924 	.word	0x2000c924
 800447c:	08009dec 	.word	0x08009dec

08004480 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004484:	f000 fbb8 	bl	8004bf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004488:	f000 f810 	bl	80044ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800448c:	f000 f8fe 	bl	800468c <MX_GPIO_Init>
  MX_SPI1_Init();
 8004490:	f000 f89c 	bl	80045cc <MX_SPI1_Init>
  MX_RTC_Init();
 8004494:	f000 f874 	bl	8004580 <MX_RTC_Init>
  MX_USART2_UART_Init();
 8004498:	f000 f8ce 	bl	8004638 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */


  DRV_CANFDSPI_Reset(DRV_CANFDSPI_INDEX_0);
 800449c:	2000      	movs	r0, #0
 800449e:	f7fd fcd5 	bl	8001e4c <DRV_CANFDSPI_Reset>
  APP_Initialize();
 80044a2:	f7fc f927 	bl	80006f4 <APP_Initialize>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    APP_Tasks();
 80044a6:	f7fc fab9 	bl	8000a1c <APP_Tasks>
 80044aa:	e7fc      	b.n	80044a6 <main+0x26>

080044ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b094      	sub	sp, #80	; 0x50
 80044b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80044b2:	f107 0320 	add.w	r3, r7, #32
 80044b6:	2230      	movs	r2, #48	; 0x30
 80044b8:	2100      	movs	r1, #0
 80044ba:	4618      	mov	r0, r3
 80044bc:	f002 ffb6 	bl	800742c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80044c0:	f107 030c 	add.w	r3, r7, #12
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	605a      	str	r2, [r3, #4]
 80044ca:	609a      	str	r2, [r3, #8]
 80044cc:	60da      	str	r2, [r3, #12]
 80044ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80044d0:	2300      	movs	r3, #0
 80044d2:	60bb      	str	r3, [r7, #8]
 80044d4:	4b28      	ldr	r3, [pc, #160]	; (8004578 <SystemClock_Config+0xcc>)
 80044d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d8:	4a27      	ldr	r2, [pc, #156]	; (8004578 <SystemClock_Config+0xcc>)
 80044da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044de:	6413      	str	r3, [r2, #64]	; 0x40
 80044e0:	4b25      	ldr	r3, [pc, #148]	; (8004578 <SystemClock_Config+0xcc>)
 80044e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044e8:	60bb      	str	r3, [r7, #8]
 80044ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80044ec:	2300      	movs	r3, #0
 80044ee:	607b      	str	r3, [r7, #4]
 80044f0:	4b22      	ldr	r3, [pc, #136]	; (800457c <SystemClock_Config+0xd0>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a21      	ldr	r2, [pc, #132]	; (800457c <SystemClock_Config+0xd0>)
 80044f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044fa:	6013      	str	r3, [r2, #0]
 80044fc:	4b1f      	ldr	r3, [pc, #124]	; (800457c <SystemClock_Config+0xd0>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004504:	607b      	str	r3, [r7, #4]
 8004506:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8004508:	2309      	movs	r3, #9
 800450a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800450c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004510:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004512:	2301      	movs	r3, #1
 8004514:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004516:	2302      	movs	r3, #2
 8004518:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800451a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800451e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004520:	2304      	movs	r3, #4
 8004522:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8004524:	2340      	movs	r3, #64	; 0x40
 8004526:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8004528:	2304      	movs	r3, #4
 800452a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800452c:	2304      	movs	r3, #4
 800452e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004530:	f107 0320 	add.w	r3, r7, #32
 8004534:	4618      	mov	r0, r3
 8004536:	f000 fed5 	bl	80052e4 <HAL_RCC_OscConfig>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d001      	beq.n	8004544 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8004540:	f000 f92c 	bl	800479c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004544:	230f      	movs	r3, #15
 8004546:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004548:	2302      	movs	r3, #2
 800454a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800454c:	2300      	movs	r3, #0
 800454e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004550:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004554:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004556:	2300      	movs	r3, #0
 8004558:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800455a:	f107 030c 	add.w	r3, r7, #12
 800455e:	2101      	movs	r1, #1
 8004560:	4618      	mov	r0, r3
 8004562:	f001 f937 	bl	80057d4 <HAL_RCC_ClockConfig>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d001      	beq.n	8004570 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800456c:	f000 f916 	bl	800479c <Error_Handler>
  }
}
 8004570:	bf00      	nop
 8004572:	3750      	adds	r7, #80	; 0x50
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	40023800 	.word	0x40023800
 800457c:	40007000 	.word	0x40007000

08004580 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004584:	4b0f      	ldr	r3, [pc, #60]	; (80045c4 <MX_RTC_Init+0x44>)
 8004586:	4a10      	ldr	r2, [pc, #64]	; (80045c8 <MX_RTC_Init+0x48>)
 8004588:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800458a:	4b0e      	ldr	r3, [pc, #56]	; (80045c4 <MX_RTC_Init+0x44>)
 800458c:	2200      	movs	r2, #0
 800458e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8004590:	4b0c      	ldr	r3, [pc, #48]	; (80045c4 <MX_RTC_Init+0x44>)
 8004592:	227f      	movs	r2, #127	; 0x7f
 8004594:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8004596:	4b0b      	ldr	r3, [pc, #44]	; (80045c4 <MX_RTC_Init+0x44>)
 8004598:	22ff      	movs	r2, #255	; 0xff
 800459a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800459c:	4b09      	ldr	r3, [pc, #36]	; (80045c4 <MX_RTC_Init+0x44>)
 800459e:	2200      	movs	r2, #0
 80045a0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80045a2:	4b08      	ldr	r3, [pc, #32]	; (80045c4 <MX_RTC_Init+0x44>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80045a8:	4b06      	ldr	r3, [pc, #24]	; (80045c4 <MX_RTC_Init+0x44>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80045ae:	4805      	ldr	r0, [pc, #20]	; (80045c4 <MX_RTC_Init+0x44>)
 80045b0:	f001 fc12 	bl	8005dd8 <HAL_RTC_Init>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d001      	beq.n	80045be <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80045ba:	f000 f8ef 	bl	800479c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80045be:	bf00      	nop
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	2000c7f8 	.word	0x2000c7f8
 80045c8:	40002800 	.word	0x40002800

080045cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80045d0:	4b17      	ldr	r3, [pc, #92]	; (8004630 <MX_SPI1_Init+0x64>)
 80045d2:	4a18      	ldr	r2, [pc, #96]	; (8004634 <MX_SPI1_Init+0x68>)
 80045d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80045d6:	4b16      	ldr	r3, [pc, #88]	; (8004630 <MX_SPI1_Init+0x64>)
 80045d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80045dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80045de:	4b14      	ldr	r3, [pc, #80]	; (8004630 <MX_SPI1_Init+0x64>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80045e4:	4b12      	ldr	r3, [pc, #72]	; (8004630 <MX_SPI1_Init+0x64>)
 80045e6:	2200      	movs	r2, #0
 80045e8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80045ea:	4b11      	ldr	r3, [pc, #68]	; (8004630 <MX_SPI1_Init+0x64>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80045f0:	4b0f      	ldr	r3, [pc, #60]	; (8004630 <MX_SPI1_Init+0x64>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80045f6:	4b0e      	ldr	r3, [pc, #56]	; (8004630 <MX_SPI1_Init+0x64>)
 80045f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045fc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045fe:	4b0c      	ldr	r3, [pc, #48]	; (8004630 <MX_SPI1_Init+0x64>)
 8004600:	2200      	movs	r2, #0
 8004602:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004604:	4b0a      	ldr	r3, [pc, #40]	; (8004630 <MX_SPI1_Init+0x64>)
 8004606:	2200      	movs	r2, #0
 8004608:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800460a:	4b09      	ldr	r3, [pc, #36]	; (8004630 <MX_SPI1_Init+0x64>)
 800460c:	2200      	movs	r2, #0
 800460e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004610:	4b07      	ldr	r3, [pc, #28]	; (8004630 <MX_SPI1_Init+0x64>)
 8004612:	2200      	movs	r2, #0
 8004614:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004616:	4b06      	ldr	r3, [pc, #24]	; (8004630 <MX_SPI1_Init+0x64>)
 8004618:	220a      	movs	r2, #10
 800461a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800461c:	4804      	ldr	r0, [pc, #16]	; (8004630 <MX_SPI1_Init+0x64>)
 800461e:	f001 fef3 	bl	8006408 <HAL_SPI_Init>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d001      	beq.n	800462c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004628:	f000 f8b8 	bl	800479c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800462c:	bf00      	nop
 800462e:	bd80      	pop	{r7, pc}
 8004630:	2000c818 	.word	0x2000c818
 8004634:	40013000 	.word	0x40013000

08004638 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 1 */


  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800463c:	4b11      	ldr	r3, [pc, #68]	; (8004684 <MX_USART2_UART_Init+0x4c>)
 800463e:	4a12      	ldr	r2, [pc, #72]	; (8004688 <MX_USART2_UART_Init+0x50>)
 8004640:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004642:	4b10      	ldr	r3, [pc, #64]	; (8004684 <MX_USART2_UART_Init+0x4c>)
 8004644:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004648:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800464a:	4b0e      	ldr	r3, [pc, #56]	; (8004684 <MX_USART2_UART_Init+0x4c>)
 800464c:	2200      	movs	r2, #0
 800464e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004650:	4b0c      	ldr	r3, [pc, #48]	; (8004684 <MX_USART2_UART_Init+0x4c>)
 8004652:	2200      	movs	r2, #0
 8004654:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004656:	4b0b      	ldr	r3, [pc, #44]	; (8004684 <MX_USART2_UART_Init+0x4c>)
 8004658:	2200      	movs	r2, #0
 800465a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800465c:	4b09      	ldr	r3, [pc, #36]	; (8004684 <MX_USART2_UART_Init+0x4c>)
 800465e:	220c      	movs	r2, #12
 8004660:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004662:	4b08      	ldr	r3, [pc, #32]	; (8004684 <MX_USART2_UART_Init+0x4c>)
 8004664:	2200      	movs	r2, #0
 8004666:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004668:	4b06      	ldr	r3, [pc, #24]	; (8004684 <MX_USART2_UART_Init+0x4c>)
 800466a:	2200      	movs	r2, #0
 800466c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800466e:	4805      	ldr	r0, [pc, #20]	; (8004684 <MX_USART2_UART_Init+0x4c>)
 8004670:	f002 f9c0 	bl	80069f4 <HAL_UART_Init>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	d001      	beq.n	800467e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800467a:	f000 f88f 	bl	800479c <Error_Handler>
  /* USER CODE BEGIN USART2_Init 2 */


  /* USER CODE END USART2_Init 2 */

}
 800467e:	bf00      	nop
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	2000c870 	.word	0x2000c870
 8004688:	40004400 	.word	0x40004400

0800468c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b088      	sub	sp, #32
 8004690:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004692:	f107 030c 	add.w	r3, r7, #12
 8004696:	2200      	movs	r2, #0
 8004698:	601a      	str	r2, [r3, #0]
 800469a:	605a      	str	r2, [r3, #4]
 800469c:	609a      	str	r2, [r3, #8]
 800469e:	60da      	str	r2, [r3, #12]
 80046a0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80046a2:	2300      	movs	r3, #0
 80046a4:	60bb      	str	r3, [r7, #8]
 80046a6:	4b3a      	ldr	r3, [pc, #232]	; (8004790 <MX_GPIO_Init+0x104>)
 80046a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046aa:	4a39      	ldr	r2, [pc, #228]	; (8004790 <MX_GPIO_Init+0x104>)
 80046ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046b0:	6313      	str	r3, [r2, #48]	; 0x30
 80046b2:	4b37      	ldr	r3, [pc, #220]	; (8004790 <MX_GPIO_Init+0x104>)
 80046b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ba:	60bb      	str	r3, [r7, #8]
 80046bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80046be:	2300      	movs	r3, #0
 80046c0:	607b      	str	r3, [r7, #4]
 80046c2:	4b33      	ldr	r3, [pc, #204]	; (8004790 <MX_GPIO_Init+0x104>)
 80046c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c6:	4a32      	ldr	r2, [pc, #200]	; (8004790 <MX_GPIO_Init+0x104>)
 80046c8:	f043 0301 	orr.w	r3, r3, #1
 80046cc:	6313      	str	r3, [r2, #48]	; 0x30
 80046ce:	4b30      	ldr	r3, [pc, #192]	; (8004790 <MX_GPIO_Init+0x104>)
 80046d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d2:	f003 0301 	and.w	r3, r3, #1
 80046d6:	607b      	str	r3, [r7, #4]
 80046d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80046da:	2300      	movs	r3, #0
 80046dc:	603b      	str	r3, [r7, #0]
 80046de:	4b2c      	ldr	r3, [pc, #176]	; (8004790 <MX_GPIO_Init+0x104>)
 80046e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e2:	4a2b      	ldr	r2, [pc, #172]	; (8004790 <MX_GPIO_Init+0x104>)
 80046e4:	f043 0308 	orr.w	r3, r3, #8
 80046e8:	6313      	str	r3, [r2, #48]	; 0x30
 80046ea:	4b29      	ldr	r3, [pc, #164]	; (8004790 <MX_GPIO_Init+0x104>)
 80046ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ee:	f003 0308 	and.w	r3, r3, #8
 80046f2:	603b      	str	r3, [r7, #0]
 80046f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CAN_CS_Pin|LED4_GREEN_Pin|LED3_ORANGE_Pin|LED5_RED_Pin
 80046f6:	2200      	movs	r2, #0
 80046f8:	f44f 4171 	mov.w	r1, #61696	; 0xf100
 80046fc:	4825      	ldr	r0, [pc, #148]	; (8004794 <MX_GPIO_Init+0x108>)
 80046fe:	f000 fdbf 	bl	8005280 <HAL_GPIO_WritePin>
                          |LED6_BLUE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8004702:	2301      	movs	r3, #1
 8004704:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004706:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800470a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800470c:	2300      	movs	r3, #0
 800470e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8004710:	f107 030c 	add.w	r3, r7, #12
 8004714:	4619      	mov	r1, r3
 8004716:	4820      	ldr	r0, [pc, #128]	; (8004798 <MX_GPIO_Init+0x10c>)
 8004718:	f000 fc16 	bl	8004f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN_CS_Pin LED4_GREEN_Pin LED3_ORANGE_Pin LED5_RED_Pin
                           LED6_BLUE_Pin */
  GPIO_InitStruct.Pin = CAN_CS_Pin|LED4_GREEN_Pin|LED3_ORANGE_Pin|LED5_RED_Pin
 800471c:	f44f 4371 	mov.w	r3, #61696	; 0xf100
 8004720:	60fb      	str	r3, [r7, #12]
                          |LED6_BLUE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004722:	2301      	movs	r3, #1
 8004724:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004726:	2300      	movs	r3, #0
 8004728:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800472a:	2300      	movs	r3, #0
 800472c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800472e:	f107 030c 	add.w	r3, r7, #12
 8004732:	4619      	mov	r1, r3
 8004734:	4817      	ldr	r0, [pc, #92]	; (8004794 <MX_GPIO_Init+0x108>)
 8004736:	f000 fc07 	bl	8004f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN_INT_Pin CAN_INT1_Pin CAN_INT0_Pin */
  GPIO_InitStruct.Pin = CAN_INT_Pin|CAN_INT1_Pin|CAN_INT0_Pin;
 800473a:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 800473e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004740:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8004744:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004746:	2301      	movs	r3, #1
 8004748:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800474a:	f107 030c 	add.w	r3, r7, #12
 800474e:	4619      	mov	r1, r3
 8004750:	4810      	ldr	r0, [pc, #64]	; (8004794 <MX_GPIO_Init+0x108>)
 8004752:	f000 fbf9 	bl	8004f48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8004756:	2200      	movs	r2, #0
 8004758:	2100      	movs	r1, #0
 800475a:	2006      	movs	r0, #6
 800475c:	f000 fbbd 	bl	8004eda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004760:	2006      	movs	r0, #6
 8004762:	f000 fbd6 	bl	8004f12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004766:	2200      	movs	r2, #0
 8004768:	2100      	movs	r1, #0
 800476a:	2017      	movs	r0, #23
 800476c:	f000 fbb5 	bl	8004eda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004770:	2017      	movs	r0, #23
 8004772:	f000 fbce 	bl	8004f12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004776:	2200      	movs	r2, #0
 8004778:	2100      	movs	r1, #0
 800477a:	2028      	movs	r0, #40	; 0x28
 800477c:	f000 fbad 	bl	8004eda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004780:	2028      	movs	r0, #40	; 0x28
 8004782:	f000 fbc6 	bl	8004f12 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004786:	bf00      	nop
 8004788:	3720      	adds	r7, #32
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	40023800 	.word	0x40023800
 8004794:	40020c00 	.word	0x40020c00
 8004798:	40020000 	.word	0x40020000

0800479c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80047a0:	b672      	cpsid	i
}
 80047a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80047a4:	e7fe      	b.n	80047a4 <Error_Handler+0x8>
	...

080047a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047ae:	2300      	movs	r3, #0
 80047b0:	607b      	str	r3, [r7, #4]
 80047b2:	4b10      	ldr	r3, [pc, #64]	; (80047f4 <HAL_MspInit+0x4c>)
 80047b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047b6:	4a0f      	ldr	r2, [pc, #60]	; (80047f4 <HAL_MspInit+0x4c>)
 80047b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047bc:	6453      	str	r3, [r2, #68]	; 0x44
 80047be:	4b0d      	ldr	r3, [pc, #52]	; (80047f4 <HAL_MspInit+0x4c>)
 80047c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047c6:	607b      	str	r3, [r7, #4]
 80047c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80047ca:	2300      	movs	r3, #0
 80047cc:	603b      	str	r3, [r7, #0]
 80047ce:	4b09      	ldr	r3, [pc, #36]	; (80047f4 <HAL_MspInit+0x4c>)
 80047d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d2:	4a08      	ldr	r2, [pc, #32]	; (80047f4 <HAL_MspInit+0x4c>)
 80047d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047d8:	6413      	str	r3, [r2, #64]	; 0x40
 80047da:	4b06      	ldr	r3, [pc, #24]	; (80047f4 <HAL_MspInit+0x4c>)
 80047dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047e2:	603b      	str	r3, [r7, #0]
 80047e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80047e6:	bf00      	nop
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	40023800 	.word	0x40023800

080047f8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b086      	sub	sp, #24
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004800:	f107 0308 	add.w	r3, r7, #8
 8004804:	2200      	movs	r2, #0
 8004806:	601a      	str	r2, [r3, #0]
 8004808:	605a      	str	r2, [r3, #4]
 800480a:	609a      	str	r2, [r3, #8]
 800480c:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a0c      	ldr	r2, [pc, #48]	; (8004844 <HAL_RTC_MspInit+0x4c>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d111      	bne.n	800483c <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004818:	2302      	movs	r3, #2
 800481a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800481c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004820:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004822:	f107 0308 	add.w	r3, r7, #8
 8004826:	4618      	mov	r0, r3
 8004828:	f001 f9f4 	bl	8005c14 <HAL_RCCEx_PeriphCLKConfig>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d001      	beq.n	8004836 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8004832:	f7ff ffb3 	bl	800479c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004836:	4b04      	ldr	r3, [pc, #16]	; (8004848 <HAL_RTC_MspInit+0x50>)
 8004838:	2201      	movs	r2, #1
 800483a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800483c:	bf00      	nop
 800483e:	3718      	adds	r7, #24
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	40002800 	.word	0x40002800
 8004848:	42470e3c 	.word	0x42470e3c

0800484c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b08a      	sub	sp, #40	; 0x28
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004854:	f107 0314 	add.w	r3, r7, #20
 8004858:	2200      	movs	r2, #0
 800485a:	601a      	str	r2, [r3, #0]
 800485c:	605a      	str	r2, [r3, #4]
 800485e:	609a      	str	r2, [r3, #8]
 8004860:	60da      	str	r2, [r3, #12]
 8004862:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a19      	ldr	r2, [pc, #100]	; (80048d0 <HAL_SPI_MspInit+0x84>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d12b      	bne.n	80048c6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800486e:	2300      	movs	r3, #0
 8004870:	613b      	str	r3, [r7, #16]
 8004872:	4b18      	ldr	r3, [pc, #96]	; (80048d4 <HAL_SPI_MspInit+0x88>)
 8004874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004876:	4a17      	ldr	r2, [pc, #92]	; (80048d4 <HAL_SPI_MspInit+0x88>)
 8004878:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800487c:	6453      	str	r3, [r2, #68]	; 0x44
 800487e:	4b15      	ldr	r3, [pc, #84]	; (80048d4 <HAL_SPI_MspInit+0x88>)
 8004880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004882:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004886:	613b      	str	r3, [r7, #16]
 8004888:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800488a:	2300      	movs	r3, #0
 800488c:	60fb      	str	r3, [r7, #12]
 800488e:	4b11      	ldr	r3, [pc, #68]	; (80048d4 <HAL_SPI_MspInit+0x88>)
 8004890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004892:	4a10      	ldr	r2, [pc, #64]	; (80048d4 <HAL_SPI_MspInit+0x88>)
 8004894:	f043 0301 	orr.w	r3, r3, #1
 8004898:	6313      	str	r3, [r2, #48]	; 0x30
 800489a:	4b0e      	ldr	r3, [pc, #56]	; (80048d4 <HAL_SPI_MspInit+0x88>)
 800489c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	60fb      	str	r3, [r7, #12]
 80048a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80048a6:	23e0      	movs	r3, #224	; 0xe0
 80048a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048aa:	2302      	movs	r3, #2
 80048ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ae:	2300      	movs	r3, #0
 80048b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048b2:	2303      	movs	r3, #3
 80048b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80048b6:	2305      	movs	r3, #5
 80048b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048ba:	f107 0314 	add.w	r3, r7, #20
 80048be:	4619      	mov	r1, r3
 80048c0:	4805      	ldr	r0, [pc, #20]	; (80048d8 <HAL_SPI_MspInit+0x8c>)
 80048c2:	f000 fb41 	bl	8004f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80048c6:	bf00      	nop
 80048c8:	3728      	adds	r7, #40	; 0x28
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	40013000 	.word	0x40013000
 80048d4:	40023800 	.word	0x40023800
 80048d8:	40020000 	.word	0x40020000

080048dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b08a      	sub	sp, #40	; 0x28
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048e4:	f107 0314 	add.w	r3, r7, #20
 80048e8:	2200      	movs	r2, #0
 80048ea:	601a      	str	r2, [r3, #0]
 80048ec:	605a      	str	r2, [r3, #4]
 80048ee:	609a      	str	r2, [r3, #8]
 80048f0:	60da      	str	r2, [r3, #12]
 80048f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a19      	ldr	r2, [pc, #100]	; (8004960 <HAL_UART_MspInit+0x84>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d12b      	bne.n	8004956 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80048fe:	2300      	movs	r3, #0
 8004900:	613b      	str	r3, [r7, #16]
 8004902:	4b18      	ldr	r3, [pc, #96]	; (8004964 <HAL_UART_MspInit+0x88>)
 8004904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004906:	4a17      	ldr	r2, [pc, #92]	; (8004964 <HAL_UART_MspInit+0x88>)
 8004908:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800490c:	6413      	str	r3, [r2, #64]	; 0x40
 800490e:	4b15      	ldr	r3, [pc, #84]	; (8004964 <HAL_UART_MspInit+0x88>)
 8004910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004916:	613b      	str	r3, [r7, #16]
 8004918:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800491a:	2300      	movs	r3, #0
 800491c:	60fb      	str	r3, [r7, #12]
 800491e:	4b11      	ldr	r3, [pc, #68]	; (8004964 <HAL_UART_MspInit+0x88>)
 8004920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004922:	4a10      	ldr	r2, [pc, #64]	; (8004964 <HAL_UART_MspInit+0x88>)
 8004924:	f043 0301 	orr.w	r3, r3, #1
 8004928:	6313      	str	r3, [r2, #48]	; 0x30
 800492a:	4b0e      	ldr	r3, [pc, #56]	; (8004964 <HAL_UART_MspInit+0x88>)
 800492c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	60fb      	str	r3, [r7, #12]
 8004934:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004936:	230c      	movs	r3, #12
 8004938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800493a:	2302      	movs	r3, #2
 800493c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800493e:	2300      	movs	r3, #0
 8004940:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004942:	2303      	movs	r3, #3
 8004944:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004946:	2307      	movs	r3, #7
 8004948:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800494a:	f107 0314 	add.w	r3, r7, #20
 800494e:	4619      	mov	r1, r3
 8004950:	4805      	ldr	r0, [pc, #20]	; (8004968 <HAL_UART_MspInit+0x8c>)
 8004952:	f000 faf9 	bl	8004f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004956:	bf00      	nop
 8004958:	3728      	adds	r7, #40	; 0x28
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	40004400 	.word	0x40004400
 8004964:	40023800 	.word	0x40023800
 8004968:	40020000 	.word	0x40020000

0800496c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800496c:	b480      	push	{r7}
 800496e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004970:	e7fe      	b.n	8004970 <NMI_Handler+0x4>

08004972 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004972:	b480      	push	{r7}
 8004974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004976:	e7fe      	b.n	8004976 <HardFault_Handler+0x4>

08004978 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004978:	b480      	push	{r7}
 800497a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800497c:	e7fe      	b.n	800497c <MemManage_Handler+0x4>

0800497e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800497e:	b480      	push	{r7}
 8004980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004982:	e7fe      	b.n	8004982 <BusFault_Handler+0x4>

08004984 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004988:	e7fe      	b.n	8004988 <UsageFault_Handler+0x4>

0800498a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800498a:	b480      	push	{r7}
 800498c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800498e:	bf00      	nop
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr

08004998 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004998:	b480      	push	{r7}
 800499a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800499c:	bf00      	nop
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr

080049a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80049a6:	b480      	push	{r7}
 80049a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80049aa:	bf00      	nop
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80049b8:	f000 f970 	bl	8004c9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80049bc:	bf00      	nop
 80049be:	bd80      	pop	{r7, pc}

080049c0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_Pin);
 80049c4:	2001      	movs	r0, #1
 80049c6:	f000 fc75 	bl	80052b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80049ca:	bf00      	nop
 80049cc:	bd80      	pop	{r7, pc}

080049ce <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80049ce:	b580      	push	{r7, lr}
 80049d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CAN_INT_Pin);
 80049d2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80049d6:	f000 fc6d 	bl	80052b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80049da:	bf00      	nop
 80049dc:	bd80      	pop	{r7, pc}

080049de <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CAN_INT1_Pin);
 80049e2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80049e6:	f000 fc65 	bl	80052b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CAN_INT0_Pin);
 80049ea:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80049ee:	f000 fc61 	bl	80052b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80049f2:	bf00      	nop
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80049f6:	b480      	push	{r7}
 80049f8:	af00      	add	r7, sp, #0
  return 1;
 80049fa:	2301      	movs	r3, #1
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr

08004a06 <_kill>:

int _kill(int pid, int sig)
{
 8004a06:	b580      	push	{r7, lr}
 8004a08:	b082      	sub	sp, #8
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
 8004a0e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004a10:	f002 fbb2 	bl	8007178 <__errno>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2216      	movs	r2, #22
 8004a18:	601a      	str	r2, [r3, #0]
  return -1;
 8004a1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3708      	adds	r7, #8
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}

08004a26 <_exit>:

void _exit (int status)
{
 8004a26:	b580      	push	{r7, lr}
 8004a28:	b082      	sub	sp, #8
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004a2e:	f04f 31ff 	mov.w	r1, #4294967295
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f7ff ffe7 	bl	8004a06 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004a38:	e7fe      	b.n	8004a38 <_exit+0x12>

08004a3a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004a3a:	b580      	push	{r7, lr}
 8004a3c:	b086      	sub	sp, #24
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	60f8      	str	r0, [r7, #12]
 8004a42:	60b9      	str	r1, [r7, #8]
 8004a44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a46:	2300      	movs	r3, #0
 8004a48:	617b      	str	r3, [r7, #20]
 8004a4a:	e00a      	b.n	8004a62 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004a4c:	f3af 8000 	nop.w
 8004a50:	4601      	mov	r1, r0
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	1c5a      	adds	r2, r3, #1
 8004a56:	60ba      	str	r2, [r7, #8]
 8004a58:	b2ca      	uxtb	r2, r1
 8004a5a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	3301      	adds	r3, #1
 8004a60:	617b      	str	r3, [r7, #20]
 8004a62:	697a      	ldr	r2, [r7, #20]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	dbf0      	blt.n	8004a4c <_read+0x12>
  }

  return len;
 8004a6a:	687b      	ldr	r3, [r7, #4]
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3718      	adds	r7, #24
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b086      	sub	sp, #24
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a80:	2300      	movs	r3, #0
 8004a82:	617b      	str	r3, [r7, #20]
 8004a84:	e009      	b.n	8004a9a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	1c5a      	adds	r2, r3, #1
 8004a8a:	60ba      	str	r2, [r7, #8]
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	3301      	adds	r3, #1
 8004a98:	617b      	str	r3, [r7, #20]
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	dbf1      	blt.n	8004a86 <_write+0x12>
  }
  return len;
 8004aa2:	687b      	ldr	r3, [r7, #4]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3718      	adds	r7, #24
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <_close>:

int _close(int file)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004ab4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	370c      	adds	r7, #12
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr

08004ac4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004ad4:	605a      	str	r2, [r3, #4]
  return 0;
 8004ad6:	2300      	movs	r3, #0
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	370c      	adds	r7, #12
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr

08004ae4 <_isatty>:

int _isatty(int file)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004aec:	2301      	movs	r3, #1
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	370c      	adds	r7, #12
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr

08004afa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004afa:	b480      	push	{r7}
 8004afc:	b085      	sub	sp, #20
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	60f8      	str	r0, [r7, #12]
 8004b02:	60b9      	str	r1, [r7, #8]
 8004b04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004b06:	2300      	movs	r3, #0
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr

08004b14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b086      	sub	sp, #24
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b1c:	4a14      	ldr	r2, [pc, #80]	; (8004b70 <_sbrk+0x5c>)
 8004b1e:	4b15      	ldr	r3, [pc, #84]	; (8004b74 <_sbrk+0x60>)
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b28:	4b13      	ldr	r3, [pc, #76]	; (8004b78 <_sbrk+0x64>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d102      	bne.n	8004b36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b30:	4b11      	ldr	r3, [pc, #68]	; (8004b78 <_sbrk+0x64>)
 8004b32:	4a12      	ldr	r2, [pc, #72]	; (8004b7c <_sbrk+0x68>)
 8004b34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b36:	4b10      	ldr	r3, [pc, #64]	; (8004b78 <_sbrk+0x64>)
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	693a      	ldr	r2, [r7, #16]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d207      	bcs.n	8004b54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b44:	f002 fb18 	bl	8007178 <__errno>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	220c      	movs	r2, #12
 8004b4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b52:	e009      	b.n	8004b68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b54:	4b08      	ldr	r3, [pc, #32]	; (8004b78 <_sbrk+0x64>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b5a:	4b07      	ldr	r3, [pc, #28]	; (8004b78 <_sbrk+0x64>)
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	4413      	add	r3, r2
 8004b62:	4a05      	ldr	r2, [pc, #20]	; (8004b78 <_sbrk+0x64>)
 8004b64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b66:	68fb      	ldr	r3, [r7, #12]
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3718      	adds	r7, #24
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	20020000 	.word	0x20020000
 8004b74:	00000400 	.word	0x00000400
 8004b78:	2000c990 	.word	0x2000c990
 8004b7c:	2000c9d0 	.word	0x2000c9d0

08004b80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b80:	b480      	push	{r7}
 8004b82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004b84:	4b06      	ldr	r3, [pc, #24]	; (8004ba0 <SystemInit+0x20>)
 8004b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b8a:	4a05      	ldr	r2, [pc, #20]	; (8004ba0 <SystemInit+0x20>)
 8004b8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b94:	bf00      	nop
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	e000ed00 	.word	0xe000ed00

08004ba4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004ba4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004bdc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004ba8:	480d      	ldr	r0, [pc, #52]	; (8004be0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004baa:	490e      	ldr	r1, [pc, #56]	; (8004be4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004bac:	4a0e      	ldr	r2, [pc, #56]	; (8004be8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004bae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004bb0:	e002      	b.n	8004bb8 <LoopCopyDataInit>

08004bb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004bb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004bb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004bb6:	3304      	adds	r3, #4

08004bb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004bb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004bba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004bbc:	d3f9      	bcc.n	8004bb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004bbe:	4a0b      	ldr	r2, [pc, #44]	; (8004bec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004bc0:	4c0b      	ldr	r4, [pc, #44]	; (8004bf0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004bc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004bc4:	e001      	b.n	8004bca <LoopFillZerobss>

08004bc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004bc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004bc8:	3204      	adds	r2, #4

08004bca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004bca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004bcc:	d3fb      	bcc.n	8004bc6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004bce:	f7ff ffd7 	bl	8004b80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004bd2:	f002 fad7 	bl	8007184 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004bd6:	f7ff fc53 	bl	8004480 <main>
  bx  lr    
 8004bda:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004bdc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004be0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004be4:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 8004be8:	0800a1a4 	.word	0x0800a1a4
  ldr r2, =_sbss
 8004bec:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 8004bf0:	2000c9d0 	.word	0x2000c9d0

08004bf4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004bf4:	e7fe      	b.n	8004bf4 <ADC_IRQHandler>
	...

08004bf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004bfc:	4b0e      	ldr	r3, [pc, #56]	; (8004c38 <HAL_Init+0x40>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a0d      	ldr	r2, [pc, #52]	; (8004c38 <HAL_Init+0x40>)
 8004c02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004c08:	4b0b      	ldr	r3, [pc, #44]	; (8004c38 <HAL_Init+0x40>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a0a      	ldr	r2, [pc, #40]	; (8004c38 <HAL_Init+0x40>)
 8004c0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c14:	4b08      	ldr	r3, [pc, #32]	; (8004c38 <HAL_Init+0x40>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a07      	ldr	r2, [pc, #28]	; (8004c38 <HAL_Init+0x40>)
 8004c1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c20:	2003      	movs	r0, #3
 8004c22:	f000 f94f 	bl	8004ec4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c26:	200f      	movs	r0, #15
 8004c28:	f000 f808 	bl	8004c3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004c2c:	f7ff fdbc 	bl	80047a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	40023c00 	.word	0x40023c00

08004c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b082      	sub	sp, #8
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004c44:	4b12      	ldr	r3, [pc, #72]	; (8004c90 <HAL_InitTick+0x54>)
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	4b12      	ldr	r3, [pc, #72]	; (8004c94 <HAL_InitTick+0x58>)
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f000 f967 	bl	8004f2e <HAL_SYSTICK_Config>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e00e      	b.n	8004c88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2b0f      	cmp	r3, #15
 8004c6e:	d80a      	bhi.n	8004c86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004c70:	2200      	movs	r2, #0
 8004c72:	6879      	ldr	r1, [r7, #4]
 8004c74:	f04f 30ff 	mov.w	r0, #4294967295
 8004c78:	f000 f92f 	bl	8004eda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004c7c:	4a06      	ldr	r2, [pc, #24]	; (8004c98 <HAL_InitTick+0x5c>)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004c82:	2300      	movs	r3, #0
 8004c84:	e000      	b.n	8004c88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3708      	adds	r7, #8
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	20000004 	.word	0x20000004
 8004c94:	2000000c 	.word	0x2000000c
 8004c98:	20000008 	.word	0x20000008

08004c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ca0:	4b06      	ldr	r3, [pc, #24]	; (8004cbc <HAL_IncTick+0x20>)
 8004ca2:	781b      	ldrb	r3, [r3, #0]
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	4b06      	ldr	r3, [pc, #24]	; (8004cc0 <HAL_IncTick+0x24>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4413      	add	r3, r2
 8004cac:	4a04      	ldr	r2, [pc, #16]	; (8004cc0 <HAL_IncTick+0x24>)
 8004cae:	6013      	str	r3, [r2, #0]
}
 8004cb0:	bf00      	nop
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	2000000c 	.word	0x2000000c
 8004cc0:	2000c994 	.word	0x2000c994

08004cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8004cc8:	4b03      	ldr	r3, [pc, #12]	; (8004cd8 <HAL_GetTick+0x14>)
 8004cca:	681b      	ldr	r3, [r3, #0]
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	2000c994 	.word	0x2000c994

08004cdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ce4:	f7ff ffee 	bl	8004cc4 <HAL_GetTick>
 8004ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf4:	d005      	beq.n	8004d02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004cf6:	4b0a      	ldr	r3, [pc, #40]	; (8004d20 <HAL_Delay+0x44>)
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	4413      	add	r3, r2
 8004d00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004d02:	bf00      	nop
 8004d04:	f7ff ffde 	bl	8004cc4 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d8f7      	bhi.n	8004d04 <HAL_Delay+0x28>
  {
  }
}
 8004d14:	bf00      	nop
 8004d16:	bf00      	nop
 8004d18:	3710      	adds	r7, #16
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	2000000c 	.word	0x2000000c

08004d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f003 0307 	and.w	r3, r3, #7
 8004d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d34:	4b0c      	ldr	r3, [pc, #48]	; (8004d68 <__NVIC_SetPriorityGrouping+0x44>)
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d3a:	68ba      	ldr	r2, [r7, #8]
 8004d3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004d40:	4013      	ands	r3, r2
 8004d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004d50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d56:	4a04      	ldr	r2, [pc, #16]	; (8004d68 <__NVIC_SetPriorityGrouping+0x44>)
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	60d3      	str	r3, [r2, #12]
}
 8004d5c:	bf00      	nop
 8004d5e:	3714      	adds	r7, #20
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr
 8004d68:	e000ed00 	.word	0xe000ed00

08004d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d70:	4b04      	ldr	r3, [pc, #16]	; (8004d84 <__NVIC_GetPriorityGrouping+0x18>)
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	0a1b      	lsrs	r3, r3, #8
 8004d76:	f003 0307 	and.w	r3, r3, #7
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr
 8004d84:	e000ed00 	.word	0xe000ed00

08004d88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	4603      	mov	r3, r0
 8004d90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	db0b      	blt.n	8004db2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d9a:	79fb      	ldrb	r3, [r7, #7]
 8004d9c:	f003 021f 	and.w	r2, r3, #31
 8004da0:	4907      	ldr	r1, [pc, #28]	; (8004dc0 <__NVIC_EnableIRQ+0x38>)
 8004da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004da6:	095b      	lsrs	r3, r3, #5
 8004da8:	2001      	movs	r0, #1
 8004daa:	fa00 f202 	lsl.w	r2, r0, r2
 8004dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004db2:	bf00      	nop
 8004db4:	370c      	adds	r7, #12
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	e000e100 	.word	0xe000e100

08004dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	4603      	mov	r3, r0
 8004dcc:	6039      	str	r1, [r7, #0]
 8004dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	db0a      	blt.n	8004dee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	b2da      	uxtb	r2, r3
 8004ddc:	490c      	ldr	r1, [pc, #48]	; (8004e10 <__NVIC_SetPriority+0x4c>)
 8004dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004de2:	0112      	lsls	r2, r2, #4
 8004de4:	b2d2      	uxtb	r2, r2
 8004de6:	440b      	add	r3, r1
 8004de8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004dec:	e00a      	b.n	8004e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	b2da      	uxtb	r2, r3
 8004df2:	4908      	ldr	r1, [pc, #32]	; (8004e14 <__NVIC_SetPriority+0x50>)
 8004df4:	79fb      	ldrb	r3, [r7, #7]
 8004df6:	f003 030f 	and.w	r3, r3, #15
 8004dfa:	3b04      	subs	r3, #4
 8004dfc:	0112      	lsls	r2, r2, #4
 8004dfe:	b2d2      	uxtb	r2, r2
 8004e00:	440b      	add	r3, r1
 8004e02:	761a      	strb	r2, [r3, #24]
}
 8004e04:	bf00      	nop
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr
 8004e10:	e000e100 	.word	0xe000e100
 8004e14:	e000ed00 	.word	0xe000ed00

08004e18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b089      	sub	sp, #36	; 0x24
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	60f8      	str	r0, [r7, #12]
 8004e20:	60b9      	str	r1, [r7, #8]
 8004e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f003 0307 	and.w	r3, r3, #7
 8004e2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	f1c3 0307 	rsb	r3, r3, #7
 8004e32:	2b04      	cmp	r3, #4
 8004e34:	bf28      	it	cs
 8004e36:	2304      	movcs	r3, #4
 8004e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	3304      	adds	r3, #4
 8004e3e:	2b06      	cmp	r3, #6
 8004e40:	d902      	bls.n	8004e48 <NVIC_EncodePriority+0x30>
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	3b03      	subs	r3, #3
 8004e46:	e000      	b.n	8004e4a <NVIC_EncodePriority+0x32>
 8004e48:	2300      	movs	r3, #0
 8004e4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	fa02 f303 	lsl.w	r3, r2, r3
 8004e56:	43da      	mvns	r2, r3
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	401a      	ands	r2, r3
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e60:	f04f 31ff 	mov.w	r1, #4294967295
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	fa01 f303 	lsl.w	r3, r1, r3
 8004e6a:	43d9      	mvns	r1, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e70:	4313      	orrs	r3, r2
         );
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3724      	adds	r7, #36	; 0x24
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr
	...

08004e80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	3b01      	subs	r3, #1
 8004e8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e90:	d301      	bcc.n	8004e96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e92:	2301      	movs	r3, #1
 8004e94:	e00f      	b.n	8004eb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e96:	4a0a      	ldr	r2, [pc, #40]	; (8004ec0 <SysTick_Config+0x40>)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e9e:	210f      	movs	r1, #15
 8004ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ea4:	f7ff ff8e 	bl	8004dc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ea8:	4b05      	ldr	r3, [pc, #20]	; (8004ec0 <SysTick_Config+0x40>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004eae:	4b04      	ldr	r3, [pc, #16]	; (8004ec0 <SysTick_Config+0x40>)
 8004eb0:	2207      	movs	r2, #7
 8004eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004eb4:	2300      	movs	r3, #0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3708      	adds	r7, #8
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	e000e010 	.word	0xe000e010

08004ec4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f7ff ff29 	bl	8004d24 <__NVIC_SetPriorityGrouping>
}
 8004ed2:	bf00      	nop
 8004ed4:	3708      	adds	r7, #8
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}

08004eda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b086      	sub	sp, #24
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	60b9      	str	r1, [r7, #8]
 8004ee4:	607a      	str	r2, [r7, #4]
 8004ee6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004eec:	f7ff ff3e 	bl	8004d6c <__NVIC_GetPriorityGrouping>
 8004ef0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	68b9      	ldr	r1, [r7, #8]
 8004ef6:	6978      	ldr	r0, [r7, #20]
 8004ef8:	f7ff ff8e 	bl	8004e18 <NVIC_EncodePriority>
 8004efc:	4602      	mov	r2, r0
 8004efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f02:	4611      	mov	r1, r2
 8004f04:	4618      	mov	r0, r3
 8004f06:	f7ff ff5d 	bl	8004dc4 <__NVIC_SetPriority>
}
 8004f0a:	bf00      	nop
 8004f0c:	3718      	adds	r7, #24
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}

08004f12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f12:	b580      	push	{r7, lr}
 8004f14:	b082      	sub	sp, #8
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	4603      	mov	r3, r0
 8004f1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f7ff ff31 	bl	8004d88 <__NVIC_EnableIRQ>
}
 8004f26:	bf00      	nop
 8004f28:	3708      	adds	r7, #8
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004f2e:	b580      	push	{r7, lr}
 8004f30:	b082      	sub	sp, #8
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f7ff ffa2 	bl	8004e80 <SysTick_Config>
 8004f3c:	4603      	mov	r3, r0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3708      	adds	r7, #8
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
	...

08004f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b089      	sub	sp, #36	; 0x24
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004f52:	2300      	movs	r3, #0
 8004f54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004f56:	2300      	movs	r3, #0
 8004f58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f5e:	2300      	movs	r3, #0
 8004f60:	61fb      	str	r3, [r7, #28]
 8004f62:	e16b      	b.n	800523c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004f64:	2201      	movs	r2, #1
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	4013      	ands	r3, r2
 8004f76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004f78:	693a      	ldr	r2, [r7, #16]
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	f040 815a 	bne.w	8005236 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	f003 0303 	and.w	r3, r3, #3
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d005      	beq.n	8004f9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d130      	bne.n	8004ffc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004fa0:	69fb      	ldr	r3, [r7, #28]
 8004fa2:	005b      	lsls	r3, r3, #1
 8004fa4:	2203      	movs	r2, #3
 8004fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8004faa:	43db      	mvns	r3, r3
 8004fac:	69ba      	ldr	r2, [r7, #24]
 8004fae:	4013      	ands	r3, r2
 8004fb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	68da      	ldr	r2, [r3, #12]
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	005b      	lsls	r3, r3, #1
 8004fba:	fa02 f303 	lsl.w	r3, r2, r3
 8004fbe:	69ba      	ldr	r2, [r7, #24]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	69ba      	ldr	r2, [r7, #24]
 8004fc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd8:	43db      	mvns	r3, r3
 8004fda:	69ba      	ldr	r2, [r7, #24]
 8004fdc:	4013      	ands	r3, r2
 8004fde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	091b      	lsrs	r3, r3, #4
 8004fe6:	f003 0201 	and.w	r2, r3, #1
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff0:	69ba      	ldr	r2, [r7, #24]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	69ba      	ldr	r2, [r7, #24]
 8004ffa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	f003 0303 	and.w	r3, r3, #3
 8005004:	2b03      	cmp	r3, #3
 8005006:	d017      	beq.n	8005038 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800500e:	69fb      	ldr	r3, [r7, #28]
 8005010:	005b      	lsls	r3, r3, #1
 8005012:	2203      	movs	r2, #3
 8005014:	fa02 f303 	lsl.w	r3, r2, r3
 8005018:	43db      	mvns	r3, r3
 800501a:	69ba      	ldr	r2, [r7, #24]
 800501c:	4013      	ands	r3, r2
 800501e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	689a      	ldr	r2, [r3, #8]
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	005b      	lsls	r3, r3, #1
 8005028:	fa02 f303 	lsl.w	r3, r2, r3
 800502c:	69ba      	ldr	r2, [r7, #24]
 800502e:	4313      	orrs	r3, r2
 8005030:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	69ba      	ldr	r2, [r7, #24]
 8005036:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f003 0303 	and.w	r3, r3, #3
 8005040:	2b02      	cmp	r3, #2
 8005042:	d123      	bne.n	800508c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005044:	69fb      	ldr	r3, [r7, #28]
 8005046:	08da      	lsrs	r2, r3, #3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	3208      	adds	r2, #8
 800504c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005050:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	f003 0307 	and.w	r3, r3, #7
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	220f      	movs	r2, #15
 800505c:	fa02 f303 	lsl.w	r3, r2, r3
 8005060:	43db      	mvns	r3, r3
 8005062:	69ba      	ldr	r2, [r7, #24]
 8005064:	4013      	ands	r3, r2
 8005066:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	691a      	ldr	r2, [r3, #16]
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	f003 0307 	and.w	r3, r3, #7
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	fa02 f303 	lsl.w	r3, r2, r3
 8005078:	69ba      	ldr	r2, [r7, #24]
 800507a:	4313      	orrs	r3, r2
 800507c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	08da      	lsrs	r2, r3, #3
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	3208      	adds	r2, #8
 8005086:	69b9      	ldr	r1, [r7, #24]
 8005088:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	005b      	lsls	r3, r3, #1
 8005096:	2203      	movs	r2, #3
 8005098:	fa02 f303 	lsl.w	r3, r2, r3
 800509c:	43db      	mvns	r3, r3
 800509e:	69ba      	ldr	r2, [r7, #24]
 80050a0:	4013      	ands	r3, r2
 80050a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f003 0203 	and.w	r2, r3, #3
 80050ac:	69fb      	ldr	r3, [r7, #28]
 80050ae:	005b      	lsls	r3, r3, #1
 80050b0:	fa02 f303 	lsl.w	r3, r2, r3
 80050b4:	69ba      	ldr	r2, [r7, #24]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	69ba      	ldr	r2, [r7, #24]
 80050be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	f000 80b4 	beq.w	8005236 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050ce:	2300      	movs	r3, #0
 80050d0:	60fb      	str	r3, [r7, #12]
 80050d2:	4b60      	ldr	r3, [pc, #384]	; (8005254 <HAL_GPIO_Init+0x30c>)
 80050d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050d6:	4a5f      	ldr	r2, [pc, #380]	; (8005254 <HAL_GPIO_Init+0x30c>)
 80050d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80050dc:	6453      	str	r3, [r2, #68]	; 0x44
 80050de:	4b5d      	ldr	r3, [pc, #372]	; (8005254 <HAL_GPIO_Init+0x30c>)
 80050e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050e6:	60fb      	str	r3, [r7, #12]
 80050e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80050ea:	4a5b      	ldr	r2, [pc, #364]	; (8005258 <HAL_GPIO_Init+0x310>)
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	089b      	lsrs	r3, r3, #2
 80050f0:	3302      	adds	r3, #2
 80050f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	f003 0303 	and.w	r3, r3, #3
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	220f      	movs	r2, #15
 8005102:	fa02 f303 	lsl.w	r3, r2, r3
 8005106:	43db      	mvns	r3, r3
 8005108:	69ba      	ldr	r2, [r7, #24]
 800510a:	4013      	ands	r3, r2
 800510c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a52      	ldr	r2, [pc, #328]	; (800525c <HAL_GPIO_Init+0x314>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d02b      	beq.n	800516e <HAL_GPIO_Init+0x226>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a51      	ldr	r2, [pc, #324]	; (8005260 <HAL_GPIO_Init+0x318>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d025      	beq.n	800516a <HAL_GPIO_Init+0x222>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a50      	ldr	r2, [pc, #320]	; (8005264 <HAL_GPIO_Init+0x31c>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d01f      	beq.n	8005166 <HAL_GPIO_Init+0x21e>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a4f      	ldr	r2, [pc, #316]	; (8005268 <HAL_GPIO_Init+0x320>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d019      	beq.n	8005162 <HAL_GPIO_Init+0x21a>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4a4e      	ldr	r2, [pc, #312]	; (800526c <HAL_GPIO_Init+0x324>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d013      	beq.n	800515e <HAL_GPIO_Init+0x216>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a4d      	ldr	r2, [pc, #308]	; (8005270 <HAL_GPIO_Init+0x328>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d00d      	beq.n	800515a <HAL_GPIO_Init+0x212>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a4c      	ldr	r2, [pc, #304]	; (8005274 <HAL_GPIO_Init+0x32c>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d007      	beq.n	8005156 <HAL_GPIO_Init+0x20e>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a4b      	ldr	r2, [pc, #300]	; (8005278 <HAL_GPIO_Init+0x330>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d101      	bne.n	8005152 <HAL_GPIO_Init+0x20a>
 800514e:	2307      	movs	r3, #7
 8005150:	e00e      	b.n	8005170 <HAL_GPIO_Init+0x228>
 8005152:	2308      	movs	r3, #8
 8005154:	e00c      	b.n	8005170 <HAL_GPIO_Init+0x228>
 8005156:	2306      	movs	r3, #6
 8005158:	e00a      	b.n	8005170 <HAL_GPIO_Init+0x228>
 800515a:	2305      	movs	r3, #5
 800515c:	e008      	b.n	8005170 <HAL_GPIO_Init+0x228>
 800515e:	2304      	movs	r3, #4
 8005160:	e006      	b.n	8005170 <HAL_GPIO_Init+0x228>
 8005162:	2303      	movs	r3, #3
 8005164:	e004      	b.n	8005170 <HAL_GPIO_Init+0x228>
 8005166:	2302      	movs	r3, #2
 8005168:	e002      	b.n	8005170 <HAL_GPIO_Init+0x228>
 800516a:	2301      	movs	r3, #1
 800516c:	e000      	b.n	8005170 <HAL_GPIO_Init+0x228>
 800516e:	2300      	movs	r3, #0
 8005170:	69fa      	ldr	r2, [r7, #28]
 8005172:	f002 0203 	and.w	r2, r2, #3
 8005176:	0092      	lsls	r2, r2, #2
 8005178:	4093      	lsls	r3, r2
 800517a:	69ba      	ldr	r2, [r7, #24]
 800517c:	4313      	orrs	r3, r2
 800517e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005180:	4935      	ldr	r1, [pc, #212]	; (8005258 <HAL_GPIO_Init+0x310>)
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	089b      	lsrs	r3, r3, #2
 8005186:	3302      	adds	r3, #2
 8005188:	69ba      	ldr	r2, [r7, #24]
 800518a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800518e:	4b3b      	ldr	r3, [pc, #236]	; (800527c <HAL_GPIO_Init+0x334>)
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	43db      	mvns	r3, r3
 8005198:	69ba      	ldr	r2, [r7, #24]
 800519a:	4013      	ands	r3, r2
 800519c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d003      	beq.n	80051b2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80051aa:	69ba      	ldr	r2, [r7, #24]
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80051b2:	4a32      	ldr	r2, [pc, #200]	; (800527c <HAL_GPIO_Init+0x334>)
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80051b8:	4b30      	ldr	r3, [pc, #192]	; (800527c <HAL_GPIO_Init+0x334>)
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	43db      	mvns	r3, r3
 80051c2:	69ba      	ldr	r2, [r7, #24]
 80051c4:	4013      	ands	r3, r2
 80051c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d003      	beq.n	80051dc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80051d4:	69ba      	ldr	r2, [r7, #24]
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	4313      	orrs	r3, r2
 80051da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80051dc:	4a27      	ldr	r2, [pc, #156]	; (800527c <HAL_GPIO_Init+0x334>)
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80051e2:	4b26      	ldr	r3, [pc, #152]	; (800527c <HAL_GPIO_Init+0x334>)
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	43db      	mvns	r3, r3
 80051ec:	69ba      	ldr	r2, [r7, #24]
 80051ee:	4013      	ands	r3, r2
 80051f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d003      	beq.n	8005206 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80051fe:	69ba      	ldr	r2, [r7, #24]
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	4313      	orrs	r3, r2
 8005204:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005206:	4a1d      	ldr	r2, [pc, #116]	; (800527c <HAL_GPIO_Init+0x334>)
 8005208:	69bb      	ldr	r3, [r7, #24]
 800520a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800520c:	4b1b      	ldr	r3, [pc, #108]	; (800527c <HAL_GPIO_Init+0x334>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	43db      	mvns	r3, r3
 8005216:	69ba      	ldr	r2, [r7, #24]
 8005218:	4013      	ands	r3, r2
 800521a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d003      	beq.n	8005230 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005228:	69ba      	ldr	r2, [r7, #24]
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	4313      	orrs	r3, r2
 800522e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005230:	4a12      	ldr	r2, [pc, #72]	; (800527c <HAL_GPIO_Init+0x334>)
 8005232:	69bb      	ldr	r3, [r7, #24]
 8005234:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	3301      	adds	r3, #1
 800523a:	61fb      	str	r3, [r7, #28]
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	2b0f      	cmp	r3, #15
 8005240:	f67f ae90 	bls.w	8004f64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005244:	bf00      	nop
 8005246:	bf00      	nop
 8005248:	3724      	adds	r7, #36	; 0x24
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	40023800 	.word	0x40023800
 8005258:	40013800 	.word	0x40013800
 800525c:	40020000 	.word	0x40020000
 8005260:	40020400 	.word	0x40020400
 8005264:	40020800 	.word	0x40020800
 8005268:	40020c00 	.word	0x40020c00
 800526c:	40021000 	.word	0x40021000
 8005270:	40021400 	.word	0x40021400
 8005274:	40021800 	.word	0x40021800
 8005278:	40021c00 	.word	0x40021c00
 800527c:	40013c00 	.word	0x40013c00

08005280 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	460b      	mov	r3, r1
 800528a:	807b      	strh	r3, [r7, #2]
 800528c:	4613      	mov	r3, r2
 800528e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005290:	787b      	ldrb	r3, [r7, #1]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d003      	beq.n	800529e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005296:	887a      	ldrh	r2, [r7, #2]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800529c:	e003      	b.n	80052a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800529e:	887b      	ldrh	r3, [r7, #2]
 80052a0:	041a      	lsls	r2, r3, #16
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	619a      	str	r2, [r3, #24]
}
 80052a6:	bf00      	nop
 80052a8:	370c      	adds	r7, #12
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
	...

080052b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b082      	sub	sp, #8
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	4603      	mov	r3, r0
 80052bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80052be:	4b08      	ldr	r3, [pc, #32]	; (80052e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80052c0:	695a      	ldr	r2, [r3, #20]
 80052c2:	88fb      	ldrh	r3, [r7, #6]
 80052c4:	4013      	ands	r3, r2
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d006      	beq.n	80052d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80052ca:	4a05      	ldr	r2, [pc, #20]	; (80052e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80052cc:	88fb      	ldrh	r3, [r7, #6]
 80052ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80052d0:	88fb      	ldrh	r3, [r7, #6]
 80052d2:	4618      	mov	r0, r3
 80052d4:	f7ff f840 	bl	8004358 <HAL_GPIO_EXTI_Callback>
  }
}
 80052d8:	bf00      	nop
 80052da:	3708      	adds	r7, #8
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	40013c00 	.word	0x40013c00

080052e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b086      	sub	sp, #24
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d101      	bne.n	80052f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e267      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0301 	and.w	r3, r3, #1
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d075      	beq.n	80053ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005302:	4b88      	ldr	r3, [pc, #544]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f003 030c 	and.w	r3, r3, #12
 800530a:	2b04      	cmp	r3, #4
 800530c:	d00c      	beq.n	8005328 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800530e:	4b85      	ldr	r3, [pc, #532]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005316:	2b08      	cmp	r3, #8
 8005318:	d112      	bne.n	8005340 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800531a:	4b82      	ldr	r3, [pc, #520]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005322:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005326:	d10b      	bne.n	8005340 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005328:	4b7e      	ldr	r3, [pc, #504]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005330:	2b00      	cmp	r3, #0
 8005332:	d05b      	beq.n	80053ec <HAL_RCC_OscConfig+0x108>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d157      	bne.n	80053ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e242      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005348:	d106      	bne.n	8005358 <HAL_RCC_OscConfig+0x74>
 800534a:	4b76      	ldr	r3, [pc, #472]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a75      	ldr	r2, [pc, #468]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005354:	6013      	str	r3, [r2, #0]
 8005356:	e01d      	b.n	8005394 <HAL_RCC_OscConfig+0xb0>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005360:	d10c      	bne.n	800537c <HAL_RCC_OscConfig+0x98>
 8005362:	4b70      	ldr	r3, [pc, #448]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a6f      	ldr	r2, [pc, #444]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005368:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800536c:	6013      	str	r3, [r2, #0]
 800536e:	4b6d      	ldr	r3, [pc, #436]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a6c      	ldr	r2, [pc, #432]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005374:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005378:	6013      	str	r3, [r2, #0]
 800537a:	e00b      	b.n	8005394 <HAL_RCC_OscConfig+0xb0>
 800537c:	4b69      	ldr	r3, [pc, #420]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a68      	ldr	r2, [pc, #416]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005382:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005386:	6013      	str	r3, [r2, #0]
 8005388:	4b66      	ldr	r3, [pc, #408]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a65      	ldr	r2, [pc, #404]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 800538e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005392:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d013      	beq.n	80053c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800539c:	f7ff fc92 	bl	8004cc4 <HAL_GetTick>
 80053a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053a2:	e008      	b.n	80053b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80053a4:	f7ff fc8e 	bl	8004cc4 <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	2b64      	cmp	r3, #100	; 0x64
 80053b0:	d901      	bls.n	80053b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e207      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053b6:	4b5b      	ldr	r3, [pc, #364]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d0f0      	beq.n	80053a4 <HAL_RCC_OscConfig+0xc0>
 80053c2:	e014      	b.n	80053ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053c4:	f7ff fc7e 	bl	8004cc4 <HAL_GetTick>
 80053c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053ca:	e008      	b.n	80053de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80053cc:	f7ff fc7a 	bl	8004cc4 <HAL_GetTick>
 80053d0:	4602      	mov	r2, r0
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	1ad3      	subs	r3, r2, r3
 80053d6:	2b64      	cmp	r3, #100	; 0x64
 80053d8:	d901      	bls.n	80053de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80053da:	2303      	movs	r3, #3
 80053dc:	e1f3      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053de:	4b51      	ldr	r3, [pc, #324]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1f0      	bne.n	80053cc <HAL_RCC_OscConfig+0xe8>
 80053ea:	e000      	b.n	80053ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0302 	and.w	r3, r3, #2
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d063      	beq.n	80054c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053fa:	4b4a      	ldr	r3, [pc, #296]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	f003 030c 	and.w	r3, r3, #12
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00b      	beq.n	800541e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005406:	4b47      	ldr	r3, [pc, #284]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800540e:	2b08      	cmp	r3, #8
 8005410:	d11c      	bne.n	800544c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005412:	4b44      	ldr	r3, [pc, #272]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800541a:	2b00      	cmp	r3, #0
 800541c:	d116      	bne.n	800544c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800541e:	4b41      	ldr	r3, [pc, #260]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0302 	and.w	r3, r3, #2
 8005426:	2b00      	cmp	r3, #0
 8005428:	d005      	beq.n	8005436 <HAL_RCC_OscConfig+0x152>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	2b01      	cmp	r3, #1
 8005430:	d001      	beq.n	8005436 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e1c7      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005436:	4b3b      	ldr	r3, [pc, #236]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	00db      	lsls	r3, r3, #3
 8005444:	4937      	ldr	r1, [pc, #220]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005446:	4313      	orrs	r3, r2
 8005448:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800544a:	e03a      	b.n	80054c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d020      	beq.n	8005496 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005454:	4b34      	ldr	r3, [pc, #208]	; (8005528 <HAL_RCC_OscConfig+0x244>)
 8005456:	2201      	movs	r2, #1
 8005458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800545a:	f7ff fc33 	bl	8004cc4 <HAL_GetTick>
 800545e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005460:	e008      	b.n	8005474 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005462:	f7ff fc2f 	bl	8004cc4 <HAL_GetTick>
 8005466:	4602      	mov	r2, r0
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	2b02      	cmp	r3, #2
 800546e:	d901      	bls.n	8005474 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e1a8      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005474:	4b2b      	ldr	r3, [pc, #172]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0302 	and.w	r3, r3, #2
 800547c:	2b00      	cmp	r3, #0
 800547e:	d0f0      	beq.n	8005462 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005480:	4b28      	ldr	r3, [pc, #160]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	691b      	ldr	r3, [r3, #16]
 800548c:	00db      	lsls	r3, r3, #3
 800548e:	4925      	ldr	r1, [pc, #148]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 8005490:	4313      	orrs	r3, r2
 8005492:	600b      	str	r3, [r1, #0]
 8005494:	e015      	b.n	80054c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005496:	4b24      	ldr	r3, [pc, #144]	; (8005528 <HAL_RCC_OscConfig+0x244>)
 8005498:	2200      	movs	r2, #0
 800549a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800549c:	f7ff fc12 	bl	8004cc4 <HAL_GetTick>
 80054a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054a2:	e008      	b.n	80054b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80054a4:	f7ff fc0e 	bl	8004cc4 <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d901      	bls.n	80054b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e187      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054b6:	4b1b      	ldr	r3, [pc, #108]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0302 	and.w	r3, r3, #2
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1f0      	bne.n	80054a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 0308 	and.w	r3, r3, #8
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d036      	beq.n	800553c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	695b      	ldr	r3, [r3, #20]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d016      	beq.n	8005504 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054d6:	4b15      	ldr	r3, [pc, #84]	; (800552c <HAL_RCC_OscConfig+0x248>)
 80054d8:	2201      	movs	r2, #1
 80054da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054dc:	f7ff fbf2 	bl	8004cc4 <HAL_GetTick>
 80054e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054e2:	e008      	b.n	80054f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054e4:	f7ff fbee 	bl	8004cc4 <HAL_GetTick>
 80054e8:	4602      	mov	r2, r0
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	1ad3      	subs	r3, r2, r3
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	d901      	bls.n	80054f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80054f2:	2303      	movs	r3, #3
 80054f4:	e167      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054f6:	4b0b      	ldr	r3, [pc, #44]	; (8005524 <HAL_RCC_OscConfig+0x240>)
 80054f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054fa:	f003 0302 	and.w	r3, r3, #2
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d0f0      	beq.n	80054e4 <HAL_RCC_OscConfig+0x200>
 8005502:	e01b      	b.n	800553c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005504:	4b09      	ldr	r3, [pc, #36]	; (800552c <HAL_RCC_OscConfig+0x248>)
 8005506:	2200      	movs	r2, #0
 8005508:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800550a:	f7ff fbdb 	bl	8004cc4 <HAL_GetTick>
 800550e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005510:	e00e      	b.n	8005530 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005512:	f7ff fbd7 	bl	8004cc4 <HAL_GetTick>
 8005516:	4602      	mov	r2, r0
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	1ad3      	subs	r3, r2, r3
 800551c:	2b02      	cmp	r3, #2
 800551e:	d907      	bls.n	8005530 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e150      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
 8005524:	40023800 	.word	0x40023800
 8005528:	42470000 	.word	0x42470000
 800552c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005530:	4b88      	ldr	r3, [pc, #544]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 8005532:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005534:	f003 0302 	and.w	r3, r3, #2
 8005538:	2b00      	cmp	r3, #0
 800553a:	d1ea      	bne.n	8005512 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0304 	and.w	r3, r3, #4
 8005544:	2b00      	cmp	r3, #0
 8005546:	f000 8097 	beq.w	8005678 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800554a:	2300      	movs	r3, #0
 800554c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800554e:	4b81      	ldr	r3, [pc, #516]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 8005550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d10f      	bne.n	800557a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800555a:	2300      	movs	r3, #0
 800555c:	60bb      	str	r3, [r7, #8]
 800555e:	4b7d      	ldr	r3, [pc, #500]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 8005560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005562:	4a7c      	ldr	r2, [pc, #496]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 8005564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005568:	6413      	str	r3, [r2, #64]	; 0x40
 800556a:	4b7a      	ldr	r3, [pc, #488]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 800556c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800556e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005572:	60bb      	str	r3, [r7, #8]
 8005574:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005576:	2301      	movs	r3, #1
 8005578:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800557a:	4b77      	ldr	r3, [pc, #476]	; (8005758 <HAL_RCC_OscConfig+0x474>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005582:	2b00      	cmp	r3, #0
 8005584:	d118      	bne.n	80055b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005586:	4b74      	ldr	r3, [pc, #464]	; (8005758 <HAL_RCC_OscConfig+0x474>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a73      	ldr	r2, [pc, #460]	; (8005758 <HAL_RCC_OscConfig+0x474>)
 800558c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005590:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005592:	f7ff fb97 	bl	8004cc4 <HAL_GetTick>
 8005596:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005598:	e008      	b.n	80055ac <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800559a:	f7ff fb93 	bl	8004cc4 <HAL_GetTick>
 800559e:	4602      	mov	r2, r0
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	d901      	bls.n	80055ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80055a8:	2303      	movs	r3, #3
 80055aa:	e10c      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055ac:	4b6a      	ldr	r3, [pc, #424]	; (8005758 <HAL_RCC_OscConfig+0x474>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d0f0      	beq.n	800559a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d106      	bne.n	80055ce <HAL_RCC_OscConfig+0x2ea>
 80055c0:	4b64      	ldr	r3, [pc, #400]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 80055c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055c4:	4a63      	ldr	r2, [pc, #396]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 80055c6:	f043 0301 	orr.w	r3, r3, #1
 80055ca:	6713      	str	r3, [r2, #112]	; 0x70
 80055cc:	e01c      	b.n	8005608 <HAL_RCC_OscConfig+0x324>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	2b05      	cmp	r3, #5
 80055d4:	d10c      	bne.n	80055f0 <HAL_RCC_OscConfig+0x30c>
 80055d6:	4b5f      	ldr	r3, [pc, #380]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 80055d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055da:	4a5e      	ldr	r2, [pc, #376]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 80055dc:	f043 0304 	orr.w	r3, r3, #4
 80055e0:	6713      	str	r3, [r2, #112]	; 0x70
 80055e2:	4b5c      	ldr	r3, [pc, #368]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 80055e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055e6:	4a5b      	ldr	r2, [pc, #364]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 80055e8:	f043 0301 	orr.w	r3, r3, #1
 80055ec:	6713      	str	r3, [r2, #112]	; 0x70
 80055ee:	e00b      	b.n	8005608 <HAL_RCC_OscConfig+0x324>
 80055f0:	4b58      	ldr	r3, [pc, #352]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 80055f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055f4:	4a57      	ldr	r2, [pc, #348]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 80055f6:	f023 0301 	bic.w	r3, r3, #1
 80055fa:	6713      	str	r3, [r2, #112]	; 0x70
 80055fc:	4b55      	ldr	r3, [pc, #340]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 80055fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005600:	4a54      	ldr	r2, [pc, #336]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 8005602:	f023 0304 	bic.w	r3, r3, #4
 8005606:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d015      	beq.n	800563c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005610:	f7ff fb58 	bl	8004cc4 <HAL_GetTick>
 8005614:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005616:	e00a      	b.n	800562e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005618:	f7ff fb54 	bl	8004cc4 <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	f241 3288 	movw	r2, #5000	; 0x1388
 8005626:	4293      	cmp	r3, r2
 8005628:	d901      	bls.n	800562e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e0cb      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800562e:	4b49      	ldr	r3, [pc, #292]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 8005630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005632:	f003 0302 	and.w	r3, r3, #2
 8005636:	2b00      	cmp	r3, #0
 8005638:	d0ee      	beq.n	8005618 <HAL_RCC_OscConfig+0x334>
 800563a:	e014      	b.n	8005666 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800563c:	f7ff fb42 	bl	8004cc4 <HAL_GetTick>
 8005640:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005642:	e00a      	b.n	800565a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005644:	f7ff fb3e 	bl	8004cc4 <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005652:	4293      	cmp	r3, r2
 8005654:	d901      	bls.n	800565a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005656:	2303      	movs	r3, #3
 8005658:	e0b5      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800565a:	4b3e      	ldr	r3, [pc, #248]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 800565c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800565e:	f003 0302 	and.w	r3, r3, #2
 8005662:	2b00      	cmp	r3, #0
 8005664:	d1ee      	bne.n	8005644 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005666:	7dfb      	ldrb	r3, [r7, #23]
 8005668:	2b01      	cmp	r3, #1
 800566a:	d105      	bne.n	8005678 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800566c:	4b39      	ldr	r3, [pc, #228]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 800566e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005670:	4a38      	ldr	r2, [pc, #224]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 8005672:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005676:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	699b      	ldr	r3, [r3, #24]
 800567c:	2b00      	cmp	r3, #0
 800567e:	f000 80a1 	beq.w	80057c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005682:	4b34      	ldr	r3, [pc, #208]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	f003 030c 	and.w	r3, r3, #12
 800568a:	2b08      	cmp	r3, #8
 800568c:	d05c      	beq.n	8005748 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	699b      	ldr	r3, [r3, #24]
 8005692:	2b02      	cmp	r3, #2
 8005694:	d141      	bne.n	800571a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005696:	4b31      	ldr	r3, [pc, #196]	; (800575c <HAL_RCC_OscConfig+0x478>)
 8005698:	2200      	movs	r2, #0
 800569a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800569c:	f7ff fb12 	bl	8004cc4 <HAL_GetTick>
 80056a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056a2:	e008      	b.n	80056b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056a4:	f7ff fb0e 	bl	8004cc4 <HAL_GetTick>
 80056a8:	4602      	mov	r2, r0
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	2b02      	cmp	r3, #2
 80056b0:	d901      	bls.n	80056b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80056b2:	2303      	movs	r3, #3
 80056b4:	e087      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056b6:	4b27      	ldr	r3, [pc, #156]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d1f0      	bne.n	80056a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	69da      	ldr	r2, [r3, #28]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	431a      	orrs	r2, r3
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d0:	019b      	lsls	r3, r3, #6
 80056d2:	431a      	orrs	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d8:	085b      	lsrs	r3, r3, #1
 80056da:	3b01      	subs	r3, #1
 80056dc:	041b      	lsls	r3, r3, #16
 80056de:	431a      	orrs	r2, r3
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e4:	061b      	lsls	r3, r3, #24
 80056e6:	491b      	ldr	r1, [pc, #108]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056ec:	4b1b      	ldr	r3, [pc, #108]	; (800575c <HAL_RCC_OscConfig+0x478>)
 80056ee:	2201      	movs	r2, #1
 80056f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f2:	f7ff fae7 	bl	8004cc4 <HAL_GetTick>
 80056f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056f8:	e008      	b.n	800570c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056fa:	f7ff fae3 	bl	8004cc4 <HAL_GetTick>
 80056fe:	4602      	mov	r2, r0
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	2b02      	cmp	r3, #2
 8005706:	d901      	bls.n	800570c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005708:	2303      	movs	r3, #3
 800570a:	e05c      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800570c:	4b11      	ldr	r3, [pc, #68]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005714:	2b00      	cmp	r3, #0
 8005716:	d0f0      	beq.n	80056fa <HAL_RCC_OscConfig+0x416>
 8005718:	e054      	b.n	80057c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800571a:	4b10      	ldr	r3, [pc, #64]	; (800575c <HAL_RCC_OscConfig+0x478>)
 800571c:	2200      	movs	r2, #0
 800571e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005720:	f7ff fad0 	bl	8004cc4 <HAL_GetTick>
 8005724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005726:	e008      	b.n	800573a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005728:	f7ff facc 	bl	8004cc4 <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	2b02      	cmp	r3, #2
 8005734:	d901      	bls.n	800573a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005736:	2303      	movs	r3, #3
 8005738:	e045      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800573a:	4b06      	ldr	r3, [pc, #24]	; (8005754 <HAL_RCC_OscConfig+0x470>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005742:	2b00      	cmp	r3, #0
 8005744:	d1f0      	bne.n	8005728 <HAL_RCC_OscConfig+0x444>
 8005746:	e03d      	b.n	80057c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	699b      	ldr	r3, [r3, #24]
 800574c:	2b01      	cmp	r3, #1
 800574e:	d107      	bne.n	8005760 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	e038      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
 8005754:	40023800 	.word	0x40023800
 8005758:	40007000 	.word	0x40007000
 800575c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005760:	4b1b      	ldr	r3, [pc, #108]	; (80057d0 <HAL_RCC_OscConfig+0x4ec>)
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	699b      	ldr	r3, [r3, #24]
 800576a:	2b01      	cmp	r3, #1
 800576c:	d028      	beq.n	80057c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005778:	429a      	cmp	r2, r3
 800577a:	d121      	bne.n	80057c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005786:	429a      	cmp	r2, r3
 8005788:	d11a      	bne.n	80057c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800578a:	68fa      	ldr	r2, [r7, #12]
 800578c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005790:	4013      	ands	r3, r2
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005796:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005798:	4293      	cmp	r3, r2
 800579a:	d111      	bne.n	80057c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057a6:	085b      	lsrs	r3, r3, #1
 80057a8:	3b01      	subs	r3, #1
 80057aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d107      	bne.n	80057c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057bc:	429a      	cmp	r2, r3
 80057be:	d001      	beq.n	80057c4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80057c0:	2301      	movs	r3, #1
 80057c2:	e000      	b.n	80057c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3718      	adds	r7, #24
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	40023800 	.word	0x40023800

080057d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d101      	bne.n	80057e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e0cc      	b.n	8005982 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057e8:	4b68      	ldr	r3, [pc, #416]	; (800598c <HAL_RCC_ClockConfig+0x1b8>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0307 	and.w	r3, r3, #7
 80057f0:	683a      	ldr	r2, [r7, #0]
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d90c      	bls.n	8005810 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057f6:	4b65      	ldr	r3, [pc, #404]	; (800598c <HAL_RCC_ClockConfig+0x1b8>)
 80057f8:	683a      	ldr	r2, [r7, #0]
 80057fa:	b2d2      	uxtb	r2, r2
 80057fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057fe:	4b63      	ldr	r3, [pc, #396]	; (800598c <HAL_RCC_ClockConfig+0x1b8>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0307 	and.w	r3, r3, #7
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	429a      	cmp	r2, r3
 800580a:	d001      	beq.n	8005810 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e0b8      	b.n	8005982 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f003 0302 	and.w	r3, r3, #2
 8005818:	2b00      	cmp	r3, #0
 800581a:	d020      	beq.n	800585e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f003 0304 	and.w	r3, r3, #4
 8005824:	2b00      	cmp	r3, #0
 8005826:	d005      	beq.n	8005834 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005828:	4b59      	ldr	r3, [pc, #356]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	4a58      	ldr	r2, [pc, #352]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 800582e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005832:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f003 0308 	and.w	r3, r3, #8
 800583c:	2b00      	cmp	r3, #0
 800583e:	d005      	beq.n	800584c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005840:	4b53      	ldr	r3, [pc, #332]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	4a52      	ldr	r2, [pc, #328]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 8005846:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800584a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800584c:	4b50      	ldr	r3, [pc, #320]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	494d      	ldr	r1, [pc, #308]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 800585a:	4313      	orrs	r3, r2
 800585c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f003 0301 	and.w	r3, r3, #1
 8005866:	2b00      	cmp	r3, #0
 8005868:	d044      	beq.n	80058f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	2b01      	cmp	r3, #1
 8005870:	d107      	bne.n	8005882 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005872:	4b47      	ldr	r3, [pc, #284]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800587a:	2b00      	cmp	r3, #0
 800587c:	d119      	bne.n	80058b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e07f      	b.n	8005982 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	2b02      	cmp	r3, #2
 8005888:	d003      	beq.n	8005892 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800588e:	2b03      	cmp	r3, #3
 8005890:	d107      	bne.n	80058a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005892:	4b3f      	ldr	r3, [pc, #252]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800589a:	2b00      	cmp	r3, #0
 800589c:	d109      	bne.n	80058b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e06f      	b.n	8005982 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058a2:	4b3b      	ldr	r3, [pc, #236]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 0302 	and.w	r3, r3, #2
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d101      	bne.n	80058b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e067      	b.n	8005982 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80058b2:	4b37      	ldr	r3, [pc, #220]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f023 0203 	bic.w	r2, r3, #3
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	4934      	ldr	r1, [pc, #208]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 80058c0:	4313      	orrs	r3, r2
 80058c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80058c4:	f7ff f9fe 	bl	8004cc4 <HAL_GetTick>
 80058c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058ca:	e00a      	b.n	80058e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058cc:	f7ff f9fa 	bl	8004cc4 <HAL_GetTick>
 80058d0:	4602      	mov	r2, r0
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	1ad3      	subs	r3, r2, r3
 80058d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80058da:	4293      	cmp	r3, r2
 80058dc:	d901      	bls.n	80058e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	e04f      	b.n	8005982 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058e2:	4b2b      	ldr	r3, [pc, #172]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f003 020c 	and.w	r2, r3, #12
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d1eb      	bne.n	80058cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80058f4:	4b25      	ldr	r3, [pc, #148]	; (800598c <HAL_RCC_ClockConfig+0x1b8>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 0307 	and.w	r3, r3, #7
 80058fc:	683a      	ldr	r2, [r7, #0]
 80058fe:	429a      	cmp	r2, r3
 8005900:	d20c      	bcs.n	800591c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005902:	4b22      	ldr	r3, [pc, #136]	; (800598c <HAL_RCC_ClockConfig+0x1b8>)
 8005904:	683a      	ldr	r2, [r7, #0]
 8005906:	b2d2      	uxtb	r2, r2
 8005908:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800590a:	4b20      	ldr	r3, [pc, #128]	; (800598c <HAL_RCC_ClockConfig+0x1b8>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 0307 	and.w	r3, r3, #7
 8005912:	683a      	ldr	r2, [r7, #0]
 8005914:	429a      	cmp	r2, r3
 8005916:	d001      	beq.n	800591c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e032      	b.n	8005982 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 0304 	and.w	r3, r3, #4
 8005924:	2b00      	cmp	r3, #0
 8005926:	d008      	beq.n	800593a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005928:	4b19      	ldr	r3, [pc, #100]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	4916      	ldr	r1, [pc, #88]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 8005936:	4313      	orrs	r3, r2
 8005938:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 0308 	and.w	r3, r3, #8
 8005942:	2b00      	cmp	r3, #0
 8005944:	d009      	beq.n	800595a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005946:	4b12      	ldr	r3, [pc, #72]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	691b      	ldr	r3, [r3, #16]
 8005952:	00db      	lsls	r3, r3, #3
 8005954:	490e      	ldr	r1, [pc, #56]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 8005956:	4313      	orrs	r3, r2
 8005958:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800595a:	f000 f821 	bl	80059a0 <HAL_RCC_GetSysClockFreq>
 800595e:	4602      	mov	r2, r0
 8005960:	4b0b      	ldr	r3, [pc, #44]	; (8005990 <HAL_RCC_ClockConfig+0x1bc>)
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	091b      	lsrs	r3, r3, #4
 8005966:	f003 030f 	and.w	r3, r3, #15
 800596a:	490a      	ldr	r1, [pc, #40]	; (8005994 <HAL_RCC_ClockConfig+0x1c0>)
 800596c:	5ccb      	ldrb	r3, [r1, r3]
 800596e:	fa22 f303 	lsr.w	r3, r2, r3
 8005972:	4a09      	ldr	r2, [pc, #36]	; (8005998 <HAL_RCC_ClockConfig+0x1c4>)
 8005974:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005976:	4b09      	ldr	r3, [pc, #36]	; (800599c <HAL_RCC_ClockConfig+0x1c8>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4618      	mov	r0, r3
 800597c:	f7ff f95e 	bl	8004c3c <HAL_InitTick>

  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3710      	adds	r7, #16
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	40023c00 	.word	0x40023c00
 8005990:	40023800 	.word	0x40023800
 8005994:	08009e20 	.word	0x08009e20
 8005998:	20000004 	.word	0x20000004
 800599c:	20000008 	.word	0x20000008

080059a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059a4:	b094      	sub	sp, #80	; 0x50
 80059a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80059a8:	2300      	movs	r3, #0
 80059aa:	647b      	str	r3, [r7, #68]	; 0x44
 80059ac:	2300      	movs	r3, #0
 80059ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059b0:	2300      	movs	r3, #0
 80059b2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80059b4:	2300      	movs	r3, #0
 80059b6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80059b8:	4b79      	ldr	r3, [pc, #484]	; (8005ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	f003 030c 	and.w	r3, r3, #12
 80059c0:	2b08      	cmp	r3, #8
 80059c2:	d00d      	beq.n	80059e0 <HAL_RCC_GetSysClockFreq+0x40>
 80059c4:	2b08      	cmp	r3, #8
 80059c6:	f200 80e1 	bhi.w	8005b8c <HAL_RCC_GetSysClockFreq+0x1ec>
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d002      	beq.n	80059d4 <HAL_RCC_GetSysClockFreq+0x34>
 80059ce:	2b04      	cmp	r3, #4
 80059d0:	d003      	beq.n	80059da <HAL_RCC_GetSysClockFreq+0x3a>
 80059d2:	e0db      	b.n	8005b8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80059d4:	4b73      	ldr	r3, [pc, #460]	; (8005ba4 <HAL_RCC_GetSysClockFreq+0x204>)
 80059d6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80059d8:	e0db      	b.n	8005b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80059da:	4b73      	ldr	r3, [pc, #460]	; (8005ba8 <HAL_RCC_GetSysClockFreq+0x208>)
 80059dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80059de:	e0d8      	b.n	8005b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80059e0:	4b6f      	ldr	r3, [pc, #444]	; (8005ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80059e8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80059ea:	4b6d      	ldr	r3, [pc, #436]	; (8005ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d063      	beq.n	8005abe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059f6:	4b6a      	ldr	r3, [pc, #424]	; (8005ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	099b      	lsrs	r3, r3, #6
 80059fc:	2200      	movs	r2, #0
 80059fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a00:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a08:	633b      	str	r3, [r7, #48]	; 0x30
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	637b      	str	r3, [r7, #52]	; 0x34
 8005a0e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005a12:	4622      	mov	r2, r4
 8005a14:	462b      	mov	r3, r5
 8005a16:	f04f 0000 	mov.w	r0, #0
 8005a1a:	f04f 0100 	mov.w	r1, #0
 8005a1e:	0159      	lsls	r1, r3, #5
 8005a20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a24:	0150      	lsls	r0, r2, #5
 8005a26:	4602      	mov	r2, r0
 8005a28:	460b      	mov	r3, r1
 8005a2a:	4621      	mov	r1, r4
 8005a2c:	1a51      	subs	r1, r2, r1
 8005a2e:	6139      	str	r1, [r7, #16]
 8005a30:	4629      	mov	r1, r5
 8005a32:	eb63 0301 	sbc.w	r3, r3, r1
 8005a36:	617b      	str	r3, [r7, #20]
 8005a38:	f04f 0200 	mov.w	r2, #0
 8005a3c:	f04f 0300 	mov.w	r3, #0
 8005a40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005a44:	4659      	mov	r1, fp
 8005a46:	018b      	lsls	r3, r1, #6
 8005a48:	4651      	mov	r1, sl
 8005a4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005a4e:	4651      	mov	r1, sl
 8005a50:	018a      	lsls	r2, r1, #6
 8005a52:	4651      	mov	r1, sl
 8005a54:	ebb2 0801 	subs.w	r8, r2, r1
 8005a58:	4659      	mov	r1, fp
 8005a5a:	eb63 0901 	sbc.w	r9, r3, r1
 8005a5e:	f04f 0200 	mov.w	r2, #0
 8005a62:	f04f 0300 	mov.w	r3, #0
 8005a66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a72:	4690      	mov	r8, r2
 8005a74:	4699      	mov	r9, r3
 8005a76:	4623      	mov	r3, r4
 8005a78:	eb18 0303 	adds.w	r3, r8, r3
 8005a7c:	60bb      	str	r3, [r7, #8]
 8005a7e:	462b      	mov	r3, r5
 8005a80:	eb49 0303 	adc.w	r3, r9, r3
 8005a84:	60fb      	str	r3, [r7, #12]
 8005a86:	f04f 0200 	mov.w	r2, #0
 8005a8a:	f04f 0300 	mov.w	r3, #0
 8005a8e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005a92:	4629      	mov	r1, r5
 8005a94:	024b      	lsls	r3, r1, #9
 8005a96:	4621      	mov	r1, r4
 8005a98:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005a9c:	4621      	mov	r1, r4
 8005a9e:	024a      	lsls	r2, r1, #9
 8005aa0:	4610      	mov	r0, r2
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005aaa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005aac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005ab0:	f7fa fc46 	bl	8000340 <__aeabi_uldivmod>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	460b      	mov	r3, r1
 8005ab8:	4613      	mov	r3, r2
 8005aba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005abc:	e058      	b.n	8005b70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005abe:	4b38      	ldr	r3, [pc, #224]	; (8005ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	099b      	lsrs	r3, r3, #6
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	4611      	mov	r1, r2
 8005aca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005ace:	623b      	str	r3, [r7, #32]
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	627b      	str	r3, [r7, #36]	; 0x24
 8005ad4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005ad8:	4642      	mov	r2, r8
 8005ada:	464b      	mov	r3, r9
 8005adc:	f04f 0000 	mov.w	r0, #0
 8005ae0:	f04f 0100 	mov.w	r1, #0
 8005ae4:	0159      	lsls	r1, r3, #5
 8005ae6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005aea:	0150      	lsls	r0, r2, #5
 8005aec:	4602      	mov	r2, r0
 8005aee:	460b      	mov	r3, r1
 8005af0:	4641      	mov	r1, r8
 8005af2:	ebb2 0a01 	subs.w	sl, r2, r1
 8005af6:	4649      	mov	r1, r9
 8005af8:	eb63 0b01 	sbc.w	fp, r3, r1
 8005afc:	f04f 0200 	mov.w	r2, #0
 8005b00:	f04f 0300 	mov.w	r3, #0
 8005b04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005b08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005b0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005b10:	ebb2 040a 	subs.w	r4, r2, sl
 8005b14:	eb63 050b 	sbc.w	r5, r3, fp
 8005b18:	f04f 0200 	mov.w	r2, #0
 8005b1c:	f04f 0300 	mov.w	r3, #0
 8005b20:	00eb      	lsls	r3, r5, #3
 8005b22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b26:	00e2      	lsls	r2, r4, #3
 8005b28:	4614      	mov	r4, r2
 8005b2a:	461d      	mov	r5, r3
 8005b2c:	4643      	mov	r3, r8
 8005b2e:	18e3      	adds	r3, r4, r3
 8005b30:	603b      	str	r3, [r7, #0]
 8005b32:	464b      	mov	r3, r9
 8005b34:	eb45 0303 	adc.w	r3, r5, r3
 8005b38:	607b      	str	r3, [r7, #4]
 8005b3a:	f04f 0200 	mov.w	r2, #0
 8005b3e:	f04f 0300 	mov.w	r3, #0
 8005b42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b46:	4629      	mov	r1, r5
 8005b48:	028b      	lsls	r3, r1, #10
 8005b4a:	4621      	mov	r1, r4
 8005b4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b50:	4621      	mov	r1, r4
 8005b52:	028a      	lsls	r2, r1, #10
 8005b54:	4610      	mov	r0, r2
 8005b56:	4619      	mov	r1, r3
 8005b58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	61bb      	str	r3, [r7, #24]
 8005b5e:	61fa      	str	r2, [r7, #28]
 8005b60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b64:	f7fa fbec 	bl	8000340 <__aeabi_uldivmod>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005b70:	4b0b      	ldr	r3, [pc, #44]	; (8005ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	0c1b      	lsrs	r3, r3, #16
 8005b76:	f003 0303 	and.w	r3, r3, #3
 8005b7a:	3301      	adds	r3, #1
 8005b7c:	005b      	lsls	r3, r3, #1
 8005b7e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005b80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b88:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005b8a:	e002      	b.n	8005b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b8c:	4b05      	ldr	r3, [pc, #20]	; (8005ba4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005b8e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005b90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	3750      	adds	r7, #80	; 0x50
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b9e:	bf00      	nop
 8005ba0:	40023800 	.word	0x40023800
 8005ba4:	00f42400 	.word	0x00f42400
 8005ba8:	007a1200 	.word	0x007a1200

08005bac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bac:	b480      	push	{r7}
 8005bae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bb0:	4b03      	ldr	r3, [pc, #12]	; (8005bc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr
 8005bbe:	bf00      	nop
 8005bc0:	20000004 	.word	0x20000004

08005bc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005bc8:	f7ff fff0 	bl	8005bac <HAL_RCC_GetHCLKFreq>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	4b05      	ldr	r3, [pc, #20]	; (8005be4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	0a9b      	lsrs	r3, r3, #10
 8005bd4:	f003 0307 	and.w	r3, r3, #7
 8005bd8:	4903      	ldr	r1, [pc, #12]	; (8005be8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005bda:	5ccb      	ldrb	r3, [r1, r3]
 8005bdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	bd80      	pop	{r7, pc}
 8005be4:	40023800 	.word	0x40023800
 8005be8:	08009e30 	.word	0x08009e30

08005bec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005bf0:	f7ff ffdc 	bl	8005bac <HAL_RCC_GetHCLKFreq>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	4b05      	ldr	r3, [pc, #20]	; (8005c0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	0b5b      	lsrs	r3, r3, #13
 8005bfc:	f003 0307 	and.w	r3, r3, #7
 8005c00:	4903      	ldr	r1, [pc, #12]	; (8005c10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c02:	5ccb      	ldrb	r3, [r1, r3]
 8005c04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	bd80      	pop	{r7, pc}
 8005c0c:	40023800 	.word	0x40023800
 8005c10:	08009e30 	.word	0x08009e30

08005c14 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b086      	sub	sp, #24
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005c20:	2300      	movs	r3, #0
 8005c22:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f003 0301 	and.w	r3, r3, #1
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d105      	bne.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d035      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005c3c:	4b62      	ldr	r3, [pc, #392]	; (8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005c3e:	2200      	movs	r2, #0
 8005c40:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005c42:	f7ff f83f 	bl	8004cc4 <HAL_GetTick>
 8005c46:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005c48:	e008      	b.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005c4a:	f7ff f83b 	bl	8004cc4 <HAL_GetTick>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	2b02      	cmp	r3, #2
 8005c56:	d901      	bls.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c58:	2303      	movs	r3, #3
 8005c5a:	e0b0      	b.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005c5c:	4b5b      	ldr	r3, [pc, #364]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d1f0      	bne.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	019a      	lsls	r2, r3, #6
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	071b      	lsls	r3, r3, #28
 8005c74:	4955      	ldr	r1, [pc, #340]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c76:	4313      	orrs	r3, r2
 8005c78:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005c7c:	4b52      	ldr	r3, [pc, #328]	; (8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005c7e:	2201      	movs	r2, #1
 8005c80:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005c82:	f7ff f81f 	bl	8004cc4 <HAL_GetTick>
 8005c86:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c88:	e008      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005c8a:	f7ff f81b 	bl	8004cc4 <HAL_GetTick>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d901      	bls.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e090      	b.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c9c:	4b4b      	ldr	r3, [pc, #300]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d0f0      	beq.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0302 	and.w	r3, r3, #2
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	f000 8083 	beq.w	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	60fb      	str	r3, [r7, #12]
 8005cba:	4b44      	ldr	r3, [pc, #272]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cbe:	4a43      	ldr	r2, [pc, #268]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005cc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8005cc6:	4b41      	ldr	r3, [pc, #260]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cce:	60fb      	str	r3, [r7, #12]
 8005cd0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005cd2:	4b3f      	ldr	r3, [pc, #252]	; (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a3e      	ldr	r2, [pc, #248]	; (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005cd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cdc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005cde:	f7fe fff1 	bl	8004cc4 <HAL_GetTick>
 8005ce2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005ce4:	e008      	b.n	8005cf8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005ce6:	f7fe ffed 	bl	8004cc4 <HAL_GetTick>
 8005cea:	4602      	mov	r2, r0
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	1ad3      	subs	r3, r2, r3
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d901      	bls.n	8005cf8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005cf4:	2303      	movs	r3, #3
 8005cf6:	e062      	b.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005cf8:	4b35      	ldr	r3, [pc, #212]	; (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d0f0      	beq.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005d04:	4b31      	ldr	r3, [pc, #196]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d0c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d02f      	beq.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d1c:	693a      	ldr	r2, [r7, #16]
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d028      	beq.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005d22:	4b2a      	ldr	r3, [pc, #168]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d2a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d2c:	4b29      	ldr	r3, [pc, #164]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005d2e:	2201      	movs	r2, #1
 8005d30:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d32:	4b28      	ldr	r3, [pc, #160]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005d34:	2200      	movs	r2, #0
 8005d36:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005d38:	4a24      	ldr	r2, [pc, #144]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005d3e:	4b23      	ldr	r3, [pc, #140]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d42:	f003 0301 	and.w	r3, r3, #1
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d114      	bne.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005d4a:	f7fe ffbb 	bl	8004cc4 <HAL_GetTick>
 8005d4e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d50:	e00a      	b.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d52:	f7fe ffb7 	bl	8004cc4 <HAL_GetTick>
 8005d56:	4602      	mov	r2, r0
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d901      	bls.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e02a      	b.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d68:	4b18      	ldr	r3, [pc, #96]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d6c:	f003 0302 	and.w	r3, r3, #2
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d0ee      	beq.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d7c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d80:	d10d      	bne.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005d82:	4b12      	ldr	r3, [pc, #72]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005d92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d96:	490d      	ldr	r1, [pc, #52]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	608b      	str	r3, [r1, #8]
 8005d9c:	e005      	b.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005d9e:	4b0b      	ldr	r3, [pc, #44]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	4a0a      	ldr	r2, [pc, #40]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005da4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005da8:	6093      	str	r3, [r2, #8]
 8005daa:	4b08      	ldr	r3, [pc, #32]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005dac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005db6:	4905      	ldr	r1, [pc, #20]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005db8:	4313      	orrs	r3, r2
 8005dba:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3718      	adds	r7, #24
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop
 8005dc8:	42470068 	.word	0x42470068
 8005dcc:	40023800 	.word	0x40023800
 8005dd0:	40007000 	.word	0x40007000
 8005dd4:	42470e40 	.word	0x42470e40

08005dd8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b084      	sub	sp, #16
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d101      	bne.n	8005dee <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e066      	b.n	8005ebc <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	7f5b      	ldrb	r3, [r3, #29]
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d105      	bne.n	8005e04 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f7fe fcfa 	bl	80047f8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2202      	movs	r2, #2
 8005e08:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	22ca      	movs	r2, #202	; 0xca
 8005e10:	625a      	str	r2, [r3, #36]	; 0x24
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2253      	movs	r2, #83	; 0x53
 8005e18:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 fa45 	bl	80062aa <RTC_EnterInitMode>
 8005e20:	4603      	mov	r3, r0
 8005e22:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005e24:	7bfb      	ldrb	r3, [r7, #15]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d12c      	bne.n	8005e84 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	687a      	ldr	r2, [r7, #4]
 8005e32:	6812      	ldr	r2, [r2, #0]
 8005e34:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005e38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e3c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	6899      	ldr	r1, [r3, #8]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	685a      	ldr	r2, [r3, #4]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	691b      	ldr	r3, [r3, #16]
 8005e4c:	431a      	orrs	r2, r3
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	695b      	ldr	r3, [r3, #20]
 8005e52:	431a      	orrs	r2, r3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	430a      	orrs	r2, r1
 8005e5a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	687a      	ldr	r2, [r7, #4]
 8005e62:	68d2      	ldr	r2, [r2, #12]
 8005e64:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	6919      	ldr	r1, [r3, #16]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	041a      	lsls	r2, r3, #16
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	430a      	orrs	r2, r1
 8005e78:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 fa4c 	bl	8006318 <RTC_ExitInitMode>
 8005e80:	4603      	mov	r3, r0
 8005e82:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005e84:	7bfb      	ldrb	r3, [r7, #15]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d113      	bne.n	8005eb2 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005e98:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	699a      	ldr	r2, [r3, #24]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	430a      	orrs	r2, r1
 8005eaa:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	22ff      	movs	r2, #255	; 0xff
 8005eb8:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8005eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3710      	adds	r7, #16
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005ec4:	b590      	push	{r4, r7, lr}
 8005ec6:	b087      	sub	sp, #28
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	60b9      	str	r1, [r7, #8]
 8005ece:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	7f1b      	ldrb	r3, [r3, #28]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d101      	bne.n	8005ee0 <HAL_RTC_SetTime+0x1c>
 8005edc:	2302      	movs	r3, #2
 8005ede:	e087      	b.n	8005ff0 <HAL_RTC_SetTime+0x12c>
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2202      	movs	r2, #2
 8005eea:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d126      	bne.n	8005f40 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d102      	bne.n	8005f06 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	2200      	movs	r2, #0
 8005f04:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	781b      	ldrb	r3, [r3, #0]
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f000 fa29 	bl	8006362 <RTC_ByteToBcd2>
 8005f10:	4603      	mov	r3, r0
 8005f12:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	785b      	ldrb	r3, [r3, #1]
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f000 fa22 	bl	8006362 <RTC_ByteToBcd2>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005f22:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	789b      	ldrb	r3, [r3, #2]
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f000 fa1a 	bl	8006362 <RTC_ByteToBcd2>
 8005f2e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005f30:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	78db      	ldrb	r3, [r3, #3]
 8005f38:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	617b      	str	r3, [r7, #20]
 8005f3e:	e018      	b.n	8005f72 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d102      	bne.n	8005f54 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	2200      	movs	r2, #0
 8005f52:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	785b      	ldrb	r3, [r3, #1]
 8005f5e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005f60:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005f66:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	78db      	ldrb	r3, [r3, #3]
 8005f6c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	22ca      	movs	r2, #202	; 0xca
 8005f78:	625a      	str	r2, [r3, #36]	; 0x24
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2253      	movs	r2, #83	; 0x53
 8005f80:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005f82:	68f8      	ldr	r0, [r7, #12]
 8005f84:	f000 f991 	bl	80062aa <RTC_EnterInitMode>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005f8c:	7cfb      	ldrb	r3, [r7, #19]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d120      	bne.n	8005fd4 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005f9c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005fa0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	689a      	ldr	r2, [r3, #8]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005fb0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	6899      	ldr	r1, [r3, #8]
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	68da      	ldr	r2, [r3, #12]
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	691b      	ldr	r3, [r3, #16]
 8005fc0:	431a      	orrs	r2, r3
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	430a      	orrs	r2, r1
 8005fc8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005fca:	68f8      	ldr	r0, [r7, #12]
 8005fcc:	f000 f9a4 	bl	8006318 <RTC_ExitInitMode>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005fd4:	7cfb      	ldrb	r3, [r7, #19]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d102      	bne.n	8005fe0 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2201      	movs	r2, #1
 8005fde:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	22ff      	movs	r2, #255	; 0xff
 8005fe6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2200      	movs	r2, #0
 8005fec:	771a      	strb	r2, [r3, #28]

  return status;
 8005fee:	7cfb      	ldrb	r3, [r7, #19]
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	371c      	adds	r7, #28
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd90      	pop	{r4, r7, pc}

08005ff8 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b086      	sub	sp, #24
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	60f8      	str	r0, [r7, #12]
 8006000:	60b9      	str	r1, [r7, #8]
 8006002:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006004:	2300      	movs	r3, #0
 8006006:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	691b      	ldr	r3, [r3, #16]
 8006018:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800602a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800602e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	0c1b      	lsrs	r3, r3, #16
 8006034:	b2db      	uxtb	r3, r3
 8006036:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800603a:	b2da      	uxtb	r2, r3
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	0a1b      	lsrs	r3, r3, #8
 8006044:	b2db      	uxtb	r3, r3
 8006046:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800604a:	b2da      	uxtb	r2, r3
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	b2db      	uxtb	r3, r3
 8006054:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006058:	b2da      	uxtb	r2, r3
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	0d9b      	lsrs	r3, r3, #22
 8006062:	b2db      	uxtb	r3, r3
 8006064:	f003 0301 	and.w	r3, r3, #1
 8006068:	b2da      	uxtb	r2, r3
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d11a      	bne.n	80060aa <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	781b      	ldrb	r3, [r3, #0]
 8006078:	4618      	mov	r0, r3
 800607a:	f000 f98f 	bl	800639c <RTC_Bcd2ToByte>
 800607e:	4603      	mov	r3, r0
 8006080:	461a      	mov	r2, r3
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	785b      	ldrb	r3, [r3, #1]
 800608a:	4618      	mov	r0, r3
 800608c:	f000 f986 	bl	800639c <RTC_Bcd2ToByte>
 8006090:	4603      	mov	r3, r0
 8006092:	461a      	mov	r2, r3
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	789b      	ldrb	r3, [r3, #2]
 800609c:	4618      	mov	r0, r3
 800609e:	f000 f97d 	bl	800639c <RTC_Bcd2ToByte>
 80060a2:	4603      	mov	r3, r0
 80060a4:	461a      	mov	r2, r3
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80060aa:	2300      	movs	r3, #0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3718      	adds	r7, #24
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}

080060b4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80060b4:	b590      	push	{r4, r7, lr}
 80060b6:	b087      	sub	sp, #28
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	60f8      	str	r0, [r7, #12]
 80060bc:	60b9      	str	r1, [r7, #8]
 80060be:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80060c0:	2300      	movs	r3, #0
 80060c2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	7f1b      	ldrb	r3, [r3, #28]
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d101      	bne.n	80060d0 <HAL_RTC_SetDate+0x1c>
 80060cc:	2302      	movs	r3, #2
 80060ce:	e071      	b.n	80061b4 <HAL_RTC_SetDate+0x100>
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2201      	movs	r2, #1
 80060d4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2202      	movs	r2, #2
 80060da:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10e      	bne.n	8006100 <HAL_RTC_SetDate+0x4c>
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	785b      	ldrb	r3, [r3, #1]
 80060e6:	f003 0310 	and.w	r3, r3, #16
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d008      	beq.n	8006100 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	785b      	ldrb	r3, [r3, #1]
 80060f2:	f023 0310 	bic.w	r3, r3, #16
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	330a      	adds	r3, #10
 80060fa:	b2da      	uxtb	r2, r3
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d11c      	bne.n	8006140 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	78db      	ldrb	r3, [r3, #3]
 800610a:	4618      	mov	r0, r3
 800610c:	f000 f929 	bl	8006362 <RTC_ByteToBcd2>
 8006110:	4603      	mov	r3, r0
 8006112:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	785b      	ldrb	r3, [r3, #1]
 8006118:	4618      	mov	r0, r3
 800611a:	f000 f922 	bl	8006362 <RTC_ByteToBcd2>
 800611e:	4603      	mov	r3, r0
 8006120:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006122:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	789b      	ldrb	r3, [r3, #2]
 8006128:	4618      	mov	r0, r3
 800612a:	f000 f91a 	bl	8006362 <RTC_ByteToBcd2>
 800612e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006130:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800613a:	4313      	orrs	r3, r2
 800613c:	617b      	str	r3, [r7, #20]
 800613e:	e00e      	b.n	800615e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	78db      	ldrb	r3, [r3, #3]
 8006144:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	785b      	ldrb	r3, [r3, #1]
 800614a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800614c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800614e:	68ba      	ldr	r2, [r7, #8]
 8006150:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006152:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800615a:	4313      	orrs	r3, r2
 800615c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	22ca      	movs	r2, #202	; 0xca
 8006164:	625a      	str	r2, [r3, #36]	; 0x24
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	2253      	movs	r2, #83	; 0x53
 800616c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800616e:	68f8      	ldr	r0, [r7, #12]
 8006170:	f000 f89b 	bl	80062aa <RTC_EnterInitMode>
 8006174:	4603      	mov	r3, r0
 8006176:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006178:	7cfb      	ldrb	r3, [r7, #19]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d10c      	bne.n	8006198 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006188:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800618c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800618e:	68f8      	ldr	r0, [r7, #12]
 8006190:	f000 f8c2 	bl	8006318 <RTC_ExitInitMode>
 8006194:	4603      	mov	r3, r0
 8006196:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006198:	7cfb      	ldrb	r3, [r7, #19]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d102      	bne.n	80061a4 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2201      	movs	r2, #1
 80061a2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	22ff      	movs	r2, #255	; 0xff
 80061aa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2200      	movs	r2, #0
 80061b0:	771a      	strb	r2, [r3, #28]

  return status;
 80061b2:	7cfb      	ldrb	r3, [r7, #19]
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	371c      	adds	r7, #28
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd90      	pop	{r4, r7, pc}

080061bc <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b086      	sub	sp, #24
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	60b9      	str	r1, [r7, #8]
 80061c6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80061c8:	2300      	movs	r3, #0
 80061ca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80061d6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80061da:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	0c1b      	lsrs	r3, r3, #16
 80061e0:	b2da      	uxtb	r2, r3
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	0a1b      	lsrs	r3, r3, #8
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	f003 031f 	and.w	r3, r3, #31
 80061f0:	b2da      	uxtb	r2, r3
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80061fe:	b2da      	uxtb	r2, r3
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	0b5b      	lsrs	r3, r3, #13
 8006208:	b2db      	uxtb	r3, r3
 800620a:	f003 0307 	and.w	r3, r3, #7
 800620e:	b2da      	uxtb	r2, r3
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d11a      	bne.n	8006250 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	78db      	ldrb	r3, [r3, #3]
 800621e:	4618      	mov	r0, r3
 8006220:	f000 f8bc 	bl	800639c <RTC_Bcd2ToByte>
 8006224:	4603      	mov	r3, r0
 8006226:	461a      	mov	r2, r3
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	785b      	ldrb	r3, [r3, #1]
 8006230:	4618      	mov	r0, r3
 8006232:	f000 f8b3 	bl	800639c <RTC_Bcd2ToByte>
 8006236:	4603      	mov	r3, r0
 8006238:	461a      	mov	r2, r3
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	789b      	ldrb	r3, [r3, #2]
 8006242:	4618      	mov	r0, r3
 8006244:	f000 f8aa 	bl	800639c <RTC_Bcd2ToByte>
 8006248:	4603      	mov	r3, r0
 800624a:	461a      	mov	r2, r3
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006250:	2300      	movs	r3, #0
}
 8006252:	4618      	mov	r0, r3
 8006254:	3718      	adds	r7, #24
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}

0800625a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800625a:	b580      	push	{r7, lr}
 800625c:	b084      	sub	sp, #16
 800625e:	af00      	add	r7, sp, #0
 8006260:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006262:	2300      	movs	r3, #0
 8006264:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	68da      	ldr	r2, [r3, #12]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006274:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006276:	f7fe fd25 	bl	8004cc4 <HAL_GetTick>
 800627a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800627c:	e009      	b.n	8006292 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800627e:	f7fe fd21 	bl	8004cc4 <HAL_GetTick>
 8006282:	4602      	mov	r2, r0
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	1ad3      	subs	r3, r2, r3
 8006288:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800628c:	d901      	bls.n	8006292 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800628e:	2303      	movs	r3, #3
 8006290:	e007      	b.n	80062a2 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	f003 0320 	and.w	r3, r3, #32
 800629c:	2b00      	cmp	r3, #0
 800629e:	d0ee      	beq.n	800627e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80062a0:	2300      	movs	r3, #0
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3710      	adds	r7, #16
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}

080062aa <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80062aa:	b580      	push	{r7, lr}
 80062ac:	b084      	sub	sp, #16
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062b2:	2300      	movs	r3, #0
 80062b4:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80062b6:	2300      	movs	r3, #0
 80062b8:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	68db      	ldr	r3, [r3, #12]
 80062c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d122      	bne.n	800630e <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	68da      	ldr	r2, [r3, #12]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80062d6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80062d8:	f7fe fcf4 	bl	8004cc4 <HAL_GetTick>
 80062dc:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80062de:	e00c      	b.n	80062fa <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80062e0:	f7fe fcf0 	bl	8004cc4 <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062ee:	d904      	bls.n	80062fa <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2204      	movs	r2, #4
 80062f4:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006304:	2b00      	cmp	r3, #0
 8006306:	d102      	bne.n	800630e <RTC_EnterInitMode+0x64>
 8006308:	7bfb      	ldrb	r3, [r7, #15]
 800630a:	2b01      	cmp	r3, #1
 800630c:	d1e8      	bne.n	80062e0 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800630e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006310:	4618      	mov	r0, r3
 8006312:	3710      	adds	r7, #16
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b084      	sub	sp, #16
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006320:	2300      	movs	r3, #0
 8006322:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	68da      	ldr	r2, [r3, #12]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006332:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f003 0320 	and.w	r3, r3, #32
 800633e:	2b00      	cmp	r3, #0
 8006340:	d10a      	bne.n	8006358 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f7ff ff89 	bl	800625a <HAL_RTC_WaitForSynchro>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d004      	beq.n	8006358 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2204      	movs	r2, #4
 8006352:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8006354:	2301      	movs	r3, #1
 8006356:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006358:	7bfb      	ldrb	r3, [r7, #15]
}
 800635a:	4618      	mov	r0, r3
 800635c:	3710      	adds	r7, #16
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}

08006362 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006362:	b480      	push	{r7}
 8006364:	b085      	sub	sp, #20
 8006366:	af00      	add	r7, sp, #0
 8006368:	4603      	mov	r3, r0
 800636a:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 800636c:	2300      	movs	r3, #0
 800636e:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8006370:	e005      	b.n	800637e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006372:	7bfb      	ldrb	r3, [r7, #15]
 8006374:	3301      	adds	r3, #1
 8006376:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8006378:	79fb      	ldrb	r3, [r7, #7]
 800637a:	3b0a      	subs	r3, #10
 800637c:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800637e:	79fb      	ldrb	r3, [r7, #7]
 8006380:	2b09      	cmp	r3, #9
 8006382:	d8f6      	bhi.n	8006372 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006384:	7bfb      	ldrb	r3, [r7, #15]
 8006386:	011b      	lsls	r3, r3, #4
 8006388:	b2da      	uxtb	r2, r3
 800638a:	79fb      	ldrb	r3, [r7, #7]
 800638c:	4313      	orrs	r3, r2
 800638e:	b2db      	uxtb	r3, r3
}
 8006390:	4618      	mov	r0, r3
 8006392:	3714      	adds	r7, #20
 8006394:	46bd      	mov	sp, r7
 8006396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639a:	4770      	bx	lr

0800639c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800639c:	b480      	push	{r7}
 800639e:	b085      	sub	sp, #20
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	4603      	mov	r3, r0
 80063a4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 80063a6:	2300      	movs	r3, #0
 80063a8:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80063aa:	79fb      	ldrb	r3, [r7, #7]
 80063ac:	091b      	lsrs	r3, r3, #4
 80063ae:	b2db      	uxtb	r3, r3
 80063b0:	461a      	mov	r2, r3
 80063b2:	0092      	lsls	r2, r2, #2
 80063b4:	4413      	add	r3, r2
 80063b6:	005b      	lsls	r3, r3, #1
 80063b8:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 80063ba:	79fb      	ldrb	r3, [r7, #7]
 80063bc:	f003 030f 	and.w	r3, r3, #15
 80063c0:	b2da      	uxtb	r2, r3
 80063c2:	7bfb      	ldrb	r3, [r7, #15]
 80063c4:	4413      	add	r3, r2
 80063c6:	b2db      	uxtb	r3, r3
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3714      	adds	r7, #20
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr

080063d4 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b087      	sub	sp, #28
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80063e0:	2300      	movs	r3, #0
 80063e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	3350      	adds	r3, #80	; 0x50
 80063ea:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	697a      	ldr	r2, [r7, #20]
 80063f2:	4413      	add	r3, r2
 80063f4:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	601a      	str	r2, [r3, #0]
}
 80063fc:	bf00      	nop
 80063fe:	371c      	adds	r7, #28
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr

08006408 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b082      	sub	sp, #8
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d101      	bne.n	800641a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006416:	2301      	movs	r3, #1
 8006418:	e07b      	b.n	8006512 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800641e:	2b00      	cmp	r3, #0
 8006420:	d108      	bne.n	8006434 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800642a:	d009      	beq.n	8006440 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2200      	movs	r2, #0
 8006430:	61da      	str	r2, [r3, #28]
 8006432:	e005      	b.n	8006440 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b00      	cmp	r3, #0
 8006450:	d106      	bne.n	8006460 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f7fe f9f6 	bl	800484c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2202      	movs	r2, #2
 8006464:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006476:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006488:	431a      	orrs	r2, r3
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	68db      	ldr	r3, [r3, #12]
 800648e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006492:	431a      	orrs	r2, r3
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	691b      	ldr	r3, [r3, #16]
 8006498:	f003 0302 	and.w	r3, r3, #2
 800649c:	431a      	orrs	r2, r3
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	695b      	ldr	r3, [r3, #20]
 80064a2:	f003 0301 	and.w	r3, r3, #1
 80064a6:	431a      	orrs	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	699b      	ldr	r3, [r3, #24]
 80064ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064b0:	431a      	orrs	r2, r3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	69db      	ldr	r3, [r3, #28]
 80064b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80064ba:	431a      	orrs	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6a1b      	ldr	r3, [r3, #32]
 80064c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064c4:	ea42 0103 	orr.w	r1, r2, r3
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064cc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	430a      	orrs	r2, r1
 80064d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	699b      	ldr	r3, [r3, #24]
 80064dc:	0c1b      	lsrs	r3, r3, #16
 80064de:	f003 0104 	and.w	r1, r3, #4
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e6:	f003 0210 	and.w	r2, r3, #16
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	430a      	orrs	r2, r1
 80064f0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	69da      	ldr	r2, [r3, #28]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006500:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3708      	adds	r7, #8
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}

0800651a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800651a:	b580      	push	{r7, lr}
 800651c:	b08c      	sub	sp, #48	; 0x30
 800651e:	af00      	add	r7, sp, #0
 8006520:	60f8      	str	r0, [r7, #12]
 8006522:	60b9      	str	r1, [r7, #8]
 8006524:	607a      	str	r2, [r7, #4]
 8006526:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006528:	2301      	movs	r3, #1
 800652a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800652c:	2300      	movs	r3, #0
 800652e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006538:	2b01      	cmp	r3, #1
 800653a:	d101      	bne.n	8006540 <HAL_SPI_TransmitReceive+0x26>
 800653c:	2302      	movs	r3, #2
 800653e:	e18a      	b.n	8006856 <HAL_SPI_TransmitReceive+0x33c>
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006548:	f7fe fbbc 	bl	8004cc4 <HAL_GetTick>
 800654c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006554:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800655e:	887b      	ldrh	r3, [r7, #2]
 8006560:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006562:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006566:	2b01      	cmp	r3, #1
 8006568:	d00f      	beq.n	800658a <HAL_SPI_TransmitReceive+0x70>
 800656a:	69fb      	ldr	r3, [r7, #28]
 800656c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006570:	d107      	bne.n	8006582 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d103      	bne.n	8006582 <HAL_SPI_TransmitReceive+0x68>
 800657a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800657e:	2b04      	cmp	r3, #4
 8006580:	d003      	beq.n	800658a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006582:	2302      	movs	r3, #2
 8006584:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006588:	e15b      	b.n	8006842 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d005      	beq.n	800659c <HAL_SPI_TransmitReceive+0x82>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d002      	beq.n	800659c <HAL_SPI_TransmitReceive+0x82>
 8006596:	887b      	ldrh	r3, [r7, #2]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d103      	bne.n	80065a4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80065a2:	e14e      	b.n	8006842 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	2b04      	cmp	r3, #4
 80065ae:	d003      	beq.n	80065b8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2205      	movs	r2, #5
 80065b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2200      	movs	r2, #0
 80065bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	887a      	ldrh	r2, [r7, #2]
 80065c8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	887a      	ldrh	r2, [r7, #2]
 80065ce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	68ba      	ldr	r2, [r7, #8]
 80065d4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	887a      	ldrh	r2, [r7, #2]
 80065da:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	887a      	ldrh	r2, [r7, #2]
 80065e0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2200      	movs	r2, #0
 80065e6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2200      	movs	r2, #0
 80065ec:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065f8:	2b40      	cmp	r3, #64	; 0x40
 80065fa:	d007      	beq.n	800660c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800660a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006614:	d178      	bne.n	8006708 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d002      	beq.n	8006624 <HAL_SPI_TransmitReceive+0x10a>
 800661e:	8b7b      	ldrh	r3, [r7, #26]
 8006620:	2b01      	cmp	r3, #1
 8006622:	d166      	bne.n	80066f2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006628:	881a      	ldrh	r2, [r3, #0]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006634:	1c9a      	adds	r2, r3, #2
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800663e:	b29b      	uxth	r3, r3
 8006640:	3b01      	subs	r3, #1
 8006642:	b29a      	uxth	r2, r3
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006648:	e053      	b.n	80066f2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	f003 0302 	and.w	r3, r3, #2
 8006654:	2b02      	cmp	r3, #2
 8006656:	d11b      	bne.n	8006690 <HAL_SPI_TransmitReceive+0x176>
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800665c:	b29b      	uxth	r3, r3
 800665e:	2b00      	cmp	r3, #0
 8006660:	d016      	beq.n	8006690 <HAL_SPI_TransmitReceive+0x176>
 8006662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006664:	2b01      	cmp	r3, #1
 8006666:	d113      	bne.n	8006690 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800666c:	881a      	ldrh	r2, [r3, #0]
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006678:	1c9a      	adds	r2, r3, #2
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006682:	b29b      	uxth	r3, r3
 8006684:	3b01      	subs	r3, #1
 8006686:	b29a      	uxth	r2, r3
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800668c:	2300      	movs	r3, #0
 800668e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	689b      	ldr	r3, [r3, #8]
 8006696:	f003 0301 	and.w	r3, r3, #1
 800669a:	2b01      	cmp	r3, #1
 800669c:	d119      	bne.n	80066d2 <HAL_SPI_TransmitReceive+0x1b8>
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d014      	beq.n	80066d2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68da      	ldr	r2, [r3, #12]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b2:	b292      	uxth	r2, r2
 80066b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ba:	1c9a      	adds	r2, r3, #2
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	3b01      	subs	r3, #1
 80066c8:	b29a      	uxth	r2, r3
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80066ce:	2301      	movs	r3, #1
 80066d0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80066d2:	f7fe faf7 	bl	8004cc4 <HAL_GetTick>
 80066d6:	4602      	mov	r2, r0
 80066d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066da:	1ad3      	subs	r3, r2, r3
 80066dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80066de:	429a      	cmp	r2, r3
 80066e0:	d807      	bhi.n	80066f2 <HAL_SPI_TransmitReceive+0x1d8>
 80066e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e8:	d003      	beq.n	80066f2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80066ea:	2303      	movs	r3, #3
 80066ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80066f0:	e0a7      	b.n	8006842 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d1a6      	bne.n	800664a <HAL_SPI_TransmitReceive+0x130>
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006700:	b29b      	uxth	r3, r3
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1a1      	bne.n	800664a <HAL_SPI_TransmitReceive+0x130>
 8006706:	e07c      	b.n	8006802 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d002      	beq.n	8006716 <HAL_SPI_TransmitReceive+0x1fc>
 8006710:	8b7b      	ldrh	r3, [r7, #26]
 8006712:	2b01      	cmp	r3, #1
 8006714:	d16b      	bne.n	80067ee <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	330c      	adds	r3, #12
 8006720:	7812      	ldrb	r2, [r2, #0]
 8006722:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006728:	1c5a      	adds	r2, r3, #1
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006732:	b29b      	uxth	r3, r3
 8006734:	3b01      	subs	r3, #1
 8006736:	b29a      	uxth	r2, r3
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800673c:	e057      	b.n	80067ee <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	f003 0302 	and.w	r3, r3, #2
 8006748:	2b02      	cmp	r3, #2
 800674a:	d11c      	bne.n	8006786 <HAL_SPI_TransmitReceive+0x26c>
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006750:	b29b      	uxth	r3, r3
 8006752:	2b00      	cmp	r3, #0
 8006754:	d017      	beq.n	8006786 <HAL_SPI_TransmitReceive+0x26c>
 8006756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006758:	2b01      	cmp	r3, #1
 800675a:	d114      	bne.n	8006786 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	330c      	adds	r3, #12
 8006766:	7812      	ldrb	r2, [r2, #0]
 8006768:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800676e:	1c5a      	adds	r2, r3, #1
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006778:	b29b      	uxth	r3, r3
 800677a:	3b01      	subs	r3, #1
 800677c:	b29a      	uxth	r2, r3
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006782:	2300      	movs	r3, #0
 8006784:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	f003 0301 	and.w	r3, r3, #1
 8006790:	2b01      	cmp	r3, #1
 8006792:	d119      	bne.n	80067c8 <HAL_SPI_TransmitReceive+0x2ae>
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006798:	b29b      	uxth	r3, r3
 800679a:	2b00      	cmp	r3, #0
 800679c:	d014      	beq.n	80067c8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68da      	ldr	r2, [r3, #12]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067a8:	b2d2      	uxtb	r2, r2
 80067aa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b0:	1c5a      	adds	r2, r3, #1
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	3b01      	subs	r3, #1
 80067be:	b29a      	uxth	r2, r3
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80067c4:	2301      	movs	r3, #1
 80067c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80067c8:	f7fe fa7c 	bl	8004cc4 <HAL_GetTick>
 80067cc:	4602      	mov	r2, r0
 80067ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d0:	1ad3      	subs	r3, r2, r3
 80067d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d803      	bhi.n	80067e0 <HAL_SPI_TransmitReceive+0x2c6>
 80067d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067de:	d102      	bne.n	80067e6 <HAL_SPI_TransmitReceive+0x2cc>
 80067e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d103      	bne.n	80067ee <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80067e6:	2303      	movs	r3, #3
 80067e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80067ec:	e029      	b.n	8006842 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067f2:	b29b      	uxth	r3, r3
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d1a2      	bne.n	800673e <HAL_SPI_TransmitReceive+0x224>
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d19d      	bne.n	800673e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006802:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006804:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006806:	68f8      	ldr	r0, [r7, #12]
 8006808:	f000 f8b2 	bl	8006970 <SPI_EndRxTxTransaction>
 800680c:	4603      	mov	r3, r0
 800680e:	2b00      	cmp	r3, #0
 8006810:	d006      	beq.n	8006820 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2220      	movs	r2, #32
 800681c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800681e:	e010      	b.n	8006842 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d10b      	bne.n	8006840 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006828:	2300      	movs	r3, #0
 800682a:	617b      	str	r3, [r7, #20]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	617b      	str	r3, [r7, #20]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	617b      	str	r3, [r7, #20]
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	e000      	b.n	8006842 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006840:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006852:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006856:	4618      	mov	r0, r3
 8006858:	3730      	adds	r7, #48	; 0x30
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
	...

08006860 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b088      	sub	sp, #32
 8006864:	af00      	add	r7, sp, #0
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	603b      	str	r3, [r7, #0]
 800686c:	4613      	mov	r3, r2
 800686e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006870:	f7fe fa28 	bl	8004cc4 <HAL_GetTick>
 8006874:	4602      	mov	r2, r0
 8006876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006878:	1a9b      	subs	r3, r3, r2
 800687a:	683a      	ldr	r2, [r7, #0]
 800687c:	4413      	add	r3, r2
 800687e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006880:	f7fe fa20 	bl	8004cc4 <HAL_GetTick>
 8006884:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006886:	4b39      	ldr	r3, [pc, #228]	; (800696c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	015b      	lsls	r3, r3, #5
 800688c:	0d1b      	lsrs	r3, r3, #20
 800688e:	69fa      	ldr	r2, [r7, #28]
 8006890:	fb02 f303 	mul.w	r3, r2, r3
 8006894:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006896:	e054      	b.n	8006942 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800689e:	d050      	beq.n	8006942 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80068a0:	f7fe fa10 	bl	8004cc4 <HAL_GetTick>
 80068a4:	4602      	mov	r2, r0
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	1ad3      	subs	r3, r2, r3
 80068aa:	69fa      	ldr	r2, [r7, #28]
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d902      	bls.n	80068b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80068b0:	69fb      	ldr	r3, [r7, #28]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d13d      	bne.n	8006932 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	685a      	ldr	r2, [r3, #4]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80068c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068ce:	d111      	bne.n	80068f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068d8:	d004      	beq.n	80068e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068e2:	d107      	bne.n	80068f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068fc:	d10f      	bne.n	800691e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800690c:	601a      	str	r2, [r3, #0]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800691c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2201      	movs	r2, #1
 8006922:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2200      	movs	r2, #0
 800692a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800692e:	2303      	movs	r3, #3
 8006930:	e017      	b.n	8006962 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d101      	bne.n	800693c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006938:	2300      	movs	r3, #0
 800693a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	3b01      	subs	r3, #1
 8006940:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	689a      	ldr	r2, [r3, #8]
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	4013      	ands	r3, r2
 800694c:	68ba      	ldr	r2, [r7, #8]
 800694e:	429a      	cmp	r2, r3
 8006950:	bf0c      	ite	eq
 8006952:	2301      	moveq	r3, #1
 8006954:	2300      	movne	r3, #0
 8006956:	b2db      	uxtb	r3, r3
 8006958:	461a      	mov	r2, r3
 800695a:	79fb      	ldrb	r3, [r7, #7]
 800695c:	429a      	cmp	r2, r3
 800695e:	d19b      	bne.n	8006898 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006960:	2300      	movs	r3, #0
}
 8006962:	4618      	mov	r0, r3
 8006964:	3720      	adds	r7, #32
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}
 800696a:	bf00      	nop
 800696c:	20000004 	.word	0x20000004

08006970 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b088      	sub	sp, #32
 8006974:	af02      	add	r7, sp, #8
 8006976:	60f8      	str	r0, [r7, #12]
 8006978:	60b9      	str	r1, [r7, #8]
 800697a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800697c:	4b1b      	ldr	r3, [pc, #108]	; (80069ec <SPI_EndRxTxTransaction+0x7c>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a1b      	ldr	r2, [pc, #108]	; (80069f0 <SPI_EndRxTxTransaction+0x80>)
 8006982:	fba2 2303 	umull	r2, r3, r2, r3
 8006986:	0d5b      	lsrs	r3, r3, #21
 8006988:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800698c:	fb02 f303 	mul.w	r3, r2, r3
 8006990:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800699a:	d112      	bne.n	80069c2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	9300      	str	r3, [sp, #0]
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	2200      	movs	r2, #0
 80069a4:	2180      	movs	r1, #128	; 0x80
 80069a6:	68f8      	ldr	r0, [r7, #12]
 80069a8:	f7ff ff5a 	bl	8006860 <SPI_WaitFlagStateUntilTimeout>
 80069ac:	4603      	mov	r3, r0
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d016      	beq.n	80069e0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069b6:	f043 0220 	orr.w	r2, r3, #32
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80069be:	2303      	movs	r3, #3
 80069c0:	e00f      	b.n	80069e2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d00a      	beq.n	80069de <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	3b01      	subs	r3, #1
 80069cc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069d8:	2b80      	cmp	r3, #128	; 0x80
 80069da:	d0f2      	beq.n	80069c2 <SPI_EndRxTxTransaction+0x52>
 80069dc:	e000      	b.n	80069e0 <SPI_EndRxTxTransaction+0x70>
        break;
 80069de:	bf00      	nop
  }

  return HAL_OK;
 80069e0:	2300      	movs	r3, #0
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3718      	adds	r7, #24
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	20000004 	.word	0x20000004
 80069f0:	165e9f81 	.word	0x165e9f81

080069f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d101      	bne.n	8006a06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e03f      	b.n	8006a86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d106      	bne.n	8006a20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2200      	movs	r2, #0
 8006a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f7fd ff5e 	bl	80048dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2224      	movs	r2, #36	; 0x24
 8006a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68da      	ldr	r2, [r3, #12]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006a36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 f929 	bl	8006c90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	691a      	ldr	r2, [r3, #16]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006a4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	695a      	ldr	r2, [r3, #20]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006a5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	68da      	ldr	r2, [r3, #12]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006a6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2220      	movs	r2, #32
 8006a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2220      	movs	r2, #32
 8006a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006a84:	2300      	movs	r3, #0
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3708      	adds	r7, #8
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}

08006a8e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a8e:	b580      	push	{r7, lr}
 8006a90:	b08a      	sub	sp, #40	; 0x28
 8006a92:	af02      	add	r7, sp, #8
 8006a94:	60f8      	str	r0, [r7, #12]
 8006a96:	60b9      	str	r1, [r7, #8]
 8006a98:	603b      	str	r3, [r7, #0]
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	2b20      	cmp	r3, #32
 8006aac:	d17c      	bne.n	8006ba8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d002      	beq.n	8006aba <HAL_UART_Transmit+0x2c>
 8006ab4:	88fb      	ldrh	r3, [r7, #6]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d101      	bne.n	8006abe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e075      	b.n	8006baa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d101      	bne.n	8006acc <HAL_UART_Transmit+0x3e>
 8006ac8:	2302      	movs	r3, #2
 8006aca:	e06e      	b.n	8006baa <HAL_UART_Transmit+0x11c>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2201      	movs	r2, #1
 8006ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2221      	movs	r2, #33	; 0x21
 8006ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ae2:	f7fe f8ef 	bl	8004cc4 <HAL_GetTick>
 8006ae6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	88fa      	ldrh	r2, [r7, #6]
 8006aec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	88fa      	ldrh	r2, [r7, #6]
 8006af2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006afc:	d108      	bne.n	8006b10 <HAL_UART_Transmit+0x82>
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d104      	bne.n	8006b10 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006b06:	2300      	movs	r3, #0
 8006b08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	61bb      	str	r3, [r7, #24]
 8006b0e:	e003      	b.n	8006b18 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b14:	2300      	movs	r3, #0
 8006b16:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006b20:	e02a      	b.n	8006b78 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	9300      	str	r3, [sp, #0]
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	2180      	movs	r1, #128	; 0x80
 8006b2c:	68f8      	ldr	r0, [r7, #12]
 8006b2e:	f000 f840 	bl	8006bb2 <UART_WaitOnFlagUntilTimeout>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d001      	beq.n	8006b3c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006b38:	2303      	movs	r3, #3
 8006b3a:	e036      	b.n	8006baa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006b3c:	69fb      	ldr	r3, [r7, #28]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d10b      	bne.n	8006b5a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	881b      	ldrh	r3, [r3, #0]
 8006b46:	461a      	mov	r2, r3
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b50:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006b52:	69bb      	ldr	r3, [r7, #24]
 8006b54:	3302      	adds	r3, #2
 8006b56:	61bb      	str	r3, [r7, #24]
 8006b58:	e007      	b.n	8006b6a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	781a      	ldrb	r2, [r3, #0]
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006b64:	69fb      	ldr	r3, [r7, #28]
 8006b66:	3301      	adds	r3, #1
 8006b68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	3b01      	subs	r3, #1
 8006b72:	b29a      	uxth	r2, r3
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006b7c:	b29b      	uxth	r3, r3
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1cf      	bne.n	8006b22 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	9300      	str	r3, [sp, #0]
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	2140      	movs	r1, #64	; 0x40
 8006b8c:	68f8      	ldr	r0, [r7, #12]
 8006b8e:	f000 f810 	bl	8006bb2 <UART_WaitOnFlagUntilTimeout>
 8006b92:	4603      	mov	r3, r0
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d001      	beq.n	8006b9c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006b98:	2303      	movs	r3, #3
 8006b9a:	e006      	b.n	8006baa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2220      	movs	r2, #32
 8006ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	e000      	b.n	8006baa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006ba8:	2302      	movs	r3, #2
  }
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3720      	adds	r7, #32
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}

08006bb2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006bb2:	b580      	push	{r7, lr}
 8006bb4:	b090      	sub	sp, #64	; 0x40
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	60f8      	str	r0, [r7, #12]
 8006bba:	60b9      	str	r1, [r7, #8]
 8006bbc:	603b      	str	r3, [r7, #0]
 8006bbe:	4613      	mov	r3, r2
 8006bc0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bc2:	e050      	b.n	8006c66 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bca:	d04c      	beq.n	8006c66 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006bcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d007      	beq.n	8006be2 <UART_WaitOnFlagUntilTimeout+0x30>
 8006bd2:	f7fe f877 	bl	8004cc4 <HAL_GetTick>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d241      	bcs.n	8006c66 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	330c      	adds	r3, #12
 8006be8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bec:	e853 3f00 	ldrex	r3, [r3]
 8006bf0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006bf8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	330c      	adds	r3, #12
 8006c00:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006c02:	637a      	str	r2, [r7, #52]	; 0x34
 8006c04:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006c08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c0a:	e841 2300 	strex	r3, r2, [r1]
 8006c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d1e5      	bne.n	8006be2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	3314      	adds	r3, #20
 8006c1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	e853 3f00 	ldrex	r3, [r3]
 8006c24:	613b      	str	r3, [r7, #16]
   return(result);
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	f023 0301 	bic.w	r3, r3, #1
 8006c2c:	63bb      	str	r3, [r7, #56]	; 0x38
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	3314      	adds	r3, #20
 8006c34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006c36:	623a      	str	r2, [r7, #32]
 8006c38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c3a:	69f9      	ldr	r1, [r7, #28]
 8006c3c:	6a3a      	ldr	r2, [r7, #32]
 8006c3e:	e841 2300 	strex	r3, r2, [r1]
 8006c42:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d1e5      	bne.n	8006c16 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2220      	movs	r2, #32
 8006c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2220      	movs	r2, #32
 8006c56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e00f      	b.n	8006c86 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	4013      	ands	r3, r2
 8006c70:	68ba      	ldr	r2, [r7, #8]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	bf0c      	ite	eq
 8006c76:	2301      	moveq	r3, #1
 8006c78:	2300      	movne	r3, #0
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	79fb      	ldrb	r3, [r7, #7]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d09f      	beq.n	8006bc4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006c84:	2300      	movs	r3, #0
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3740      	adds	r7, #64	; 0x40
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
	...

08006c90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c94:	b0c0      	sub	sp, #256	; 0x100
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	691b      	ldr	r3, [r3, #16]
 8006ca4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cac:	68d9      	ldr	r1, [r3, #12]
 8006cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	ea40 0301 	orr.w	r3, r0, r1
 8006cb8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006cba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cbe:	689a      	ldr	r2, [r3, #8]
 8006cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	431a      	orrs	r2, r3
 8006cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ccc:	695b      	ldr	r3, [r3, #20]
 8006cce:	431a      	orrs	r2, r3
 8006cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cd4:	69db      	ldr	r3, [r3, #28]
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006ce8:	f021 010c 	bic.w	r1, r1, #12
 8006cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006cf6:	430b      	orrs	r3, r1
 8006cf8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	695b      	ldr	r3, [r3, #20]
 8006d02:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006d06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d0a:	6999      	ldr	r1, [r3, #24]
 8006d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	ea40 0301 	orr.w	r3, r0, r1
 8006d16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d1c:	681a      	ldr	r2, [r3, #0]
 8006d1e:	4b8f      	ldr	r3, [pc, #572]	; (8006f5c <UART_SetConfig+0x2cc>)
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d005      	beq.n	8006d30 <UART_SetConfig+0xa0>
 8006d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d28:	681a      	ldr	r2, [r3, #0]
 8006d2a:	4b8d      	ldr	r3, [pc, #564]	; (8006f60 <UART_SetConfig+0x2d0>)
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d104      	bne.n	8006d3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d30:	f7fe ff5c 	bl	8005bec <HAL_RCC_GetPCLK2Freq>
 8006d34:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006d38:	e003      	b.n	8006d42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d3a:	f7fe ff43 	bl	8005bc4 <HAL_RCC_GetPCLK1Freq>
 8006d3e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d46:	69db      	ldr	r3, [r3, #28]
 8006d48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d4c:	f040 810c 	bne.w	8006f68 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d54:	2200      	movs	r2, #0
 8006d56:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006d5a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006d5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006d62:	4622      	mov	r2, r4
 8006d64:	462b      	mov	r3, r5
 8006d66:	1891      	adds	r1, r2, r2
 8006d68:	65b9      	str	r1, [r7, #88]	; 0x58
 8006d6a:	415b      	adcs	r3, r3
 8006d6c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006d6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006d72:	4621      	mov	r1, r4
 8006d74:	eb12 0801 	adds.w	r8, r2, r1
 8006d78:	4629      	mov	r1, r5
 8006d7a:	eb43 0901 	adc.w	r9, r3, r1
 8006d7e:	f04f 0200 	mov.w	r2, #0
 8006d82:	f04f 0300 	mov.w	r3, #0
 8006d86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d92:	4690      	mov	r8, r2
 8006d94:	4699      	mov	r9, r3
 8006d96:	4623      	mov	r3, r4
 8006d98:	eb18 0303 	adds.w	r3, r8, r3
 8006d9c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006da0:	462b      	mov	r3, r5
 8006da2:	eb49 0303 	adc.w	r3, r9, r3
 8006da6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006db6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006dba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006dbe:	460b      	mov	r3, r1
 8006dc0:	18db      	adds	r3, r3, r3
 8006dc2:	653b      	str	r3, [r7, #80]	; 0x50
 8006dc4:	4613      	mov	r3, r2
 8006dc6:	eb42 0303 	adc.w	r3, r2, r3
 8006dca:	657b      	str	r3, [r7, #84]	; 0x54
 8006dcc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006dd0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006dd4:	f7f9 fab4 	bl	8000340 <__aeabi_uldivmod>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	460b      	mov	r3, r1
 8006ddc:	4b61      	ldr	r3, [pc, #388]	; (8006f64 <UART_SetConfig+0x2d4>)
 8006dde:	fba3 2302 	umull	r2, r3, r3, r2
 8006de2:	095b      	lsrs	r3, r3, #5
 8006de4:	011c      	lsls	r4, r3, #4
 8006de6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006dea:	2200      	movs	r2, #0
 8006dec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006df0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006df4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006df8:	4642      	mov	r2, r8
 8006dfa:	464b      	mov	r3, r9
 8006dfc:	1891      	adds	r1, r2, r2
 8006dfe:	64b9      	str	r1, [r7, #72]	; 0x48
 8006e00:	415b      	adcs	r3, r3
 8006e02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006e08:	4641      	mov	r1, r8
 8006e0a:	eb12 0a01 	adds.w	sl, r2, r1
 8006e0e:	4649      	mov	r1, r9
 8006e10:	eb43 0b01 	adc.w	fp, r3, r1
 8006e14:	f04f 0200 	mov.w	r2, #0
 8006e18:	f04f 0300 	mov.w	r3, #0
 8006e1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006e20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006e24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e28:	4692      	mov	sl, r2
 8006e2a:	469b      	mov	fp, r3
 8006e2c:	4643      	mov	r3, r8
 8006e2e:	eb1a 0303 	adds.w	r3, sl, r3
 8006e32:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006e36:	464b      	mov	r3, r9
 8006e38:	eb4b 0303 	adc.w	r3, fp, r3
 8006e3c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	2200      	movs	r2, #0
 8006e48:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006e4c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006e50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006e54:	460b      	mov	r3, r1
 8006e56:	18db      	adds	r3, r3, r3
 8006e58:	643b      	str	r3, [r7, #64]	; 0x40
 8006e5a:	4613      	mov	r3, r2
 8006e5c:	eb42 0303 	adc.w	r3, r2, r3
 8006e60:	647b      	str	r3, [r7, #68]	; 0x44
 8006e62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006e66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006e6a:	f7f9 fa69 	bl	8000340 <__aeabi_uldivmod>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	460b      	mov	r3, r1
 8006e72:	4611      	mov	r1, r2
 8006e74:	4b3b      	ldr	r3, [pc, #236]	; (8006f64 <UART_SetConfig+0x2d4>)
 8006e76:	fba3 2301 	umull	r2, r3, r3, r1
 8006e7a:	095b      	lsrs	r3, r3, #5
 8006e7c:	2264      	movs	r2, #100	; 0x64
 8006e7e:	fb02 f303 	mul.w	r3, r2, r3
 8006e82:	1acb      	subs	r3, r1, r3
 8006e84:	00db      	lsls	r3, r3, #3
 8006e86:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006e8a:	4b36      	ldr	r3, [pc, #216]	; (8006f64 <UART_SetConfig+0x2d4>)
 8006e8c:	fba3 2302 	umull	r2, r3, r3, r2
 8006e90:	095b      	lsrs	r3, r3, #5
 8006e92:	005b      	lsls	r3, r3, #1
 8006e94:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006e98:	441c      	add	r4, r3
 8006e9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006ea4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006ea8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006eac:	4642      	mov	r2, r8
 8006eae:	464b      	mov	r3, r9
 8006eb0:	1891      	adds	r1, r2, r2
 8006eb2:	63b9      	str	r1, [r7, #56]	; 0x38
 8006eb4:	415b      	adcs	r3, r3
 8006eb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006eb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006ebc:	4641      	mov	r1, r8
 8006ebe:	1851      	adds	r1, r2, r1
 8006ec0:	6339      	str	r1, [r7, #48]	; 0x30
 8006ec2:	4649      	mov	r1, r9
 8006ec4:	414b      	adcs	r3, r1
 8006ec6:	637b      	str	r3, [r7, #52]	; 0x34
 8006ec8:	f04f 0200 	mov.w	r2, #0
 8006ecc:	f04f 0300 	mov.w	r3, #0
 8006ed0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006ed4:	4659      	mov	r1, fp
 8006ed6:	00cb      	lsls	r3, r1, #3
 8006ed8:	4651      	mov	r1, sl
 8006eda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ede:	4651      	mov	r1, sl
 8006ee0:	00ca      	lsls	r2, r1, #3
 8006ee2:	4610      	mov	r0, r2
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	4642      	mov	r2, r8
 8006eea:	189b      	adds	r3, r3, r2
 8006eec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006ef0:	464b      	mov	r3, r9
 8006ef2:	460a      	mov	r2, r1
 8006ef4:	eb42 0303 	adc.w	r3, r2, r3
 8006ef8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006f08:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006f0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006f10:	460b      	mov	r3, r1
 8006f12:	18db      	adds	r3, r3, r3
 8006f14:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f16:	4613      	mov	r3, r2
 8006f18:	eb42 0303 	adc.w	r3, r2, r3
 8006f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f22:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006f26:	f7f9 fa0b 	bl	8000340 <__aeabi_uldivmod>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	460b      	mov	r3, r1
 8006f2e:	4b0d      	ldr	r3, [pc, #52]	; (8006f64 <UART_SetConfig+0x2d4>)
 8006f30:	fba3 1302 	umull	r1, r3, r3, r2
 8006f34:	095b      	lsrs	r3, r3, #5
 8006f36:	2164      	movs	r1, #100	; 0x64
 8006f38:	fb01 f303 	mul.w	r3, r1, r3
 8006f3c:	1ad3      	subs	r3, r2, r3
 8006f3e:	00db      	lsls	r3, r3, #3
 8006f40:	3332      	adds	r3, #50	; 0x32
 8006f42:	4a08      	ldr	r2, [pc, #32]	; (8006f64 <UART_SetConfig+0x2d4>)
 8006f44:	fba2 2303 	umull	r2, r3, r2, r3
 8006f48:	095b      	lsrs	r3, r3, #5
 8006f4a:	f003 0207 	and.w	r2, r3, #7
 8006f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4422      	add	r2, r4
 8006f56:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006f58:	e105      	b.n	8007166 <UART_SetConfig+0x4d6>
 8006f5a:	bf00      	nop
 8006f5c:	40011000 	.word	0x40011000
 8006f60:	40011400 	.word	0x40011400
 8006f64:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006f72:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006f76:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006f7a:	4642      	mov	r2, r8
 8006f7c:	464b      	mov	r3, r9
 8006f7e:	1891      	adds	r1, r2, r2
 8006f80:	6239      	str	r1, [r7, #32]
 8006f82:	415b      	adcs	r3, r3
 8006f84:	627b      	str	r3, [r7, #36]	; 0x24
 8006f86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006f8a:	4641      	mov	r1, r8
 8006f8c:	1854      	adds	r4, r2, r1
 8006f8e:	4649      	mov	r1, r9
 8006f90:	eb43 0501 	adc.w	r5, r3, r1
 8006f94:	f04f 0200 	mov.w	r2, #0
 8006f98:	f04f 0300 	mov.w	r3, #0
 8006f9c:	00eb      	lsls	r3, r5, #3
 8006f9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006fa2:	00e2      	lsls	r2, r4, #3
 8006fa4:	4614      	mov	r4, r2
 8006fa6:	461d      	mov	r5, r3
 8006fa8:	4643      	mov	r3, r8
 8006faa:	18e3      	adds	r3, r4, r3
 8006fac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006fb0:	464b      	mov	r3, r9
 8006fb2:	eb45 0303 	adc.w	r3, r5, r3
 8006fb6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006fc6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006fca:	f04f 0200 	mov.w	r2, #0
 8006fce:	f04f 0300 	mov.w	r3, #0
 8006fd2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006fd6:	4629      	mov	r1, r5
 8006fd8:	008b      	lsls	r3, r1, #2
 8006fda:	4621      	mov	r1, r4
 8006fdc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fe0:	4621      	mov	r1, r4
 8006fe2:	008a      	lsls	r2, r1, #2
 8006fe4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006fe8:	f7f9 f9aa 	bl	8000340 <__aeabi_uldivmod>
 8006fec:	4602      	mov	r2, r0
 8006fee:	460b      	mov	r3, r1
 8006ff0:	4b60      	ldr	r3, [pc, #384]	; (8007174 <UART_SetConfig+0x4e4>)
 8006ff2:	fba3 2302 	umull	r2, r3, r3, r2
 8006ff6:	095b      	lsrs	r3, r3, #5
 8006ff8:	011c      	lsls	r4, r3, #4
 8006ffa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ffe:	2200      	movs	r2, #0
 8007000:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007004:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007008:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800700c:	4642      	mov	r2, r8
 800700e:	464b      	mov	r3, r9
 8007010:	1891      	adds	r1, r2, r2
 8007012:	61b9      	str	r1, [r7, #24]
 8007014:	415b      	adcs	r3, r3
 8007016:	61fb      	str	r3, [r7, #28]
 8007018:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800701c:	4641      	mov	r1, r8
 800701e:	1851      	adds	r1, r2, r1
 8007020:	6139      	str	r1, [r7, #16]
 8007022:	4649      	mov	r1, r9
 8007024:	414b      	adcs	r3, r1
 8007026:	617b      	str	r3, [r7, #20]
 8007028:	f04f 0200 	mov.w	r2, #0
 800702c:	f04f 0300 	mov.w	r3, #0
 8007030:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007034:	4659      	mov	r1, fp
 8007036:	00cb      	lsls	r3, r1, #3
 8007038:	4651      	mov	r1, sl
 800703a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800703e:	4651      	mov	r1, sl
 8007040:	00ca      	lsls	r2, r1, #3
 8007042:	4610      	mov	r0, r2
 8007044:	4619      	mov	r1, r3
 8007046:	4603      	mov	r3, r0
 8007048:	4642      	mov	r2, r8
 800704a:	189b      	adds	r3, r3, r2
 800704c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007050:	464b      	mov	r3, r9
 8007052:	460a      	mov	r2, r1
 8007054:	eb42 0303 	adc.w	r3, r2, r3
 8007058:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800705c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	67bb      	str	r3, [r7, #120]	; 0x78
 8007066:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007068:	f04f 0200 	mov.w	r2, #0
 800706c:	f04f 0300 	mov.w	r3, #0
 8007070:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007074:	4649      	mov	r1, r9
 8007076:	008b      	lsls	r3, r1, #2
 8007078:	4641      	mov	r1, r8
 800707a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800707e:	4641      	mov	r1, r8
 8007080:	008a      	lsls	r2, r1, #2
 8007082:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007086:	f7f9 f95b 	bl	8000340 <__aeabi_uldivmod>
 800708a:	4602      	mov	r2, r0
 800708c:	460b      	mov	r3, r1
 800708e:	4b39      	ldr	r3, [pc, #228]	; (8007174 <UART_SetConfig+0x4e4>)
 8007090:	fba3 1302 	umull	r1, r3, r3, r2
 8007094:	095b      	lsrs	r3, r3, #5
 8007096:	2164      	movs	r1, #100	; 0x64
 8007098:	fb01 f303 	mul.w	r3, r1, r3
 800709c:	1ad3      	subs	r3, r2, r3
 800709e:	011b      	lsls	r3, r3, #4
 80070a0:	3332      	adds	r3, #50	; 0x32
 80070a2:	4a34      	ldr	r2, [pc, #208]	; (8007174 <UART_SetConfig+0x4e4>)
 80070a4:	fba2 2303 	umull	r2, r3, r2, r3
 80070a8:	095b      	lsrs	r3, r3, #5
 80070aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070ae:	441c      	add	r4, r3
 80070b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80070b4:	2200      	movs	r2, #0
 80070b6:	673b      	str	r3, [r7, #112]	; 0x70
 80070b8:	677a      	str	r2, [r7, #116]	; 0x74
 80070ba:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80070be:	4642      	mov	r2, r8
 80070c0:	464b      	mov	r3, r9
 80070c2:	1891      	adds	r1, r2, r2
 80070c4:	60b9      	str	r1, [r7, #8]
 80070c6:	415b      	adcs	r3, r3
 80070c8:	60fb      	str	r3, [r7, #12]
 80070ca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80070ce:	4641      	mov	r1, r8
 80070d0:	1851      	adds	r1, r2, r1
 80070d2:	6039      	str	r1, [r7, #0]
 80070d4:	4649      	mov	r1, r9
 80070d6:	414b      	adcs	r3, r1
 80070d8:	607b      	str	r3, [r7, #4]
 80070da:	f04f 0200 	mov.w	r2, #0
 80070de:	f04f 0300 	mov.w	r3, #0
 80070e2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80070e6:	4659      	mov	r1, fp
 80070e8:	00cb      	lsls	r3, r1, #3
 80070ea:	4651      	mov	r1, sl
 80070ec:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070f0:	4651      	mov	r1, sl
 80070f2:	00ca      	lsls	r2, r1, #3
 80070f4:	4610      	mov	r0, r2
 80070f6:	4619      	mov	r1, r3
 80070f8:	4603      	mov	r3, r0
 80070fa:	4642      	mov	r2, r8
 80070fc:	189b      	adds	r3, r3, r2
 80070fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8007100:	464b      	mov	r3, r9
 8007102:	460a      	mov	r2, r1
 8007104:	eb42 0303 	adc.w	r3, r2, r3
 8007108:	66fb      	str	r3, [r7, #108]	; 0x6c
 800710a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	2200      	movs	r2, #0
 8007112:	663b      	str	r3, [r7, #96]	; 0x60
 8007114:	667a      	str	r2, [r7, #100]	; 0x64
 8007116:	f04f 0200 	mov.w	r2, #0
 800711a:	f04f 0300 	mov.w	r3, #0
 800711e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007122:	4649      	mov	r1, r9
 8007124:	008b      	lsls	r3, r1, #2
 8007126:	4641      	mov	r1, r8
 8007128:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800712c:	4641      	mov	r1, r8
 800712e:	008a      	lsls	r2, r1, #2
 8007130:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007134:	f7f9 f904 	bl	8000340 <__aeabi_uldivmod>
 8007138:	4602      	mov	r2, r0
 800713a:	460b      	mov	r3, r1
 800713c:	4b0d      	ldr	r3, [pc, #52]	; (8007174 <UART_SetConfig+0x4e4>)
 800713e:	fba3 1302 	umull	r1, r3, r3, r2
 8007142:	095b      	lsrs	r3, r3, #5
 8007144:	2164      	movs	r1, #100	; 0x64
 8007146:	fb01 f303 	mul.w	r3, r1, r3
 800714a:	1ad3      	subs	r3, r2, r3
 800714c:	011b      	lsls	r3, r3, #4
 800714e:	3332      	adds	r3, #50	; 0x32
 8007150:	4a08      	ldr	r2, [pc, #32]	; (8007174 <UART_SetConfig+0x4e4>)
 8007152:	fba2 2303 	umull	r2, r3, r2, r3
 8007156:	095b      	lsrs	r3, r3, #5
 8007158:	f003 020f 	and.w	r2, r3, #15
 800715c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4422      	add	r2, r4
 8007164:	609a      	str	r2, [r3, #8]
}
 8007166:	bf00      	nop
 8007168:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800716c:	46bd      	mov	sp, r7
 800716e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007172:	bf00      	nop
 8007174:	51eb851f 	.word	0x51eb851f

08007178 <__errno>:
 8007178:	4b01      	ldr	r3, [pc, #4]	; (8007180 <__errno+0x8>)
 800717a:	6818      	ldr	r0, [r3, #0]
 800717c:	4770      	bx	lr
 800717e:	bf00      	nop
 8007180:	20000010 	.word	0x20000010

08007184 <__libc_init_array>:
 8007184:	b570      	push	{r4, r5, r6, lr}
 8007186:	4d0d      	ldr	r5, [pc, #52]	; (80071bc <__libc_init_array+0x38>)
 8007188:	4c0d      	ldr	r4, [pc, #52]	; (80071c0 <__libc_init_array+0x3c>)
 800718a:	1b64      	subs	r4, r4, r5
 800718c:	10a4      	asrs	r4, r4, #2
 800718e:	2600      	movs	r6, #0
 8007190:	42a6      	cmp	r6, r4
 8007192:	d109      	bne.n	80071a8 <__libc_init_array+0x24>
 8007194:	4d0b      	ldr	r5, [pc, #44]	; (80071c4 <__libc_init_array+0x40>)
 8007196:	4c0c      	ldr	r4, [pc, #48]	; (80071c8 <__libc_init_array+0x44>)
 8007198:	f002 fb70 	bl	800987c <_init>
 800719c:	1b64      	subs	r4, r4, r5
 800719e:	10a4      	asrs	r4, r4, #2
 80071a0:	2600      	movs	r6, #0
 80071a2:	42a6      	cmp	r6, r4
 80071a4:	d105      	bne.n	80071b2 <__libc_init_array+0x2e>
 80071a6:	bd70      	pop	{r4, r5, r6, pc}
 80071a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80071ac:	4798      	blx	r3
 80071ae:	3601      	adds	r6, #1
 80071b0:	e7ee      	b.n	8007190 <__libc_init_array+0xc>
 80071b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80071b6:	4798      	blx	r3
 80071b8:	3601      	adds	r6, #1
 80071ba:	e7f2      	b.n	80071a2 <__libc_init_array+0x1e>
 80071bc:	0800a19c 	.word	0x0800a19c
 80071c0:	0800a19c 	.word	0x0800a19c
 80071c4:	0800a19c 	.word	0x0800a19c
 80071c8:	0800a1a0 	.word	0x0800a1a0

080071cc <localtime>:
 80071cc:	b538      	push	{r3, r4, r5, lr}
 80071ce:	4b0b      	ldr	r3, [pc, #44]	; (80071fc <localtime+0x30>)
 80071d0:	681d      	ldr	r5, [r3, #0]
 80071d2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80071d4:	4604      	mov	r4, r0
 80071d6:	b953      	cbnz	r3, 80071ee <localtime+0x22>
 80071d8:	2024      	movs	r0, #36	; 0x24
 80071da:	f000 f909 	bl	80073f0 <malloc>
 80071de:	4602      	mov	r2, r0
 80071e0:	63e8      	str	r0, [r5, #60]	; 0x3c
 80071e2:	b920      	cbnz	r0, 80071ee <localtime+0x22>
 80071e4:	4b06      	ldr	r3, [pc, #24]	; (8007200 <localtime+0x34>)
 80071e6:	4807      	ldr	r0, [pc, #28]	; (8007204 <localtime+0x38>)
 80071e8:	2132      	movs	r1, #50	; 0x32
 80071ea:	f000 fcb1 	bl	8007b50 <__assert_func>
 80071ee:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 80071f0:	4620      	mov	r0, r4
 80071f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071f6:	f000 b807 	b.w	8007208 <localtime_r>
 80071fa:	bf00      	nop
 80071fc:	20000010 	.word	0x20000010
 8007200:	08009e3c 	.word	0x08009e3c
 8007204:	08009e53 	.word	0x08009e53

08007208 <localtime_r>:
 8007208:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800720c:	4680      	mov	r8, r0
 800720e:	9101      	str	r1, [sp, #4]
 8007210:	f000 fd12 	bl	8007c38 <__gettzinfo>
 8007214:	9901      	ldr	r1, [sp, #4]
 8007216:	4605      	mov	r5, r0
 8007218:	4640      	mov	r0, r8
 800721a:	f000 fd11 	bl	8007c40 <gmtime_r>
 800721e:	6943      	ldr	r3, [r0, #20]
 8007220:	0799      	lsls	r1, r3, #30
 8007222:	4604      	mov	r4, r0
 8007224:	f203 776c 	addw	r7, r3, #1900	; 0x76c
 8007228:	d105      	bne.n	8007236 <localtime_r+0x2e>
 800722a:	2264      	movs	r2, #100	; 0x64
 800722c:	fb97 f3f2 	sdiv	r3, r7, r2
 8007230:	fb02 7313 	mls	r3, r2, r3, r7
 8007234:	bb73      	cbnz	r3, 8007294 <localtime_r+0x8c>
 8007236:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800723a:	fb97 f6f3 	sdiv	r6, r7, r3
 800723e:	fb03 7616 	mls	r6, r3, r6, r7
 8007242:	fab6 f386 	clz	r3, r6
 8007246:	095b      	lsrs	r3, r3, #5
 8007248:	4e67      	ldr	r6, [pc, #412]	; (80073e8 <localtime_r+0x1e0>)
 800724a:	2230      	movs	r2, #48	; 0x30
 800724c:	fb02 6603 	mla	r6, r2, r3, r6
 8007250:	f000 faec 	bl	800782c <__tz_lock>
 8007254:	f000 faf6 	bl	8007844 <_tzset_unlocked>
 8007258:	4b64      	ldr	r3, [pc, #400]	; (80073ec <localtime_r+0x1e4>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	b34b      	cbz	r3, 80072b2 <localtime_r+0xaa>
 800725e:	686b      	ldr	r3, [r5, #4]
 8007260:	42bb      	cmp	r3, r7
 8007262:	d119      	bne.n	8007298 <localtime_r+0x90>
 8007264:	682f      	ldr	r7, [r5, #0]
 8007266:	e9d8 2300 	ldrd	r2, r3, [r8]
 800726a:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 800726e:	b9df      	cbnz	r7, 80072a8 <localtime_r+0xa0>
 8007270:	4282      	cmp	r2, r0
 8007272:	eb73 0101 	sbcs.w	r1, r3, r1
 8007276:	da23      	bge.n	80072c0 <localtime_r+0xb8>
 8007278:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 800727c:	4282      	cmp	r2, r0
 800727e:	eb73 0701 	sbcs.w	r7, r3, r1
 8007282:	bfb4      	ite	lt
 8007284:	2701      	movlt	r7, #1
 8007286:	2700      	movge	r7, #0
 8007288:	4282      	cmp	r2, r0
 800728a:	418b      	sbcs	r3, r1
 800728c:	6227      	str	r7, [r4, #32]
 800728e:	db19      	blt.n	80072c4 <localtime_r+0xbc>
 8007290:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007292:	e018      	b.n	80072c6 <localtime_r+0xbe>
 8007294:	2301      	movs	r3, #1
 8007296:	e7d7      	b.n	8007248 <localtime_r+0x40>
 8007298:	4638      	mov	r0, r7
 800729a:	f000 fa1d 	bl	80076d8 <__tzcalc_limits>
 800729e:	2800      	cmp	r0, #0
 80072a0:	d1e0      	bne.n	8007264 <localtime_r+0x5c>
 80072a2:	f04f 33ff 	mov.w	r3, #4294967295
 80072a6:	e004      	b.n	80072b2 <localtime_r+0xaa>
 80072a8:	4282      	cmp	r2, r0
 80072aa:	eb73 0101 	sbcs.w	r1, r3, r1
 80072ae:	da02      	bge.n	80072b6 <localtime_r+0xae>
 80072b0:	2300      	movs	r3, #0
 80072b2:	6223      	str	r3, [r4, #32]
 80072b4:	e7ec      	b.n	8007290 <localtime_r+0x88>
 80072b6:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 80072ba:	4282      	cmp	r2, r0
 80072bc:	418b      	sbcs	r3, r1
 80072be:	daf7      	bge.n	80072b0 <localtime_r+0xa8>
 80072c0:	2301      	movs	r3, #1
 80072c2:	6223      	str	r3, [r4, #32]
 80072c4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80072c6:	6861      	ldr	r1, [r4, #4]
 80072c8:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 80072cc:	203c      	movs	r0, #60	; 0x3c
 80072ce:	fb93 f5f2 	sdiv	r5, r3, r2
 80072d2:	fb02 3315 	mls	r3, r2, r5, r3
 80072d6:	fb93 f2f0 	sdiv	r2, r3, r0
 80072da:	fb00 3012 	mls	r0, r0, r2, r3
 80072de:	6823      	ldr	r3, [r4, #0]
 80072e0:	1a89      	subs	r1, r1, r2
 80072e2:	68a2      	ldr	r2, [r4, #8]
 80072e4:	6061      	str	r1, [r4, #4]
 80072e6:	1a1b      	subs	r3, r3, r0
 80072e8:	1b52      	subs	r2, r2, r5
 80072ea:	2b3b      	cmp	r3, #59	; 0x3b
 80072ec:	6023      	str	r3, [r4, #0]
 80072ee:	60a2      	str	r2, [r4, #8]
 80072f0:	dd35      	ble.n	800735e <localtime_r+0x156>
 80072f2:	3101      	adds	r1, #1
 80072f4:	6061      	str	r1, [r4, #4]
 80072f6:	3b3c      	subs	r3, #60	; 0x3c
 80072f8:	6023      	str	r3, [r4, #0]
 80072fa:	6863      	ldr	r3, [r4, #4]
 80072fc:	2b3b      	cmp	r3, #59	; 0x3b
 80072fe:	dd34      	ble.n	800736a <localtime_r+0x162>
 8007300:	3201      	adds	r2, #1
 8007302:	60a2      	str	r2, [r4, #8]
 8007304:	3b3c      	subs	r3, #60	; 0x3c
 8007306:	6063      	str	r3, [r4, #4]
 8007308:	68a3      	ldr	r3, [r4, #8]
 800730a:	2b17      	cmp	r3, #23
 800730c:	dd33      	ble.n	8007376 <localtime_r+0x16e>
 800730e:	69e2      	ldr	r2, [r4, #28]
 8007310:	3201      	adds	r2, #1
 8007312:	61e2      	str	r2, [r4, #28]
 8007314:	69a2      	ldr	r2, [r4, #24]
 8007316:	3201      	adds	r2, #1
 8007318:	2a06      	cmp	r2, #6
 800731a:	bfc8      	it	gt
 800731c:	2200      	movgt	r2, #0
 800731e:	61a2      	str	r2, [r4, #24]
 8007320:	68e2      	ldr	r2, [r4, #12]
 8007322:	3b18      	subs	r3, #24
 8007324:	3201      	adds	r2, #1
 8007326:	60a3      	str	r3, [r4, #8]
 8007328:	6923      	ldr	r3, [r4, #16]
 800732a:	60e2      	str	r2, [r4, #12]
 800732c:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8007330:	428a      	cmp	r2, r1
 8007332:	dd0e      	ble.n	8007352 <localtime_r+0x14a>
 8007334:	2b0b      	cmp	r3, #11
 8007336:	eba2 0201 	sub.w	r2, r2, r1
 800733a:	60e2      	str	r2, [r4, #12]
 800733c:	f103 0201 	add.w	r2, r3, #1
 8007340:	bf09      	itett	eq
 8007342:	6963      	ldreq	r3, [r4, #20]
 8007344:	6122      	strne	r2, [r4, #16]
 8007346:	2200      	moveq	r2, #0
 8007348:	3301      	addeq	r3, #1
 800734a:	bf02      	ittt	eq
 800734c:	6122      	streq	r2, [r4, #16]
 800734e:	6163      	streq	r3, [r4, #20]
 8007350:	61e2      	streq	r2, [r4, #28]
 8007352:	f000 fa71 	bl	8007838 <__tz_unlock>
 8007356:	4620      	mov	r0, r4
 8007358:	b002      	add	sp, #8
 800735a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800735e:	2b00      	cmp	r3, #0
 8007360:	dacb      	bge.n	80072fa <localtime_r+0xf2>
 8007362:	3901      	subs	r1, #1
 8007364:	6061      	str	r1, [r4, #4]
 8007366:	333c      	adds	r3, #60	; 0x3c
 8007368:	e7c6      	b.n	80072f8 <localtime_r+0xf0>
 800736a:	2b00      	cmp	r3, #0
 800736c:	dacc      	bge.n	8007308 <localtime_r+0x100>
 800736e:	3a01      	subs	r2, #1
 8007370:	60a2      	str	r2, [r4, #8]
 8007372:	333c      	adds	r3, #60	; 0x3c
 8007374:	e7c7      	b.n	8007306 <localtime_r+0xfe>
 8007376:	2b00      	cmp	r3, #0
 8007378:	daeb      	bge.n	8007352 <localtime_r+0x14a>
 800737a:	69e2      	ldr	r2, [r4, #28]
 800737c:	3a01      	subs	r2, #1
 800737e:	61e2      	str	r2, [r4, #28]
 8007380:	69a2      	ldr	r2, [r4, #24]
 8007382:	3a01      	subs	r2, #1
 8007384:	bf48      	it	mi
 8007386:	2206      	movmi	r2, #6
 8007388:	61a2      	str	r2, [r4, #24]
 800738a:	68e2      	ldr	r2, [r4, #12]
 800738c:	3318      	adds	r3, #24
 800738e:	3a01      	subs	r2, #1
 8007390:	60e2      	str	r2, [r4, #12]
 8007392:	60a3      	str	r3, [r4, #8]
 8007394:	2a00      	cmp	r2, #0
 8007396:	d1dc      	bne.n	8007352 <localtime_r+0x14a>
 8007398:	6923      	ldr	r3, [r4, #16]
 800739a:	3b01      	subs	r3, #1
 800739c:	d405      	bmi.n	80073aa <localtime_r+0x1a2>
 800739e:	6123      	str	r3, [r4, #16]
 80073a0:	6923      	ldr	r3, [r4, #16]
 80073a2:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 80073a6:	60e3      	str	r3, [r4, #12]
 80073a8:	e7d3      	b.n	8007352 <localtime_r+0x14a>
 80073aa:	230b      	movs	r3, #11
 80073ac:	6123      	str	r3, [r4, #16]
 80073ae:	6963      	ldr	r3, [r4, #20]
 80073b0:	1e5a      	subs	r2, r3, #1
 80073b2:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 80073b6:	6162      	str	r2, [r4, #20]
 80073b8:	079a      	lsls	r2, r3, #30
 80073ba:	d105      	bne.n	80073c8 <localtime_r+0x1c0>
 80073bc:	2164      	movs	r1, #100	; 0x64
 80073be:	fb93 f2f1 	sdiv	r2, r3, r1
 80073c2:	fb01 3212 	mls	r2, r1, r2, r3
 80073c6:	b962      	cbnz	r2, 80073e2 <localtime_r+0x1da>
 80073c8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80073cc:	fb93 f1f2 	sdiv	r1, r3, r2
 80073d0:	fb02 3311 	mls	r3, r2, r1, r3
 80073d4:	fab3 f383 	clz	r3, r3
 80073d8:	095b      	lsrs	r3, r3, #5
 80073da:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 80073de:	61e3      	str	r3, [r4, #28]
 80073e0:	e7de      	b.n	80073a0 <localtime_r+0x198>
 80073e2:	2301      	movs	r3, #1
 80073e4:	e7f9      	b.n	80073da <localtime_r+0x1d2>
 80073e6:	bf00      	nop
 80073e8:	08009eb0 	.word	0x08009eb0
 80073ec:	2000c9bc 	.word	0x2000c9bc

080073f0 <malloc>:
 80073f0:	4b02      	ldr	r3, [pc, #8]	; (80073fc <malloc+0xc>)
 80073f2:	4601      	mov	r1, r0
 80073f4:	6818      	ldr	r0, [r3, #0]
 80073f6:	f000 b88d 	b.w	8007514 <_malloc_r>
 80073fa:	bf00      	nop
 80073fc:	20000010 	.word	0x20000010

08007400 <free>:
 8007400:	4b02      	ldr	r3, [pc, #8]	; (800740c <free+0xc>)
 8007402:	4601      	mov	r1, r0
 8007404:	6818      	ldr	r0, [r3, #0]
 8007406:	f000 b819 	b.w	800743c <_free_r>
 800740a:	bf00      	nop
 800740c:	20000010 	.word	0x20000010

08007410 <memcpy>:
 8007410:	440a      	add	r2, r1
 8007412:	4291      	cmp	r1, r2
 8007414:	f100 33ff 	add.w	r3, r0, #4294967295
 8007418:	d100      	bne.n	800741c <memcpy+0xc>
 800741a:	4770      	bx	lr
 800741c:	b510      	push	{r4, lr}
 800741e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007422:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007426:	4291      	cmp	r1, r2
 8007428:	d1f9      	bne.n	800741e <memcpy+0xe>
 800742a:	bd10      	pop	{r4, pc}

0800742c <memset>:
 800742c:	4402      	add	r2, r0
 800742e:	4603      	mov	r3, r0
 8007430:	4293      	cmp	r3, r2
 8007432:	d100      	bne.n	8007436 <memset+0xa>
 8007434:	4770      	bx	lr
 8007436:	f803 1b01 	strb.w	r1, [r3], #1
 800743a:	e7f9      	b.n	8007430 <memset+0x4>

0800743c <_free_r>:
 800743c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800743e:	2900      	cmp	r1, #0
 8007440:	d044      	beq.n	80074cc <_free_r+0x90>
 8007442:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007446:	9001      	str	r0, [sp, #4]
 8007448:	2b00      	cmp	r3, #0
 800744a:	f1a1 0404 	sub.w	r4, r1, #4
 800744e:	bfb8      	it	lt
 8007450:	18e4      	addlt	r4, r4, r3
 8007452:	f000 fca7 	bl	8007da4 <__malloc_lock>
 8007456:	4a1e      	ldr	r2, [pc, #120]	; (80074d0 <_free_r+0x94>)
 8007458:	9801      	ldr	r0, [sp, #4]
 800745a:	6813      	ldr	r3, [r2, #0]
 800745c:	b933      	cbnz	r3, 800746c <_free_r+0x30>
 800745e:	6063      	str	r3, [r4, #4]
 8007460:	6014      	str	r4, [r2, #0]
 8007462:	b003      	add	sp, #12
 8007464:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007468:	f000 bca2 	b.w	8007db0 <__malloc_unlock>
 800746c:	42a3      	cmp	r3, r4
 800746e:	d908      	bls.n	8007482 <_free_r+0x46>
 8007470:	6825      	ldr	r5, [r4, #0]
 8007472:	1961      	adds	r1, r4, r5
 8007474:	428b      	cmp	r3, r1
 8007476:	bf01      	itttt	eq
 8007478:	6819      	ldreq	r1, [r3, #0]
 800747a:	685b      	ldreq	r3, [r3, #4]
 800747c:	1949      	addeq	r1, r1, r5
 800747e:	6021      	streq	r1, [r4, #0]
 8007480:	e7ed      	b.n	800745e <_free_r+0x22>
 8007482:	461a      	mov	r2, r3
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	b10b      	cbz	r3, 800748c <_free_r+0x50>
 8007488:	42a3      	cmp	r3, r4
 800748a:	d9fa      	bls.n	8007482 <_free_r+0x46>
 800748c:	6811      	ldr	r1, [r2, #0]
 800748e:	1855      	adds	r5, r2, r1
 8007490:	42a5      	cmp	r5, r4
 8007492:	d10b      	bne.n	80074ac <_free_r+0x70>
 8007494:	6824      	ldr	r4, [r4, #0]
 8007496:	4421      	add	r1, r4
 8007498:	1854      	adds	r4, r2, r1
 800749a:	42a3      	cmp	r3, r4
 800749c:	6011      	str	r1, [r2, #0]
 800749e:	d1e0      	bne.n	8007462 <_free_r+0x26>
 80074a0:	681c      	ldr	r4, [r3, #0]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	6053      	str	r3, [r2, #4]
 80074a6:	4421      	add	r1, r4
 80074a8:	6011      	str	r1, [r2, #0]
 80074aa:	e7da      	b.n	8007462 <_free_r+0x26>
 80074ac:	d902      	bls.n	80074b4 <_free_r+0x78>
 80074ae:	230c      	movs	r3, #12
 80074b0:	6003      	str	r3, [r0, #0]
 80074b2:	e7d6      	b.n	8007462 <_free_r+0x26>
 80074b4:	6825      	ldr	r5, [r4, #0]
 80074b6:	1961      	adds	r1, r4, r5
 80074b8:	428b      	cmp	r3, r1
 80074ba:	bf04      	itt	eq
 80074bc:	6819      	ldreq	r1, [r3, #0]
 80074be:	685b      	ldreq	r3, [r3, #4]
 80074c0:	6063      	str	r3, [r4, #4]
 80074c2:	bf04      	itt	eq
 80074c4:	1949      	addeq	r1, r1, r5
 80074c6:	6021      	streq	r1, [r4, #0]
 80074c8:	6054      	str	r4, [r2, #4]
 80074ca:	e7ca      	b.n	8007462 <_free_r+0x26>
 80074cc:	b003      	add	sp, #12
 80074ce:	bd30      	pop	{r4, r5, pc}
 80074d0:	2000c998 	.word	0x2000c998

080074d4 <sbrk_aligned>:
 80074d4:	b570      	push	{r4, r5, r6, lr}
 80074d6:	4e0e      	ldr	r6, [pc, #56]	; (8007510 <sbrk_aligned+0x3c>)
 80074d8:	460c      	mov	r4, r1
 80074da:	6831      	ldr	r1, [r6, #0]
 80074dc:	4605      	mov	r5, r0
 80074de:	b911      	cbnz	r1, 80074e6 <sbrk_aligned+0x12>
 80074e0:	f000 f8ca 	bl	8007678 <_sbrk_r>
 80074e4:	6030      	str	r0, [r6, #0]
 80074e6:	4621      	mov	r1, r4
 80074e8:	4628      	mov	r0, r5
 80074ea:	f000 f8c5 	bl	8007678 <_sbrk_r>
 80074ee:	1c43      	adds	r3, r0, #1
 80074f0:	d00a      	beq.n	8007508 <sbrk_aligned+0x34>
 80074f2:	1cc4      	adds	r4, r0, #3
 80074f4:	f024 0403 	bic.w	r4, r4, #3
 80074f8:	42a0      	cmp	r0, r4
 80074fa:	d007      	beq.n	800750c <sbrk_aligned+0x38>
 80074fc:	1a21      	subs	r1, r4, r0
 80074fe:	4628      	mov	r0, r5
 8007500:	f000 f8ba 	bl	8007678 <_sbrk_r>
 8007504:	3001      	adds	r0, #1
 8007506:	d101      	bne.n	800750c <sbrk_aligned+0x38>
 8007508:	f04f 34ff 	mov.w	r4, #4294967295
 800750c:	4620      	mov	r0, r4
 800750e:	bd70      	pop	{r4, r5, r6, pc}
 8007510:	2000c99c 	.word	0x2000c99c

08007514 <_malloc_r>:
 8007514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007518:	1ccd      	adds	r5, r1, #3
 800751a:	f025 0503 	bic.w	r5, r5, #3
 800751e:	3508      	adds	r5, #8
 8007520:	2d0c      	cmp	r5, #12
 8007522:	bf38      	it	cc
 8007524:	250c      	movcc	r5, #12
 8007526:	2d00      	cmp	r5, #0
 8007528:	4607      	mov	r7, r0
 800752a:	db01      	blt.n	8007530 <_malloc_r+0x1c>
 800752c:	42a9      	cmp	r1, r5
 800752e:	d905      	bls.n	800753c <_malloc_r+0x28>
 8007530:	230c      	movs	r3, #12
 8007532:	603b      	str	r3, [r7, #0]
 8007534:	2600      	movs	r6, #0
 8007536:	4630      	mov	r0, r6
 8007538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800753c:	4e2e      	ldr	r6, [pc, #184]	; (80075f8 <_malloc_r+0xe4>)
 800753e:	f000 fc31 	bl	8007da4 <__malloc_lock>
 8007542:	6833      	ldr	r3, [r6, #0]
 8007544:	461c      	mov	r4, r3
 8007546:	bb34      	cbnz	r4, 8007596 <_malloc_r+0x82>
 8007548:	4629      	mov	r1, r5
 800754a:	4638      	mov	r0, r7
 800754c:	f7ff ffc2 	bl	80074d4 <sbrk_aligned>
 8007550:	1c43      	adds	r3, r0, #1
 8007552:	4604      	mov	r4, r0
 8007554:	d14d      	bne.n	80075f2 <_malloc_r+0xde>
 8007556:	6834      	ldr	r4, [r6, #0]
 8007558:	4626      	mov	r6, r4
 800755a:	2e00      	cmp	r6, #0
 800755c:	d140      	bne.n	80075e0 <_malloc_r+0xcc>
 800755e:	6823      	ldr	r3, [r4, #0]
 8007560:	4631      	mov	r1, r6
 8007562:	4638      	mov	r0, r7
 8007564:	eb04 0803 	add.w	r8, r4, r3
 8007568:	f000 f886 	bl	8007678 <_sbrk_r>
 800756c:	4580      	cmp	r8, r0
 800756e:	d13a      	bne.n	80075e6 <_malloc_r+0xd2>
 8007570:	6821      	ldr	r1, [r4, #0]
 8007572:	3503      	adds	r5, #3
 8007574:	1a6d      	subs	r5, r5, r1
 8007576:	f025 0503 	bic.w	r5, r5, #3
 800757a:	3508      	adds	r5, #8
 800757c:	2d0c      	cmp	r5, #12
 800757e:	bf38      	it	cc
 8007580:	250c      	movcc	r5, #12
 8007582:	4629      	mov	r1, r5
 8007584:	4638      	mov	r0, r7
 8007586:	f7ff ffa5 	bl	80074d4 <sbrk_aligned>
 800758a:	3001      	adds	r0, #1
 800758c:	d02b      	beq.n	80075e6 <_malloc_r+0xd2>
 800758e:	6823      	ldr	r3, [r4, #0]
 8007590:	442b      	add	r3, r5
 8007592:	6023      	str	r3, [r4, #0]
 8007594:	e00e      	b.n	80075b4 <_malloc_r+0xa0>
 8007596:	6822      	ldr	r2, [r4, #0]
 8007598:	1b52      	subs	r2, r2, r5
 800759a:	d41e      	bmi.n	80075da <_malloc_r+0xc6>
 800759c:	2a0b      	cmp	r2, #11
 800759e:	d916      	bls.n	80075ce <_malloc_r+0xba>
 80075a0:	1961      	adds	r1, r4, r5
 80075a2:	42a3      	cmp	r3, r4
 80075a4:	6025      	str	r5, [r4, #0]
 80075a6:	bf18      	it	ne
 80075a8:	6059      	strne	r1, [r3, #4]
 80075aa:	6863      	ldr	r3, [r4, #4]
 80075ac:	bf08      	it	eq
 80075ae:	6031      	streq	r1, [r6, #0]
 80075b0:	5162      	str	r2, [r4, r5]
 80075b2:	604b      	str	r3, [r1, #4]
 80075b4:	4638      	mov	r0, r7
 80075b6:	f104 060b 	add.w	r6, r4, #11
 80075ba:	f000 fbf9 	bl	8007db0 <__malloc_unlock>
 80075be:	f026 0607 	bic.w	r6, r6, #7
 80075c2:	1d23      	adds	r3, r4, #4
 80075c4:	1af2      	subs	r2, r6, r3
 80075c6:	d0b6      	beq.n	8007536 <_malloc_r+0x22>
 80075c8:	1b9b      	subs	r3, r3, r6
 80075ca:	50a3      	str	r3, [r4, r2]
 80075cc:	e7b3      	b.n	8007536 <_malloc_r+0x22>
 80075ce:	6862      	ldr	r2, [r4, #4]
 80075d0:	42a3      	cmp	r3, r4
 80075d2:	bf0c      	ite	eq
 80075d4:	6032      	streq	r2, [r6, #0]
 80075d6:	605a      	strne	r2, [r3, #4]
 80075d8:	e7ec      	b.n	80075b4 <_malloc_r+0xa0>
 80075da:	4623      	mov	r3, r4
 80075dc:	6864      	ldr	r4, [r4, #4]
 80075de:	e7b2      	b.n	8007546 <_malloc_r+0x32>
 80075e0:	4634      	mov	r4, r6
 80075e2:	6876      	ldr	r6, [r6, #4]
 80075e4:	e7b9      	b.n	800755a <_malloc_r+0x46>
 80075e6:	230c      	movs	r3, #12
 80075e8:	603b      	str	r3, [r7, #0]
 80075ea:	4638      	mov	r0, r7
 80075ec:	f000 fbe0 	bl	8007db0 <__malloc_unlock>
 80075f0:	e7a1      	b.n	8007536 <_malloc_r+0x22>
 80075f2:	6025      	str	r5, [r4, #0]
 80075f4:	e7de      	b.n	80075b4 <_malloc_r+0xa0>
 80075f6:	bf00      	nop
 80075f8:	2000c998 	.word	0x2000c998

080075fc <rand>:
 80075fc:	4b16      	ldr	r3, [pc, #88]	; (8007658 <rand+0x5c>)
 80075fe:	b510      	push	{r4, lr}
 8007600:	681c      	ldr	r4, [r3, #0]
 8007602:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007604:	b9b3      	cbnz	r3, 8007634 <rand+0x38>
 8007606:	2018      	movs	r0, #24
 8007608:	f7ff fef2 	bl	80073f0 <malloc>
 800760c:	63a0      	str	r0, [r4, #56]	; 0x38
 800760e:	b928      	cbnz	r0, 800761c <rand+0x20>
 8007610:	4602      	mov	r2, r0
 8007612:	4b12      	ldr	r3, [pc, #72]	; (800765c <rand+0x60>)
 8007614:	4812      	ldr	r0, [pc, #72]	; (8007660 <rand+0x64>)
 8007616:	214e      	movs	r1, #78	; 0x4e
 8007618:	f000 fa9a 	bl	8007b50 <__assert_func>
 800761c:	4a11      	ldr	r2, [pc, #68]	; (8007664 <rand+0x68>)
 800761e:	4b12      	ldr	r3, [pc, #72]	; (8007668 <rand+0x6c>)
 8007620:	e9c0 2300 	strd	r2, r3, [r0]
 8007624:	4b11      	ldr	r3, [pc, #68]	; (800766c <rand+0x70>)
 8007626:	6083      	str	r3, [r0, #8]
 8007628:	230b      	movs	r3, #11
 800762a:	8183      	strh	r3, [r0, #12]
 800762c:	2201      	movs	r2, #1
 800762e:	2300      	movs	r3, #0
 8007630:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8007634:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8007636:	4a0e      	ldr	r2, [pc, #56]	; (8007670 <rand+0x74>)
 8007638:	6920      	ldr	r0, [r4, #16]
 800763a:	6963      	ldr	r3, [r4, #20]
 800763c:	490d      	ldr	r1, [pc, #52]	; (8007674 <rand+0x78>)
 800763e:	4342      	muls	r2, r0
 8007640:	fb01 2203 	mla	r2, r1, r3, r2
 8007644:	fba0 0101 	umull	r0, r1, r0, r1
 8007648:	1c43      	adds	r3, r0, #1
 800764a:	eb42 0001 	adc.w	r0, r2, r1
 800764e:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8007652:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007656:	bd10      	pop	{r4, pc}
 8007658:	20000010 	.word	0x20000010
 800765c:	08009e3c 	.word	0x08009e3c
 8007660:	08009f10 	.word	0x08009f10
 8007664:	abcd330e 	.word	0xabcd330e
 8007668:	e66d1234 	.word	0xe66d1234
 800766c:	0005deec 	.word	0x0005deec
 8007670:	5851f42d 	.word	0x5851f42d
 8007674:	4c957f2d 	.word	0x4c957f2d

08007678 <_sbrk_r>:
 8007678:	b538      	push	{r3, r4, r5, lr}
 800767a:	4d06      	ldr	r5, [pc, #24]	; (8007694 <_sbrk_r+0x1c>)
 800767c:	2300      	movs	r3, #0
 800767e:	4604      	mov	r4, r0
 8007680:	4608      	mov	r0, r1
 8007682:	602b      	str	r3, [r5, #0]
 8007684:	f7fd fa46 	bl	8004b14 <_sbrk>
 8007688:	1c43      	adds	r3, r0, #1
 800768a:	d102      	bne.n	8007692 <_sbrk_r+0x1a>
 800768c:	682b      	ldr	r3, [r5, #0]
 800768e:	b103      	cbz	r3, 8007692 <_sbrk_r+0x1a>
 8007690:	6023      	str	r3, [r4, #0]
 8007692:	bd38      	pop	{r3, r4, r5, pc}
 8007694:	2000c9cc 	.word	0x2000c9cc

08007698 <siprintf>:
 8007698:	b40e      	push	{r1, r2, r3}
 800769a:	b500      	push	{lr}
 800769c:	b09c      	sub	sp, #112	; 0x70
 800769e:	ab1d      	add	r3, sp, #116	; 0x74
 80076a0:	9002      	str	r0, [sp, #8]
 80076a2:	9006      	str	r0, [sp, #24]
 80076a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80076a8:	4809      	ldr	r0, [pc, #36]	; (80076d0 <siprintf+0x38>)
 80076aa:	9107      	str	r1, [sp, #28]
 80076ac:	9104      	str	r1, [sp, #16]
 80076ae:	4909      	ldr	r1, [pc, #36]	; (80076d4 <siprintf+0x3c>)
 80076b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80076b4:	9105      	str	r1, [sp, #20]
 80076b6:	6800      	ldr	r0, [r0, #0]
 80076b8:	9301      	str	r3, [sp, #4]
 80076ba:	a902      	add	r1, sp, #8
 80076bc:	f000 fbda 	bl	8007e74 <_svfiprintf_r>
 80076c0:	9b02      	ldr	r3, [sp, #8]
 80076c2:	2200      	movs	r2, #0
 80076c4:	701a      	strb	r2, [r3, #0]
 80076c6:	b01c      	add	sp, #112	; 0x70
 80076c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80076cc:	b003      	add	sp, #12
 80076ce:	4770      	bx	lr
 80076d0:	20000010 	.word	0x20000010
 80076d4:	ffff0208 	.word	0xffff0208

080076d8 <__tzcalc_limits>:
 80076d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076dc:	4605      	mov	r5, r0
 80076de:	f000 faab 	bl	8007c38 <__gettzinfo>
 80076e2:	f240 73b1 	movw	r3, #1969	; 0x7b1
 80076e6:	429d      	cmp	r5, r3
 80076e8:	f340 8099 	ble.w	800781e <__tzcalc_limits+0x146>
 80076ec:	f46f 62f6 	mvn.w	r2, #1968	; 0x7b0
 80076f0:	18ac      	adds	r4, r5, r2
 80076f2:	f2a5 73b2 	subw	r3, r5, #1970	; 0x7b2
 80076f6:	f240 126d 	movw	r2, #365	; 0x16d
 80076fa:	10a4      	asrs	r4, r4, #2
 80076fc:	fb02 4403 	mla	r4, r2, r3, r4
 8007700:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8007704:	f2a5 736d 	subw	r3, r5, #1901	; 0x76d
 8007708:	fb93 f3f2 	sdiv	r3, r3, r2
 800770c:	441c      	add	r4, r3
 800770e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8007712:	f46f 61c8 	mvn.w	r1, #1600	; 0x640
 8007716:	fb95 fcf3 	sdiv	ip, r5, r3
 800771a:	fb03 5c1c 	mls	ip, r3, ip, r5
 800771e:	186a      	adds	r2, r5, r1
 8007720:	fabc f68c 	clz	r6, ip
 8007724:	fbb2 f2f3 	udiv	r2, r2, r3
 8007728:	f005 0303 	and.w	r3, r5, #3
 800772c:	4414      	add	r4, r2
 800772e:	2264      	movs	r2, #100	; 0x64
 8007730:	6045      	str	r5, [r0, #4]
 8007732:	fb95 f7f2 	sdiv	r7, r5, r2
 8007736:	0976      	lsrs	r6, r6, #5
 8007738:	fb02 5717 	mls	r7, r2, r7, r5
 800773c:	4601      	mov	r1, r0
 800773e:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8007742:	9300      	str	r3, [sp, #0]
 8007744:	f04f 0a07 	mov.w	sl, #7
 8007748:	7a0d      	ldrb	r5, [r1, #8]
 800774a:	694b      	ldr	r3, [r1, #20]
 800774c:	2d4a      	cmp	r5, #74	; 0x4a
 800774e:	d12d      	bne.n	80077ac <__tzcalc_limits+0xd4>
 8007750:	9a00      	ldr	r2, [sp, #0]
 8007752:	eb04 0e03 	add.w	lr, r4, r3
 8007756:	b902      	cbnz	r2, 800775a <__tzcalc_limits+0x82>
 8007758:	b917      	cbnz	r7, 8007760 <__tzcalc_limits+0x88>
 800775a:	f1bc 0f00 	cmp.w	ip, #0
 800775e:	d123      	bne.n	80077a8 <__tzcalc_limits+0xd0>
 8007760:	2b3b      	cmp	r3, #59	; 0x3b
 8007762:	bfd4      	ite	le
 8007764:	2300      	movle	r3, #0
 8007766:	2301      	movgt	r3, #1
 8007768:	4473      	add	r3, lr
 800776a:	3b01      	subs	r3, #1
 800776c:	698d      	ldr	r5, [r1, #24]
 800776e:	4a2d      	ldr	r2, [pc, #180]	; (8007824 <__tzcalc_limits+0x14c>)
 8007770:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 8007774:	fbc3 5e02 	smlal	r5, lr, r3, r2
 8007778:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800777a:	18ed      	adds	r5, r5, r3
 800777c:	eb4e 73e3 	adc.w	r3, lr, r3, asr #31
 8007780:	e9c1 5308 	strd	r5, r3, [r1, #32]
 8007784:	3128      	adds	r1, #40	; 0x28
 8007786:	458b      	cmp	fp, r1
 8007788:	d1de      	bne.n	8007748 <__tzcalc_limits+0x70>
 800778a:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	; 0x48
 800778e:	e9d0 4208 	ldrd	r4, r2, [r0, #32]
 8007792:	428c      	cmp	r4, r1
 8007794:	eb72 0303 	sbcs.w	r3, r2, r3
 8007798:	bfb4      	ite	lt
 800779a:	2301      	movlt	r3, #1
 800779c:	2300      	movge	r3, #0
 800779e:	6003      	str	r3, [r0, #0]
 80077a0:	2001      	movs	r0, #1
 80077a2:	b003      	add	sp, #12
 80077a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077a8:	2300      	movs	r3, #0
 80077aa:	e7dd      	b.n	8007768 <__tzcalc_limits+0x90>
 80077ac:	2d44      	cmp	r5, #68	; 0x44
 80077ae:	d101      	bne.n	80077b4 <__tzcalc_limits+0xdc>
 80077b0:	4423      	add	r3, r4
 80077b2:	e7db      	b.n	800776c <__tzcalc_limits+0x94>
 80077b4:	9a00      	ldr	r2, [sp, #0]
 80077b6:	bb62      	cbnz	r2, 8007812 <__tzcalc_limits+0x13a>
 80077b8:	2f00      	cmp	r7, #0
 80077ba:	bf0c      	ite	eq
 80077bc:	4635      	moveq	r5, r6
 80077be:	2501      	movne	r5, #1
 80077c0:	68ca      	ldr	r2, [r1, #12]
 80077c2:	9201      	str	r2, [sp, #4]
 80077c4:	4a18      	ldr	r2, [pc, #96]	; (8007828 <__tzcalc_limits+0x150>)
 80077c6:	f04f 0930 	mov.w	r9, #48	; 0x30
 80077ca:	fb09 2505 	mla	r5, r9, r5, r2
 80077ce:	46a6      	mov	lr, r4
 80077d0:	f04f 0800 	mov.w	r8, #0
 80077d4:	3d04      	subs	r5, #4
 80077d6:	9a01      	ldr	r2, [sp, #4]
 80077d8:	f108 0801 	add.w	r8, r8, #1
 80077dc:	4542      	cmp	r2, r8
 80077de:	f855 9028 	ldr.w	r9, [r5, r8, lsl #2]
 80077e2:	dc18      	bgt.n	8007816 <__tzcalc_limits+0x13e>
 80077e4:	f10e 0504 	add.w	r5, lr, #4
 80077e8:	fb95 f8fa 	sdiv	r8, r5, sl
 80077ec:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 80077f0:	eba5 0808 	sub.w	r8, r5, r8
 80077f4:	ebb3 0808 	subs.w	r8, r3, r8
 80077f8:	690b      	ldr	r3, [r1, #16]
 80077fa:	f103 33ff 	add.w	r3, r3, #4294967295
 80077fe:	bf48      	it	mi
 8007800:	f108 0807 	addmi.w	r8, r8, #7
 8007804:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8007808:	4443      	add	r3, r8
 800780a:	454b      	cmp	r3, r9
 800780c:	da05      	bge.n	800781a <__tzcalc_limits+0x142>
 800780e:	4473      	add	r3, lr
 8007810:	e7ac      	b.n	800776c <__tzcalc_limits+0x94>
 8007812:	4635      	mov	r5, r6
 8007814:	e7d4      	b.n	80077c0 <__tzcalc_limits+0xe8>
 8007816:	44ce      	add	lr, r9
 8007818:	e7dd      	b.n	80077d6 <__tzcalc_limits+0xfe>
 800781a:	3b07      	subs	r3, #7
 800781c:	e7f5      	b.n	800780a <__tzcalc_limits+0x132>
 800781e:	2000      	movs	r0, #0
 8007820:	e7bf      	b.n	80077a2 <__tzcalc_limits+0xca>
 8007822:	bf00      	nop
 8007824:	00015180 	.word	0x00015180
 8007828:	08009eb0 	.word	0x08009eb0

0800782c <__tz_lock>:
 800782c:	4801      	ldr	r0, [pc, #4]	; (8007834 <__tz_lock+0x8>)
 800782e:	f000 bab4 	b.w	8007d9a <__retarget_lock_acquire>
 8007832:	bf00      	nop
 8007834:	2000c9c8 	.word	0x2000c9c8

08007838 <__tz_unlock>:
 8007838:	4801      	ldr	r0, [pc, #4]	; (8007840 <__tz_unlock+0x8>)
 800783a:	f000 bab0 	b.w	8007d9e <__retarget_lock_release>
 800783e:	bf00      	nop
 8007840:	2000c9c8 	.word	0x2000c9c8

08007844 <_tzset_unlocked>:
 8007844:	4b01      	ldr	r3, [pc, #4]	; (800784c <_tzset_unlocked+0x8>)
 8007846:	6818      	ldr	r0, [r3, #0]
 8007848:	f000 b802 	b.w	8007850 <_tzset_unlocked_r>
 800784c:	20000010 	.word	0x20000010

08007850 <_tzset_unlocked_r>:
 8007850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007854:	b08d      	sub	sp, #52	; 0x34
 8007856:	4607      	mov	r7, r0
 8007858:	f000 f9ee 	bl	8007c38 <__gettzinfo>
 800785c:	49b0      	ldr	r1, [pc, #704]	; (8007b20 <_tzset_unlocked_r+0x2d0>)
 800785e:	4eb1      	ldr	r6, [pc, #708]	; (8007b24 <_tzset_unlocked_r+0x2d4>)
 8007860:	4605      	mov	r5, r0
 8007862:	4638      	mov	r0, r7
 8007864:	f000 f9e0 	bl	8007c28 <_getenv_r>
 8007868:	4604      	mov	r4, r0
 800786a:	b970      	cbnz	r0, 800788a <_tzset_unlocked_r+0x3a>
 800786c:	4bae      	ldr	r3, [pc, #696]	; (8007b28 <_tzset_unlocked_r+0x2d8>)
 800786e:	4aaf      	ldr	r2, [pc, #700]	; (8007b2c <_tzset_unlocked_r+0x2dc>)
 8007870:	6018      	str	r0, [r3, #0]
 8007872:	4baf      	ldr	r3, [pc, #700]	; (8007b30 <_tzset_unlocked_r+0x2e0>)
 8007874:	6018      	str	r0, [r3, #0]
 8007876:	4baf      	ldr	r3, [pc, #700]	; (8007b34 <_tzset_unlocked_r+0x2e4>)
 8007878:	6830      	ldr	r0, [r6, #0]
 800787a:	e9c3 2200 	strd	r2, r2, [r3]
 800787e:	f7ff fdbf 	bl	8007400 <free>
 8007882:	6034      	str	r4, [r6, #0]
 8007884:	b00d      	add	sp, #52	; 0x34
 8007886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800788a:	6831      	ldr	r1, [r6, #0]
 800788c:	2900      	cmp	r1, #0
 800788e:	d162      	bne.n	8007956 <_tzset_unlocked_r+0x106>
 8007890:	6830      	ldr	r0, [r6, #0]
 8007892:	f7ff fdb5 	bl	8007400 <free>
 8007896:	4620      	mov	r0, r4
 8007898:	f7f8 fc9a 	bl	80001d0 <strlen>
 800789c:	1c41      	adds	r1, r0, #1
 800789e:	4638      	mov	r0, r7
 80078a0:	f7ff fe38 	bl	8007514 <_malloc_r>
 80078a4:	6030      	str	r0, [r6, #0]
 80078a6:	2800      	cmp	r0, #0
 80078a8:	d15a      	bne.n	8007960 <_tzset_unlocked_r+0x110>
 80078aa:	7823      	ldrb	r3, [r4, #0]
 80078ac:	4aa2      	ldr	r2, [pc, #648]	; (8007b38 <_tzset_unlocked_r+0x2e8>)
 80078ae:	49a3      	ldr	r1, [pc, #652]	; (8007b3c <_tzset_unlocked_r+0x2ec>)
 80078b0:	2b3a      	cmp	r3, #58	; 0x3a
 80078b2:	bf08      	it	eq
 80078b4:	3401      	addeq	r4, #1
 80078b6:	ae0a      	add	r6, sp, #40	; 0x28
 80078b8:	4633      	mov	r3, r6
 80078ba:	4620      	mov	r0, r4
 80078bc:	f000 fec8 	bl	8008650 <siscanf>
 80078c0:	2800      	cmp	r0, #0
 80078c2:	dddf      	ble.n	8007884 <_tzset_unlocked_r+0x34>
 80078c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078c6:	18e7      	adds	r7, r4, r3
 80078c8:	5ce3      	ldrb	r3, [r4, r3]
 80078ca:	2b2d      	cmp	r3, #45	; 0x2d
 80078cc:	d14c      	bne.n	8007968 <_tzset_unlocked_r+0x118>
 80078ce:	3701      	adds	r7, #1
 80078d0:	f04f 38ff 	mov.w	r8, #4294967295
 80078d4:	f10d 0a20 	add.w	sl, sp, #32
 80078d8:	f10d 0b1e 	add.w	fp, sp, #30
 80078dc:	2400      	movs	r4, #0
 80078de:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 80078e2:	4997      	ldr	r1, [pc, #604]	; (8007b40 <_tzset_unlocked_r+0x2f0>)
 80078e4:	9603      	str	r6, [sp, #12]
 80078e6:	f8cd b000 	str.w	fp, [sp]
 80078ea:	4633      	mov	r3, r6
 80078ec:	aa07      	add	r2, sp, #28
 80078ee:	4638      	mov	r0, r7
 80078f0:	f8ad 401e 	strh.w	r4, [sp, #30]
 80078f4:	f8ad 4020 	strh.w	r4, [sp, #32]
 80078f8:	f000 feaa 	bl	8008650 <siscanf>
 80078fc:	42a0      	cmp	r0, r4
 80078fe:	ddc1      	ble.n	8007884 <_tzset_unlocked_r+0x34>
 8007900:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8007904:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8007908:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8007b4c <_tzset_unlocked_r+0x2fc>
 800790c:	213c      	movs	r1, #60	; 0x3c
 800790e:	fb01 3302 	mla	r3, r1, r2, r3
 8007912:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8007916:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800791a:	fb01 3302 	mla	r3, r1, r2, r3
 800791e:	fb08 f303 	mul.w	r3, r8, r3
 8007922:	f8df 8210 	ldr.w	r8, [pc, #528]	; 8007b34 <_tzset_unlocked_r+0x2e4>
 8007926:	62ab      	str	r3, [r5, #40]	; 0x28
 8007928:	4b83      	ldr	r3, [pc, #524]	; (8007b38 <_tzset_unlocked_r+0x2e8>)
 800792a:	f8c8 3000 	str.w	r3, [r8]
 800792e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007930:	4982      	ldr	r1, [pc, #520]	; (8007b3c <_tzset_unlocked_r+0x2ec>)
 8007932:	441f      	add	r7, r3
 8007934:	464a      	mov	r2, r9
 8007936:	4633      	mov	r3, r6
 8007938:	4638      	mov	r0, r7
 800793a:	f000 fe89 	bl	8008650 <siscanf>
 800793e:	42a0      	cmp	r0, r4
 8007940:	dc18      	bgt.n	8007974 <_tzset_unlocked_r+0x124>
 8007942:	f8d8 3000 	ldr.w	r3, [r8]
 8007946:	f8c8 3004 	str.w	r3, [r8, #4]
 800794a:	4b77      	ldr	r3, [pc, #476]	; (8007b28 <_tzset_unlocked_r+0x2d8>)
 800794c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800794e:	601a      	str	r2, [r3, #0]
 8007950:	4b77      	ldr	r3, [pc, #476]	; (8007b30 <_tzset_unlocked_r+0x2e0>)
 8007952:	601c      	str	r4, [r3, #0]
 8007954:	e796      	b.n	8007884 <_tzset_unlocked_r+0x34>
 8007956:	f7f8 fc43 	bl	80001e0 <strcmp>
 800795a:	2800      	cmp	r0, #0
 800795c:	d198      	bne.n	8007890 <_tzset_unlocked_r+0x40>
 800795e:	e791      	b.n	8007884 <_tzset_unlocked_r+0x34>
 8007960:	4621      	mov	r1, r4
 8007962:	f000 fee6 	bl	8008732 <strcpy>
 8007966:	e7a0      	b.n	80078aa <_tzset_unlocked_r+0x5a>
 8007968:	2b2b      	cmp	r3, #43	; 0x2b
 800796a:	bf08      	it	eq
 800796c:	3701      	addeq	r7, #1
 800796e:	f04f 0801 	mov.w	r8, #1
 8007972:	e7af      	b.n	80078d4 <_tzset_unlocked_r+0x84>
 8007974:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007976:	f8c8 9004 	str.w	r9, [r8, #4]
 800797a:	18fc      	adds	r4, r7, r3
 800797c:	5cfb      	ldrb	r3, [r7, r3]
 800797e:	2b2d      	cmp	r3, #45	; 0x2d
 8007980:	f040 808b 	bne.w	8007a9a <_tzset_unlocked_r+0x24a>
 8007984:	3401      	adds	r4, #1
 8007986:	f04f 37ff 	mov.w	r7, #4294967295
 800798a:	2300      	movs	r3, #0
 800798c:	f8ad 301c 	strh.w	r3, [sp, #28]
 8007990:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007994:	f8ad 3020 	strh.w	r3, [sp, #32]
 8007998:	930a      	str	r3, [sp, #40]	; 0x28
 800799a:	e9cd a602 	strd	sl, r6, [sp, #8]
 800799e:	e9cd b600 	strd	fp, r6, [sp]
 80079a2:	4967      	ldr	r1, [pc, #412]	; (8007b40 <_tzset_unlocked_r+0x2f0>)
 80079a4:	4633      	mov	r3, r6
 80079a6:	aa07      	add	r2, sp, #28
 80079a8:	4620      	mov	r0, r4
 80079aa:	f000 fe51 	bl	8008650 <siscanf>
 80079ae:	2800      	cmp	r0, #0
 80079b0:	dc78      	bgt.n	8007aa4 <_tzset_unlocked_r+0x254>
 80079b2:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80079b4:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 80079b8:	652b      	str	r3, [r5, #80]	; 0x50
 80079ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079bc:	462f      	mov	r7, r5
 80079be:	441c      	add	r4, r3
 80079c0:	f04f 0900 	mov.w	r9, #0
 80079c4:	7823      	ldrb	r3, [r4, #0]
 80079c6:	2b2c      	cmp	r3, #44	; 0x2c
 80079c8:	bf08      	it	eq
 80079ca:	3401      	addeq	r4, #1
 80079cc:	f894 8000 	ldrb.w	r8, [r4]
 80079d0:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 80079d4:	d178      	bne.n	8007ac8 <_tzset_unlocked_r+0x278>
 80079d6:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 80079da:	e9cd 6301 	strd	r6, r3, [sp, #4]
 80079de:	ab09      	add	r3, sp, #36	; 0x24
 80079e0:	9300      	str	r3, [sp, #0]
 80079e2:	4958      	ldr	r1, [pc, #352]	; (8007b44 <_tzset_unlocked_r+0x2f4>)
 80079e4:	9603      	str	r6, [sp, #12]
 80079e6:	4633      	mov	r3, r6
 80079e8:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 80079ec:	4620      	mov	r0, r4
 80079ee:	f000 fe2f 	bl	8008650 <siscanf>
 80079f2:	2803      	cmp	r0, #3
 80079f4:	f47f af46 	bne.w	8007884 <_tzset_unlocked_r+0x34>
 80079f8:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 80079fc:	1e4b      	subs	r3, r1, #1
 80079fe:	2b0b      	cmp	r3, #11
 8007a00:	f63f af40 	bhi.w	8007884 <_tzset_unlocked_r+0x34>
 8007a04:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8007a08:	1e53      	subs	r3, r2, #1
 8007a0a:	2b04      	cmp	r3, #4
 8007a0c:	f63f af3a 	bhi.w	8007884 <_tzset_unlocked_r+0x34>
 8007a10:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8007a14:	2b06      	cmp	r3, #6
 8007a16:	f63f af35 	bhi.w	8007884 <_tzset_unlocked_r+0x34>
 8007a1a:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8007a1e:	f887 8008 	strb.w	r8, [r7, #8]
 8007a22:	617b      	str	r3, [r7, #20]
 8007a24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a26:	eb04 0803 	add.w	r8, r4, r3
 8007a2a:	2302      	movs	r3, #2
 8007a2c:	f8ad 301c 	strh.w	r3, [sp, #28]
 8007a30:	2300      	movs	r3, #0
 8007a32:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007a36:	f8ad 3020 	strh.w	r3, [sp, #32]
 8007a3a:	930a      	str	r3, [sp, #40]	; 0x28
 8007a3c:	f898 3000 	ldrb.w	r3, [r8]
 8007a40:	2b2f      	cmp	r3, #47	; 0x2f
 8007a42:	d109      	bne.n	8007a58 <_tzset_unlocked_r+0x208>
 8007a44:	e9cd a602 	strd	sl, r6, [sp, #8]
 8007a48:	e9cd b600 	strd	fp, r6, [sp]
 8007a4c:	493e      	ldr	r1, [pc, #248]	; (8007b48 <_tzset_unlocked_r+0x2f8>)
 8007a4e:	4633      	mov	r3, r6
 8007a50:	aa07      	add	r2, sp, #28
 8007a52:	4640      	mov	r0, r8
 8007a54:	f000 fdfc 	bl	8008650 <siscanf>
 8007a58:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8007a5c:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8007a60:	213c      	movs	r1, #60	; 0x3c
 8007a62:	fb01 3302 	mla	r3, r1, r2, r3
 8007a66:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8007a6a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8007a6e:	fb01 3302 	mla	r3, r1, r2, r3
 8007a72:	61bb      	str	r3, [r7, #24]
 8007a74:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007a76:	3728      	adds	r7, #40	; 0x28
 8007a78:	4444      	add	r4, r8
 8007a7a:	f1b9 0f00 	cmp.w	r9, #0
 8007a7e:	d020      	beq.n	8007ac2 <_tzset_unlocked_r+0x272>
 8007a80:	6868      	ldr	r0, [r5, #4]
 8007a82:	f7ff fe29 	bl	80076d8 <__tzcalc_limits>
 8007a86:	4b28      	ldr	r3, [pc, #160]	; (8007b28 <_tzset_unlocked_r+0x2d8>)
 8007a88:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8007a8a:	601a      	str	r2, [r3, #0]
 8007a8c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8007a8e:	1a9b      	subs	r3, r3, r2
 8007a90:	4a27      	ldr	r2, [pc, #156]	; (8007b30 <_tzset_unlocked_r+0x2e0>)
 8007a92:	bf18      	it	ne
 8007a94:	2301      	movne	r3, #1
 8007a96:	6013      	str	r3, [r2, #0]
 8007a98:	e6f4      	b.n	8007884 <_tzset_unlocked_r+0x34>
 8007a9a:	2b2b      	cmp	r3, #43	; 0x2b
 8007a9c:	bf08      	it	eq
 8007a9e:	3401      	addeq	r4, #1
 8007aa0:	2701      	movs	r7, #1
 8007aa2:	e772      	b.n	800798a <_tzset_unlocked_r+0x13a>
 8007aa4:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8007aa8:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8007aac:	213c      	movs	r1, #60	; 0x3c
 8007aae:	fb01 3302 	mla	r3, r1, r2, r3
 8007ab2:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8007ab6:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8007aba:	fb01 3302 	mla	r3, r1, r2, r3
 8007abe:	437b      	muls	r3, r7
 8007ac0:	e77a      	b.n	80079b8 <_tzset_unlocked_r+0x168>
 8007ac2:	f04f 0901 	mov.w	r9, #1
 8007ac6:	e77d      	b.n	80079c4 <_tzset_unlocked_r+0x174>
 8007ac8:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8007acc:	bf06      	itte	eq
 8007ace:	3401      	addeq	r4, #1
 8007ad0:	4643      	moveq	r3, r8
 8007ad2:	2344      	movne	r3, #68	; 0x44
 8007ad4:	220a      	movs	r2, #10
 8007ad6:	a90b      	add	r1, sp, #44	; 0x2c
 8007ad8:	4620      	mov	r0, r4
 8007ada:	9305      	str	r3, [sp, #20]
 8007adc:	f000 feba 	bl	8008854 <strtoul>
 8007ae0:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8007ae4:	9b05      	ldr	r3, [sp, #20]
 8007ae6:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8007aea:	45a0      	cmp	r8, r4
 8007aec:	d114      	bne.n	8007b18 <_tzset_unlocked_r+0x2c8>
 8007aee:	234d      	movs	r3, #77	; 0x4d
 8007af0:	f1b9 0f00 	cmp.w	r9, #0
 8007af4:	d107      	bne.n	8007b06 <_tzset_unlocked_r+0x2b6>
 8007af6:	722b      	strb	r3, [r5, #8]
 8007af8:	2103      	movs	r1, #3
 8007afa:	2302      	movs	r3, #2
 8007afc:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8007b00:	f8c5 9014 	str.w	r9, [r5, #20]
 8007b04:	e791      	b.n	8007a2a <_tzset_unlocked_r+0x1da>
 8007b06:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 8007b0a:	220b      	movs	r2, #11
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 8007b12:	2300      	movs	r3, #0
 8007b14:	63eb      	str	r3, [r5, #60]	; 0x3c
 8007b16:	e788      	b.n	8007a2a <_tzset_unlocked_r+0x1da>
 8007b18:	b280      	uxth	r0, r0
 8007b1a:	723b      	strb	r3, [r7, #8]
 8007b1c:	6178      	str	r0, [r7, #20]
 8007b1e:	e784      	b.n	8007a2a <_tzset_unlocked_r+0x1da>
 8007b20:	08009f6b 	.word	0x08009f6b
 8007b24:	2000c9b8 	.word	0x2000c9b8
 8007b28:	2000c9c0 	.word	0x2000c9c0
 8007b2c:	08009f6e 	.word	0x08009f6e
 8007b30:	2000c9bc 	.word	0x2000c9bc
 8007b34:	20000074 	.word	0x20000074
 8007b38:	2000c9ab 	.word	0x2000c9ab
 8007b3c:	08009f72 	.word	0x08009f72
 8007b40:	08009f95 	.word	0x08009f95
 8007b44:	08009f81 	.word	0x08009f81
 8007b48:	08009f94 	.word	0x08009f94
 8007b4c:	2000c9a0 	.word	0x2000c9a0

08007b50 <__assert_func>:
 8007b50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b52:	4614      	mov	r4, r2
 8007b54:	461a      	mov	r2, r3
 8007b56:	4b09      	ldr	r3, [pc, #36]	; (8007b7c <__assert_func+0x2c>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4605      	mov	r5, r0
 8007b5c:	68d8      	ldr	r0, [r3, #12]
 8007b5e:	b14c      	cbz	r4, 8007b74 <__assert_func+0x24>
 8007b60:	4b07      	ldr	r3, [pc, #28]	; (8007b80 <__assert_func+0x30>)
 8007b62:	9100      	str	r1, [sp, #0]
 8007b64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b68:	4906      	ldr	r1, [pc, #24]	; (8007b84 <__assert_func+0x34>)
 8007b6a:	462b      	mov	r3, r5
 8007b6c:	f000 f80e 	bl	8007b8c <fiprintf>
 8007b70:	f000 ff4c 	bl	8008a0c <abort>
 8007b74:	4b04      	ldr	r3, [pc, #16]	; (8007b88 <__assert_func+0x38>)
 8007b76:	461c      	mov	r4, r3
 8007b78:	e7f3      	b.n	8007b62 <__assert_func+0x12>
 8007b7a:	bf00      	nop
 8007b7c:	20000010 	.word	0x20000010
 8007b80:	08009fa7 	.word	0x08009fa7
 8007b84:	08009fb4 	.word	0x08009fb4
 8007b88:	08009fe2 	.word	0x08009fe2

08007b8c <fiprintf>:
 8007b8c:	b40e      	push	{r1, r2, r3}
 8007b8e:	b503      	push	{r0, r1, lr}
 8007b90:	4601      	mov	r1, r0
 8007b92:	ab03      	add	r3, sp, #12
 8007b94:	4805      	ldr	r0, [pc, #20]	; (8007bac <fiprintf+0x20>)
 8007b96:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b9a:	6800      	ldr	r0, [r0, #0]
 8007b9c:	9301      	str	r3, [sp, #4]
 8007b9e:	f000 fa93 	bl	80080c8 <_vfiprintf_r>
 8007ba2:	b002      	add	sp, #8
 8007ba4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ba8:	b003      	add	sp, #12
 8007baa:	4770      	bx	lr
 8007bac:	20000010 	.word	0x20000010

08007bb0 <_findenv_r>:
 8007bb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bb4:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8007c24 <_findenv_r+0x74>
 8007bb8:	4607      	mov	r7, r0
 8007bba:	4689      	mov	r9, r1
 8007bbc:	4616      	mov	r6, r2
 8007bbe:	f000 ff3d 	bl	8008a3c <__env_lock>
 8007bc2:	f8da 4000 	ldr.w	r4, [sl]
 8007bc6:	b134      	cbz	r4, 8007bd6 <_findenv_r+0x26>
 8007bc8:	464b      	mov	r3, r9
 8007bca:	4698      	mov	r8, r3
 8007bcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bd0:	b13a      	cbz	r2, 8007be2 <_findenv_r+0x32>
 8007bd2:	2a3d      	cmp	r2, #61	; 0x3d
 8007bd4:	d1f9      	bne.n	8007bca <_findenv_r+0x1a>
 8007bd6:	4638      	mov	r0, r7
 8007bd8:	f000 ff36 	bl	8008a48 <__env_unlock>
 8007bdc:	2000      	movs	r0, #0
 8007bde:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007be2:	eba8 0809 	sub.w	r8, r8, r9
 8007be6:	46a3      	mov	fp, r4
 8007be8:	f854 0b04 	ldr.w	r0, [r4], #4
 8007bec:	2800      	cmp	r0, #0
 8007bee:	d0f2      	beq.n	8007bd6 <_findenv_r+0x26>
 8007bf0:	4642      	mov	r2, r8
 8007bf2:	4649      	mov	r1, r9
 8007bf4:	f000 fda5 	bl	8008742 <strncmp>
 8007bf8:	2800      	cmp	r0, #0
 8007bfa:	d1f4      	bne.n	8007be6 <_findenv_r+0x36>
 8007bfc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8007c00:	eb03 0508 	add.w	r5, r3, r8
 8007c04:	f813 3008 	ldrb.w	r3, [r3, r8]
 8007c08:	2b3d      	cmp	r3, #61	; 0x3d
 8007c0a:	d1ec      	bne.n	8007be6 <_findenv_r+0x36>
 8007c0c:	f8da 3000 	ldr.w	r3, [sl]
 8007c10:	ebab 0303 	sub.w	r3, fp, r3
 8007c14:	109b      	asrs	r3, r3, #2
 8007c16:	4638      	mov	r0, r7
 8007c18:	6033      	str	r3, [r6, #0]
 8007c1a:	f000 ff15 	bl	8008a48 <__env_unlock>
 8007c1e:	1c68      	adds	r0, r5, #1
 8007c20:	e7dd      	b.n	8007bde <_findenv_r+0x2e>
 8007c22:	bf00      	nop
 8007c24:	20000000 	.word	0x20000000

08007c28 <_getenv_r>:
 8007c28:	b507      	push	{r0, r1, r2, lr}
 8007c2a:	aa01      	add	r2, sp, #4
 8007c2c:	f7ff ffc0 	bl	8007bb0 <_findenv_r>
 8007c30:	b003      	add	sp, #12
 8007c32:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08007c38 <__gettzinfo>:
 8007c38:	4800      	ldr	r0, [pc, #0]	; (8007c3c <__gettzinfo+0x4>)
 8007c3a:	4770      	bx	lr
 8007c3c:	20000080 	.word	0x20000080

08007c40 <gmtime_r>:
 8007c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c44:	e9d0 6700 	ldrd	r6, r7, [r0]
 8007c48:	460c      	mov	r4, r1
 8007c4a:	4a4f      	ldr	r2, [pc, #316]	; (8007d88 <gmtime_r+0x148>)
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	4630      	mov	r0, r6
 8007c50:	4639      	mov	r1, r7
 8007c52:	f7f8 fb25 	bl	80002a0 <__aeabi_ldivmod>
 8007c56:	4639      	mov	r1, r7
 8007c58:	4605      	mov	r5, r0
 8007c5a:	4a4b      	ldr	r2, [pc, #300]	; (8007d88 <gmtime_r+0x148>)
 8007c5c:	4630      	mov	r0, r6
 8007c5e:	2300      	movs	r3, #0
 8007c60:	f7f8 fb1e 	bl	80002a0 <__aeabi_ldivmod>
 8007c64:	2a00      	cmp	r2, #0
 8007c66:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 8007c6a:	bfb7      	itett	lt
 8007c6c:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8007c70:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 8007c74:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 8007c78:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 8007c7c:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 8007c80:	fbb2 f1f0 	udiv	r1, r2, r0
 8007c84:	fb00 2211 	mls	r2, r0, r1, r2
 8007c88:	203c      	movs	r0, #60	; 0x3c
 8007c8a:	60a1      	str	r1, [r4, #8]
 8007c8c:	fbb2 f1f0 	udiv	r1, r2, r0
 8007c90:	fb00 2211 	mls	r2, r0, r1, r2
 8007c94:	6061      	str	r1, [r4, #4]
 8007c96:	6022      	str	r2, [r4, #0]
 8007c98:	2107      	movs	r1, #7
 8007c9a:	1cda      	adds	r2, r3, #3
 8007c9c:	fb92 f1f1 	sdiv	r1, r2, r1
 8007ca0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8007ca4:	1a52      	subs	r2, r2, r1
 8007ca6:	bf48      	it	mi
 8007ca8:	3207      	addmi	r2, #7
 8007caa:	4d38      	ldr	r5, [pc, #224]	; (8007d8c <gmtime_r+0x14c>)
 8007cac:	4838      	ldr	r0, [pc, #224]	; (8007d90 <gmtime_r+0x150>)
 8007cae:	61a2      	str	r2, [r4, #24]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	bfb7      	itett	lt
 8007cb4:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 8007cb8:	fb93 f5f5 	sdivge	r5, r3, r5
 8007cbc:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 8007cc0:	fb92 f5f5 	sdivlt	r5, r2, r5
 8007cc4:	fb00 3005 	mla	r0, r0, r5, r3
 8007cc8:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8007ccc:	fbb0 f2f2 	udiv	r2, r0, r2
 8007cd0:	4402      	add	r2, r0
 8007cd2:	f240 53b4 	movw	r3, #1460	; 0x5b4
 8007cd6:	fbb0 f1f3 	udiv	r1, r0, r3
 8007cda:	1a52      	subs	r2, r2, r1
 8007cdc:	f240 1c6d 	movw	ip, #365	; 0x16d
 8007ce0:	492c      	ldr	r1, [pc, #176]	; (8007d94 <gmtime_r+0x154>)
 8007ce2:	fbb0 f1f1 	udiv	r1, r0, r1
 8007ce6:	2764      	movs	r7, #100	; 0x64
 8007ce8:	1a52      	subs	r2, r2, r1
 8007cea:	fbb2 f1fc 	udiv	r1, r2, ip
 8007cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cf2:	fbb1 f6f7 	udiv	r6, r1, r7
 8007cf6:	1af3      	subs	r3, r6, r3
 8007cf8:	4403      	add	r3, r0
 8007cfa:	fb0c 3311 	mls	r3, ip, r1, r3
 8007cfe:	2299      	movs	r2, #153	; 0x99
 8007d00:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 8007d04:	f10e 0e02 	add.w	lr, lr, #2
 8007d08:	f103 0c01 	add.w	ip, r3, #1
 8007d0c:	fbbe f0f2 	udiv	r0, lr, r2
 8007d10:	4342      	muls	r2, r0
 8007d12:	3202      	adds	r2, #2
 8007d14:	f04f 0805 	mov.w	r8, #5
 8007d18:	fbb2 f2f8 	udiv	r2, r2, r8
 8007d1c:	ebac 0c02 	sub.w	ip, ip, r2
 8007d20:	f240 52f9 	movw	r2, #1529	; 0x5f9
 8007d24:	4596      	cmp	lr, r2
 8007d26:	bf94      	ite	ls
 8007d28:	2202      	movls	r2, #2
 8007d2a:	f06f 0209 	mvnhi.w	r2, #9
 8007d2e:	4410      	add	r0, r2
 8007d30:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007d34:	fb02 1505 	mla	r5, r2, r5, r1
 8007d38:	2801      	cmp	r0, #1
 8007d3a:	bf98      	it	ls
 8007d3c:	3501      	addls	r5, #1
 8007d3e:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8007d42:	d30d      	bcc.n	8007d60 <gmtime_r+0x120>
 8007d44:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8007d48:	61e3      	str	r3, [r4, #28]
 8007d4a:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 8007d4e:	2300      	movs	r3, #0
 8007d50:	e9c4 0504 	strd	r0, r5, [r4, #16]
 8007d54:	f8c4 c00c 	str.w	ip, [r4, #12]
 8007d58:	6223      	str	r3, [r4, #32]
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d60:	078a      	lsls	r2, r1, #30
 8007d62:	d102      	bne.n	8007d6a <gmtime_r+0x12a>
 8007d64:	fb07 1616 	mls	r6, r7, r6, r1
 8007d68:	b95e      	cbnz	r6, 8007d82 <gmtime_r+0x142>
 8007d6a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007d6e:	fbb1 f6f2 	udiv	r6, r1, r2
 8007d72:	fb02 1216 	mls	r2, r2, r6, r1
 8007d76:	fab2 f282 	clz	r2, r2
 8007d7a:	0952      	lsrs	r2, r2, #5
 8007d7c:	333b      	adds	r3, #59	; 0x3b
 8007d7e:	4413      	add	r3, r2
 8007d80:	e7e2      	b.n	8007d48 <gmtime_r+0x108>
 8007d82:	2201      	movs	r2, #1
 8007d84:	e7fa      	b.n	8007d7c <gmtime_r+0x13c>
 8007d86:	bf00      	nop
 8007d88:	00015180 	.word	0x00015180
 8007d8c:	00023ab1 	.word	0x00023ab1
 8007d90:	fffdc54f 	.word	0xfffdc54f
 8007d94:	00023ab0 	.word	0x00023ab0

08007d98 <__retarget_lock_init_recursive>:
 8007d98:	4770      	bx	lr

08007d9a <__retarget_lock_acquire>:
 8007d9a:	4770      	bx	lr

08007d9c <__retarget_lock_acquire_recursive>:
 8007d9c:	4770      	bx	lr

08007d9e <__retarget_lock_release>:
 8007d9e:	4770      	bx	lr

08007da0 <__retarget_lock_release_recursive>:
 8007da0:	4770      	bx	lr
	...

08007da4 <__malloc_lock>:
 8007da4:	4801      	ldr	r0, [pc, #4]	; (8007dac <__malloc_lock+0x8>)
 8007da6:	f7ff bff9 	b.w	8007d9c <__retarget_lock_acquire_recursive>
 8007daa:	bf00      	nop
 8007dac:	2000c9c5 	.word	0x2000c9c5

08007db0 <__malloc_unlock>:
 8007db0:	4801      	ldr	r0, [pc, #4]	; (8007db8 <__malloc_unlock+0x8>)
 8007db2:	f7ff bff5 	b.w	8007da0 <__retarget_lock_release_recursive>
 8007db6:	bf00      	nop
 8007db8:	2000c9c5 	.word	0x2000c9c5

08007dbc <__ssputs_r>:
 8007dbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dc0:	688e      	ldr	r6, [r1, #8]
 8007dc2:	429e      	cmp	r6, r3
 8007dc4:	4682      	mov	sl, r0
 8007dc6:	460c      	mov	r4, r1
 8007dc8:	4690      	mov	r8, r2
 8007dca:	461f      	mov	r7, r3
 8007dcc:	d838      	bhi.n	8007e40 <__ssputs_r+0x84>
 8007dce:	898a      	ldrh	r2, [r1, #12]
 8007dd0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007dd4:	d032      	beq.n	8007e3c <__ssputs_r+0x80>
 8007dd6:	6825      	ldr	r5, [r4, #0]
 8007dd8:	6909      	ldr	r1, [r1, #16]
 8007dda:	eba5 0901 	sub.w	r9, r5, r1
 8007dde:	6965      	ldr	r5, [r4, #20]
 8007de0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007de4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007de8:	3301      	adds	r3, #1
 8007dea:	444b      	add	r3, r9
 8007dec:	106d      	asrs	r5, r5, #1
 8007dee:	429d      	cmp	r5, r3
 8007df0:	bf38      	it	cc
 8007df2:	461d      	movcc	r5, r3
 8007df4:	0553      	lsls	r3, r2, #21
 8007df6:	d531      	bpl.n	8007e5c <__ssputs_r+0xa0>
 8007df8:	4629      	mov	r1, r5
 8007dfa:	f7ff fb8b 	bl	8007514 <_malloc_r>
 8007dfe:	4606      	mov	r6, r0
 8007e00:	b950      	cbnz	r0, 8007e18 <__ssputs_r+0x5c>
 8007e02:	230c      	movs	r3, #12
 8007e04:	f8ca 3000 	str.w	r3, [sl]
 8007e08:	89a3      	ldrh	r3, [r4, #12]
 8007e0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e0e:	81a3      	strh	r3, [r4, #12]
 8007e10:	f04f 30ff 	mov.w	r0, #4294967295
 8007e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e18:	6921      	ldr	r1, [r4, #16]
 8007e1a:	464a      	mov	r2, r9
 8007e1c:	f7ff faf8 	bl	8007410 <memcpy>
 8007e20:	89a3      	ldrh	r3, [r4, #12]
 8007e22:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007e26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e2a:	81a3      	strh	r3, [r4, #12]
 8007e2c:	6126      	str	r6, [r4, #16]
 8007e2e:	6165      	str	r5, [r4, #20]
 8007e30:	444e      	add	r6, r9
 8007e32:	eba5 0509 	sub.w	r5, r5, r9
 8007e36:	6026      	str	r6, [r4, #0]
 8007e38:	60a5      	str	r5, [r4, #8]
 8007e3a:	463e      	mov	r6, r7
 8007e3c:	42be      	cmp	r6, r7
 8007e3e:	d900      	bls.n	8007e42 <__ssputs_r+0x86>
 8007e40:	463e      	mov	r6, r7
 8007e42:	6820      	ldr	r0, [r4, #0]
 8007e44:	4632      	mov	r2, r6
 8007e46:	4641      	mov	r1, r8
 8007e48:	f001 f834 	bl	8008eb4 <memmove>
 8007e4c:	68a3      	ldr	r3, [r4, #8]
 8007e4e:	1b9b      	subs	r3, r3, r6
 8007e50:	60a3      	str	r3, [r4, #8]
 8007e52:	6823      	ldr	r3, [r4, #0]
 8007e54:	4433      	add	r3, r6
 8007e56:	6023      	str	r3, [r4, #0]
 8007e58:	2000      	movs	r0, #0
 8007e5a:	e7db      	b.n	8007e14 <__ssputs_r+0x58>
 8007e5c:	462a      	mov	r2, r5
 8007e5e:	f001 f843 	bl	8008ee8 <_realloc_r>
 8007e62:	4606      	mov	r6, r0
 8007e64:	2800      	cmp	r0, #0
 8007e66:	d1e1      	bne.n	8007e2c <__ssputs_r+0x70>
 8007e68:	6921      	ldr	r1, [r4, #16]
 8007e6a:	4650      	mov	r0, sl
 8007e6c:	f7ff fae6 	bl	800743c <_free_r>
 8007e70:	e7c7      	b.n	8007e02 <__ssputs_r+0x46>
	...

08007e74 <_svfiprintf_r>:
 8007e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e78:	4698      	mov	r8, r3
 8007e7a:	898b      	ldrh	r3, [r1, #12]
 8007e7c:	061b      	lsls	r3, r3, #24
 8007e7e:	b09d      	sub	sp, #116	; 0x74
 8007e80:	4607      	mov	r7, r0
 8007e82:	460d      	mov	r5, r1
 8007e84:	4614      	mov	r4, r2
 8007e86:	d50e      	bpl.n	8007ea6 <_svfiprintf_r+0x32>
 8007e88:	690b      	ldr	r3, [r1, #16]
 8007e8a:	b963      	cbnz	r3, 8007ea6 <_svfiprintf_r+0x32>
 8007e8c:	2140      	movs	r1, #64	; 0x40
 8007e8e:	f7ff fb41 	bl	8007514 <_malloc_r>
 8007e92:	6028      	str	r0, [r5, #0]
 8007e94:	6128      	str	r0, [r5, #16]
 8007e96:	b920      	cbnz	r0, 8007ea2 <_svfiprintf_r+0x2e>
 8007e98:	230c      	movs	r3, #12
 8007e9a:	603b      	str	r3, [r7, #0]
 8007e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007ea0:	e0d1      	b.n	8008046 <_svfiprintf_r+0x1d2>
 8007ea2:	2340      	movs	r3, #64	; 0x40
 8007ea4:	616b      	str	r3, [r5, #20]
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	9309      	str	r3, [sp, #36]	; 0x24
 8007eaa:	2320      	movs	r3, #32
 8007eac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007eb0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007eb4:	2330      	movs	r3, #48	; 0x30
 8007eb6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008060 <_svfiprintf_r+0x1ec>
 8007eba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ebe:	f04f 0901 	mov.w	r9, #1
 8007ec2:	4623      	mov	r3, r4
 8007ec4:	469a      	mov	sl, r3
 8007ec6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007eca:	b10a      	cbz	r2, 8007ed0 <_svfiprintf_r+0x5c>
 8007ecc:	2a25      	cmp	r2, #37	; 0x25
 8007ece:	d1f9      	bne.n	8007ec4 <_svfiprintf_r+0x50>
 8007ed0:	ebba 0b04 	subs.w	fp, sl, r4
 8007ed4:	d00b      	beq.n	8007eee <_svfiprintf_r+0x7a>
 8007ed6:	465b      	mov	r3, fp
 8007ed8:	4622      	mov	r2, r4
 8007eda:	4629      	mov	r1, r5
 8007edc:	4638      	mov	r0, r7
 8007ede:	f7ff ff6d 	bl	8007dbc <__ssputs_r>
 8007ee2:	3001      	adds	r0, #1
 8007ee4:	f000 80aa 	beq.w	800803c <_svfiprintf_r+0x1c8>
 8007ee8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007eea:	445a      	add	r2, fp
 8007eec:	9209      	str	r2, [sp, #36]	; 0x24
 8007eee:	f89a 3000 	ldrb.w	r3, [sl]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	f000 80a2 	beq.w	800803c <_svfiprintf_r+0x1c8>
 8007ef8:	2300      	movs	r3, #0
 8007efa:	f04f 32ff 	mov.w	r2, #4294967295
 8007efe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f02:	f10a 0a01 	add.w	sl, sl, #1
 8007f06:	9304      	str	r3, [sp, #16]
 8007f08:	9307      	str	r3, [sp, #28]
 8007f0a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f0e:	931a      	str	r3, [sp, #104]	; 0x68
 8007f10:	4654      	mov	r4, sl
 8007f12:	2205      	movs	r2, #5
 8007f14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f18:	4851      	ldr	r0, [pc, #324]	; (8008060 <_svfiprintf_r+0x1ec>)
 8007f1a:	f7f8 f971 	bl	8000200 <memchr>
 8007f1e:	9a04      	ldr	r2, [sp, #16]
 8007f20:	b9d8      	cbnz	r0, 8007f5a <_svfiprintf_r+0xe6>
 8007f22:	06d0      	lsls	r0, r2, #27
 8007f24:	bf44      	itt	mi
 8007f26:	2320      	movmi	r3, #32
 8007f28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f2c:	0711      	lsls	r1, r2, #28
 8007f2e:	bf44      	itt	mi
 8007f30:	232b      	movmi	r3, #43	; 0x2b
 8007f32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f36:	f89a 3000 	ldrb.w	r3, [sl]
 8007f3a:	2b2a      	cmp	r3, #42	; 0x2a
 8007f3c:	d015      	beq.n	8007f6a <_svfiprintf_r+0xf6>
 8007f3e:	9a07      	ldr	r2, [sp, #28]
 8007f40:	4654      	mov	r4, sl
 8007f42:	2000      	movs	r0, #0
 8007f44:	f04f 0c0a 	mov.w	ip, #10
 8007f48:	4621      	mov	r1, r4
 8007f4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f4e:	3b30      	subs	r3, #48	; 0x30
 8007f50:	2b09      	cmp	r3, #9
 8007f52:	d94e      	bls.n	8007ff2 <_svfiprintf_r+0x17e>
 8007f54:	b1b0      	cbz	r0, 8007f84 <_svfiprintf_r+0x110>
 8007f56:	9207      	str	r2, [sp, #28]
 8007f58:	e014      	b.n	8007f84 <_svfiprintf_r+0x110>
 8007f5a:	eba0 0308 	sub.w	r3, r0, r8
 8007f5e:	fa09 f303 	lsl.w	r3, r9, r3
 8007f62:	4313      	orrs	r3, r2
 8007f64:	9304      	str	r3, [sp, #16]
 8007f66:	46a2      	mov	sl, r4
 8007f68:	e7d2      	b.n	8007f10 <_svfiprintf_r+0x9c>
 8007f6a:	9b03      	ldr	r3, [sp, #12]
 8007f6c:	1d19      	adds	r1, r3, #4
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	9103      	str	r1, [sp, #12]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	bfbb      	ittet	lt
 8007f76:	425b      	neglt	r3, r3
 8007f78:	f042 0202 	orrlt.w	r2, r2, #2
 8007f7c:	9307      	strge	r3, [sp, #28]
 8007f7e:	9307      	strlt	r3, [sp, #28]
 8007f80:	bfb8      	it	lt
 8007f82:	9204      	strlt	r2, [sp, #16]
 8007f84:	7823      	ldrb	r3, [r4, #0]
 8007f86:	2b2e      	cmp	r3, #46	; 0x2e
 8007f88:	d10c      	bne.n	8007fa4 <_svfiprintf_r+0x130>
 8007f8a:	7863      	ldrb	r3, [r4, #1]
 8007f8c:	2b2a      	cmp	r3, #42	; 0x2a
 8007f8e:	d135      	bne.n	8007ffc <_svfiprintf_r+0x188>
 8007f90:	9b03      	ldr	r3, [sp, #12]
 8007f92:	1d1a      	adds	r2, r3, #4
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	9203      	str	r2, [sp, #12]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	bfb8      	it	lt
 8007f9c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007fa0:	3402      	adds	r4, #2
 8007fa2:	9305      	str	r3, [sp, #20]
 8007fa4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008070 <_svfiprintf_r+0x1fc>
 8007fa8:	7821      	ldrb	r1, [r4, #0]
 8007faa:	2203      	movs	r2, #3
 8007fac:	4650      	mov	r0, sl
 8007fae:	f7f8 f927 	bl	8000200 <memchr>
 8007fb2:	b140      	cbz	r0, 8007fc6 <_svfiprintf_r+0x152>
 8007fb4:	2340      	movs	r3, #64	; 0x40
 8007fb6:	eba0 000a 	sub.w	r0, r0, sl
 8007fba:	fa03 f000 	lsl.w	r0, r3, r0
 8007fbe:	9b04      	ldr	r3, [sp, #16]
 8007fc0:	4303      	orrs	r3, r0
 8007fc2:	3401      	adds	r4, #1
 8007fc4:	9304      	str	r3, [sp, #16]
 8007fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fca:	4826      	ldr	r0, [pc, #152]	; (8008064 <_svfiprintf_r+0x1f0>)
 8007fcc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007fd0:	2206      	movs	r2, #6
 8007fd2:	f7f8 f915 	bl	8000200 <memchr>
 8007fd6:	2800      	cmp	r0, #0
 8007fd8:	d038      	beq.n	800804c <_svfiprintf_r+0x1d8>
 8007fda:	4b23      	ldr	r3, [pc, #140]	; (8008068 <_svfiprintf_r+0x1f4>)
 8007fdc:	bb1b      	cbnz	r3, 8008026 <_svfiprintf_r+0x1b2>
 8007fde:	9b03      	ldr	r3, [sp, #12]
 8007fe0:	3307      	adds	r3, #7
 8007fe2:	f023 0307 	bic.w	r3, r3, #7
 8007fe6:	3308      	adds	r3, #8
 8007fe8:	9303      	str	r3, [sp, #12]
 8007fea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fec:	4433      	add	r3, r6
 8007fee:	9309      	str	r3, [sp, #36]	; 0x24
 8007ff0:	e767      	b.n	8007ec2 <_svfiprintf_r+0x4e>
 8007ff2:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ff6:	460c      	mov	r4, r1
 8007ff8:	2001      	movs	r0, #1
 8007ffa:	e7a5      	b.n	8007f48 <_svfiprintf_r+0xd4>
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	3401      	adds	r4, #1
 8008000:	9305      	str	r3, [sp, #20]
 8008002:	4619      	mov	r1, r3
 8008004:	f04f 0c0a 	mov.w	ip, #10
 8008008:	4620      	mov	r0, r4
 800800a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800800e:	3a30      	subs	r2, #48	; 0x30
 8008010:	2a09      	cmp	r2, #9
 8008012:	d903      	bls.n	800801c <_svfiprintf_r+0x1a8>
 8008014:	2b00      	cmp	r3, #0
 8008016:	d0c5      	beq.n	8007fa4 <_svfiprintf_r+0x130>
 8008018:	9105      	str	r1, [sp, #20]
 800801a:	e7c3      	b.n	8007fa4 <_svfiprintf_r+0x130>
 800801c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008020:	4604      	mov	r4, r0
 8008022:	2301      	movs	r3, #1
 8008024:	e7f0      	b.n	8008008 <_svfiprintf_r+0x194>
 8008026:	ab03      	add	r3, sp, #12
 8008028:	9300      	str	r3, [sp, #0]
 800802a:	462a      	mov	r2, r5
 800802c:	4b0f      	ldr	r3, [pc, #60]	; (800806c <_svfiprintf_r+0x1f8>)
 800802e:	a904      	add	r1, sp, #16
 8008030:	4638      	mov	r0, r7
 8008032:	f3af 8000 	nop.w
 8008036:	1c42      	adds	r2, r0, #1
 8008038:	4606      	mov	r6, r0
 800803a:	d1d6      	bne.n	8007fea <_svfiprintf_r+0x176>
 800803c:	89ab      	ldrh	r3, [r5, #12]
 800803e:	065b      	lsls	r3, r3, #25
 8008040:	f53f af2c 	bmi.w	8007e9c <_svfiprintf_r+0x28>
 8008044:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008046:	b01d      	add	sp, #116	; 0x74
 8008048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800804c:	ab03      	add	r3, sp, #12
 800804e:	9300      	str	r3, [sp, #0]
 8008050:	462a      	mov	r2, r5
 8008052:	4b06      	ldr	r3, [pc, #24]	; (800806c <_svfiprintf_r+0x1f8>)
 8008054:	a904      	add	r1, sp, #16
 8008056:	4638      	mov	r0, r7
 8008058:	f000 f9d4 	bl	8008404 <_printf_i>
 800805c:	e7eb      	b.n	8008036 <_svfiprintf_r+0x1c2>
 800805e:	bf00      	nop
 8008060:	08009fe3 	.word	0x08009fe3
 8008064:	08009fed 	.word	0x08009fed
 8008068:	00000000 	.word	0x00000000
 800806c:	08007dbd 	.word	0x08007dbd
 8008070:	08009fe9 	.word	0x08009fe9

08008074 <__sfputc_r>:
 8008074:	6893      	ldr	r3, [r2, #8]
 8008076:	3b01      	subs	r3, #1
 8008078:	2b00      	cmp	r3, #0
 800807a:	b410      	push	{r4}
 800807c:	6093      	str	r3, [r2, #8]
 800807e:	da08      	bge.n	8008092 <__sfputc_r+0x1e>
 8008080:	6994      	ldr	r4, [r2, #24]
 8008082:	42a3      	cmp	r3, r4
 8008084:	db01      	blt.n	800808a <__sfputc_r+0x16>
 8008086:	290a      	cmp	r1, #10
 8008088:	d103      	bne.n	8008092 <__sfputc_r+0x1e>
 800808a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800808e:	f000 bbeb 	b.w	8008868 <__swbuf_r>
 8008092:	6813      	ldr	r3, [r2, #0]
 8008094:	1c58      	adds	r0, r3, #1
 8008096:	6010      	str	r0, [r2, #0]
 8008098:	7019      	strb	r1, [r3, #0]
 800809a:	4608      	mov	r0, r1
 800809c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080a0:	4770      	bx	lr

080080a2 <__sfputs_r>:
 80080a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080a4:	4606      	mov	r6, r0
 80080a6:	460f      	mov	r7, r1
 80080a8:	4614      	mov	r4, r2
 80080aa:	18d5      	adds	r5, r2, r3
 80080ac:	42ac      	cmp	r4, r5
 80080ae:	d101      	bne.n	80080b4 <__sfputs_r+0x12>
 80080b0:	2000      	movs	r0, #0
 80080b2:	e007      	b.n	80080c4 <__sfputs_r+0x22>
 80080b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080b8:	463a      	mov	r2, r7
 80080ba:	4630      	mov	r0, r6
 80080bc:	f7ff ffda 	bl	8008074 <__sfputc_r>
 80080c0:	1c43      	adds	r3, r0, #1
 80080c2:	d1f3      	bne.n	80080ac <__sfputs_r+0xa>
 80080c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080080c8 <_vfiprintf_r>:
 80080c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080cc:	460d      	mov	r5, r1
 80080ce:	b09d      	sub	sp, #116	; 0x74
 80080d0:	4614      	mov	r4, r2
 80080d2:	4698      	mov	r8, r3
 80080d4:	4606      	mov	r6, r0
 80080d6:	b118      	cbz	r0, 80080e0 <_vfiprintf_r+0x18>
 80080d8:	6983      	ldr	r3, [r0, #24]
 80080da:	b90b      	cbnz	r3, 80080e0 <_vfiprintf_r+0x18>
 80080dc:	f000 fdd4 	bl	8008c88 <__sinit>
 80080e0:	4b89      	ldr	r3, [pc, #548]	; (8008308 <_vfiprintf_r+0x240>)
 80080e2:	429d      	cmp	r5, r3
 80080e4:	d11b      	bne.n	800811e <_vfiprintf_r+0x56>
 80080e6:	6875      	ldr	r5, [r6, #4]
 80080e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080ea:	07d9      	lsls	r1, r3, #31
 80080ec:	d405      	bmi.n	80080fa <_vfiprintf_r+0x32>
 80080ee:	89ab      	ldrh	r3, [r5, #12]
 80080f0:	059a      	lsls	r2, r3, #22
 80080f2:	d402      	bmi.n	80080fa <_vfiprintf_r+0x32>
 80080f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080f6:	f7ff fe51 	bl	8007d9c <__retarget_lock_acquire_recursive>
 80080fa:	89ab      	ldrh	r3, [r5, #12]
 80080fc:	071b      	lsls	r3, r3, #28
 80080fe:	d501      	bpl.n	8008104 <_vfiprintf_r+0x3c>
 8008100:	692b      	ldr	r3, [r5, #16]
 8008102:	b9eb      	cbnz	r3, 8008140 <_vfiprintf_r+0x78>
 8008104:	4629      	mov	r1, r5
 8008106:	4630      	mov	r0, r6
 8008108:	f000 fc12 	bl	8008930 <__swsetup_r>
 800810c:	b1c0      	cbz	r0, 8008140 <_vfiprintf_r+0x78>
 800810e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008110:	07dc      	lsls	r4, r3, #31
 8008112:	d50e      	bpl.n	8008132 <_vfiprintf_r+0x6a>
 8008114:	f04f 30ff 	mov.w	r0, #4294967295
 8008118:	b01d      	add	sp, #116	; 0x74
 800811a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800811e:	4b7b      	ldr	r3, [pc, #492]	; (800830c <_vfiprintf_r+0x244>)
 8008120:	429d      	cmp	r5, r3
 8008122:	d101      	bne.n	8008128 <_vfiprintf_r+0x60>
 8008124:	68b5      	ldr	r5, [r6, #8]
 8008126:	e7df      	b.n	80080e8 <_vfiprintf_r+0x20>
 8008128:	4b79      	ldr	r3, [pc, #484]	; (8008310 <_vfiprintf_r+0x248>)
 800812a:	429d      	cmp	r5, r3
 800812c:	bf08      	it	eq
 800812e:	68f5      	ldreq	r5, [r6, #12]
 8008130:	e7da      	b.n	80080e8 <_vfiprintf_r+0x20>
 8008132:	89ab      	ldrh	r3, [r5, #12]
 8008134:	0598      	lsls	r0, r3, #22
 8008136:	d4ed      	bmi.n	8008114 <_vfiprintf_r+0x4c>
 8008138:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800813a:	f7ff fe31 	bl	8007da0 <__retarget_lock_release_recursive>
 800813e:	e7e9      	b.n	8008114 <_vfiprintf_r+0x4c>
 8008140:	2300      	movs	r3, #0
 8008142:	9309      	str	r3, [sp, #36]	; 0x24
 8008144:	2320      	movs	r3, #32
 8008146:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800814a:	f8cd 800c 	str.w	r8, [sp, #12]
 800814e:	2330      	movs	r3, #48	; 0x30
 8008150:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008314 <_vfiprintf_r+0x24c>
 8008154:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008158:	f04f 0901 	mov.w	r9, #1
 800815c:	4623      	mov	r3, r4
 800815e:	469a      	mov	sl, r3
 8008160:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008164:	b10a      	cbz	r2, 800816a <_vfiprintf_r+0xa2>
 8008166:	2a25      	cmp	r2, #37	; 0x25
 8008168:	d1f9      	bne.n	800815e <_vfiprintf_r+0x96>
 800816a:	ebba 0b04 	subs.w	fp, sl, r4
 800816e:	d00b      	beq.n	8008188 <_vfiprintf_r+0xc0>
 8008170:	465b      	mov	r3, fp
 8008172:	4622      	mov	r2, r4
 8008174:	4629      	mov	r1, r5
 8008176:	4630      	mov	r0, r6
 8008178:	f7ff ff93 	bl	80080a2 <__sfputs_r>
 800817c:	3001      	adds	r0, #1
 800817e:	f000 80aa 	beq.w	80082d6 <_vfiprintf_r+0x20e>
 8008182:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008184:	445a      	add	r2, fp
 8008186:	9209      	str	r2, [sp, #36]	; 0x24
 8008188:	f89a 3000 	ldrb.w	r3, [sl]
 800818c:	2b00      	cmp	r3, #0
 800818e:	f000 80a2 	beq.w	80082d6 <_vfiprintf_r+0x20e>
 8008192:	2300      	movs	r3, #0
 8008194:	f04f 32ff 	mov.w	r2, #4294967295
 8008198:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800819c:	f10a 0a01 	add.w	sl, sl, #1
 80081a0:	9304      	str	r3, [sp, #16]
 80081a2:	9307      	str	r3, [sp, #28]
 80081a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80081a8:	931a      	str	r3, [sp, #104]	; 0x68
 80081aa:	4654      	mov	r4, sl
 80081ac:	2205      	movs	r2, #5
 80081ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081b2:	4858      	ldr	r0, [pc, #352]	; (8008314 <_vfiprintf_r+0x24c>)
 80081b4:	f7f8 f824 	bl	8000200 <memchr>
 80081b8:	9a04      	ldr	r2, [sp, #16]
 80081ba:	b9d8      	cbnz	r0, 80081f4 <_vfiprintf_r+0x12c>
 80081bc:	06d1      	lsls	r1, r2, #27
 80081be:	bf44      	itt	mi
 80081c0:	2320      	movmi	r3, #32
 80081c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081c6:	0713      	lsls	r3, r2, #28
 80081c8:	bf44      	itt	mi
 80081ca:	232b      	movmi	r3, #43	; 0x2b
 80081cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081d0:	f89a 3000 	ldrb.w	r3, [sl]
 80081d4:	2b2a      	cmp	r3, #42	; 0x2a
 80081d6:	d015      	beq.n	8008204 <_vfiprintf_r+0x13c>
 80081d8:	9a07      	ldr	r2, [sp, #28]
 80081da:	4654      	mov	r4, sl
 80081dc:	2000      	movs	r0, #0
 80081de:	f04f 0c0a 	mov.w	ip, #10
 80081e2:	4621      	mov	r1, r4
 80081e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081e8:	3b30      	subs	r3, #48	; 0x30
 80081ea:	2b09      	cmp	r3, #9
 80081ec:	d94e      	bls.n	800828c <_vfiprintf_r+0x1c4>
 80081ee:	b1b0      	cbz	r0, 800821e <_vfiprintf_r+0x156>
 80081f0:	9207      	str	r2, [sp, #28]
 80081f2:	e014      	b.n	800821e <_vfiprintf_r+0x156>
 80081f4:	eba0 0308 	sub.w	r3, r0, r8
 80081f8:	fa09 f303 	lsl.w	r3, r9, r3
 80081fc:	4313      	orrs	r3, r2
 80081fe:	9304      	str	r3, [sp, #16]
 8008200:	46a2      	mov	sl, r4
 8008202:	e7d2      	b.n	80081aa <_vfiprintf_r+0xe2>
 8008204:	9b03      	ldr	r3, [sp, #12]
 8008206:	1d19      	adds	r1, r3, #4
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	9103      	str	r1, [sp, #12]
 800820c:	2b00      	cmp	r3, #0
 800820e:	bfbb      	ittet	lt
 8008210:	425b      	neglt	r3, r3
 8008212:	f042 0202 	orrlt.w	r2, r2, #2
 8008216:	9307      	strge	r3, [sp, #28]
 8008218:	9307      	strlt	r3, [sp, #28]
 800821a:	bfb8      	it	lt
 800821c:	9204      	strlt	r2, [sp, #16]
 800821e:	7823      	ldrb	r3, [r4, #0]
 8008220:	2b2e      	cmp	r3, #46	; 0x2e
 8008222:	d10c      	bne.n	800823e <_vfiprintf_r+0x176>
 8008224:	7863      	ldrb	r3, [r4, #1]
 8008226:	2b2a      	cmp	r3, #42	; 0x2a
 8008228:	d135      	bne.n	8008296 <_vfiprintf_r+0x1ce>
 800822a:	9b03      	ldr	r3, [sp, #12]
 800822c:	1d1a      	adds	r2, r3, #4
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	9203      	str	r2, [sp, #12]
 8008232:	2b00      	cmp	r3, #0
 8008234:	bfb8      	it	lt
 8008236:	f04f 33ff 	movlt.w	r3, #4294967295
 800823a:	3402      	adds	r4, #2
 800823c:	9305      	str	r3, [sp, #20]
 800823e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008324 <_vfiprintf_r+0x25c>
 8008242:	7821      	ldrb	r1, [r4, #0]
 8008244:	2203      	movs	r2, #3
 8008246:	4650      	mov	r0, sl
 8008248:	f7f7 ffda 	bl	8000200 <memchr>
 800824c:	b140      	cbz	r0, 8008260 <_vfiprintf_r+0x198>
 800824e:	2340      	movs	r3, #64	; 0x40
 8008250:	eba0 000a 	sub.w	r0, r0, sl
 8008254:	fa03 f000 	lsl.w	r0, r3, r0
 8008258:	9b04      	ldr	r3, [sp, #16]
 800825a:	4303      	orrs	r3, r0
 800825c:	3401      	adds	r4, #1
 800825e:	9304      	str	r3, [sp, #16]
 8008260:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008264:	482c      	ldr	r0, [pc, #176]	; (8008318 <_vfiprintf_r+0x250>)
 8008266:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800826a:	2206      	movs	r2, #6
 800826c:	f7f7 ffc8 	bl	8000200 <memchr>
 8008270:	2800      	cmp	r0, #0
 8008272:	d03f      	beq.n	80082f4 <_vfiprintf_r+0x22c>
 8008274:	4b29      	ldr	r3, [pc, #164]	; (800831c <_vfiprintf_r+0x254>)
 8008276:	bb1b      	cbnz	r3, 80082c0 <_vfiprintf_r+0x1f8>
 8008278:	9b03      	ldr	r3, [sp, #12]
 800827a:	3307      	adds	r3, #7
 800827c:	f023 0307 	bic.w	r3, r3, #7
 8008280:	3308      	adds	r3, #8
 8008282:	9303      	str	r3, [sp, #12]
 8008284:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008286:	443b      	add	r3, r7
 8008288:	9309      	str	r3, [sp, #36]	; 0x24
 800828a:	e767      	b.n	800815c <_vfiprintf_r+0x94>
 800828c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008290:	460c      	mov	r4, r1
 8008292:	2001      	movs	r0, #1
 8008294:	e7a5      	b.n	80081e2 <_vfiprintf_r+0x11a>
 8008296:	2300      	movs	r3, #0
 8008298:	3401      	adds	r4, #1
 800829a:	9305      	str	r3, [sp, #20]
 800829c:	4619      	mov	r1, r3
 800829e:	f04f 0c0a 	mov.w	ip, #10
 80082a2:	4620      	mov	r0, r4
 80082a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082a8:	3a30      	subs	r2, #48	; 0x30
 80082aa:	2a09      	cmp	r2, #9
 80082ac:	d903      	bls.n	80082b6 <_vfiprintf_r+0x1ee>
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d0c5      	beq.n	800823e <_vfiprintf_r+0x176>
 80082b2:	9105      	str	r1, [sp, #20]
 80082b4:	e7c3      	b.n	800823e <_vfiprintf_r+0x176>
 80082b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80082ba:	4604      	mov	r4, r0
 80082bc:	2301      	movs	r3, #1
 80082be:	e7f0      	b.n	80082a2 <_vfiprintf_r+0x1da>
 80082c0:	ab03      	add	r3, sp, #12
 80082c2:	9300      	str	r3, [sp, #0]
 80082c4:	462a      	mov	r2, r5
 80082c6:	4b16      	ldr	r3, [pc, #88]	; (8008320 <_vfiprintf_r+0x258>)
 80082c8:	a904      	add	r1, sp, #16
 80082ca:	4630      	mov	r0, r6
 80082cc:	f3af 8000 	nop.w
 80082d0:	4607      	mov	r7, r0
 80082d2:	1c78      	adds	r0, r7, #1
 80082d4:	d1d6      	bne.n	8008284 <_vfiprintf_r+0x1bc>
 80082d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082d8:	07d9      	lsls	r1, r3, #31
 80082da:	d405      	bmi.n	80082e8 <_vfiprintf_r+0x220>
 80082dc:	89ab      	ldrh	r3, [r5, #12]
 80082de:	059a      	lsls	r2, r3, #22
 80082e0:	d402      	bmi.n	80082e8 <_vfiprintf_r+0x220>
 80082e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082e4:	f7ff fd5c 	bl	8007da0 <__retarget_lock_release_recursive>
 80082e8:	89ab      	ldrh	r3, [r5, #12]
 80082ea:	065b      	lsls	r3, r3, #25
 80082ec:	f53f af12 	bmi.w	8008114 <_vfiprintf_r+0x4c>
 80082f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082f2:	e711      	b.n	8008118 <_vfiprintf_r+0x50>
 80082f4:	ab03      	add	r3, sp, #12
 80082f6:	9300      	str	r3, [sp, #0]
 80082f8:	462a      	mov	r2, r5
 80082fa:	4b09      	ldr	r3, [pc, #36]	; (8008320 <_vfiprintf_r+0x258>)
 80082fc:	a904      	add	r1, sp, #16
 80082fe:	4630      	mov	r0, r6
 8008300:	f000 f880 	bl	8008404 <_printf_i>
 8008304:	e7e4      	b.n	80082d0 <_vfiprintf_r+0x208>
 8008306:	bf00      	nop
 8008308:	0800a138 	.word	0x0800a138
 800830c:	0800a158 	.word	0x0800a158
 8008310:	0800a118 	.word	0x0800a118
 8008314:	08009fe3 	.word	0x08009fe3
 8008318:	08009fed 	.word	0x08009fed
 800831c:	00000000 	.word	0x00000000
 8008320:	080080a3 	.word	0x080080a3
 8008324:	08009fe9 	.word	0x08009fe9

08008328 <_printf_common>:
 8008328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800832c:	4616      	mov	r6, r2
 800832e:	4699      	mov	r9, r3
 8008330:	688a      	ldr	r2, [r1, #8]
 8008332:	690b      	ldr	r3, [r1, #16]
 8008334:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008338:	4293      	cmp	r3, r2
 800833a:	bfb8      	it	lt
 800833c:	4613      	movlt	r3, r2
 800833e:	6033      	str	r3, [r6, #0]
 8008340:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008344:	4607      	mov	r7, r0
 8008346:	460c      	mov	r4, r1
 8008348:	b10a      	cbz	r2, 800834e <_printf_common+0x26>
 800834a:	3301      	adds	r3, #1
 800834c:	6033      	str	r3, [r6, #0]
 800834e:	6823      	ldr	r3, [r4, #0]
 8008350:	0699      	lsls	r1, r3, #26
 8008352:	bf42      	ittt	mi
 8008354:	6833      	ldrmi	r3, [r6, #0]
 8008356:	3302      	addmi	r3, #2
 8008358:	6033      	strmi	r3, [r6, #0]
 800835a:	6825      	ldr	r5, [r4, #0]
 800835c:	f015 0506 	ands.w	r5, r5, #6
 8008360:	d106      	bne.n	8008370 <_printf_common+0x48>
 8008362:	f104 0a19 	add.w	sl, r4, #25
 8008366:	68e3      	ldr	r3, [r4, #12]
 8008368:	6832      	ldr	r2, [r6, #0]
 800836a:	1a9b      	subs	r3, r3, r2
 800836c:	42ab      	cmp	r3, r5
 800836e:	dc26      	bgt.n	80083be <_printf_common+0x96>
 8008370:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008374:	1e13      	subs	r3, r2, #0
 8008376:	6822      	ldr	r2, [r4, #0]
 8008378:	bf18      	it	ne
 800837a:	2301      	movne	r3, #1
 800837c:	0692      	lsls	r2, r2, #26
 800837e:	d42b      	bmi.n	80083d8 <_printf_common+0xb0>
 8008380:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008384:	4649      	mov	r1, r9
 8008386:	4638      	mov	r0, r7
 8008388:	47c0      	blx	r8
 800838a:	3001      	adds	r0, #1
 800838c:	d01e      	beq.n	80083cc <_printf_common+0xa4>
 800838e:	6823      	ldr	r3, [r4, #0]
 8008390:	68e5      	ldr	r5, [r4, #12]
 8008392:	6832      	ldr	r2, [r6, #0]
 8008394:	f003 0306 	and.w	r3, r3, #6
 8008398:	2b04      	cmp	r3, #4
 800839a:	bf08      	it	eq
 800839c:	1aad      	subeq	r5, r5, r2
 800839e:	68a3      	ldr	r3, [r4, #8]
 80083a0:	6922      	ldr	r2, [r4, #16]
 80083a2:	bf0c      	ite	eq
 80083a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80083a8:	2500      	movne	r5, #0
 80083aa:	4293      	cmp	r3, r2
 80083ac:	bfc4      	itt	gt
 80083ae:	1a9b      	subgt	r3, r3, r2
 80083b0:	18ed      	addgt	r5, r5, r3
 80083b2:	2600      	movs	r6, #0
 80083b4:	341a      	adds	r4, #26
 80083b6:	42b5      	cmp	r5, r6
 80083b8:	d11a      	bne.n	80083f0 <_printf_common+0xc8>
 80083ba:	2000      	movs	r0, #0
 80083bc:	e008      	b.n	80083d0 <_printf_common+0xa8>
 80083be:	2301      	movs	r3, #1
 80083c0:	4652      	mov	r2, sl
 80083c2:	4649      	mov	r1, r9
 80083c4:	4638      	mov	r0, r7
 80083c6:	47c0      	blx	r8
 80083c8:	3001      	adds	r0, #1
 80083ca:	d103      	bne.n	80083d4 <_printf_common+0xac>
 80083cc:	f04f 30ff 	mov.w	r0, #4294967295
 80083d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083d4:	3501      	adds	r5, #1
 80083d6:	e7c6      	b.n	8008366 <_printf_common+0x3e>
 80083d8:	18e1      	adds	r1, r4, r3
 80083da:	1c5a      	adds	r2, r3, #1
 80083dc:	2030      	movs	r0, #48	; 0x30
 80083de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80083e2:	4422      	add	r2, r4
 80083e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80083e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80083ec:	3302      	adds	r3, #2
 80083ee:	e7c7      	b.n	8008380 <_printf_common+0x58>
 80083f0:	2301      	movs	r3, #1
 80083f2:	4622      	mov	r2, r4
 80083f4:	4649      	mov	r1, r9
 80083f6:	4638      	mov	r0, r7
 80083f8:	47c0      	blx	r8
 80083fa:	3001      	adds	r0, #1
 80083fc:	d0e6      	beq.n	80083cc <_printf_common+0xa4>
 80083fe:	3601      	adds	r6, #1
 8008400:	e7d9      	b.n	80083b6 <_printf_common+0x8e>
	...

08008404 <_printf_i>:
 8008404:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008408:	7e0f      	ldrb	r7, [r1, #24]
 800840a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800840c:	2f78      	cmp	r7, #120	; 0x78
 800840e:	4691      	mov	r9, r2
 8008410:	4680      	mov	r8, r0
 8008412:	460c      	mov	r4, r1
 8008414:	469a      	mov	sl, r3
 8008416:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800841a:	d807      	bhi.n	800842c <_printf_i+0x28>
 800841c:	2f62      	cmp	r7, #98	; 0x62
 800841e:	d80a      	bhi.n	8008436 <_printf_i+0x32>
 8008420:	2f00      	cmp	r7, #0
 8008422:	f000 80d8 	beq.w	80085d6 <_printf_i+0x1d2>
 8008426:	2f58      	cmp	r7, #88	; 0x58
 8008428:	f000 80a3 	beq.w	8008572 <_printf_i+0x16e>
 800842c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008430:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008434:	e03a      	b.n	80084ac <_printf_i+0xa8>
 8008436:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800843a:	2b15      	cmp	r3, #21
 800843c:	d8f6      	bhi.n	800842c <_printf_i+0x28>
 800843e:	a101      	add	r1, pc, #4	; (adr r1, 8008444 <_printf_i+0x40>)
 8008440:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008444:	0800849d 	.word	0x0800849d
 8008448:	080084b1 	.word	0x080084b1
 800844c:	0800842d 	.word	0x0800842d
 8008450:	0800842d 	.word	0x0800842d
 8008454:	0800842d 	.word	0x0800842d
 8008458:	0800842d 	.word	0x0800842d
 800845c:	080084b1 	.word	0x080084b1
 8008460:	0800842d 	.word	0x0800842d
 8008464:	0800842d 	.word	0x0800842d
 8008468:	0800842d 	.word	0x0800842d
 800846c:	0800842d 	.word	0x0800842d
 8008470:	080085bd 	.word	0x080085bd
 8008474:	080084e1 	.word	0x080084e1
 8008478:	0800859f 	.word	0x0800859f
 800847c:	0800842d 	.word	0x0800842d
 8008480:	0800842d 	.word	0x0800842d
 8008484:	080085df 	.word	0x080085df
 8008488:	0800842d 	.word	0x0800842d
 800848c:	080084e1 	.word	0x080084e1
 8008490:	0800842d 	.word	0x0800842d
 8008494:	0800842d 	.word	0x0800842d
 8008498:	080085a7 	.word	0x080085a7
 800849c:	682b      	ldr	r3, [r5, #0]
 800849e:	1d1a      	adds	r2, r3, #4
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	602a      	str	r2, [r5, #0]
 80084a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80084a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80084ac:	2301      	movs	r3, #1
 80084ae:	e0a3      	b.n	80085f8 <_printf_i+0x1f4>
 80084b0:	6820      	ldr	r0, [r4, #0]
 80084b2:	6829      	ldr	r1, [r5, #0]
 80084b4:	0606      	lsls	r6, r0, #24
 80084b6:	f101 0304 	add.w	r3, r1, #4
 80084ba:	d50a      	bpl.n	80084d2 <_printf_i+0xce>
 80084bc:	680e      	ldr	r6, [r1, #0]
 80084be:	602b      	str	r3, [r5, #0]
 80084c0:	2e00      	cmp	r6, #0
 80084c2:	da03      	bge.n	80084cc <_printf_i+0xc8>
 80084c4:	232d      	movs	r3, #45	; 0x2d
 80084c6:	4276      	negs	r6, r6
 80084c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084cc:	485e      	ldr	r0, [pc, #376]	; (8008648 <_printf_i+0x244>)
 80084ce:	230a      	movs	r3, #10
 80084d0:	e019      	b.n	8008506 <_printf_i+0x102>
 80084d2:	680e      	ldr	r6, [r1, #0]
 80084d4:	602b      	str	r3, [r5, #0]
 80084d6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80084da:	bf18      	it	ne
 80084dc:	b236      	sxthne	r6, r6
 80084de:	e7ef      	b.n	80084c0 <_printf_i+0xbc>
 80084e0:	682b      	ldr	r3, [r5, #0]
 80084e2:	6820      	ldr	r0, [r4, #0]
 80084e4:	1d19      	adds	r1, r3, #4
 80084e6:	6029      	str	r1, [r5, #0]
 80084e8:	0601      	lsls	r1, r0, #24
 80084ea:	d501      	bpl.n	80084f0 <_printf_i+0xec>
 80084ec:	681e      	ldr	r6, [r3, #0]
 80084ee:	e002      	b.n	80084f6 <_printf_i+0xf2>
 80084f0:	0646      	lsls	r6, r0, #25
 80084f2:	d5fb      	bpl.n	80084ec <_printf_i+0xe8>
 80084f4:	881e      	ldrh	r6, [r3, #0]
 80084f6:	4854      	ldr	r0, [pc, #336]	; (8008648 <_printf_i+0x244>)
 80084f8:	2f6f      	cmp	r7, #111	; 0x6f
 80084fa:	bf0c      	ite	eq
 80084fc:	2308      	moveq	r3, #8
 80084fe:	230a      	movne	r3, #10
 8008500:	2100      	movs	r1, #0
 8008502:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008506:	6865      	ldr	r5, [r4, #4]
 8008508:	60a5      	str	r5, [r4, #8]
 800850a:	2d00      	cmp	r5, #0
 800850c:	bfa2      	ittt	ge
 800850e:	6821      	ldrge	r1, [r4, #0]
 8008510:	f021 0104 	bicge.w	r1, r1, #4
 8008514:	6021      	strge	r1, [r4, #0]
 8008516:	b90e      	cbnz	r6, 800851c <_printf_i+0x118>
 8008518:	2d00      	cmp	r5, #0
 800851a:	d04d      	beq.n	80085b8 <_printf_i+0x1b4>
 800851c:	4615      	mov	r5, r2
 800851e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008522:	fb03 6711 	mls	r7, r3, r1, r6
 8008526:	5dc7      	ldrb	r7, [r0, r7]
 8008528:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800852c:	4637      	mov	r7, r6
 800852e:	42bb      	cmp	r3, r7
 8008530:	460e      	mov	r6, r1
 8008532:	d9f4      	bls.n	800851e <_printf_i+0x11a>
 8008534:	2b08      	cmp	r3, #8
 8008536:	d10b      	bne.n	8008550 <_printf_i+0x14c>
 8008538:	6823      	ldr	r3, [r4, #0]
 800853a:	07de      	lsls	r6, r3, #31
 800853c:	d508      	bpl.n	8008550 <_printf_i+0x14c>
 800853e:	6923      	ldr	r3, [r4, #16]
 8008540:	6861      	ldr	r1, [r4, #4]
 8008542:	4299      	cmp	r1, r3
 8008544:	bfde      	ittt	le
 8008546:	2330      	movle	r3, #48	; 0x30
 8008548:	f805 3c01 	strble.w	r3, [r5, #-1]
 800854c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008550:	1b52      	subs	r2, r2, r5
 8008552:	6122      	str	r2, [r4, #16]
 8008554:	f8cd a000 	str.w	sl, [sp]
 8008558:	464b      	mov	r3, r9
 800855a:	aa03      	add	r2, sp, #12
 800855c:	4621      	mov	r1, r4
 800855e:	4640      	mov	r0, r8
 8008560:	f7ff fee2 	bl	8008328 <_printf_common>
 8008564:	3001      	adds	r0, #1
 8008566:	d14c      	bne.n	8008602 <_printf_i+0x1fe>
 8008568:	f04f 30ff 	mov.w	r0, #4294967295
 800856c:	b004      	add	sp, #16
 800856e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008572:	4835      	ldr	r0, [pc, #212]	; (8008648 <_printf_i+0x244>)
 8008574:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008578:	6829      	ldr	r1, [r5, #0]
 800857a:	6823      	ldr	r3, [r4, #0]
 800857c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008580:	6029      	str	r1, [r5, #0]
 8008582:	061d      	lsls	r5, r3, #24
 8008584:	d514      	bpl.n	80085b0 <_printf_i+0x1ac>
 8008586:	07df      	lsls	r7, r3, #31
 8008588:	bf44      	itt	mi
 800858a:	f043 0320 	orrmi.w	r3, r3, #32
 800858e:	6023      	strmi	r3, [r4, #0]
 8008590:	b91e      	cbnz	r6, 800859a <_printf_i+0x196>
 8008592:	6823      	ldr	r3, [r4, #0]
 8008594:	f023 0320 	bic.w	r3, r3, #32
 8008598:	6023      	str	r3, [r4, #0]
 800859a:	2310      	movs	r3, #16
 800859c:	e7b0      	b.n	8008500 <_printf_i+0xfc>
 800859e:	6823      	ldr	r3, [r4, #0]
 80085a0:	f043 0320 	orr.w	r3, r3, #32
 80085a4:	6023      	str	r3, [r4, #0]
 80085a6:	2378      	movs	r3, #120	; 0x78
 80085a8:	4828      	ldr	r0, [pc, #160]	; (800864c <_printf_i+0x248>)
 80085aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80085ae:	e7e3      	b.n	8008578 <_printf_i+0x174>
 80085b0:	0659      	lsls	r1, r3, #25
 80085b2:	bf48      	it	mi
 80085b4:	b2b6      	uxthmi	r6, r6
 80085b6:	e7e6      	b.n	8008586 <_printf_i+0x182>
 80085b8:	4615      	mov	r5, r2
 80085ba:	e7bb      	b.n	8008534 <_printf_i+0x130>
 80085bc:	682b      	ldr	r3, [r5, #0]
 80085be:	6826      	ldr	r6, [r4, #0]
 80085c0:	6961      	ldr	r1, [r4, #20]
 80085c2:	1d18      	adds	r0, r3, #4
 80085c4:	6028      	str	r0, [r5, #0]
 80085c6:	0635      	lsls	r5, r6, #24
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	d501      	bpl.n	80085d0 <_printf_i+0x1cc>
 80085cc:	6019      	str	r1, [r3, #0]
 80085ce:	e002      	b.n	80085d6 <_printf_i+0x1d2>
 80085d0:	0670      	lsls	r0, r6, #25
 80085d2:	d5fb      	bpl.n	80085cc <_printf_i+0x1c8>
 80085d4:	8019      	strh	r1, [r3, #0]
 80085d6:	2300      	movs	r3, #0
 80085d8:	6123      	str	r3, [r4, #16]
 80085da:	4615      	mov	r5, r2
 80085dc:	e7ba      	b.n	8008554 <_printf_i+0x150>
 80085de:	682b      	ldr	r3, [r5, #0]
 80085e0:	1d1a      	adds	r2, r3, #4
 80085e2:	602a      	str	r2, [r5, #0]
 80085e4:	681d      	ldr	r5, [r3, #0]
 80085e6:	6862      	ldr	r2, [r4, #4]
 80085e8:	2100      	movs	r1, #0
 80085ea:	4628      	mov	r0, r5
 80085ec:	f7f7 fe08 	bl	8000200 <memchr>
 80085f0:	b108      	cbz	r0, 80085f6 <_printf_i+0x1f2>
 80085f2:	1b40      	subs	r0, r0, r5
 80085f4:	6060      	str	r0, [r4, #4]
 80085f6:	6863      	ldr	r3, [r4, #4]
 80085f8:	6123      	str	r3, [r4, #16]
 80085fa:	2300      	movs	r3, #0
 80085fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008600:	e7a8      	b.n	8008554 <_printf_i+0x150>
 8008602:	6923      	ldr	r3, [r4, #16]
 8008604:	462a      	mov	r2, r5
 8008606:	4649      	mov	r1, r9
 8008608:	4640      	mov	r0, r8
 800860a:	47d0      	blx	sl
 800860c:	3001      	adds	r0, #1
 800860e:	d0ab      	beq.n	8008568 <_printf_i+0x164>
 8008610:	6823      	ldr	r3, [r4, #0]
 8008612:	079b      	lsls	r3, r3, #30
 8008614:	d413      	bmi.n	800863e <_printf_i+0x23a>
 8008616:	68e0      	ldr	r0, [r4, #12]
 8008618:	9b03      	ldr	r3, [sp, #12]
 800861a:	4298      	cmp	r0, r3
 800861c:	bfb8      	it	lt
 800861e:	4618      	movlt	r0, r3
 8008620:	e7a4      	b.n	800856c <_printf_i+0x168>
 8008622:	2301      	movs	r3, #1
 8008624:	4632      	mov	r2, r6
 8008626:	4649      	mov	r1, r9
 8008628:	4640      	mov	r0, r8
 800862a:	47d0      	blx	sl
 800862c:	3001      	adds	r0, #1
 800862e:	d09b      	beq.n	8008568 <_printf_i+0x164>
 8008630:	3501      	adds	r5, #1
 8008632:	68e3      	ldr	r3, [r4, #12]
 8008634:	9903      	ldr	r1, [sp, #12]
 8008636:	1a5b      	subs	r3, r3, r1
 8008638:	42ab      	cmp	r3, r5
 800863a:	dcf2      	bgt.n	8008622 <_printf_i+0x21e>
 800863c:	e7eb      	b.n	8008616 <_printf_i+0x212>
 800863e:	2500      	movs	r5, #0
 8008640:	f104 0619 	add.w	r6, r4, #25
 8008644:	e7f5      	b.n	8008632 <_printf_i+0x22e>
 8008646:	bf00      	nop
 8008648:	08009ff4 	.word	0x08009ff4
 800864c:	0800a005 	.word	0x0800a005

08008650 <siscanf>:
 8008650:	b40e      	push	{r1, r2, r3}
 8008652:	b510      	push	{r4, lr}
 8008654:	b09f      	sub	sp, #124	; 0x7c
 8008656:	ac21      	add	r4, sp, #132	; 0x84
 8008658:	f44f 7101 	mov.w	r1, #516	; 0x204
 800865c:	f854 2b04 	ldr.w	r2, [r4], #4
 8008660:	9201      	str	r2, [sp, #4]
 8008662:	f8ad 101c 	strh.w	r1, [sp, #28]
 8008666:	9004      	str	r0, [sp, #16]
 8008668:	9008      	str	r0, [sp, #32]
 800866a:	f7f7 fdb1 	bl	80001d0 <strlen>
 800866e:	4b0c      	ldr	r3, [pc, #48]	; (80086a0 <siscanf+0x50>)
 8008670:	9005      	str	r0, [sp, #20]
 8008672:	9009      	str	r0, [sp, #36]	; 0x24
 8008674:	930d      	str	r3, [sp, #52]	; 0x34
 8008676:	480b      	ldr	r0, [pc, #44]	; (80086a4 <siscanf+0x54>)
 8008678:	9a01      	ldr	r2, [sp, #4]
 800867a:	6800      	ldr	r0, [r0, #0]
 800867c:	9403      	str	r4, [sp, #12]
 800867e:	2300      	movs	r3, #0
 8008680:	9311      	str	r3, [sp, #68]	; 0x44
 8008682:	9316      	str	r3, [sp, #88]	; 0x58
 8008684:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008688:	f8ad 301e 	strh.w	r3, [sp, #30]
 800868c:	a904      	add	r1, sp, #16
 800868e:	4623      	mov	r3, r4
 8008690:	f000 fcb4 	bl	8008ffc <__ssvfiscanf_r>
 8008694:	b01f      	add	sp, #124	; 0x7c
 8008696:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800869a:	b003      	add	sp, #12
 800869c:	4770      	bx	lr
 800869e:	bf00      	nop
 80086a0:	080086cb 	.word	0x080086cb
 80086a4:	20000010 	.word	0x20000010

080086a8 <__sread>:
 80086a8:	b510      	push	{r4, lr}
 80086aa:	460c      	mov	r4, r1
 80086ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086b0:	f000 ff6e 	bl	8009590 <_read_r>
 80086b4:	2800      	cmp	r0, #0
 80086b6:	bfab      	itete	ge
 80086b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80086ba:	89a3      	ldrhlt	r3, [r4, #12]
 80086bc:	181b      	addge	r3, r3, r0
 80086be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80086c2:	bfac      	ite	ge
 80086c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80086c6:	81a3      	strhlt	r3, [r4, #12]
 80086c8:	bd10      	pop	{r4, pc}

080086ca <__seofread>:
 80086ca:	2000      	movs	r0, #0
 80086cc:	4770      	bx	lr

080086ce <__swrite>:
 80086ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086d2:	461f      	mov	r7, r3
 80086d4:	898b      	ldrh	r3, [r1, #12]
 80086d6:	05db      	lsls	r3, r3, #23
 80086d8:	4605      	mov	r5, r0
 80086da:	460c      	mov	r4, r1
 80086dc:	4616      	mov	r6, r2
 80086de:	d505      	bpl.n	80086ec <__swrite+0x1e>
 80086e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086e4:	2302      	movs	r3, #2
 80086e6:	2200      	movs	r2, #0
 80086e8:	f000 fb6c 	bl	8008dc4 <_lseek_r>
 80086ec:	89a3      	ldrh	r3, [r4, #12]
 80086ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086f6:	81a3      	strh	r3, [r4, #12]
 80086f8:	4632      	mov	r2, r6
 80086fa:	463b      	mov	r3, r7
 80086fc:	4628      	mov	r0, r5
 80086fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008702:	f000 b903 	b.w	800890c <_write_r>

08008706 <__sseek>:
 8008706:	b510      	push	{r4, lr}
 8008708:	460c      	mov	r4, r1
 800870a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800870e:	f000 fb59 	bl	8008dc4 <_lseek_r>
 8008712:	1c43      	adds	r3, r0, #1
 8008714:	89a3      	ldrh	r3, [r4, #12]
 8008716:	bf15      	itete	ne
 8008718:	6560      	strne	r0, [r4, #84]	; 0x54
 800871a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800871e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008722:	81a3      	strheq	r3, [r4, #12]
 8008724:	bf18      	it	ne
 8008726:	81a3      	strhne	r3, [r4, #12]
 8008728:	bd10      	pop	{r4, pc}

0800872a <__sclose>:
 800872a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800872e:	f000 b975 	b.w	8008a1c <_close_r>

08008732 <strcpy>:
 8008732:	4603      	mov	r3, r0
 8008734:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008738:	f803 2b01 	strb.w	r2, [r3], #1
 800873c:	2a00      	cmp	r2, #0
 800873e:	d1f9      	bne.n	8008734 <strcpy+0x2>
 8008740:	4770      	bx	lr

08008742 <strncmp>:
 8008742:	b510      	push	{r4, lr}
 8008744:	b17a      	cbz	r2, 8008766 <strncmp+0x24>
 8008746:	4603      	mov	r3, r0
 8008748:	3901      	subs	r1, #1
 800874a:	1884      	adds	r4, r0, r2
 800874c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008750:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008754:	4290      	cmp	r0, r2
 8008756:	d101      	bne.n	800875c <strncmp+0x1a>
 8008758:	42a3      	cmp	r3, r4
 800875a:	d101      	bne.n	8008760 <strncmp+0x1e>
 800875c:	1a80      	subs	r0, r0, r2
 800875e:	bd10      	pop	{r4, pc}
 8008760:	2800      	cmp	r0, #0
 8008762:	d1f3      	bne.n	800874c <strncmp+0xa>
 8008764:	e7fa      	b.n	800875c <strncmp+0x1a>
 8008766:	4610      	mov	r0, r2
 8008768:	e7f9      	b.n	800875e <strncmp+0x1c>
	...

0800876c <_strtoul_l.constprop.0>:
 800876c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008770:	4f36      	ldr	r7, [pc, #216]	; (800884c <_strtoul_l.constprop.0+0xe0>)
 8008772:	4686      	mov	lr, r0
 8008774:	460d      	mov	r5, r1
 8008776:	4628      	mov	r0, r5
 8008778:	f815 4b01 	ldrb.w	r4, [r5], #1
 800877c:	5de6      	ldrb	r6, [r4, r7]
 800877e:	f016 0608 	ands.w	r6, r6, #8
 8008782:	d1f8      	bne.n	8008776 <_strtoul_l.constprop.0+0xa>
 8008784:	2c2d      	cmp	r4, #45	; 0x2d
 8008786:	d12f      	bne.n	80087e8 <_strtoul_l.constprop.0+0x7c>
 8008788:	782c      	ldrb	r4, [r5, #0]
 800878a:	2601      	movs	r6, #1
 800878c:	1c85      	adds	r5, r0, #2
 800878e:	2b00      	cmp	r3, #0
 8008790:	d057      	beq.n	8008842 <_strtoul_l.constprop.0+0xd6>
 8008792:	2b10      	cmp	r3, #16
 8008794:	d109      	bne.n	80087aa <_strtoul_l.constprop.0+0x3e>
 8008796:	2c30      	cmp	r4, #48	; 0x30
 8008798:	d107      	bne.n	80087aa <_strtoul_l.constprop.0+0x3e>
 800879a:	7828      	ldrb	r0, [r5, #0]
 800879c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80087a0:	2858      	cmp	r0, #88	; 0x58
 80087a2:	d149      	bne.n	8008838 <_strtoul_l.constprop.0+0xcc>
 80087a4:	786c      	ldrb	r4, [r5, #1]
 80087a6:	2310      	movs	r3, #16
 80087a8:	3502      	adds	r5, #2
 80087aa:	f04f 38ff 	mov.w	r8, #4294967295
 80087ae:	2700      	movs	r7, #0
 80087b0:	fbb8 f8f3 	udiv	r8, r8, r3
 80087b4:	fb03 f908 	mul.w	r9, r3, r8
 80087b8:	ea6f 0909 	mvn.w	r9, r9
 80087bc:	4638      	mov	r0, r7
 80087be:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80087c2:	f1bc 0f09 	cmp.w	ip, #9
 80087c6:	d814      	bhi.n	80087f2 <_strtoul_l.constprop.0+0x86>
 80087c8:	4664      	mov	r4, ip
 80087ca:	42a3      	cmp	r3, r4
 80087cc:	dd22      	ble.n	8008814 <_strtoul_l.constprop.0+0xa8>
 80087ce:	2f00      	cmp	r7, #0
 80087d0:	db1d      	blt.n	800880e <_strtoul_l.constprop.0+0xa2>
 80087d2:	4580      	cmp	r8, r0
 80087d4:	d31b      	bcc.n	800880e <_strtoul_l.constprop.0+0xa2>
 80087d6:	d101      	bne.n	80087dc <_strtoul_l.constprop.0+0x70>
 80087d8:	45a1      	cmp	r9, r4
 80087da:	db18      	blt.n	800880e <_strtoul_l.constprop.0+0xa2>
 80087dc:	fb00 4003 	mla	r0, r0, r3, r4
 80087e0:	2701      	movs	r7, #1
 80087e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80087e6:	e7ea      	b.n	80087be <_strtoul_l.constprop.0+0x52>
 80087e8:	2c2b      	cmp	r4, #43	; 0x2b
 80087ea:	bf04      	itt	eq
 80087ec:	782c      	ldrbeq	r4, [r5, #0]
 80087ee:	1c85      	addeq	r5, r0, #2
 80087f0:	e7cd      	b.n	800878e <_strtoul_l.constprop.0+0x22>
 80087f2:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80087f6:	f1bc 0f19 	cmp.w	ip, #25
 80087fa:	d801      	bhi.n	8008800 <_strtoul_l.constprop.0+0x94>
 80087fc:	3c37      	subs	r4, #55	; 0x37
 80087fe:	e7e4      	b.n	80087ca <_strtoul_l.constprop.0+0x5e>
 8008800:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008804:	f1bc 0f19 	cmp.w	ip, #25
 8008808:	d804      	bhi.n	8008814 <_strtoul_l.constprop.0+0xa8>
 800880a:	3c57      	subs	r4, #87	; 0x57
 800880c:	e7dd      	b.n	80087ca <_strtoul_l.constprop.0+0x5e>
 800880e:	f04f 37ff 	mov.w	r7, #4294967295
 8008812:	e7e6      	b.n	80087e2 <_strtoul_l.constprop.0+0x76>
 8008814:	2f00      	cmp	r7, #0
 8008816:	da07      	bge.n	8008828 <_strtoul_l.constprop.0+0xbc>
 8008818:	2322      	movs	r3, #34	; 0x22
 800881a:	f8ce 3000 	str.w	r3, [lr]
 800881e:	f04f 30ff 	mov.w	r0, #4294967295
 8008822:	b932      	cbnz	r2, 8008832 <_strtoul_l.constprop.0+0xc6>
 8008824:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008828:	b106      	cbz	r6, 800882c <_strtoul_l.constprop.0+0xc0>
 800882a:	4240      	negs	r0, r0
 800882c:	2a00      	cmp	r2, #0
 800882e:	d0f9      	beq.n	8008824 <_strtoul_l.constprop.0+0xb8>
 8008830:	b107      	cbz	r7, 8008834 <_strtoul_l.constprop.0+0xc8>
 8008832:	1e69      	subs	r1, r5, #1
 8008834:	6011      	str	r1, [r2, #0]
 8008836:	e7f5      	b.n	8008824 <_strtoul_l.constprop.0+0xb8>
 8008838:	2430      	movs	r4, #48	; 0x30
 800883a:	2b00      	cmp	r3, #0
 800883c:	d1b5      	bne.n	80087aa <_strtoul_l.constprop.0+0x3e>
 800883e:	2308      	movs	r3, #8
 8008840:	e7b3      	b.n	80087aa <_strtoul_l.constprop.0+0x3e>
 8008842:	2c30      	cmp	r4, #48	; 0x30
 8008844:	d0a9      	beq.n	800879a <_strtoul_l.constprop.0+0x2e>
 8008846:	230a      	movs	r3, #10
 8008848:	e7af      	b.n	80087aa <_strtoul_l.constprop.0+0x3e>
 800884a:	bf00      	nop
 800884c:	0800a017 	.word	0x0800a017

08008850 <_strtoul_r>:
 8008850:	f7ff bf8c 	b.w	800876c <_strtoul_l.constprop.0>

08008854 <strtoul>:
 8008854:	4613      	mov	r3, r2
 8008856:	460a      	mov	r2, r1
 8008858:	4601      	mov	r1, r0
 800885a:	4802      	ldr	r0, [pc, #8]	; (8008864 <strtoul+0x10>)
 800885c:	6800      	ldr	r0, [r0, #0]
 800885e:	f7ff bf85 	b.w	800876c <_strtoul_l.constprop.0>
 8008862:	bf00      	nop
 8008864:	20000010 	.word	0x20000010

08008868 <__swbuf_r>:
 8008868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800886a:	460e      	mov	r6, r1
 800886c:	4614      	mov	r4, r2
 800886e:	4605      	mov	r5, r0
 8008870:	b118      	cbz	r0, 800887a <__swbuf_r+0x12>
 8008872:	6983      	ldr	r3, [r0, #24]
 8008874:	b90b      	cbnz	r3, 800887a <__swbuf_r+0x12>
 8008876:	f000 fa07 	bl	8008c88 <__sinit>
 800887a:	4b21      	ldr	r3, [pc, #132]	; (8008900 <__swbuf_r+0x98>)
 800887c:	429c      	cmp	r4, r3
 800887e:	d12b      	bne.n	80088d8 <__swbuf_r+0x70>
 8008880:	686c      	ldr	r4, [r5, #4]
 8008882:	69a3      	ldr	r3, [r4, #24]
 8008884:	60a3      	str	r3, [r4, #8]
 8008886:	89a3      	ldrh	r3, [r4, #12]
 8008888:	071a      	lsls	r2, r3, #28
 800888a:	d52f      	bpl.n	80088ec <__swbuf_r+0x84>
 800888c:	6923      	ldr	r3, [r4, #16]
 800888e:	b36b      	cbz	r3, 80088ec <__swbuf_r+0x84>
 8008890:	6923      	ldr	r3, [r4, #16]
 8008892:	6820      	ldr	r0, [r4, #0]
 8008894:	1ac0      	subs	r0, r0, r3
 8008896:	6963      	ldr	r3, [r4, #20]
 8008898:	b2f6      	uxtb	r6, r6
 800889a:	4283      	cmp	r3, r0
 800889c:	4637      	mov	r7, r6
 800889e:	dc04      	bgt.n	80088aa <__swbuf_r+0x42>
 80088a0:	4621      	mov	r1, r4
 80088a2:	4628      	mov	r0, r5
 80088a4:	f000 f95c 	bl	8008b60 <_fflush_r>
 80088a8:	bb30      	cbnz	r0, 80088f8 <__swbuf_r+0x90>
 80088aa:	68a3      	ldr	r3, [r4, #8]
 80088ac:	3b01      	subs	r3, #1
 80088ae:	60a3      	str	r3, [r4, #8]
 80088b0:	6823      	ldr	r3, [r4, #0]
 80088b2:	1c5a      	adds	r2, r3, #1
 80088b4:	6022      	str	r2, [r4, #0]
 80088b6:	701e      	strb	r6, [r3, #0]
 80088b8:	6963      	ldr	r3, [r4, #20]
 80088ba:	3001      	adds	r0, #1
 80088bc:	4283      	cmp	r3, r0
 80088be:	d004      	beq.n	80088ca <__swbuf_r+0x62>
 80088c0:	89a3      	ldrh	r3, [r4, #12]
 80088c2:	07db      	lsls	r3, r3, #31
 80088c4:	d506      	bpl.n	80088d4 <__swbuf_r+0x6c>
 80088c6:	2e0a      	cmp	r6, #10
 80088c8:	d104      	bne.n	80088d4 <__swbuf_r+0x6c>
 80088ca:	4621      	mov	r1, r4
 80088cc:	4628      	mov	r0, r5
 80088ce:	f000 f947 	bl	8008b60 <_fflush_r>
 80088d2:	b988      	cbnz	r0, 80088f8 <__swbuf_r+0x90>
 80088d4:	4638      	mov	r0, r7
 80088d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088d8:	4b0a      	ldr	r3, [pc, #40]	; (8008904 <__swbuf_r+0x9c>)
 80088da:	429c      	cmp	r4, r3
 80088dc:	d101      	bne.n	80088e2 <__swbuf_r+0x7a>
 80088de:	68ac      	ldr	r4, [r5, #8]
 80088e0:	e7cf      	b.n	8008882 <__swbuf_r+0x1a>
 80088e2:	4b09      	ldr	r3, [pc, #36]	; (8008908 <__swbuf_r+0xa0>)
 80088e4:	429c      	cmp	r4, r3
 80088e6:	bf08      	it	eq
 80088e8:	68ec      	ldreq	r4, [r5, #12]
 80088ea:	e7ca      	b.n	8008882 <__swbuf_r+0x1a>
 80088ec:	4621      	mov	r1, r4
 80088ee:	4628      	mov	r0, r5
 80088f0:	f000 f81e 	bl	8008930 <__swsetup_r>
 80088f4:	2800      	cmp	r0, #0
 80088f6:	d0cb      	beq.n	8008890 <__swbuf_r+0x28>
 80088f8:	f04f 37ff 	mov.w	r7, #4294967295
 80088fc:	e7ea      	b.n	80088d4 <__swbuf_r+0x6c>
 80088fe:	bf00      	nop
 8008900:	0800a138 	.word	0x0800a138
 8008904:	0800a158 	.word	0x0800a158
 8008908:	0800a118 	.word	0x0800a118

0800890c <_write_r>:
 800890c:	b538      	push	{r3, r4, r5, lr}
 800890e:	4d07      	ldr	r5, [pc, #28]	; (800892c <_write_r+0x20>)
 8008910:	4604      	mov	r4, r0
 8008912:	4608      	mov	r0, r1
 8008914:	4611      	mov	r1, r2
 8008916:	2200      	movs	r2, #0
 8008918:	602a      	str	r2, [r5, #0]
 800891a:	461a      	mov	r2, r3
 800891c:	f7fc f8aa 	bl	8004a74 <_write>
 8008920:	1c43      	adds	r3, r0, #1
 8008922:	d102      	bne.n	800892a <_write_r+0x1e>
 8008924:	682b      	ldr	r3, [r5, #0]
 8008926:	b103      	cbz	r3, 800892a <_write_r+0x1e>
 8008928:	6023      	str	r3, [r4, #0]
 800892a:	bd38      	pop	{r3, r4, r5, pc}
 800892c:	2000c9cc 	.word	0x2000c9cc

08008930 <__swsetup_r>:
 8008930:	4b32      	ldr	r3, [pc, #200]	; (80089fc <__swsetup_r+0xcc>)
 8008932:	b570      	push	{r4, r5, r6, lr}
 8008934:	681d      	ldr	r5, [r3, #0]
 8008936:	4606      	mov	r6, r0
 8008938:	460c      	mov	r4, r1
 800893a:	b125      	cbz	r5, 8008946 <__swsetup_r+0x16>
 800893c:	69ab      	ldr	r3, [r5, #24]
 800893e:	b913      	cbnz	r3, 8008946 <__swsetup_r+0x16>
 8008940:	4628      	mov	r0, r5
 8008942:	f000 f9a1 	bl	8008c88 <__sinit>
 8008946:	4b2e      	ldr	r3, [pc, #184]	; (8008a00 <__swsetup_r+0xd0>)
 8008948:	429c      	cmp	r4, r3
 800894a:	d10f      	bne.n	800896c <__swsetup_r+0x3c>
 800894c:	686c      	ldr	r4, [r5, #4]
 800894e:	89a3      	ldrh	r3, [r4, #12]
 8008950:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008954:	0719      	lsls	r1, r3, #28
 8008956:	d42c      	bmi.n	80089b2 <__swsetup_r+0x82>
 8008958:	06dd      	lsls	r5, r3, #27
 800895a:	d411      	bmi.n	8008980 <__swsetup_r+0x50>
 800895c:	2309      	movs	r3, #9
 800895e:	6033      	str	r3, [r6, #0]
 8008960:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008964:	81a3      	strh	r3, [r4, #12]
 8008966:	f04f 30ff 	mov.w	r0, #4294967295
 800896a:	e03e      	b.n	80089ea <__swsetup_r+0xba>
 800896c:	4b25      	ldr	r3, [pc, #148]	; (8008a04 <__swsetup_r+0xd4>)
 800896e:	429c      	cmp	r4, r3
 8008970:	d101      	bne.n	8008976 <__swsetup_r+0x46>
 8008972:	68ac      	ldr	r4, [r5, #8]
 8008974:	e7eb      	b.n	800894e <__swsetup_r+0x1e>
 8008976:	4b24      	ldr	r3, [pc, #144]	; (8008a08 <__swsetup_r+0xd8>)
 8008978:	429c      	cmp	r4, r3
 800897a:	bf08      	it	eq
 800897c:	68ec      	ldreq	r4, [r5, #12]
 800897e:	e7e6      	b.n	800894e <__swsetup_r+0x1e>
 8008980:	0758      	lsls	r0, r3, #29
 8008982:	d512      	bpl.n	80089aa <__swsetup_r+0x7a>
 8008984:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008986:	b141      	cbz	r1, 800899a <__swsetup_r+0x6a>
 8008988:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800898c:	4299      	cmp	r1, r3
 800898e:	d002      	beq.n	8008996 <__swsetup_r+0x66>
 8008990:	4630      	mov	r0, r6
 8008992:	f7fe fd53 	bl	800743c <_free_r>
 8008996:	2300      	movs	r3, #0
 8008998:	6363      	str	r3, [r4, #52]	; 0x34
 800899a:	89a3      	ldrh	r3, [r4, #12]
 800899c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80089a0:	81a3      	strh	r3, [r4, #12]
 80089a2:	2300      	movs	r3, #0
 80089a4:	6063      	str	r3, [r4, #4]
 80089a6:	6923      	ldr	r3, [r4, #16]
 80089a8:	6023      	str	r3, [r4, #0]
 80089aa:	89a3      	ldrh	r3, [r4, #12]
 80089ac:	f043 0308 	orr.w	r3, r3, #8
 80089b0:	81a3      	strh	r3, [r4, #12]
 80089b2:	6923      	ldr	r3, [r4, #16]
 80089b4:	b94b      	cbnz	r3, 80089ca <__swsetup_r+0x9a>
 80089b6:	89a3      	ldrh	r3, [r4, #12]
 80089b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80089bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089c0:	d003      	beq.n	80089ca <__swsetup_r+0x9a>
 80089c2:	4621      	mov	r1, r4
 80089c4:	4630      	mov	r0, r6
 80089c6:	f000 fa35 	bl	8008e34 <__smakebuf_r>
 80089ca:	89a0      	ldrh	r0, [r4, #12]
 80089cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089d0:	f010 0301 	ands.w	r3, r0, #1
 80089d4:	d00a      	beq.n	80089ec <__swsetup_r+0xbc>
 80089d6:	2300      	movs	r3, #0
 80089d8:	60a3      	str	r3, [r4, #8]
 80089da:	6963      	ldr	r3, [r4, #20]
 80089dc:	425b      	negs	r3, r3
 80089de:	61a3      	str	r3, [r4, #24]
 80089e0:	6923      	ldr	r3, [r4, #16]
 80089e2:	b943      	cbnz	r3, 80089f6 <__swsetup_r+0xc6>
 80089e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80089e8:	d1ba      	bne.n	8008960 <__swsetup_r+0x30>
 80089ea:	bd70      	pop	{r4, r5, r6, pc}
 80089ec:	0781      	lsls	r1, r0, #30
 80089ee:	bf58      	it	pl
 80089f0:	6963      	ldrpl	r3, [r4, #20]
 80089f2:	60a3      	str	r3, [r4, #8]
 80089f4:	e7f4      	b.n	80089e0 <__swsetup_r+0xb0>
 80089f6:	2000      	movs	r0, #0
 80089f8:	e7f7      	b.n	80089ea <__swsetup_r+0xba>
 80089fa:	bf00      	nop
 80089fc:	20000010 	.word	0x20000010
 8008a00:	0800a138 	.word	0x0800a138
 8008a04:	0800a158 	.word	0x0800a158
 8008a08:	0800a118 	.word	0x0800a118

08008a0c <abort>:
 8008a0c:	b508      	push	{r3, lr}
 8008a0e:	2006      	movs	r0, #6
 8008a10:	f000 fe30 	bl	8009674 <raise>
 8008a14:	2001      	movs	r0, #1
 8008a16:	f7fc f806 	bl	8004a26 <_exit>
	...

08008a1c <_close_r>:
 8008a1c:	b538      	push	{r3, r4, r5, lr}
 8008a1e:	4d06      	ldr	r5, [pc, #24]	; (8008a38 <_close_r+0x1c>)
 8008a20:	2300      	movs	r3, #0
 8008a22:	4604      	mov	r4, r0
 8008a24:	4608      	mov	r0, r1
 8008a26:	602b      	str	r3, [r5, #0]
 8008a28:	f7fc f840 	bl	8004aac <_close>
 8008a2c:	1c43      	adds	r3, r0, #1
 8008a2e:	d102      	bne.n	8008a36 <_close_r+0x1a>
 8008a30:	682b      	ldr	r3, [r5, #0]
 8008a32:	b103      	cbz	r3, 8008a36 <_close_r+0x1a>
 8008a34:	6023      	str	r3, [r4, #0]
 8008a36:	bd38      	pop	{r3, r4, r5, pc}
 8008a38:	2000c9cc 	.word	0x2000c9cc

08008a3c <__env_lock>:
 8008a3c:	4801      	ldr	r0, [pc, #4]	; (8008a44 <__env_lock+0x8>)
 8008a3e:	f7ff b9ad 	b.w	8007d9c <__retarget_lock_acquire_recursive>
 8008a42:	bf00      	nop
 8008a44:	2000c9c4 	.word	0x2000c9c4

08008a48 <__env_unlock>:
 8008a48:	4801      	ldr	r0, [pc, #4]	; (8008a50 <__env_unlock+0x8>)
 8008a4a:	f7ff b9a9 	b.w	8007da0 <__retarget_lock_release_recursive>
 8008a4e:	bf00      	nop
 8008a50:	2000c9c4 	.word	0x2000c9c4

08008a54 <__sflush_r>:
 8008a54:	898a      	ldrh	r2, [r1, #12]
 8008a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a5a:	4605      	mov	r5, r0
 8008a5c:	0710      	lsls	r0, r2, #28
 8008a5e:	460c      	mov	r4, r1
 8008a60:	d458      	bmi.n	8008b14 <__sflush_r+0xc0>
 8008a62:	684b      	ldr	r3, [r1, #4]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	dc05      	bgt.n	8008a74 <__sflush_r+0x20>
 8008a68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	dc02      	bgt.n	8008a74 <__sflush_r+0x20>
 8008a6e:	2000      	movs	r0, #0
 8008a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a76:	2e00      	cmp	r6, #0
 8008a78:	d0f9      	beq.n	8008a6e <__sflush_r+0x1a>
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008a80:	682f      	ldr	r7, [r5, #0]
 8008a82:	602b      	str	r3, [r5, #0]
 8008a84:	d032      	beq.n	8008aec <__sflush_r+0x98>
 8008a86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008a88:	89a3      	ldrh	r3, [r4, #12]
 8008a8a:	075a      	lsls	r2, r3, #29
 8008a8c:	d505      	bpl.n	8008a9a <__sflush_r+0x46>
 8008a8e:	6863      	ldr	r3, [r4, #4]
 8008a90:	1ac0      	subs	r0, r0, r3
 8008a92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008a94:	b10b      	cbz	r3, 8008a9a <__sflush_r+0x46>
 8008a96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008a98:	1ac0      	subs	r0, r0, r3
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	4602      	mov	r2, r0
 8008a9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008aa0:	6a21      	ldr	r1, [r4, #32]
 8008aa2:	4628      	mov	r0, r5
 8008aa4:	47b0      	blx	r6
 8008aa6:	1c43      	adds	r3, r0, #1
 8008aa8:	89a3      	ldrh	r3, [r4, #12]
 8008aaa:	d106      	bne.n	8008aba <__sflush_r+0x66>
 8008aac:	6829      	ldr	r1, [r5, #0]
 8008aae:	291d      	cmp	r1, #29
 8008ab0:	d82c      	bhi.n	8008b0c <__sflush_r+0xb8>
 8008ab2:	4a2a      	ldr	r2, [pc, #168]	; (8008b5c <__sflush_r+0x108>)
 8008ab4:	40ca      	lsrs	r2, r1
 8008ab6:	07d6      	lsls	r6, r2, #31
 8008ab8:	d528      	bpl.n	8008b0c <__sflush_r+0xb8>
 8008aba:	2200      	movs	r2, #0
 8008abc:	6062      	str	r2, [r4, #4]
 8008abe:	04d9      	lsls	r1, r3, #19
 8008ac0:	6922      	ldr	r2, [r4, #16]
 8008ac2:	6022      	str	r2, [r4, #0]
 8008ac4:	d504      	bpl.n	8008ad0 <__sflush_r+0x7c>
 8008ac6:	1c42      	adds	r2, r0, #1
 8008ac8:	d101      	bne.n	8008ace <__sflush_r+0x7a>
 8008aca:	682b      	ldr	r3, [r5, #0]
 8008acc:	b903      	cbnz	r3, 8008ad0 <__sflush_r+0x7c>
 8008ace:	6560      	str	r0, [r4, #84]	; 0x54
 8008ad0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ad2:	602f      	str	r7, [r5, #0]
 8008ad4:	2900      	cmp	r1, #0
 8008ad6:	d0ca      	beq.n	8008a6e <__sflush_r+0x1a>
 8008ad8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008adc:	4299      	cmp	r1, r3
 8008ade:	d002      	beq.n	8008ae6 <__sflush_r+0x92>
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	f7fe fcab 	bl	800743c <_free_r>
 8008ae6:	2000      	movs	r0, #0
 8008ae8:	6360      	str	r0, [r4, #52]	; 0x34
 8008aea:	e7c1      	b.n	8008a70 <__sflush_r+0x1c>
 8008aec:	6a21      	ldr	r1, [r4, #32]
 8008aee:	2301      	movs	r3, #1
 8008af0:	4628      	mov	r0, r5
 8008af2:	47b0      	blx	r6
 8008af4:	1c41      	adds	r1, r0, #1
 8008af6:	d1c7      	bne.n	8008a88 <__sflush_r+0x34>
 8008af8:	682b      	ldr	r3, [r5, #0]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d0c4      	beq.n	8008a88 <__sflush_r+0x34>
 8008afe:	2b1d      	cmp	r3, #29
 8008b00:	d001      	beq.n	8008b06 <__sflush_r+0xb2>
 8008b02:	2b16      	cmp	r3, #22
 8008b04:	d101      	bne.n	8008b0a <__sflush_r+0xb6>
 8008b06:	602f      	str	r7, [r5, #0]
 8008b08:	e7b1      	b.n	8008a6e <__sflush_r+0x1a>
 8008b0a:	89a3      	ldrh	r3, [r4, #12]
 8008b0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b10:	81a3      	strh	r3, [r4, #12]
 8008b12:	e7ad      	b.n	8008a70 <__sflush_r+0x1c>
 8008b14:	690f      	ldr	r7, [r1, #16]
 8008b16:	2f00      	cmp	r7, #0
 8008b18:	d0a9      	beq.n	8008a6e <__sflush_r+0x1a>
 8008b1a:	0793      	lsls	r3, r2, #30
 8008b1c:	680e      	ldr	r6, [r1, #0]
 8008b1e:	bf08      	it	eq
 8008b20:	694b      	ldreq	r3, [r1, #20]
 8008b22:	600f      	str	r7, [r1, #0]
 8008b24:	bf18      	it	ne
 8008b26:	2300      	movne	r3, #0
 8008b28:	eba6 0807 	sub.w	r8, r6, r7
 8008b2c:	608b      	str	r3, [r1, #8]
 8008b2e:	f1b8 0f00 	cmp.w	r8, #0
 8008b32:	dd9c      	ble.n	8008a6e <__sflush_r+0x1a>
 8008b34:	6a21      	ldr	r1, [r4, #32]
 8008b36:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008b38:	4643      	mov	r3, r8
 8008b3a:	463a      	mov	r2, r7
 8008b3c:	4628      	mov	r0, r5
 8008b3e:	47b0      	blx	r6
 8008b40:	2800      	cmp	r0, #0
 8008b42:	dc06      	bgt.n	8008b52 <__sflush_r+0xfe>
 8008b44:	89a3      	ldrh	r3, [r4, #12]
 8008b46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b4a:	81a3      	strh	r3, [r4, #12]
 8008b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b50:	e78e      	b.n	8008a70 <__sflush_r+0x1c>
 8008b52:	4407      	add	r7, r0
 8008b54:	eba8 0800 	sub.w	r8, r8, r0
 8008b58:	e7e9      	b.n	8008b2e <__sflush_r+0xda>
 8008b5a:	bf00      	nop
 8008b5c:	20400001 	.word	0x20400001

08008b60 <_fflush_r>:
 8008b60:	b538      	push	{r3, r4, r5, lr}
 8008b62:	690b      	ldr	r3, [r1, #16]
 8008b64:	4605      	mov	r5, r0
 8008b66:	460c      	mov	r4, r1
 8008b68:	b913      	cbnz	r3, 8008b70 <_fflush_r+0x10>
 8008b6a:	2500      	movs	r5, #0
 8008b6c:	4628      	mov	r0, r5
 8008b6e:	bd38      	pop	{r3, r4, r5, pc}
 8008b70:	b118      	cbz	r0, 8008b7a <_fflush_r+0x1a>
 8008b72:	6983      	ldr	r3, [r0, #24]
 8008b74:	b90b      	cbnz	r3, 8008b7a <_fflush_r+0x1a>
 8008b76:	f000 f887 	bl	8008c88 <__sinit>
 8008b7a:	4b14      	ldr	r3, [pc, #80]	; (8008bcc <_fflush_r+0x6c>)
 8008b7c:	429c      	cmp	r4, r3
 8008b7e:	d11b      	bne.n	8008bb8 <_fflush_r+0x58>
 8008b80:	686c      	ldr	r4, [r5, #4]
 8008b82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d0ef      	beq.n	8008b6a <_fflush_r+0xa>
 8008b8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008b8c:	07d0      	lsls	r0, r2, #31
 8008b8e:	d404      	bmi.n	8008b9a <_fflush_r+0x3a>
 8008b90:	0599      	lsls	r1, r3, #22
 8008b92:	d402      	bmi.n	8008b9a <_fflush_r+0x3a>
 8008b94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b96:	f7ff f901 	bl	8007d9c <__retarget_lock_acquire_recursive>
 8008b9a:	4628      	mov	r0, r5
 8008b9c:	4621      	mov	r1, r4
 8008b9e:	f7ff ff59 	bl	8008a54 <__sflush_r>
 8008ba2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ba4:	07da      	lsls	r2, r3, #31
 8008ba6:	4605      	mov	r5, r0
 8008ba8:	d4e0      	bmi.n	8008b6c <_fflush_r+0xc>
 8008baa:	89a3      	ldrh	r3, [r4, #12]
 8008bac:	059b      	lsls	r3, r3, #22
 8008bae:	d4dd      	bmi.n	8008b6c <_fflush_r+0xc>
 8008bb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008bb2:	f7ff f8f5 	bl	8007da0 <__retarget_lock_release_recursive>
 8008bb6:	e7d9      	b.n	8008b6c <_fflush_r+0xc>
 8008bb8:	4b05      	ldr	r3, [pc, #20]	; (8008bd0 <_fflush_r+0x70>)
 8008bba:	429c      	cmp	r4, r3
 8008bbc:	d101      	bne.n	8008bc2 <_fflush_r+0x62>
 8008bbe:	68ac      	ldr	r4, [r5, #8]
 8008bc0:	e7df      	b.n	8008b82 <_fflush_r+0x22>
 8008bc2:	4b04      	ldr	r3, [pc, #16]	; (8008bd4 <_fflush_r+0x74>)
 8008bc4:	429c      	cmp	r4, r3
 8008bc6:	bf08      	it	eq
 8008bc8:	68ec      	ldreq	r4, [r5, #12]
 8008bca:	e7da      	b.n	8008b82 <_fflush_r+0x22>
 8008bcc:	0800a138 	.word	0x0800a138
 8008bd0:	0800a158 	.word	0x0800a158
 8008bd4:	0800a118 	.word	0x0800a118

08008bd8 <std>:
 8008bd8:	2300      	movs	r3, #0
 8008bda:	b510      	push	{r4, lr}
 8008bdc:	4604      	mov	r4, r0
 8008bde:	e9c0 3300 	strd	r3, r3, [r0]
 8008be2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008be6:	6083      	str	r3, [r0, #8]
 8008be8:	8181      	strh	r1, [r0, #12]
 8008bea:	6643      	str	r3, [r0, #100]	; 0x64
 8008bec:	81c2      	strh	r2, [r0, #14]
 8008bee:	6183      	str	r3, [r0, #24]
 8008bf0:	4619      	mov	r1, r3
 8008bf2:	2208      	movs	r2, #8
 8008bf4:	305c      	adds	r0, #92	; 0x5c
 8008bf6:	f7fe fc19 	bl	800742c <memset>
 8008bfa:	4b05      	ldr	r3, [pc, #20]	; (8008c10 <std+0x38>)
 8008bfc:	6263      	str	r3, [r4, #36]	; 0x24
 8008bfe:	4b05      	ldr	r3, [pc, #20]	; (8008c14 <std+0x3c>)
 8008c00:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c02:	4b05      	ldr	r3, [pc, #20]	; (8008c18 <std+0x40>)
 8008c04:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c06:	4b05      	ldr	r3, [pc, #20]	; (8008c1c <std+0x44>)
 8008c08:	6224      	str	r4, [r4, #32]
 8008c0a:	6323      	str	r3, [r4, #48]	; 0x30
 8008c0c:	bd10      	pop	{r4, pc}
 8008c0e:	bf00      	nop
 8008c10:	080086a9 	.word	0x080086a9
 8008c14:	080086cf 	.word	0x080086cf
 8008c18:	08008707 	.word	0x08008707
 8008c1c:	0800872b 	.word	0x0800872b

08008c20 <_cleanup_r>:
 8008c20:	4901      	ldr	r1, [pc, #4]	; (8008c28 <_cleanup_r+0x8>)
 8008c22:	f000 b8af 	b.w	8008d84 <_fwalk_reent>
 8008c26:	bf00      	nop
 8008c28:	08008b61 	.word	0x08008b61

08008c2c <__sfmoreglue>:
 8008c2c:	b570      	push	{r4, r5, r6, lr}
 8008c2e:	2268      	movs	r2, #104	; 0x68
 8008c30:	1e4d      	subs	r5, r1, #1
 8008c32:	4355      	muls	r5, r2
 8008c34:	460e      	mov	r6, r1
 8008c36:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008c3a:	f7fe fc6b 	bl	8007514 <_malloc_r>
 8008c3e:	4604      	mov	r4, r0
 8008c40:	b140      	cbz	r0, 8008c54 <__sfmoreglue+0x28>
 8008c42:	2100      	movs	r1, #0
 8008c44:	e9c0 1600 	strd	r1, r6, [r0]
 8008c48:	300c      	adds	r0, #12
 8008c4a:	60a0      	str	r0, [r4, #8]
 8008c4c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008c50:	f7fe fbec 	bl	800742c <memset>
 8008c54:	4620      	mov	r0, r4
 8008c56:	bd70      	pop	{r4, r5, r6, pc}

08008c58 <__sfp_lock_acquire>:
 8008c58:	4801      	ldr	r0, [pc, #4]	; (8008c60 <__sfp_lock_acquire+0x8>)
 8008c5a:	f7ff b89f 	b.w	8007d9c <__retarget_lock_acquire_recursive>
 8008c5e:	bf00      	nop
 8008c60:	2000c9c6 	.word	0x2000c9c6

08008c64 <__sfp_lock_release>:
 8008c64:	4801      	ldr	r0, [pc, #4]	; (8008c6c <__sfp_lock_release+0x8>)
 8008c66:	f7ff b89b 	b.w	8007da0 <__retarget_lock_release_recursive>
 8008c6a:	bf00      	nop
 8008c6c:	2000c9c6 	.word	0x2000c9c6

08008c70 <__sinit_lock_acquire>:
 8008c70:	4801      	ldr	r0, [pc, #4]	; (8008c78 <__sinit_lock_acquire+0x8>)
 8008c72:	f7ff b893 	b.w	8007d9c <__retarget_lock_acquire_recursive>
 8008c76:	bf00      	nop
 8008c78:	2000c9c7 	.word	0x2000c9c7

08008c7c <__sinit_lock_release>:
 8008c7c:	4801      	ldr	r0, [pc, #4]	; (8008c84 <__sinit_lock_release+0x8>)
 8008c7e:	f7ff b88f 	b.w	8007da0 <__retarget_lock_release_recursive>
 8008c82:	bf00      	nop
 8008c84:	2000c9c7 	.word	0x2000c9c7

08008c88 <__sinit>:
 8008c88:	b510      	push	{r4, lr}
 8008c8a:	4604      	mov	r4, r0
 8008c8c:	f7ff fff0 	bl	8008c70 <__sinit_lock_acquire>
 8008c90:	69a3      	ldr	r3, [r4, #24]
 8008c92:	b11b      	cbz	r3, 8008c9c <__sinit+0x14>
 8008c94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c98:	f7ff bff0 	b.w	8008c7c <__sinit_lock_release>
 8008c9c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008ca0:	6523      	str	r3, [r4, #80]	; 0x50
 8008ca2:	4b13      	ldr	r3, [pc, #76]	; (8008cf0 <__sinit+0x68>)
 8008ca4:	4a13      	ldr	r2, [pc, #76]	; (8008cf4 <__sinit+0x6c>)
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	62a2      	str	r2, [r4, #40]	; 0x28
 8008caa:	42a3      	cmp	r3, r4
 8008cac:	bf04      	itt	eq
 8008cae:	2301      	moveq	r3, #1
 8008cb0:	61a3      	streq	r3, [r4, #24]
 8008cb2:	4620      	mov	r0, r4
 8008cb4:	f000 f820 	bl	8008cf8 <__sfp>
 8008cb8:	6060      	str	r0, [r4, #4]
 8008cba:	4620      	mov	r0, r4
 8008cbc:	f000 f81c 	bl	8008cf8 <__sfp>
 8008cc0:	60a0      	str	r0, [r4, #8]
 8008cc2:	4620      	mov	r0, r4
 8008cc4:	f000 f818 	bl	8008cf8 <__sfp>
 8008cc8:	2200      	movs	r2, #0
 8008cca:	60e0      	str	r0, [r4, #12]
 8008ccc:	2104      	movs	r1, #4
 8008cce:	6860      	ldr	r0, [r4, #4]
 8008cd0:	f7ff ff82 	bl	8008bd8 <std>
 8008cd4:	68a0      	ldr	r0, [r4, #8]
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	2109      	movs	r1, #9
 8008cda:	f7ff ff7d 	bl	8008bd8 <std>
 8008cde:	68e0      	ldr	r0, [r4, #12]
 8008ce0:	2202      	movs	r2, #2
 8008ce2:	2112      	movs	r1, #18
 8008ce4:	f7ff ff78 	bl	8008bd8 <std>
 8008ce8:	2301      	movs	r3, #1
 8008cea:	61a3      	str	r3, [r4, #24]
 8008cec:	e7d2      	b.n	8008c94 <__sinit+0xc>
 8008cee:	bf00      	nop
 8008cf0:	08009e38 	.word	0x08009e38
 8008cf4:	08008c21 	.word	0x08008c21

08008cf8 <__sfp>:
 8008cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cfa:	4607      	mov	r7, r0
 8008cfc:	f7ff ffac 	bl	8008c58 <__sfp_lock_acquire>
 8008d00:	4b1e      	ldr	r3, [pc, #120]	; (8008d7c <__sfp+0x84>)
 8008d02:	681e      	ldr	r6, [r3, #0]
 8008d04:	69b3      	ldr	r3, [r6, #24]
 8008d06:	b913      	cbnz	r3, 8008d0e <__sfp+0x16>
 8008d08:	4630      	mov	r0, r6
 8008d0a:	f7ff ffbd 	bl	8008c88 <__sinit>
 8008d0e:	3648      	adds	r6, #72	; 0x48
 8008d10:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008d14:	3b01      	subs	r3, #1
 8008d16:	d503      	bpl.n	8008d20 <__sfp+0x28>
 8008d18:	6833      	ldr	r3, [r6, #0]
 8008d1a:	b30b      	cbz	r3, 8008d60 <__sfp+0x68>
 8008d1c:	6836      	ldr	r6, [r6, #0]
 8008d1e:	e7f7      	b.n	8008d10 <__sfp+0x18>
 8008d20:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008d24:	b9d5      	cbnz	r5, 8008d5c <__sfp+0x64>
 8008d26:	4b16      	ldr	r3, [pc, #88]	; (8008d80 <__sfp+0x88>)
 8008d28:	60e3      	str	r3, [r4, #12]
 8008d2a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008d2e:	6665      	str	r5, [r4, #100]	; 0x64
 8008d30:	f7ff f832 	bl	8007d98 <__retarget_lock_init_recursive>
 8008d34:	f7ff ff96 	bl	8008c64 <__sfp_lock_release>
 8008d38:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008d3c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008d40:	6025      	str	r5, [r4, #0]
 8008d42:	61a5      	str	r5, [r4, #24]
 8008d44:	2208      	movs	r2, #8
 8008d46:	4629      	mov	r1, r5
 8008d48:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008d4c:	f7fe fb6e 	bl	800742c <memset>
 8008d50:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008d54:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008d58:	4620      	mov	r0, r4
 8008d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d5c:	3468      	adds	r4, #104	; 0x68
 8008d5e:	e7d9      	b.n	8008d14 <__sfp+0x1c>
 8008d60:	2104      	movs	r1, #4
 8008d62:	4638      	mov	r0, r7
 8008d64:	f7ff ff62 	bl	8008c2c <__sfmoreglue>
 8008d68:	4604      	mov	r4, r0
 8008d6a:	6030      	str	r0, [r6, #0]
 8008d6c:	2800      	cmp	r0, #0
 8008d6e:	d1d5      	bne.n	8008d1c <__sfp+0x24>
 8008d70:	f7ff ff78 	bl	8008c64 <__sfp_lock_release>
 8008d74:	230c      	movs	r3, #12
 8008d76:	603b      	str	r3, [r7, #0]
 8008d78:	e7ee      	b.n	8008d58 <__sfp+0x60>
 8008d7a:	bf00      	nop
 8008d7c:	08009e38 	.word	0x08009e38
 8008d80:	ffff0001 	.word	0xffff0001

08008d84 <_fwalk_reent>:
 8008d84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d88:	4606      	mov	r6, r0
 8008d8a:	4688      	mov	r8, r1
 8008d8c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008d90:	2700      	movs	r7, #0
 8008d92:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d96:	f1b9 0901 	subs.w	r9, r9, #1
 8008d9a:	d505      	bpl.n	8008da8 <_fwalk_reent+0x24>
 8008d9c:	6824      	ldr	r4, [r4, #0]
 8008d9e:	2c00      	cmp	r4, #0
 8008da0:	d1f7      	bne.n	8008d92 <_fwalk_reent+0xe>
 8008da2:	4638      	mov	r0, r7
 8008da4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008da8:	89ab      	ldrh	r3, [r5, #12]
 8008daa:	2b01      	cmp	r3, #1
 8008dac:	d907      	bls.n	8008dbe <_fwalk_reent+0x3a>
 8008dae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008db2:	3301      	adds	r3, #1
 8008db4:	d003      	beq.n	8008dbe <_fwalk_reent+0x3a>
 8008db6:	4629      	mov	r1, r5
 8008db8:	4630      	mov	r0, r6
 8008dba:	47c0      	blx	r8
 8008dbc:	4307      	orrs	r7, r0
 8008dbe:	3568      	adds	r5, #104	; 0x68
 8008dc0:	e7e9      	b.n	8008d96 <_fwalk_reent+0x12>
	...

08008dc4 <_lseek_r>:
 8008dc4:	b538      	push	{r3, r4, r5, lr}
 8008dc6:	4d07      	ldr	r5, [pc, #28]	; (8008de4 <_lseek_r+0x20>)
 8008dc8:	4604      	mov	r4, r0
 8008dca:	4608      	mov	r0, r1
 8008dcc:	4611      	mov	r1, r2
 8008dce:	2200      	movs	r2, #0
 8008dd0:	602a      	str	r2, [r5, #0]
 8008dd2:	461a      	mov	r2, r3
 8008dd4:	f7fb fe91 	bl	8004afa <_lseek>
 8008dd8:	1c43      	adds	r3, r0, #1
 8008dda:	d102      	bne.n	8008de2 <_lseek_r+0x1e>
 8008ddc:	682b      	ldr	r3, [r5, #0]
 8008dde:	b103      	cbz	r3, 8008de2 <_lseek_r+0x1e>
 8008de0:	6023      	str	r3, [r4, #0]
 8008de2:	bd38      	pop	{r3, r4, r5, pc}
 8008de4:	2000c9cc 	.word	0x2000c9cc

08008de8 <__swhatbuf_r>:
 8008de8:	b570      	push	{r4, r5, r6, lr}
 8008dea:	460e      	mov	r6, r1
 8008dec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008df0:	2900      	cmp	r1, #0
 8008df2:	b096      	sub	sp, #88	; 0x58
 8008df4:	4614      	mov	r4, r2
 8008df6:	461d      	mov	r5, r3
 8008df8:	da08      	bge.n	8008e0c <__swhatbuf_r+0x24>
 8008dfa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	602a      	str	r2, [r5, #0]
 8008e02:	061a      	lsls	r2, r3, #24
 8008e04:	d410      	bmi.n	8008e28 <__swhatbuf_r+0x40>
 8008e06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e0a:	e00e      	b.n	8008e2a <__swhatbuf_r+0x42>
 8008e0c:	466a      	mov	r2, sp
 8008e0e:	f000 fd0b 	bl	8009828 <_fstat_r>
 8008e12:	2800      	cmp	r0, #0
 8008e14:	dbf1      	blt.n	8008dfa <__swhatbuf_r+0x12>
 8008e16:	9a01      	ldr	r2, [sp, #4]
 8008e18:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008e1c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008e20:	425a      	negs	r2, r3
 8008e22:	415a      	adcs	r2, r3
 8008e24:	602a      	str	r2, [r5, #0]
 8008e26:	e7ee      	b.n	8008e06 <__swhatbuf_r+0x1e>
 8008e28:	2340      	movs	r3, #64	; 0x40
 8008e2a:	2000      	movs	r0, #0
 8008e2c:	6023      	str	r3, [r4, #0]
 8008e2e:	b016      	add	sp, #88	; 0x58
 8008e30:	bd70      	pop	{r4, r5, r6, pc}
	...

08008e34 <__smakebuf_r>:
 8008e34:	898b      	ldrh	r3, [r1, #12]
 8008e36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008e38:	079d      	lsls	r5, r3, #30
 8008e3a:	4606      	mov	r6, r0
 8008e3c:	460c      	mov	r4, r1
 8008e3e:	d507      	bpl.n	8008e50 <__smakebuf_r+0x1c>
 8008e40:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008e44:	6023      	str	r3, [r4, #0]
 8008e46:	6123      	str	r3, [r4, #16]
 8008e48:	2301      	movs	r3, #1
 8008e4a:	6163      	str	r3, [r4, #20]
 8008e4c:	b002      	add	sp, #8
 8008e4e:	bd70      	pop	{r4, r5, r6, pc}
 8008e50:	ab01      	add	r3, sp, #4
 8008e52:	466a      	mov	r2, sp
 8008e54:	f7ff ffc8 	bl	8008de8 <__swhatbuf_r>
 8008e58:	9900      	ldr	r1, [sp, #0]
 8008e5a:	4605      	mov	r5, r0
 8008e5c:	4630      	mov	r0, r6
 8008e5e:	f7fe fb59 	bl	8007514 <_malloc_r>
 8008e62:	b948      	cbnz	r0, 8008e78 <__smakebuf_r+0x44>
 8008e64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e68:	059a      	lsls	r2, r3, #22
 8008e6a:	d4ef      	bmi.n	8008e4c <__smakebuf_r+0x18>
 8008e6c:	f023 0303 	bic.w	r3, r3, #3
 8008e70:	f043 0302 	orr.w	r3, r3, #2
 8008e74:	81a3      	strh	r3, [r4, #12]
 8008e76:	e7e3      	b.n	8008e40 <__smakebuf_r+0xc>
 8008e78:	4b0d      	ldr	r3, [pc, #52]	; (8008eb0 <__smakebuf_r+0x7c>)
 8008e7a:	62b3      	str	r3, [r6, #40]	; 0x28
 8008e7c:	89a3      	ldrh	r3, [r4, #12]
 8008e7e:	6020      	str	r0, [r4, #0]
 8008e80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e84:	81a3      	strh	r3, [r4, #12]
 8008e86:	9b00      	ldr	r3, [sp, #0]
 8008e88:	6163      	str	r3, [r4, #20]
 8008e8a:	9b01      	ldr	r3, [sp, #4]
 8008e8c:	6120      	str	r0, [r4, #16]
 8008e8e:	b15b      	cbz	r3, 8008ea8 <__smakebuf_r+0x74>
 8008e90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e94:	4630      	mov	r0, r6
 8008e96:	f000 fcd9 	bl	800984c <_isatty_r>
 8008e9a:	b128      	cbz	r0, 8008ea8 <__smakebuf_r+0x74>
 8008e9c:	89a3      	ldrh	r3, [r4, #12]
 8008e9e:	f023 0303 	bic.w	r3, r3, #3
 8008ea2:	f043 0301 	orr.w	r3, r3, #1
 8008ea6:	81a3      	strh	r3, [r4, #12]
 8008ea8:	89a0      	ldrh	r0, [r4, #12]
 8008eaa:	4305      	orrs	r5, r0
 8008eac:	81a5      	strh	r5, [r4, #12]
 8008eae:	e7cd      	b.n	8008e4c <__smakebuf_r+0x18>
 8008eb0:	08008c21 	.word	0x08008c21

08008eb4 <memmove>:
 8008eb4:	4288      	cmp	r0, r1
 8008eb6:	b510      	push	{r4, lr}
 8008eb8:	eb01 0402 	add.w	r4, r1, r2
 8008ebc:	d902      	bls.n	8008ec4 <memmove+0x10>
 8008ebe:	4284      	cmp	r4, r0
 8008ec0:	4623      	mov	r3, r4
 8008ec2:	d807      	bhi.n	8008ed4 <memmove+0x20>
 8008ec4:	1e43      	subs	r3, r0, #1
 8008ec6:	42a1      	cmp	r1, r4
 8008ec8:	d008      	beq.n	8008edc <memmove+0x28>
 8008eca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ece:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ed2:	e7f8      	b.n	8008ec6 <memmove+0x12>
 8008ed4:	4402      	add	r2, r0
 8008ed6:	4601      	mov	r1, r0
 8008ed8:	428a      	cmp	r2, r1
 8008eda:	d100      	bne.n	8008ede <memmove+0x2a>
 8008edc:	bd10      	pop	{r4, pc}
 8008ede:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008ee2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008ee6:	e7f7      	b.n	8008ed8 <memmove+0x24>

08008ee8 <_realloc_r>:
 8008ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eec:	4680      	mov	r8, r0
 8008eee:	4614      	mov	r4, r2
 8008ef0:	460e      	mov	r6, r1
 8008ef2:	b921      	cbnz	r1, 8008efe <_realloc_r+0x16>
 8008ef4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ef8:	4611      	mov	r1, r2
 8008efa:	f7fe bb0b 	b.w	8007514 <_malloc_r>
 8008efe:	b92a      	cbnz	r2, 8008f0c <_realloc_r+0x24>
 8008f00:	f7fe fa9c 	bl	800743c <_free_r>
 8008f04:	4625      	mov	r5, r4
 8008f06:	4628      	mov	r0, r5
 8008f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f0c:	f000 fcae 	bl	800986c <_malloc_usable_size_r>
 8008f10:	4284      	cmp	r4, r0
 8008f12:	4607      	mov	r7, r0
 8008f14:	d802      	bhi.n	8008f1c <_realloc_r+0x34>
 8008f16:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008f1a:	d812      	bhi.n	8008f42 <_realloc_r+0x5a>
 8008f1c:	4621      	mov	r1, r4
 8008f1e:	4640      	mov	r0, r8
 8008f20:	f7fe faf8 	bl	8007514 <_malloc_r>
 8008f24:	4605      	mov	r5, r0
 8008f26:	2800      	cmp	r0, #0
 8008f28:	d0ed      	beq.n	8008f06 <_realloc_r+0x1e>
 8008f2a:	42bc      	cmp	r4, r7
 8008f2c:	4622      	mov	r2, r4
 8008f2e:	4631      	mov	r1, r6
 8008f30:	bf28      	it	cs
 8008f32:	463a      	movcs	r2, r7
 8008f34:	f7fe fa6c 	bl	8007410 <memcpy>
 8008f38:	4631      	mov	r1, r6
 8008f3a:	4640      	mov	r0, r8
 8008f3c:	f7fe fa7e 	bl	800743c <_free_r>
 8008f40:	e7e1      	b.n	8008f06 <_realloc_r+0x1e>
 8008f42:	4635      	mov	r5, r6
 8008f44:	e7df      	b.n	8008f06 <_realloc_r+0x1e>

08008f46 <_sungetc_r>:
 8008f46:	b538      	push	{r3, r4, r5, lr}
 8008f48:	1c4b      	adds	r3, r1, #1
 8008f4a:	4614      	mov	r4, r2
 8008f4c:	d103      	bne.n	8008f56 <_sungetc_r+0x10>
 8008f4e:	f04f 35ff 	mov.w	r5, #4294967295
 8008f52:	4628      	mov	r0, r5
 8008f54:	bd38      	pop	{r3, r4, r5, pc}
 8008f56:	8993      	ldrh	r3, [r2, #12]
 8008f58:	f023 0320 	bic.w	r3, r3, #32
 8008f5c:	8193      	strh	r3, [r2, #12]
 8008f5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f60:	6852      	ldr	r2, [r2, #4]
 8008f62:	b2cd      	uxtb	r5, r1
 8008f64:	b18b      	cbz	r3, 8008f8a <_sungetc_r+0x44>
 8008f66:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	dd08      	ble.n	8008f7e <_sungetc_r+0x38>
 8008f6c:	6823      	ldr	r3, [r4, #0]
 8008f6e:	1e5a      	subs	r2, r3, #1
 8008f70:	6022      	str	r2, [r4, #0]
 8008f72:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008f76:	6863      	ldr	r3, [r4, #4]
 8008f78:	3301      	adds	r3, #1
 8008f7a:	6063      	str	r3, [r4, #4]
 8008f7c:	e7e9      	b.n	8008f52 <_sungetc_r+0xc>
 8008f7e:	4621      	mov	r1, r4
 8008f80:	f000 fc18 	bl	80097b4 <__submore>
 8008f84:	2800      	cmp	r0, #0
 8008f86:	d0f1      	beq.n	8008f6c <_sungetc_r+0x26>
 8008f88:	e7e1      	b.n	8008f4e <_sungetc_r+0x8>
 8008f8a:	6921      	ldr	r1, [r4, #16]
 8008f8c:	6823      	ldr	r3, [r4, #0]
 8008f8e:	b151      	cbz	r1, 8008fa6 <_sungetc_r+0x60>
 8008f90:	4299      	cmp	r1, r3
 8008f92:	d208      	bcs.n	8008fa6 <_sungetc_r+0x60>
 8008f94:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008f98:	42a9      	cmp	r1, r5
 8008f9a:	d104      	bne.n	8008fa6 <_sungetc_r+0x60>
 8008f9c:	3b01      	subs	r3, #1
 8008f9e:	3201      	adds	r2, #1
 8008fa0:	6023      	str	r3, [r4, #0]
 8008fa2:	6062      	str	r2, [r4, #4]
 8008fa4:	e7d5      	b.n	8008f52 <_sungetc_r+0xc>
 8008fa6:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8008faa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fae:	6363      	str	r3, [r4, #52]	; 0x34
 8008fb0:	2303      	movs	r3, #3
 8008fb2:	63a3      	str	r3, [r4, #56]	; 0x38
 8008fb4:	4623      	mov	r3, r4
 8008fb6:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008fba:	6023      	str	r3, [r4, #0]
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	e7dc      	b.n	8008f7a <_sungetc_r+0x34>

08008fc0 <__ssrefill_r>:
 8008fc0:	b510      	push	{r4, lr}
 8008fc2:	460c      	mov	r4, r1
 8008fc4:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008fc6:	b169      	cbz	r1, 8008fe4 <__ssrefill_r+0x24>
 8008fc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fcc:	4299      	cmp	r1, r3
 8008fce:	d001      	beq.n	8008fd4 <__ssrefill_r+0x14>
 8008fd0:	f7fe fa34 	bl	800743c <_free_r>
 8008fd4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008fd6:	6063      	str	r3, [r4, #4]
 8008fd8:	2000      	movs	r0, #0
 8008fda:	6360      	str	r0, [r4, #52]	; 0x34
 8008fdc:	b113      	cbz	r3, 8008fe4 <__ssrefill_r+0x24>
 8008fde:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008fe0:	6023      	str	r3, [r4, #0]
 8008fe2:	bd10      	pop	{r4, pc}
 8008fe4:	6923      	ldr	r3, [r4, #16]
 8008fe6:	6023      	str	r3, [r4, #0]
 8008fe8:	2300      	movs	r3, #0
 8008fea:	6063      	str	r3, [r4, #4]
 8008fec:	89a3      	ldrh	r3, [r4, #12]
 8008fee:	f043 0320 	orr.w	r3, r3, #32
 8008ff2:	81a3      	strh	r3, [r4, #12]
 8008ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ff8:	e7f3      	b.n	8008fe2 <__ssrefill_r+0x22>
	...

08008ffc <__ssvfiscanf_r>:
 8008ffc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009000:	460c      	mov	r4, r1
 8009002:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8009006:	2100      	movs	r1, #0
 8009008:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800900c:	49a6      	ldr	r1, [pc, #664]	; (80092a8 <__ssvfiscanf_r+0x2ac>)
 800900e:	91a0      	str	r1, [sp, #640]	; 0x280
 8009010:	f10d 0804 	add.w	r8, sp, #4
 8009014:	49a5      	ldr	r1, [pc, #660]	; (80092ac <__ssvfiscanf_r+0x2b0>)
 8009016:	4fa6      	ldr	r7, [pc, #664]	; (80092b0 <__ssvfiscanf_r+0x2b4>)
 8009018:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80092b4 <__ssvfiscanf_r+0x2b8>
 800901c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009020:	4606      	mov	r6, r0
 8009022:	91a1      	str	r1, [sp, #644]	; 0x284
 8009024:	9300      	str	r3, [sp, #0]
 8009026:	7813      	ldrb	r3, [r2, #0]
 8009028:	2b00      	cmp	r3, #0
 800902a:	f000 815a 	beq.w	80092e2 <__ssvfiscanf_r+0x2e6>
 800902e:	5dd9      	ldrb	r1, [r3, r7]
 8009030:	f011 0108 	ands.w	r1, r1, #8
 8009034:	f102 0501 	add.w	r5, r2, #1
 8009038:	d019      	beq.n	800906e <__ssvfiscanf_r+0x72>
 800903a:	6863      	ldr	r3, [r4, #4]
 800903c:	2b00      	cmp	r3, #0
 800903e:	dd0f      	ble.n	8009060 <__ssvfiscanf_r+0x64>
 8009040:	6823      	ldr	r3, [r4, #0]
 8009042:	781a      	ldrb	r2, [r3, #0]
 8009044:	5cba      	ldrb	r2, [r7, r2]
 8009046:	0712      	lsls	r2, r2, #28
 8009048:	d401      	bmi.n	800904e <__ssvfiscanf_r+0x52>
 800904a:	462a      	mov	r2, r5
 800904c:	e7eb      	b.n	8009026 <__ssvfiscanf_r+0x2a>
 800904e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009050:	3201      	adds	r2, #1
 8009052:	9245      	str	r2, [sp, #276]	; 0x114
 8009054:	6862      	ldr	r2, [r4, #4]
 8009056:	3301      	adds	r3, #1
 8009058:	3a01      	subs	r2, #1
 800905a:	6062      	str	r2, [r4, #4]
 800905c:	6023      	str	r3, [r4, #0]
 800905e:	e7ec      	b.n	800903a <__ssvfiscanf_r+0x3e>
 8009060:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009062:	4621      	mov	r1, r4
 8009064:	4630      	mov	r0, r6
 8009066:	4798      	blx	r3
 8009068:	2800      	cmp	r0, #0
 800906a:	d0e9      	beq.n	8009040 <__ssvfiscanf_r+0x44>
 800906c:	e7ed      	b.n	800904a <__ssvfiscanf_r+0x4e>
 800906e:	2b25      	cmp	r3, #37	; 0x25
 8009070:	d012      	beq.n	8009098 <__ssvfiscanf_r+0x9c>
 8009072:	469a      	mov	sl, r3
 8009074:	6863      	ldr	r3, [r4, #4]
 8009076:	2b00      	cmp	r3, #0
 8009078:	f340 8091 	ble.w	800919e <__ssvfiscanf_r+0x1a2>
 800907c:	6822      	ldr	r2, [r4, #0]
 800907e:	7813      	ldrb	r3, [r2, #0]
 8009080:	4553      	cmp	r3, sl
 8009082:	f040 812e 	bne.w	80092e2 <__ssvfiscanf_r+0x2e6>
 8009086:	6863      	ldr	r3, [r4, #4]
 8009088:	3b01      	subs	r3, #1
 800908a:	6063      	str	r3, [r4, #4]
 800908c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800908e:	3201      	adds	r2, #1
 8009090:	3301      	adds	r3, #1
 8009092:	6022      	str	r2, [r4, #0]
 8009094:	9345      	str	r3, [sp, #276]	; 0x114
 8009096:	e7d8      	b.n	800904a <__ssvfiscanf_r+0x4e>
 8009098:	9141      	str	r1, [sp, #260]	; 0x104
 800909a:	9143      	str	r1, [sp, #268]	; 0x10c
 800909c:	7853      	ldrb	r3, [r2, #1]
 800909e:	2b2a      	cmp	r3, #42	; 0x2a
 80090a0:	bf02      	ittt	eq
 80090a2:	2310      	moveq	r3, #16
 80090a4:	1c95      	addeq	r5, r2, #2
 80090a6:	9341      	streq	r3, [sp, #260]	; 0x104
 80090a8:	220a      	movs	r2, #10
 80090aa:	46aa      	mov	sl, r5
 80090ac:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80090b0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80090b4:	2b09      	cmp	r3, #9
 80090b6:	d91d      	bls.n	80090f4 <__ssvfiscanf_r+0xf8>
 80090b8:	487e      	ldr	r0, [pc, #504]	; (80092b4 <__ssvfiscanf_r+0x2b8>)
 80090ba:	2203      	movs	r2, #3
 80090bc:	f7f7 f8a0 	bl	8000200 <memchr>
 80090c0:	b140      	cbz	r0, 80090d4 <__ssvfiscanf_r+0xd8>
 80090c2:	2301      	movs	r3, #1
 80090c4:	eba0 0009 	sub.w	r0, r0, r9
 80090c8:	fa03 f000 	lsl.w	r0, r3, r0
 80090cc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80090ce:	4318      	orrs	r0, r3
 80090d0:	9041      	str	r0, [sp, #260]	; 0x104
 80090d2:	4655      	mov	r5, sl
 80090d4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80090d8:	2b78      	cmp	r3, #120	; 0x78
 80090da:	d806      	bhi.n	80090ea <__ssvfiscanf_r+0xee>
 80090dc:	2b57      	cmp	r3, #87	; 0x57
 80090de:	d810      	bhi.n	8009102 <__ssvfiscanf_r+0x106>
 80090e0:	2b25      	cmp	r3, #37	; 0x25
 80090e2:	d0c6      	beq.n	8009072 <__ssvfiscanf_r+0x76>
 80090e4:	d856      	bhi.n	8009194 <__ssvfiscanf_r+0x198>
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d064      	beq.n	80091b4 <__ssvfiscanf_r+0x1b8>
 80090ea:	2303      	movs	r3, #3
 80090ec:	9347      	str	r3, [sp, #284]	; 0x11c
 80090ee:	230a      	movs	r3, #10
 80090f0:	9342      	str	r3, [sp, #264]	; 0x108
 80090f2:	e071      	b.n	80091d8 <__ssvfiscanf_r+0x1dc>
 80090f4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80090f6:	fb02 1103 	mla	r1, r2, r3, r1
 80090fa:	3930      	subs	r1, #48	; 0x30
 80090fc:	9143      	str	r1, [sp, #268]	; 0x10c
 80090fe:	4655      	mov	r5, sl
 8009100:	e7d3      	b.n	80090aa <__ssvfiscanf_r+0xae>
 8009102:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8009106:	2a20      	cmp	r2, #32
 8009108:	d8ef      	bhi.n	80090ea <__ssvfiscanf_r+0xee>
 800910a:	a101      	add	r1, pc, #4	; (adr r1, 8009110 <__ssvfiscanf_r+0x114>)
 800910c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009110:	080091c3 	.word	0x080091c3
 8009114:	080090eb 	.word	0x080090eb
 8009118:	080090eb 	.word	0x080090eb
 800911c:	08009221 	.word	0x08009221
 8009120:	080090eb 	.word	0x080090eb
 8009124:	080090eb 	.word	0x080090eb
 8009128:	080090eb 	.word	0x080090eb
 800912c:	080090eb 	.word	0x080090eb
 8009130:	080090eb 	.word	0x080090eb
 8009134:	080090eb 	.word	0x080090eb
 8009138:	080090eb 	.word	0x080090eb
 800913c:	08009237 	.word	0x08009237
 8009140:	0800920d 	.word	0x0800920d
 8009144:	0800919b 	.word	0x0800919b
 8009148:	0800919b 	.word	0x0800919b
 800914c:	0800919b 	.word	0x0800919b
 8009150:	080090eb 	.word	0x080090eb
 8009154:	08009211 	.word	0x08009211
 8009158:	080090eb 	.word	0x080090eb
 800915c:	080090eb 	.word	0x080090eb
 8009160:	080090eb 	.word	0x080090eb
 8009164:	080090eb 	.word	0x080090eb
 8009168:	08009247 	.word	0x08009247
 800916c:	08009219 	.word	0x08009219
 8009170:	080091bb 	.word	0x080091bb
 8009174:	080090eb 	.word	0x080090eb
 8009178:	080090eb 	.word	0x080090eb
 800917c:	08009243 	.word	0x08009243
 8009180:	080090eb 	.word	0x080090eb
 8009184:	0800920d 	.word	0x0800920d
 8009188:	080090eb 	.word	0x080090eb
 800918c:	080090eb 	.word	0x080090eb
 8009190:	080091c3 	.word	0x080091c3
 8009194:	3b45      	subs	r3, #69	; 0x45
 8009196:	2b02      	cmp	r3, #2
 8009198:	d8a7      	bhi.n	80090ea <__ssvfiscanf_r+0xee>
 800919a:	2305      	movs	r3, #5
 800919c:	e01b      	b.n	80091d6 <__ssvfiscanf_r+0x1da>
 800919e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80091a0:	4621      	mov	r1, r4
 80091a2:	4630      	mov	r0, r6
 80091a4:	4798      	blx	r3
 80091a6:	2800      	cmp	r0, #0
 80091a8:	f43f af68 	beq.w	800907c <__ssvfiscanf_r+0x80>
 80091ac:	9844      	ldr	r0, [sp, #272]	; 0x110
 80091ae:	2800      	cmp	r0, #0
 80091b0:	f040 808d 	bne.w	80092ce <__ssvfiscanf_r+0x2d2>
 80091b4:	f04f 30ff 	mov.w	r0, #4294967295
 80091b8:	e08f      	b.n	80092da <__ssvfiscanf_r+0x2de>
 80091ba:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80091bc:	f042 0220 	orr.w	r2, r2, #32
 80091c0:	9241      	str	r2, [sp, #260]	; 0x104
 80091c2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80091c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80091c8:	9241      	str	r2, [sp, #260]	; 0x104
 80091ca:	2210      	movs	r2, #16
 80091cc:	2b6f      	cmp	r3, #111	; 0x6f
 80091ce:	9242      	str	r2, [sp, #264]	; 0x108
 80091d0:	bf34      	ite	cc
 80091d2:	2303      	movcc	r3, #3
 80091d4:	2304      	movcs	r3, #4
 80091d6:	9347      	str	r3, [sp, #284]	; 0x11c
 80091d8:	6863      	ldr	r3, [r4, #4]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	dd42      	ble.n	8009264 <__ssvfiscanf_r+0x268>
 80091de:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80091e0:	0659      	lsls	r1, r3, #25
 80091e2:	d404      	bmi.n	80091ee <__ssvfiscanf_r+0x1f2>
 80091e4:	6823      	ldr	r3, [r4, #0]
 80091e6:	781a      	ldrb	r2, [r3, #0]
 80091e8:	5cba      	ldrb	r2, [r7, r2]
 80091ea:	0712      	lsls	r2, r2, #28
 80091ec:	d441      	bmi.n	8009272 <__ssvfiscanf_r+0x276>
 80091ee:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80091f0:	2b02      	cmp	r3, #2
 80091f2:	dc50      	bgt.n	8009296 <__ssvfiscanf_r+0x29a>
 80091f4:	466b      	mov	r3, sp
 80091f6:	4622      	mov	r2, r4
 80091f8:	a941      	add	r1, sp, #260	; 0x104
 80091fa:	4630      	mov	r0, r6
 80091fc:	f000 f876 	bl	80092ec <_scanf_chars>
 8009200:	2801      	cmp	r0, #1
 8009202:	d06e      	beq.n	80092e2 <__ssvfiscanf_r+0x2e6>
 8009204:	2802      	cmp	r0, #2
 8009206:	f47f af20 	bne.w	800904a <__ssvfiscanf_r+0x4e>
 800920a:	e7cf      	b.n	80091ac <__ssvfiscanf_r+0x1b0>
 800920c:	220a      	movs	r2, #10
 800920e:	e7dd      	b.n	80091cc <__ssvfiscanf_r+0x1d0>
 8009210:	2300      	movs	r3, #0
 8009212:	9342      	str	r3, [sp, #264]	; 0x108
 8009214:	2303      	movs	r3, #3
 8009216:	e7de      	b.n	80091d6 <__ssvfiscanf_r+0x1da>
 8009218:	2308      	movs	r3, #8
 800921a:	9342      	str	r3, [sp, #264]	; 0x108
 800921c:	2304      	movs	r3, #4
 800921e:	e7da      	b.n	80091d6 <__ssvfiscanf_r+0x1da>
 8009220:	4629      	mov	r1, r5
 8009222:	4640      	mov	r0, r8
 8009224:	f000 f9c6 	bl	80095b4 <__sccl>
 8009228:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800922a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800922e:	9341      	str	r3, [sp, #260]	; 0x104
 8009230:	4605      	mov	r5, r0
 8009232:	2301      	movs	r3, #1
 8009234:	e7cf      	b.n	80091d6 <__ssvfiscanf_r+0x1da>
 8009236:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009238:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800923c:	9341      	str	r3, [sp, #260]	; 0x104
 800923e:	2300      	movs	r3, #0
 8009240:	e7c9      	b.n	80091d6 <__ssvfiscanf_r+0x1da>
 8009242:	2302      	movs	r3, #2
 8009244:	e7c7      	b.n	80091d6 <__ssvfiscanf_r+0x1da>
 8009246:	9841      	ldr	r0, [sp, #260]	; 0x104
 8009248:	06c3      	lsls	r3, r0, #27
 800924a:	f53f aefe 	bmi.w	800904a <__ssvfiscanf_r+0x4e>
 800924e:	9b00      	ldr	r3, [sp, #0]
 8009250:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009252:	1d19      	adds	r1, r3, #4
 8009254:	9100      	str	r1, [sp, #0]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f010 0f01 	tst.w	r0, #1
 800925c:	bf14      	ite	ne
 800925e:	801a      	strhne	r2, [r3, #0]
 8009260:	601a      	streq	r2, [r3, #0]
 8009262:	e6f2      	b.n	800904a <__ssvfiscanf_r+0x4e>
 8009264:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009266:	4621      	mov	r1, r4
 8009268:	4630      	mov	r0, r6
 800926a:	4798      	blx	r3
 800926c:	2800      	cmp	r0, #0
 800926e:	d0b6      	beq.n	80091de <__ssvfiscanf_r+0x1e2>
 8009270:	e79c      	b.n	80091ac <__ssvfiscanf_r+0x1b0>
 8009272:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009274:	3201      	adds	r2, #1
 8009276:	9245      	str	r2, [sp, #276]	; 0x114
 8009278:	6862      	ldr	r2, [r4, #4]
 800927a:	3a01      	subs	r2, #1
 800927c:	2a00      	cmp	r2, #0
 800927e:	6062      	str	r2, [r4, #4]
 8009280:	dd02      	ble.n	8009288 <__ssvfiscanf_r+0x28c>
 8009282:	3301      	adds	r3, #1
 8009284:	6023      	str	r3, [r4, #0]
 8009286:	e7ad      	b.n	80091e4 <__ssvfiscanf_r+0x1e8>
 8009288:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800928a:	4621      	mov	r1, r4
 800928c:	4630      	mov	r0, r6
 800928e:	4798      	blx	r3
 8009290:	2800      	cmp	r0, #0
 8009292:	d0a7      	beq.n	80091e4 <__ssvfiscanf_r+0x1e8>
 8009294:	e78a      	b.n	80091ac <__ssvfiscanf_r+0x1b0>
 8009296:	2b04      	cmp	r3, #4
 8009298:	dc0e      	bgt.n	80092b8 <__ssvfiscanf_r+0x2bc>
 800929a:	466b      	mov	r3, sp
 800929c:	4622      	mov	r2, r4
 800929e:	a941      	add	r1, sp, #260	; 0x104
 80092a0:	4630      	mov	r0, r6
 80092a2:	f000 f87d 	bl	80093a0 <_scanf_i>
 80092a6:	e7ab      	b.n	8009200 <__ssvfiscanf_r+0x204>
 80092a8:	08008f47 	.word	0x08008f47
 80092ac:	08008fc1 	.word	0x08008fc1
 80092b0:	0800a017 	.word	0x0800a017
 80092b4:	08009fe9 	.word	0x08009fe9
 80092b8:	4b0b      	ldr	r3, [pc, #44]	; (80092e8 <__ssvfiscanf_r+0x2ec>)
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	f43f aec5 	beq.w	800904a <__ssvfiscanf_r+0x4e>
 80092c0:	466b      	mov	r3, sp
 80092c2:	4622      	mov	r2, r4
 80092c4:	a941      	add	r1, sp, #260	; 0x104
 80092c6:	4630      	mov	r0, r6
 80092c8:	f3af 8000 	nop.w
 80092cc:	e798      	b.n	8009200 <__ssvfiscanf_r+0x204>
 80092ce:	89a3      	ldrh	r3, [r4, #12]
 80092d0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80092d4:	bf18      	it	ne
 80092d6:	f04f 30ff 	movne.w	r0, #4294967295
 80092da:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80092de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092e2:	9844      	ldr	r0, [sp, #272]	; 0x110
 80092e4:	e7f9      	b.n	80092da <__ssvfiscanf_r+0x2de>
 80092e6:	bf00      	nop
 80092e8:	00000000 	.word	0x00000000

080092ec <_scanf_chars>:
 80092ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092f0:	4615      	mov	r5, r2
 80092f2:	688a      	ldr	r2, [r1, #8]
 80092f4:	4680      	mov	r8, r0
 80092f6:	460c      	mov	r4, r1
 80092f8:	b932      	cbnz	r2, 8009308 <_scanf_chars+0x1c>
 80092fa:	698a      	ldr	r2, [r1, #24]
 80092fc:	2a00      	cmp	r2, #0
 80092fe:	bf0c      	ite	eq
 8009300:	2201      	moveq	r2, #1
 8009302:	f04f 32ff 	movne.w	r2, #4294967295
 8009306:	608a      	str	r2, [r1, #8]
 8009308:	6822      	ldr	r2, [r4, #0]
 800930a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800939c <_scanf_chars+0xb0>
 800930e:	06d1      	lsls	r1, r2, #27
 8009310:	bf5f      	itttt	pl
 8009312:	681a      	ldrpl	r2, [r3, #0]
 8009314:	1d11      	addpl	r1, r2, #4
 8009316:	6019      	strpl	r1, [r3, #0]
 8009318:	6816      	ldrpl	r6, [r2, #0]
 800931a:	2700      	movs	r7, #0
 800931c:	69a0      	ldr	r0, [r4, #24]
 800931e:	b188      	cbz	r0, 8009344 <_scanf_chars+0x58>
 8009320:	2801      	cmp	r0, #1
 8009322:	d107      	bne.n	8009334 <_scanf_chars+0x48>
 8009324:	682a      	ldr	r2, [r5, #0]
 8009326:	7811      	ldrb	r1, [r2, #0]
 8009328:	6962      	ldr	r2, [r4, #20]
 800932a:	5c52      	ldrb	r2, [r2, r1]
 800932c:	b952      	cbnz	r2, 8009344 <_scanf_chars+0x58>
 800932e:	2f00      	cmp	r7, #0
 8009330:	d031      	beq.n	8009396 <_scanf_chars+0xaa>
 8009332:	e022      	b.n	800937a <_scanf_chars+0x8e>
 8009334:	2802      	cmp	r0, #2
 8009336:	d120      	bne.n	800937a <_scanf_chars+0x8e>
 8009338:	682b      	ldr	r3, [r5, #0]
 800933a:	781b      	ldrb	r3, [r3, #0]
 800933c:	f813 3009 	ldrb.w	r3, [r3, r9]
 8009340:	071b      	lsls	r3, r3, #28
 8009342:	d41a      	bmi.n	800937a <_scanf_chars+0x8e>
 8009344:	6823      	ldr	r3, [r4, #0]
 8009346:	06da      	lsls	r2, r3, #27
 8009348:	bf5e      	ittt	pl
 800934a:	682b      	ldrpl	r3, [r5, #0]
 800934c:	781b      	ldrbpl	r3, [r3, #0]
 800934e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8009352:	682a      	ldr	r2, [r5, #0]
 8009354:	686b      	ldr	r3, [r5, #4]
 8009356:	3201      	adds	r2, #1
 8009358:	602a      	str	r2, [r5, #0]
 800935a:	68a2      	ldr	r2, [r4, #8]
 800935c:	3b01      	subs	r3, #1
 800935e:	3a01      	subs	r2, #1
 8009360:	606b      	str	r3, [r5, #4]
 8009362:	3701      	adds	r7, #1
 8009364:	60a2      	str	r2, [r4, #8]
 8009366:	b142      	cbz	r2, 800937a <_scanf_chars+0x8e>
 8009368:	2b00      	cmp	r3, #0
 800936a:	dcd7      	bgt.n	800931c <_scanf_chars+0x30>
 800936c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009370:	4629      	mov	r1, r5
 8009372:	4640      	mov	r0, r8
 8009374:	4798      	blx	r3
 8009376:	2800      	cmp	r0, #0
 8009378:	d0d0      	beq.n	800931c <_scanf_chars+0x30>
 800937a:	6823      	ldr	r3, [r4, #0]
 800937c:	f013 0310 	ands.w	r3, r3, #16
 8009380:	d105      	bne.n	800938e <_scanf_chars+0xa2>
 8009382:	68e2      	ldr	r2, [r4, #12]
 8009384:	3201      	adds	r2, #1
 8009386:	60e2      	str	r2, [r4, #12]
 8009388:	69a2      	ldr	r2, [r4, #24]
 800938a:	b102      	cbz	r2, 800938e <_scanf_chars+0xa2>
 800938c:	7033      	strb	r3, [r6, #0]
 800938e:	6923      	ldr	r3, [r4, #16]
 8009390:	443b      	add	r3, r7
 8009392:	6123      	str	r3, [r4, #16]
 8009394:	2000      	movs	r0, #0
 8009396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800939a:	bf00      	nop
 800939c:	0800a017 	.word	0x0800a017

080093a0 <_scanf_i>:
 80093a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a4:	4698      	mov	r8, r3
 80093a6:	4b76      	ldr	r3, [pc, #472]	; (8009580 <_scanf_i+0x1e0>)
 80093a8:	460c      	mov	r4, r1
 80093aa:	4682      	mov	sl, r0
 80093ac:	4616      	mov	r6, r2
 80093ae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80093b2:	b087      	sub	sp, #28
 80093b4:	ab03      	add	r3, sp, #12
 80093b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80093ba:	4b72      	ldr	r3, [pc, #456]	; (8009584 <_scanf_i+0x1e4>)
 80093bc:	69a1      	ldr	r1, [r4, #24]
 80093be:	4a72      	ldr	r2, [pc, #456]	; (8009588 <_scanf_i+0x1e8>)
 80093c0:	2903      	cmp	r1, #3
 80093c2:	bf18      	it	ne
 80093c4:	461a      	movne	r2, r3
 80093c6:	68a3      	ldr	r3, [r4, #8]
 80093c8:	9201      	str	r2, [sp, #4]
 80093ca:	1e5a      	subs	r2, r3, #1
 80093cc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80093d0:	bf88      	it	hi
 80093d2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80093d6:	4627      	mov	r7, r4
 80093d8:	bf82      	ittt	hi
 80093da:	eb03 0905 	addhi.w	r9, r3, r5
 80093de:	f240 135d 	movwhi	r3, #349	; 0x15d
 80093e2:	60a3      	strhi	r3, [r4, #8]
 80093e4:	f857 3b1c 	ldr.w	r3, [r7], #28
 80093e8:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80093ec:	bf98      	it	ls
 80093ee:	f04f 0900 	movls.w	r9, #0
 80093f2:	6023      	str	r3, [r4, #0]
 80093f4:	463d      	mov	r5, r7
 80093f6:	f04f 0b00 	mov.w	fp, #0
 80093fa:	6831      	ldr	r1, [r6, #0]
 80093fc:	ab03      	add	r3, sp, #12
 80093fe:	7809      	ldrb	r1, [r1, #0]
 8009400:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8009404:	2202      	movs	r2, #2
 8009406:	f7f6 fefb 	bl	8000200 <memchr>
 800940a:	b328      	cbz	r0, 8009458 <_scanf_i+0xb8>
 800940c:	f1bb 0f01 	cmp.w	fp, #1
 8009410:	d159      	bne.n	80094c6 <_scanf_i+0x126>
 8009412:	6862      	ldr	r2, [r4, #4]
 8009414:	b92a      	cbnz	r2, 8009422 <_scanf_i+0x82>
 8009416:	6822      	ldr	r2, [r4, #0]
 8009418:	2308      	movs	r3, #8
 800941a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800941e:	6063      	str	r3, [r4, #4]
 8009420:	6022      	str	r2, [r4, #0]
 8009422:	6822      	ldr	r2, [r4, #0]
 8009424:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8009428:	6022      	str	r2, [r4, #0]
 800942a:	68a2      	ldr	r2, [r4, #8]
 800942c:	1e51      	subs	r1, r2, #1
 800942e:	60a1      	str	r1, [r4, #8]
 8009430:	b192      	cbz	r2, 8009458 <_scanf_i+0xb8>
 8009432:	6832      	ldr	r2, [r6, #0]
 8009434:	1c51      	adds	r1, r2, #1
 8009436:	6031      	str	r1, [r6, #0]
 8009438:	7812      	ldrb	r2, [r2, #0]
 800943a:	f805 2b01 	strb.w	r2, [r5], #1
 800943e:	6872      	ldr	r2, [r6, #4]
 8009440:	3a01      	subs	r2, #1
 8009442:	2a00      	cmp	r2, #0
 8009444:	6072      	str	r2, [r6, #4]
 8009446:	dc07      	bgt.n	8009458 <_scanf_i+0xb8>
 8009448:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800944c:	4631      	mov	r1, r6
 800944e:	4650      	mov	r0, sl
 8009450:	4790      	blx	r2
 8009452:	2800      	cmp	r0, #0
 8009454:	f040 8085 	bne.w	8009562 <_scanf_i+0x1c2>
 8009458:	f10b 0b01 	add.w	fp, fp, #1
 800945c:	f1bb 0f03 	cmp.w	fp, #3
 8009460:	d1cb      	bne.n	80093fa <_scanf_i+0x5a>
 8009462:	6863      	ldr	r3, [r4, #4]
 8009464:	b90b      	cbnz	r3, 800946a <_scanf_i+0xca>
 8009466:	230a      	movs	r3, #10
 8009468:	6063      	str	r3, [r4, #4]
 800946a:	6863      	ldr	r3, [r4, #4]
 800946c:	4947      	ldr	r1, [pc, #284]	; (800958c <_scanf_i+0x1ec>)
 800946e:	6960      	ldr	r0, [r4, #20]
 8009470:	1ac9      	subs	r1, r1, r3
 8009472:	f000 f89f 	bl	80095b4 <__sccl>
 8009476:	f04f 0b00 	mov.w	fp, #0
 800947a:	68a3      	ldr	r3, [r4, #8]
 800947c:	6822      	ldr	r2, [r4, #0]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d03d      	beq.n	80094fe <_scanf_i+0x15e>
 8009482:	6831      	ldr	r1, [r6, #0]
 8009484:	6960      	ldr	r0, [r4, #20]
 8009486:	f891 c000 	ldrb.w	ip, [r1]
 800948a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800948e:	2800      	cmp	r0, #0
 8009490:	d035      	beq.n	80094fe <_scanf_i+0x15e>
 8009492:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8009496:	d124      	bne.n	80094e2 <_scanf_i+0x142>
 8009498:	0510      	lsls	r0, r2, #20
 800949a:	d522      	bpl.n	80094e2 <_scanf_i+0x142>
 800949c:	f10b 0b01 	add.w	fp, fp, #1
 80094a0:	f1b9 0f00 	cmp.w	r9, #0
 80094a4:	d003      	beq.n	80094ae <_scanf_i+0x10e>
 80094a6:	3301      	adds	r3, #1
 80094a8:	f109 39ff 	add.w	r9, r9, #4294967295
 80094ac:	60a3      	str	r3, [r4, #8]
 80094ae:	6873      	ldr	r3, [r6, #4]
 80094b0:	3b01      	subs	r3, #1
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	6073      	str	r3, [r6, #4]
 80094b6:	dd1b      	ble.n	80094f0 <_scanf_i+0x150>
 80094b8:	6833      	ldr	r3, [r6, #0]
 80094ba:	3301      	adds	r3, #1
 80094bc:	6033      	str	r3, [r6, #0]
 80094be:	68a3      	ldr	r3, [r4, #8]
 80094c0:	3b01      	subs	r3, #1
 80094c2:	60a3      	str	r3, [r4, #8]
 80094c4:	e7d9      	b.n	800947a <_scanf_i+0xda>
 80094c6:	f1bb 0f02 	cmp.w	fp, #2
 80094ca:	d1ae      	bne.n	800942a <_scanf_i+0x8a>
 80094cc:	6822      	ldr	r2, [r4, #0]
 80094ce:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80094d2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80094d6:	d1bf      	bne.n	8009458 <_scanf_i+0xb8>
 80094d8:	2310      	movs	r3, #16
 80094da:	6063      	str	r3, [r4, #4]
 80094dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80094e0:	e7a2      	b.n	8009428 <_scanf_i+0x88>
 80094e2:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80094e6:	6022      	str	r2, [r4, #0]
 80094e8:	780b      	ldrb	r3, [r1, #0]
 80094ea:	f805 3b01 	strb.w	r3, [r5], #1
 80094ee:	e7de      	b.n	80094ae <_scanf_i+0x10e>
 80094f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80094f4:	4631      	mov	r1, r6
 80094f6:	4650      	mov	r0, sl
 80094f8:	4798      	blx	r3
 80094fa:	2800      	cmp	r0, #0
 80094fc:	d0df      	beq.n	80094be <_scanf_i+0x11e>
 80094fe:	6823      	ldr	r3, [r4, #0]
 8009500:	05db      	lsls	r3, r3, #23
 8009502:	d50d      	bpl.n	8009520 <_scanf_i+0x180>
 8009504:	42bd      	cmp	r5, r7
 8009506:	d909      	bls.n	800951c <_scanf_i+0x17c>
 8009508:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800950c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009510:	4632      	mov	r2, r6
 8009512:	4650      	mov	r0, sl
 8009514:	4798      	blx	r3
 8009516:	f105 39ff 	add.w	r9, r5, #4294967295
 800951a:	464d      	mov	r5, r9
 800951c:	42bd      	cmp	r5, r7
 800951e:	d02d      	beq.n	800957c <_scanf_i+0x1dc>
 8009520:	6822      	ldr	r2, [r4, #0]
 8009522:	f012 0210 	ands.w	r2, r2, #16
 8009526:	d113      	bne.n	8009550 <_scanf_i+0x1b0>
 8009528:	702a      	strb	r2, [r5, #0]
 800952a:	6863      	ldr	r3, [r4, #4]
 800952c:	9e01      	ldr	r6, [sp, #4]
 800952e:	4639      	mov	r1, r7
 8009530:	4650      	mov	r0, sl
 8009532:	47b0      	blx	r6
 8009534:	6821      	ldr	r1, [r4, #0]
 8009536:	f8d8 3000 	ldr.w	r3, [r8]
 800953a:	f011 0f20 	tst.w	r1, #32
 800953e:	d013      	beq.n	8009568 <_scanf_i+0x1c8>
 8009540:	1d1a      	adds	r2, r3, #4
 8009542:	f8c8 2000 	str.w	r2, [r8]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	6018      	str	r0, [r3, #0]
 800954a:	68e3      	ldr	r3, [r4, #12]
 800954c:	3301      	adds	r3, #1
 800954e:	60e3      	str	r3, [r4, #12]
 8009550:	1bed      	subs	r5, r5, r7
 8009552:	44ab      	add	fp, r5
 8009554:	6925      	ldr	r5, [r4, #16]
 8009556:	445d      	add	r5, fp
 8009558:	6125      	str	r5, [r4, #16]
 800955a:	2000      	movs	r0, #0
 800955c:	b007      	add	sp, #28
 800955e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009562:	f04f 0b00 	mov.w	fp, #0
 8009566:	e7ca      	b.n	80094fe <_scanf_i+0x15e>
 8009568:	1d1a      	adds	r2, r3, #4
 800956a:	f8c8 2000 	str.w	r2, [r8]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f011 0f01 	tst.w	r1, #1
 8009574:	bf14      	ite	ne
 8009576:	8018      	strhne	r0, [r3, #0]
 8009578:	6018      	streq	r0, [r3, #0]
 800957a:	e7e6      	b.n	800954a <_scanf_i+0x1aa>
 800957c:	2001      	movs	r0, #1
 800957e:	e7ed      	b.n	800955c <_scanf_i+0x1bc>
 8009580:	08009e14 	.word	0x08009e14
 8009584:	08008851 	.word	0x08008851
 8009588:	080097b1 	.word	0x080097b1
 800958c:	0800a191 	.word	0x0800a191

08009590 <_read_r>:
 8009590:	b538      	push	{r3, r4, r5, lr}
 8009592:	4d07      	ldr	r5, [pc, #28]	; (80095b0 <_read_r+0x20>)
 8009594:	4604      	mov	r4, r0
 8009596:	4608      	mov	r0, r1
 8009598:	4611      	mov	r1, r2
 800959a:	2200      	movs	r2, #0
 800959c:	602a      	str	r2, [r5, #0]
 800959e:	461a      	mov	r2, r3
 80095a0:	f7fb fa4b 	bl	8004a3a <_read>
 80095a4:	1c43      	adds	r3, r0, #1
 80095a6:	d102      	bne.n	80095ae <_read_r+0x1e>
 80095a8:	682b      	ldr	r3, [r5, #0]
 80095aa:	b103      	cbz	r3, 80095ae <_read_r+0x1e>
 80095ac:	6023      	str	r3, [r4, #0]
 80095ae:	bd38      	pop	{r3, r4, r5, pc}
 80095b0:	2000c9cc 	.word	0x2000c9cc

080095b4 <__sccl>:
 80095b4:	b570      	push	{r4, r5, r6, lr}
 80095b6:	780b      	ldrb	r3, [r1, #0]
 80095b8:	4604      	mov	r4, r0
 80095ba:	2b5e      	cmp	r3, #94	; 0x5e
 80095bc:	bf0b      	itete	eq
 80095be:	784b      	ldrbeq	r3, [r1, #1]
 80095c0:	1c48      	addne	r0, r1, #1
 80095c2:	1c88      	addeq	r0, r1, #2
 80095c4:	2200      	movne	r2, #0
 80095c6:	bf08      	it	eq
 80095c8:	2201      	moveq	r2, #1
 80095ca:	1e61      	subs	r1, r4, #1
 80095cc:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80095d0:	f801 2f01 	strb.w	r2, [r1, #1]!
 80095d4:	42a9      	cmp	r1, r5
 80095d6:	d1fb      	bne.n	80095d0 <__sccl+0x1c>
 80095d8:	b90b      	cbnz	r3, 80095de <__sccl+0x2a>
 80095da:	3801      	subs	r0, #1
 80095dc:	bd70      	pop	{r4, r5, r6, pc}
 80095de:	f082 0201 	eor.w	r2, r2, #1
 80095e2:	54e2      	strb	r2, [r4, r3]
 80095e4:	4605      	mov	r5, r0
 80095e6:	4628      	mov	r0, r5
 80095e8:	f810 1b01 	ldrb.w	r1, [r0], #1
 80095ec:	292d      	cmp	r1, #45	; 0x2d
 80095ee:	d006      	beq.n	80095fe <__sccl+0x4a>
 80095f0:	295d      	cmp	r1, #93	; 0x5d
 80095f2:	d0f3      	beq.n	80095dc <__sccl+0x28>
 80095f4:	b909      	cbnz	r1, 80095fa <__sccl+0x46>
 80095f6:	4628      	mov	r0, r5
 80095f8:	e7f0      	b.n	80095dc <__sccl+0x28>
 80095fa:	460b      	mov	r3, r1
 80095fc:	e7f1      	b.n	80095e2 <__sccl+0x2e>
 80095fe:	786e      	ldrb	r6, [r5, #1]
 8009600:	2e5d      	cmp	r6, #93	; 0x5d
 8009602:	d0fa      	beq.n	80095fa <__sccl+0x46>
 8009604:	42b3      	cmp	r3, r6
 8009606:	dcf8      	bgt.n	80095fa <__sccl+0x46>
 8009608:	3502      	adds	r5, #2
 800960a:	4619      	mov	r1, r3
 800960c:	3101      	adds	r1, #1
 800960e:	428e      	cmp	r6, r1
 8009610:	5462      	strb	r2, [r4, r1]
 8009612:	dcfb      	bgt.n	800960c <__sccl+0x58>
 8009614:	1af1      	subs	r1, r6, r3
 8009616:	3901      	subs	r1, #1
 8009618:	1c58      	adds	r0, r3, #1
 800961a:	42b3      	cmp	r3, r6
 800961c:	bfa8      	it	ge
 800961e:	2100      	movge	r1, #0
 8009620:	1843      	adds	r3, r0, r1
 8009622:	e7e0      	b.n	80095e6 <__sccl+0x32>

08009624 <_raise_r>:
 8009624:	291f      	cmp	r1, #31
 8009626:	b538      	push	{r3, r4, r5, lr}
 8009628:	4604      	mov	r4, r0
 800962a:	460d      	mov	r5, r1
 800962c:	d904      	bls.n	8009638 <_raise_r+0x14>
 800962e:	2316      	movs	r3, #22
 8009630:	6003      	str	r3, [r0, #0]
 8009632:	f04f 30ff 	mov.w	r0, #4294967295
 8009636:	bd38      	pop	{r3, r4, r5, pc}
 8009638:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800963a:	b112      	cbz	r2, 8009642 <_raise_r+0x1e>
 800963c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009640:	b94b      	cbnz	r3, 8009656 <_raise_r+0x32>
 8009642:	4620      	mov	r0, r4
 8009644:	f000 f830 	bl	80096a8 <_getpid_r>
 8009648:	462a      	mov	r2, r5
 800964a:	4601      	mov	r1, r0
 800964c:	4620      	mov	r0, r4
 800964e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009652:	f000 b817 	b.w	8009684 <_kill_r>
 8009656:	2b01      	cmp	r3, #1
 8009658:	d00a      	beq.n	8009670 <_raise_r+0x4c>
 800965a:	1c59      	adds	r1, r3, #1
 800965c:	d103      	bne.n	8009666 <_raise_r+0x42>
 800965e:	2316      	movs	r3, #22
 8009660:	6003      	str	r3, [r0, #0]
 8009662:	2001      	movs	r0, #1
 8009664:	e7e7      	b.n	8009636 <_raise_r+0x12>
 8009666:	2400      	movs	r4, #0
 8009668:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800966c:	4628      	mov	r0, r5
 800966e:	4798      	blx	r3
 8009670:	2000      	movs	r0, #0
 8009672:	e7e0      	b.n	8009636 <_raise_r+0x12>

08009674 <raise>:
 8009674:	4b02      	ldr	r3, [pc, #8]	; (8009680 <raise+0xc>)
 8009676:	4601      	mov	r1, r0
 8009678:	6818      	ldr	r0, [r3, #0]
 800967a:	f7ff bfd3 	b.w	8009624 <_raise_r>
 800967e:	bf00      	nop
 8009680:	20000010 	.word	0x20000010

08009684 <_kill_r>:
 8009684:	b538      	push	{r3, r4, r5, lr}
 8009686:	4d07      	ldr	r5, [pc, #28]	; (80096a4 <_kill_r+0x20>)
 8009688:	2300      	movs	r3, #0
 800968a:	4604      	mov	r4, r0
 800968c:	4608      	mov	r0, r1
 800968e:	4611      	mov	r1, r2
 8009690:	602b      	str	r3, [r5, #0]
 8009692:	f7fb f9b8 	bl	8004a06 <_kill>
 8009696:	1c43      	adds	r3, r0, #1
 8009698:	d102      	bne.n	80096a0 <_kill_r+0x1c>
 800969a:	682b      	ldr	r3, [r5, #0]
 800969c:	b103      	cbz	r3, 80096a0 <_kill_r+0x1c>
 800969e:	6023      	str	r3, [r4, #0]
 80096a0:	bd38      	pop	{r3, r4, r5, pc}
 80096a2:	bf00      	nop
 80096a4:	2000c9cc 	.word	0x2000c9cc

080096a8 <_getpid_r>:
 80096a8:	f7fb b9a5 	b.w	80049f6 <_getpid>

080096ac <_strtol_l.constprop.0>:
 80096ac:	2b01      	cmp	r3, #1
 80096ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096b2:	d001      	beq.n	80096b8 <_strtol_l.constprop.0+0xc>
 80096b4:	2b24      	cmp	r3, #36	; 0x24
 80096b6:	d906      	bls.n	80096c6 <_strtol_l.constprop.0+0x1a>
 80096b8:	f7fd fd5e 	bl	8007178 <__errno>
 80096bc:	2316      	movs	r3, #22
 80096be:	6003      	str	r3, [r0, #0]
 80096c0:	2000      	movs	r0, #0
 80096c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096c6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80097ac <_strtol_l.constprop.0+0x100>
 80096ca:	460d      	mov	r5, r1
 80096cc:	462e      	mov	r6, r5
 80096ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80096d2:	f814 700c 	ldrb.w	r7, [r4, ip]
 80096d6:	f017 0708 	ands.w	r7, r7, #8
 80096da:	d1f7      	bne.n	80096cc <_strtol_l.constprop.0+0x20>
 80096dc:	2c2d      	cmp	r4, #45	; 0x2d
 80096de:	d132      	bne.n	8009746 <_strtol_l.constprop.0+0x9a>
 80096e0:	782c      	ldrb	r4, [r5, #0]
 80096e2:	2701      	movs	r7, #1
 80096e4:	1cb5      	adds	r5, r6, #2
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d05b      	beq.n	80097a2 <_strtol_l.constprop.0+0xf6>
 80096ea:	2b10      	cmp	r3, #16
 80096ec:	d109      	bne.n	8009702 <_strtol_l.constprop.0+0x56>
 80096ee:	2c30      	cmp	r4, #48	; 0x30
 80096f0:	d107      	bne.n	8009702 <_strtol_l.constprop.0+0x56>
 80096f2:	782c      	ldrb	r4, [r5, #0]
 80096f4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80096f8:	2c58      	cmp	r4, #88	; 0x58
 80096fa:	d14d      	bne.n	8009798 <_strtol_l.constprop.0+0xec>
 80096fc:	786c      	ldrb	r4, [r5, #1]
 80096fe:	2310      	movs	r3, #16
 8009700:	3502      	adds	r5, #2
 8009702:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009706:	f108 38ff 	add.w	r8, r8, #4294967295
 800970a:	f04f 0c00 	mov.w	ip, #0
 800970e:	fbb8 f9f3 	udiv	r9, r8, r3
 8009712:	4666      	mov	r6, ip
 8009714:	fb03 8a19 	mls	sl, r3, r9, r8
 8009718:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800971c:	f1be 0f09 	cmp.w	lr, #9
 8009720:	d816      	bhi.n	8009750 <_strtol_l.constprop.0+0xa4>
 8009722:	4674      	mov	r4, lr
 8009724:	42a3      	cmp	r3, r4
 8009726:	dd24      	ble.n	8009772 <_strtol_l.constprop.0+0xc6>
 8009728:	f1bc 0f00 	cmp.w	ip, #0
 800972c:	db1e      	blt.n	800976c <_strtol_l.constprop.0+0xc0>
 800972e:	45b1      	cmp	r9, r6
 8009730:	d31c      	bcc.n	800976c <_strtol_l.constprop.0+0xc0>
 8009732:	d101      	bne.n	8009738 <_strtol_l.constprop.0+0x8c>
 8009734:	45a2      	cmp	sl, r4
 8009736:	db19      	blt.n	800976c <_strtol_l.constprop.0+0xc0>
 8009738:	fb06 4603 	mla	r6, r6, r3, r4
 800973c:	f04f 0c01 	mov.w	ip, #1
 8009740:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009744:	e7e8      	b.n	8009718 <_strtol_l.constprop.0+0x6c>
 8009746:	2c2b      	cmp	r4, #43	; 0x2b
 8009748:	bf04      	itt	eq
 800974a:	782c      	ldrbeq	r4, [r5, #0]
 800974c:	1cb5      	addeq	r5, r6, #2
 800974e:	e7ca      	b.n	80096e6 <_strtol_l.constprop.0+0x3a>
 8009750:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009754:	f1be 0f19 	cmp.w	lr, #25
 8009758:	d801      	bhi.n	800975e <_strtol_l.constprop.0+0xb2>
 800975a:	3c37      	subs	r4, #55	; 0x37
 800975c:	e7e2      	b.n	8009724 <_strtol_l.constprop.0+0x78>
 800975e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009762:	f1be 0f19 	cmp.w	lr, #25
 8009766:	d804      	bhi.n	8009772 <_strtol_l.constprop.0+0xc6>
 8009768:	3c57      	subs	r4, #87	; 0x57
 800976a:	e7db      	b.n	8009724 <_strtol_l.constprop.0+0x78>
 800976c:	f04f 3cff 	mov.w	ip, #4294967295
 8009770:	e7e6      	b.n	8009740 <_strtol_l.constprop.0+0x94>
 8009772:	f1bc 0f00 	cmp.w	ip, #0
 8009776:	da05      	bge.n	8009784 <_strtol_l.constprop.0+0xd8>
 8009778:	2322      	movs	r3, #34	; 0x22
 800977a:	6003      	str	r3, [r0, #0]
 800977c:	4646      	mov	r6, r8
 800977e:	b942      	cbnz	r2, 8009792 <_strtol_l.constprop.0+0xe6>
 8009780:	4630      	mov	r0, r6
 8009782:	e79e      	b.n	80096c2 <_strtol_l.constprop.0+0x16>
 8009784:	b107      	cbz	r7, 8009788 <_strtol_l.constprop.0+0xdc>
 8009786:	4276      	negs	r6, r6
 8009788:	2a00      	cmp	r2, #0
 800978a:	d0f9      	beq.n	8009780 <_strtol_l.constprop.0+0xd4>
 800978c:	f1bc 0f00 	cmp.w	ip, #0
 8009790:	d000      	beq.n	8009794 <_strtol_l.constprop.0+0xe8>
 8009792:	1e69      	subs	r1, r5, #1
 8009794:	6011      	str	r1, [r2, #0]
 8009796:	e7f3      	b.n	8009780 <_strtol_l.constprop.0+0xd4>
 8009798:	2430      	movs	r4, #48	; 0x30
 800979a:	2b00      	cmp	r3, #0
 800979c:	d1b1      	bne.n	8009702 <_strtol_l.constprop.0+0x56>
 800979e:	2308      	movs	r3, #8
 80097a0:	e7af      	b.n	8009702 <_strtol_l.constprop.0+0x56>
 80097a2:	2c30      	cmp	r4, #48	; 0x30
 80097a4:	d0a5      	beq.n	80096f2 <_strtol_l.constprop.0+0x46>
 80097a6:	230a      	movs	r3, #10
 80097a8:	e7ab      	b.n	8009702 <_strtol_l.constprop.0+0x56>
 80097aa:	bf00      	nop
 80097ac:	0800a017 	.word	0x0800a017

080097b0 <_strtol_r>:
 80097b0:	f7ff bf7c 	b.w	80096ac <_strtol_l.constprop.0>

080097b4 <__submore>:
 80097b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097b8:	460c      	mov	r4, r1
 80097ba:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80097bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097c0:	4299      	cmp	r1, r3
 80097c2:	d11d      	bne.n	8009800 <__submore+0x4c>
 80097c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80097c8:	f7fd fea4 	bl	8007514 <_malloc_r>
 80097cc:	b918      	cbnz	r0, 80097d6 <__submore+0x22>
 80097ce:	f04f 30ff 	mov.w	r0, #4294967295
 80097d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097da:	63a3      	str	r3, [r4, #56]	; 0x38
 80097dc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80097e0:	6360      	str	r0, [r4, #52]	; 0x34
 80097e2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80097e6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80097ea:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80097ee:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80097f2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80097f6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80097fa:	6020      	str	r0, [r4, #0]
 80097fc:	2000      	movs	r0, #0
 80097fe:	e7e8      	b.n	80097d2 <__submore+0x1e>
 8009800:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8009802:	0077      	lsls	r7, r6, #1
 8009804:	463a      	mov	r2, r7
 8009806:	f7ff fb6f 	bl	8008ee8 <_realloc_r>
 800980a:	4605      	mov	r5, r0
 800980c:	2800      	cmp	r0, #0
 800980e:	d0de      	beq.n	80097ce <__submore+0x1a>
 8009810:	eb00 0806 	add.w	r8, r0, r6
 8009814:	4601      	mov	r1, r0
 8009816:	4632      	mov	r2, r6
 8009818:	4640      	mov	r0, r8
 800981a:	f7fd fdf9 	bl	8007410 <memcpy>
 800981e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8009822:	f8c4 8000 	str.w	r8, [r4]
 8009826:	e7e9      	b.n	80097fc <__submore+0x48>

08009828 <_fstat_r>:
 8009828:	b538      	push	{r3, r4, r5, lr}
 800982a:	4d07      	ldr	r5, [pc, #28]	; (8009848 <_fstat_r+0x20>)
 800982c:	2300      	movs	r3, #0
 800982e:	4604      	mov	r4, r0
 8009830:	4608      	mov	r0, r1
 8009832:	4611      	mov	r1, r2
 8009834:	602b      	str	r3, [r5, #0]
 8009836:	f7fb f945 	bl	8004ac4 <_fstat>
 800983a:	1c43      	adds	r3, r0, #1
 800983c:	d102      	bne.n	8009844 <_fstat_r+0x1c>
 800983e:	682b      	ldr	r3, [r5, #0]
 8009840:	b103      	cbz	r3, 8009844 <_fstat_r+0x1c>
 8009842:	6023      	str	r3, [r4, #0]
 8009844:	bd38      	pop	{r3, r4, r5, pc}
 8009846:	bf00      	nop
 8009848:	2000c9cc 	.word	0x2000c9cc

0800984c <_isatty_r>:
 800984c:	b538      	push	{r3, r4, r5, lr}
 800984e:	4d06      	ldr	r5, [pc, #24]	; (8009868 <_isatty_r+0x1c>)
 8009850:	2300      	movs	r3, #0
 8009852:	4604      	mov	r4, r0
 8009854:	4608      	mov	r0, r1
 8009856:	602b      	str	r3, [r5, #0]
 8009858:	f7fb f944 	bl	8004ae4 <_isatty>
 800985c:	1c43      	adds	r3, r0, #1
 800985e:	d102      	bne.n	8009866 <_isatty_r+0x1a>
 8009860:	682b      	ldr	r3, [r5, #0]
 8009862:	b103      	cbz	r3, 8009866 <_isatty_r+0x1a>
 8009864:	6023      	str	r3, [r4, #0]
 8009866:	bd38      	pop	{r3, r4, r5, pc}
 8009868:	2000c9cc 	.word	0x2000c9cc

0800986c <_malloc_usable_size_r>:
 800986c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009870:	1f18      	subs	r0, r3, #4
 8009872:	2b00      	cmp	r3, #0
 8009874:	bfbc      	itt	lt
 8009876:	580b      	ldrlt	r3, [r1, r0]
 8009878:	18c0      	addlt	r0, r0, r3
 800987a:	4770      	bx	lr

0800987c <_init>:
 800987c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800987e:	bf00      	nop
 8009880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009882:	bc08      	pop	{r3}
 8009884:	469e      	mov	lr, r3
 8009886:	4770      	bx	lr

08009888 <_fini>:
 8009888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800988a:	bf00      	nop
 800988c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800988e:	bc08      	pop	{r3}
 8009890:	469e      	mov	lr, r3
 8009892:	4770      	bx	lr
