set verilog_files {\
	fifo.v\
	uart_rx.v\
}

set clk CLK

set top_des_name uart_rx

set dont_touch_module_name TSC
