#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Feb  4 09:17:29 2020
# Process ID: 12340
# Current directory: D:/FPGA/ejercicios/EF31/UART_TB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12100 D:\FPGA\ejercicios\EF31\UART_TB\UART_TB.xpr
# Log file: D:/FPGA/ejercicios/EF31/UART_TB/vivado.log
# Journal file: D:/FPGA/ejercicios/EF31/UART_TB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.xpr
INFO: [Project 1-313] Project file moved from 'E:/FPGA/ejercicios/EF31/UART_TB' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 863.793 ; gain = 121.066
update_compile_order -fileset sources_1
reset_run synth_1
reset_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 875.395 ; gain = 0.000
launch_runs synth_1 -jobs 2
[Tue Feb  4 09:21:34 2020] Launched synth_1...
Run output will be captured here: D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 875.395 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/ejercicios/EF31/SRC/BAUDGENERATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BAUDGENERATOR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/ejercicios/EF31/SRC/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_RX
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/ejercicios/EF31/SRC/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_TX
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/ejercicios/EF31/SRC/UART.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/ejercicios/EF31/SRC/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 887.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '25' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b21b8eb39f8540669919aea37d5f7544 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture rtl of entity xil_defaultlib.BAUDGENERATOR [\BAUDGENERATOR(n=325)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture ram16x1d_v of entity unisim.RAM16X1D [ram16x1d_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011110001011010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101001010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001010100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000110001110")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000001011000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111011111111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture muxf5_v of entity unisim.MUXF5 [muxf5_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000100100000")(0...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110000000100")(0...]
Compiling architecture lut4_d_v of entity unisim.LUT4_D [\LUT4_D(init="1000110000000100")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100011000110011")(0...]
Compiling architecture lut4_d_v of entity unisim.LUT4_D [\LUT4_D(init="1100011000110011")...]
Compiling architecture blackbox of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture rtl of entity xil_defaultlib.UART [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 887.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '53' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_behav -key {Behavioral:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 901.473 ; gain = 5.855
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 901.473 ; gain = 14.316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:02:00 . Memory (MB): peak = 901.473 ; gain = 25.016
cd d:/FPGA/ejercicios/EF31/SRC
source UART_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/UART/CLK}
# add_wave {/UART/RESET}
# add_wave {/UART/WR_UART}
# add_wave {/UART/W_DATA}
# add_wave {/UART/TX}
# add_wave {/UART/TX_FULL}
# add_wave {/UART/UART_TX/DIN}
# add_wave {/UART/UART_TX/TX_START}
# add_wave {/UART/UART_TX/tx_done_tick}
# add_wave {/UART/UART_TX/S_TICK}
# add_wave {/UART/UART_TX/state_reg}
# add_wave {/UART/UART_TX/bit_index}
# add_wave {/UART/FIFO_TX/WORDS}
# add_force {/UART/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/UART/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/UART/WR_UART} -radix bin {1 0ns}
# add_force {/UART/W_DATA} -radix hex {5A 0ns} {1C 30us}
# run 100us
# add_force {/UART/WR_UART} -radix bin {0 0ns}
force5
source UART_tb.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 914.777 ; gain = 1.930
# add_wave {/UART/CLK}
# add_wave {/UART/RESET}
# add_wave {/UART/WR_UART}
# add_wave {/UART/W_DATA}
# add_wave {/UART/TX}
# add_wave {/UART/TX_FULL}
# add_wave {/UART/UART_TX/DIN}
# add_wave {/UART/UART_TX/TX_START}
# add_wave {/UART/UART_TX/tx_done_tick}
# add_wave {/UART/UART_TX/S_TICK}
# add_wave {/UART/UART_TX/state_reg}
# add_wave {/UART/UART_TX/bit_index}
# add_wave {/UART/FIFO_TX/WORDS}
# add_force {/UART/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/UART/RESET} -radix bin {1 0ns} {0 40ns}
# run 1us
# add_force {/UART/WR_UART} -radix bin {1 0ns}
# add_force {/UART/W_DATA} -radix hex {5A 0ns} {1C 30us}
# run 100us
# add_force {/UART/WR_UART} -radix bin {0 0ns}
force10
update_files -from_files D:/FPGA/ejercicios/EF31/SRC/FIFO.vhd -to_files D:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/FPGA/ejercicios/EF31/SRC/FIFO16x8_bb.vhd' with file 'D:/FPGA/ejercicios/EF31/SRC/FIFO.vhd'.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/ejercicios/EF31/SRC/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/ejercicios/EF31/SRC/UART.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/ejercicios/EF31/SRC/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 945.367 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 945.367 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/ejercicios/EF31/UART_TB/UART_TB.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b21b8eb39f8540669919aea37d5f7544 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture rtl of entity xil_defaultlib.BAUDGENERATOR [\BAUDGENERATOR(n=325)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(b=4)\]
Compiling architecture rtl of entity xil_defaultlib.UART [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 945.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 945.367 ; gain = 0.000
Vivado Simulator 2018.1
