$comment
	File created using the following command:
		vcd file Processador.msim.vcd -direction
$end
$date
	Wed Mar 18 15:44:12 2020
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module CPU_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 16 " entrada [15:0] $end
$var wire 1 # T0 $end
$var wire 1 $ T1 $end
$var wire 1 % T2 $end
$var wire 1 & T3 $end
$var wire 1 ' T4 $end
$var wire 1 ( T5 $end
$var wire 1 ) T6 $end
$var wire 1 * T7 $end
$var wire 1 + T8 $end
$var wire 1 , T9 $end
$var wire 1 - saida [15] $end
$var wire 1 . saida [14] $end
$var wire 1 / saida [13] $end
$var wire 1 0 saida [12] $end
$var wire 1 1 saida [11] $end
$var wire 1 2 saida [10] $end
$var wire 1 3 saida [9] $end
$var wire 1 4 saida [8] $end
$var wire 1 5 saida [7] $end
$var wire 1 6 saida [6] $end
$var wire 1 7 saida [5] $end
$var wire 1 8 saida [4] $end
$var wire 1 9 saida [3] $end
$var wire 1 : saida [2] $end
$var wire 1 ; saida [1] $end
$var wire 1 < saida [0] $end
$var wire 1 = sampler $end

$scope module i1 $end
$var wire 1 > gnd $end
$var wire 1 ? vcc $end
$var wire 1 @ unknown $end
$var tri1 1 A devclrn $end
$var tri1 1 B devpor $end
$var tri1 1 C devoe $end
$var wire 1 D saida[0]~output_o $end
$var wire 1 E saida[1]~output_o $end
$var wire 1 F saida[2]~output_o $end
$var wire 1 G saida[3]~output_o $end
$var wire 1 H saida[4]~output_o $end
$var wire 1 I saida[5]~output_o $end
$var wire 1 J saida[6]~output_o $end
$var wire 1 K saida[7]~output_o $end
$var wire 1 L saida[8]~output_o $end
$var wire 1 M saida[9]~output_o $end
$var wire 1 N saida[10]~output_o $end
$var wire 1 O saida[11]~output_o $end
$var wire 1 P saida[12]~output_o $end
$var wire 1 Q saida[13]~output_o $end
$var wire 1 R saida[14]~output_o $end
$var wire 1 S saida[15]~output_o $end
$var wire 1 T T0~output_o $end
$var wire 1 U T1~output_o $end
$var wire 1 V T2~output_o $end
$var wire 1 W T3~output_o $end
$var wire 1 X T4~output_o $end
$var wire 1 Y T5~output_o $end
$var wire 1 Z T6~output_o $end
$var wire 1 [ T7~output_o $end
$var wire 1 \ T8~output_o $end
$var wire 1 ] T9~output_o $end
$var wire 1 ^ clk~input_o $end
$var wire 1 _ clk~inputclkctrl_outclk $end
$var wire 1 ` entrada[9]~input_o $end
$var wire 1 a entrada[14]~input_o $end
$var wire 1 b entrada[10]~input_o $end
$var wire 1 c entrada[11]~input_o $end
$var wire 1 d RDM|conteudo[11]~11_combout $end
$var wire 1 e RDM|conteudo[11]~feeder_combout $end
$var wire 1 f UC|t4~0_combout $end
$var wire 1 g UC|t4~1_combout $end
$var wire 1 h UC|t5~0_combout $end
$var wire 1 i UC|t5~q $end
$var wire 1 j UC|t7~0_combout $end
$var wire 1 k UC|t8~0_combout $end
$var wire 1 l UC|t8~q $end
$var wire 1 m UC|t1~1_combout $end
$var wire 1 n UC|t4~q $end
$var wire 1 o UC|t6~0_combout $end
$var wire 1 p UC|t6~q $end
$var wire 1 q UC|t7~1_combout $end
$var wire 1 r UC|t7~q $end
$var wire 1 s UC|t8~1_combout $end
$var wire 1 t UC|t9~0_combout $end
$var wire 1 u UC|t9~q $end
$var wire 1 v UC|writeOUT~2_combout $end
$var wire 1 w entrada[13]~input_o $end
$var wire 1 x UC|RwriteAC~0_combout $end
$var wire 1 y DECOD|Mux15~3_combout $end
$var wire 1 z RI|conteudo[15]~feeder_combout $end
$var wire 1 { RI|conteudo[15]~clkctrl_outclk $end
$var wire 1 | DECOD|Mux15~4_combout $end
$var wire 1 } UC|RwriteAC~3_combout $end
$var wire 1 ~ UC|opULA[0]~7_combout $end
$var wire 1 !! DECOD|Mux15~13_combout $end
$var wire 1 "! UC|opULA[0]~3_combout $end
$var wire 1 #! ULA|Add0~3_combout $end
$var wire 1 $! ULA|Add0~4_combout $end
$var wire 1 %! ULA|Add0~5_combout $end
$var wire 1 &! ULA|Add0~6_combout $end
$var wire 1 '! entrada[8]~input_o $end
$var wire 1 (! RDM|conteudo[8]~8_combout $end
$var wire 1 )! RDM|conteudo[8]~feeder_combout $end
$var wire 1 *! DECOD|Mux15~10_combout $end
$var wire 1 +! DECOD|Mux15~9_combout $end
$var wire 1 ,! ULA|Mux0~0_combout $end
$var wire 1 -! ULA|Add0~0_combout $end
$var wire 1 .! ULA|Add0~1_combout $end
$var wire 1 /! ULA|Add0~2_combout $end
$var wire 1 0! ULA|Add0~43 $end
$var wire 1 1! ULA|Add0~45 $end
$var wire 1 2! ULA|Add0~47 $end
$var wire 1 3! ULA|Add0~48_combout $end
$var wire 1 4! ULA|Mux0~1_combout $end
$var wire 1 5! DECOD|Mux15~1_combout $end
$var wire 1 6! DECOD|Mux15~2_combout $end
$var wire 1 7! UC|RwriteAC~1_combout $end
$var wire 1 8! UC|writeN~0_combout $end
$var wire 1 9! entrada[7]~input_o $end
$var wire 1 :! RDM|conteudo[7]~7_combout $end
$var wire 1 ;! RDM|conteudo[7]~feeder_combout $end
$var wire 1 <! DECOD|Mux15~0_combout $end
$var wire 1 =! UC|RwriteRDM~4_combout $end
$var wire 1 >! DECOD|Mux15~6_combout $end
$var wire 1 ?! UC|selectREM~1_combout $end
$var wire 1 @! DECOD|Mux15~7_combout $end
$var wire 1 A! UC|writeMEM~0_combout $end
$var wire 1 B! UC|got0~7_combout $end
$var wire 1 C! UC|RwritePC~1_combout $end
$var wire 1 D! UC|selectREM~0_combout $end
$var wire 1 E! UC|selectREM~2_combout $end
$var wire 1 F! muxREM|q[14]~2_combout $end
$var wire 1 G! UC|writeREM~1_combout $end
$var wire 1 H! UC|RwritePC~0_combout $end
$var wire 1 I! UC|RwriteREM~0_combout $end
$var wire 1 J! UC|RwriteRDM~0_combout $end
$var wire 1 K! UC|writeREM~0_combout $end
$var wire 1 L! UC|writeREM~2_combout $end
$var wire 1 M! MEM|ram_rtl_0|auto_generated|address_reg_a[1]~feeder_combout $end
$var wire 1 N! UC|writeMEM~1_combout $end
$var wire 1 O! UC|writeMEM~2_combout $end
$var wire 1 P! UC|writeMEM~3_combout $end
$var wire 1 Q! MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout $end
$var wire 1 R! MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout $end
$var wire 1 S! PC|counter[0]~feeder_combout $end
$var wire 1 T! muxREM|q[0]~3_combout $end
$var wire 1 U! entrada[1]~input_o $end
$var wire 1 V! ULA|Add0~14_combout $end
$var wire 1 W! ULA|Add0~15_combout $end
$var wire 1 X! ULA|Add0~17_cout $end
$var wire 1 Y! ULA|Add0~19 $end
$var wire 1 Z! ULA|Add0~20_combout $end
$var wire 1 [! entrada[2]~input_o $end
$var wire 1 \! RDM|conteudo[2]~2_combout $end
$var wire 1 ]! RDM|conteudo[2]~feeder_combout $end
$var wire 1 ^! MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout $end
$var wire 1 _! MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout $end
$var wire 1 `! PC|counter[2]~feeder_combout $end
$var wire 1 a! muxREM|q[2]~5_combout $end
$var wire 1 b! entrada[4]~input_o $end
$var wire 1 c! RDM|conteudo[4]~4_combout $end
$var wire 1 d! MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout $end
$var wire 1 e! MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout $end
$var wire 1 f! muxREM|q[4]~7_combout $end
$var wire 1 g! entrada[5]~input_o $end
$var wire 1 h! entrada[6]~input_o $end
$var wire 1 i! RDM|conteudo[6]~6_combout $end
$var wire 1 j! RDM|conteudo[6]~feeder_combout $end
$var wire 1 k! PC|counter[6]~feeder_combout $end
$var wire 1 l! muxREM|q[6]~9_combout $end
$var wire 1 m! muxREM|q[7]~10_combout $end
$var wire 1 n! PC|counter[8]~feeder_combout $end
$var wire 1 o! muxREM|q[8]~11_combout $end
$var wire 1 p! PC|counter[9]~feeder_combout $end
$var wire 1 q! muxREM|q[9]~12_combout $end
$var wire 1 r! PC|counter[10]~feeder_combout $end
$var wire 1 s! muxREM|q[10]~13_combout $end
$var wire 1 t! PC|counter[11]~feeder_combout $end
$var wire 1 u! muxREM|q[11]~14_combout $end
$var wire 1 v! muxREM|q[12]~15_combout $end
$var wire 1 w! MEM|ram_rtl_0|auto_generated|ram_block1a102~portadataout $end
$var wire 1 x! MEM|ram_rtl_0|auto_generated|ram_block1a118~portadataout $end
$var wire 1 y! MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout $end
$var wire 1 z! MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout $end
$var wire 1 {! MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout $end
$var wire 1 |! MEM|ram_rtl_0|auto_generated|ram_block1a38~portadataout $end
$var wire 1 }! MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout $end
$var wire 1 ~! MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout $end
$var wire 1 !" MEM|ram_rtl_0|auto_generated|ram_block1a54~portadataout $end
$var wire 1 "" MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout $end
$var wire 1 #" MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout $end
$var wire 1 $" MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout $end
$var wire 1 %" MEM|ram_rtl_0|auto_generated|ram_block1a22~portadataout $end
$var wire 1 &" MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout $end
$var wire 1 '" MEM|ram_rtl_0|auto_generated|ram_block1a6~portadataout $end
$var wire 1 (" MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout $end
$var wire 1 )" MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout $end
$var wire 1 *" MEM|ram_rtl_0|auto_generated|ram_block1a70~portadataout $end
$var wire 1 +" MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout $end
$var wire 1 ," MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout $end
$var wire 1 -" MEM|ram_rtl_0|auto_generated|ram_block1a86~portadataout $end
$var wire 1 ." MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout $end
$var wire 1 /" MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~41_combout $end
$var wire 1 0" UC|RwriteRDM~1_combout $end
$var wire 1 1" UC|selectRDM[1]~5_combout $end
$var wire 1 2" UC|writeRDM~0_combout $end
$var wire 1 3" UC|RselectRDM~0_combout $end
$var wire 1 4" UC|RwriteRDM~3_combout $end
$var wire 1 5" UC|selectRDM[1]~7_combout $end
$var wire 1 6" UC|selectRDM[0]~2_combout $end
$var wire 1 7" UC|selectRDM[1]~4_combout $end
$var wire 1 8" UC|selectRDM[1]~6_combout $end
$var wire 1 9" UC|writeRDM~1_combout $end
$var wire 1 :" UC|writeRDM~2_combout $end
$var wire 1 ;" UC|writeRDM~3_combout $end
$var wire 1 <" UC|writeRDM~4_combout $end
$var wire 1 =" UC|writeRDM~5_combout $end
$var wire 1 >" UC|writeRDM~6_combout $end
$var wire 1 ?" ULA|Mux9~2_combout $end
$var wire 1 @" ULA|Mux9~3_combout $end
$var wire 1 A" ULA|Add0~9_combout $end
$var wire 1 B" ULA|Add0~10_combout $end
$var wire 1 C" ULA|Add0~11_combout $end
$var wire 1 D" ULA|Add0~12_combout $end
$var wire 1 E" ULA|Add0~13_combout $end
$var wire 1 F" ULA|Add0~21 $end
$var wire 1 G" ULA|Add0~23 $end
$var wire 1 H" ULA|Add0~25 $end
$var wire 1 I" ULA|Add0~27 $end
$var wire 1 J" ULA|Add0~29 $end
$var wire 1 K" ULA|Add0~30_combout $end
$var wire 1 L" ULA|Mux9~0_combout $end
$var wire 1 M" ULA|Mux9~1_combout $end
$var wire 1 N" ULA|Mux10~0_combout $end
$var wire 1 O" ULA|Mux10~1_combout $end
$var wire 1 P" ULA|Add0~28_combout $end
$var wire 1 Q" ULA|Mux10~2_combout $end
$var wire 1 R" ULA|Mux10~3_combout $end
$var wire 1 S" ULA|Mux10~4_combout $end
$var wire 1 T" RDM|conteudo[5]~5_combout $end
$var wire 1 U" MEM|ram_rtl_0|auto_generated|ram_block1a101~portadataout $end
$var wire 1 V" MEM|ram_rtl_0|auto_generated|ram_block1a117~portadataout $end
$var wire 1 W" MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout $end
$var wire 1 X" MEM|ram_rtl_0|auto_generated|ram_block1a69~portadataout $end
$var wire 1 Y" MEM|ram_rtl_0|auto_generated|ram_block1a85~portadataout $end
$var wire 1 Z" MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout $end
$var wire 1 [" MEM|ram_rtl_0|auto_generated|ram_block1a21~portadataout $end
$var wire 1 \" MEM|ram_rtl_0|auto_generated|ram_block1a5~portadataout $end
$var wire 1 ]" MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout $end
$var wire 1 ^" MEM|ram_rtl_0|auto_generated|ram_block1a53~portadataout $end
$var wire 1 _" MEM|ram_rtl_0|auto_generated|ram_block1a37~portadataout $end
$var wire 1 `" MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout $end
$var wire 1 a" MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout $end
$var wire 1 b" MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~35_combout $end
$var wire 1 c" PC|counter[5]~feeder_combout $end
$var wire 1 d" muxREM|q[5]~8_combout $end
$var wire 1 e" MEM|ram_rtl_0|auto_generated|ram_block1a100~portadataout $end
$var wire 1 f" MEM|ram_rtl_0|auto_generated|ram_block1a116~portadataout $end
$var wire 1 g" MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout $end
$var wire 1 h" MEM|ram_rtl_0|auto_generated|ram_block1a68~portadataout $end
$var wire 1 i" MEM|ram_rtl_0|auto_generated|ram_block1a84~portadataout $end
$var wire 1 j" MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout $end
$var wire 1 k" MEM|ram_rtl_0|auto_generated|ram_block1a52~portadataout $end
$var wire 1 l" MEM|ram_rtl_0|auto_generated|ram_block1a36~portadataout $end
$var wire 1 m" MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout $end
$var wire 1 n" MEM|ram_rtl_0|auto_generated|ram_block1a20~portadataout $end
$var wire 1 o" MEM|ram_rtl_0|auto_generated|ram_block1a4~portadataout $end
$var wire 1 p" MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout $end
$var wire 1 q" MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout $end
$var wire 1 r" MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~29_combout $end
$var wire 1 s" ULA|Mux11~0_combout $end
$var wire 1 t" ULA|Mux11~1_combout $end
$var wire 1 u" ULA|Add0~26_combout $end
$var wire 1 v" ULA|Mux11~2_combout $end
$var wire 1 w" ULA|Mux11~3_combout $end
$var wire 1 x" ULA|Mux11~4_combout $end
$var wire 1 y" ULA|Mux12~2_combout $end
$var wire 1 z" ULA|Mux12~3_combout $end
$var wire 1 {" ULA|Add0~24_combout $end
$var wire 1 |" ULA|Mux12~0_combout $end
$var wire 1 }" ULA|Mux12~1_combout $end
$var wire 1 ~" entrada[3]~input_o $end
$var wire 1 !# RDM|conteudo[3]~3_combout $end
$var wire 1 "# MEM|ram_rtl_0|auto_generated|ram_block1a99~portadataout $end
$var wire 1 ## MEM|ram_rtl_0|auto_generated|ram_block1a115~portadataout $end
$var wire 1 $# MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout $end
$var wire 1 %# MEM|ram_rtl_0|auto_generated|ram_block1a19~portadataout $end
$var wire 1 &# MEM|ram_rtl_0|auto_generated|ram_block1a3~portadataout $end
$var wire 1 '# MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout $end
$var wire 1 (# MEM|ram_rtl_0|auto_generated|ram_block1a51~portadataout $end
$var wire 1 )# MEM|ram_rtl_0|auto_generated|ram_block1a35~portadataout $end
$var wire 1 *# MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout $end
$var wire 1 +# MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout $end
$var wire 1 ,# MEM|ram_rtl_0|auto_generated|ram_block1a83~portadataout $end
$var wire 1 -# MEM|ram_rtl_0|auto_generated|ram_block1a67~portadataout $end
$var wire 1 .# MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout $end
$var wire 1 /# MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~23_combout $end
$var wire 1 0# muxREM|q[3]~6_combout $end
$var wire 1 1# MEM|ram_rtl_0|auto_generated|ram_block1a66~portadataout $end
$var wire 1 2# MEM|ram_rtl_0|auto_generated|ram_block1a82~portadataout $end
$var wire 1 3# MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout $end
$var wire 1 4# MEM|ram_rtl_0|auto_generated|ram_block1a98~portadataout $end
$var wire 1 5# MEM|ram_rtl_0|auto_generated|ram_block1a114~portadataout $end
$var wire 1 6# MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout $end
$var wire 1 7# MEM|ram_rtl_0|auto_generated|ram_block1a2~portadataout $end
$var wire 1 8# MEM|ram_rtl_0|auto_generated|ram_block1a18~portadataout $end
$var wire 1 9# MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout $end
$var wire 1 :# MEM|ram_rtl_0|auto_generated|ram_block1a50~portadataout $end
$var wire 1 ;# MEM|ram_rtl_0|auto_generated|ram_block1a34~portadataout $end
$var wire 1 <# MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout $end
$var wire 1 =# MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout $end
$var wire 1 ># MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~17_combout $end
$var wire 1 ?# ULA|Mux13~0_combout $end
$var wire 1 @# ULA|Mux13~1_combout $end
$var wire 1 A# ULA|Add0~22_combout $end
$var wire 1 B# ULA|Mux13~2_combout $end
$var wire 1 C# ULA|Mux13~3_combout $end
$var wire 1 D# ULA|Mux13~4_combout $end
$var wire 1 E# ULA|Mux14~2_combout $end
$var wire 1 F# ULA|Mux14~3_combout $end
$var wire 1 G# ULA|Mux14~0_combout $end
$var wire 1 H# ULA|Mux14~1_combout $end
$var wire 1 I# RDM|conteudo[1]~1_combout $end
$var wire 1 J# MEM|ram_rtl_0|auto_generated|ram_block1a81~portadataout $end
$var wire 1 K# MEM|ram_rtl_0|auto_generated|ram_block1a65~portadataout $end
$var wire 1 L# MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout $end
$var wire 1 M# MEM|ram_rtl_0|auto_generated|ram_block1a97~portadataout $end
$var wire 1 N# MEM|ram_rtl_0|auto_generated|ram_block1a113~portadataout $end
$var wire 1 O# MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout $end
$var wire 1 P# MEM|ram_rtl_0|auto_generated|ram_block1a49~portadataout $end
$var wire 1 Q# MEM|ram_rtl_0|auto_generated|ram_block1a33~portadataout $end
$var wire 1 R# MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout $end
$var wire 1 S# MEM|ram_rtl_0|auto_generated|ram_block1a17~portadataout $end
$var wire 1 T# MEM|ram_rtl_0|auto_generated|ram_block1a1~portadataout $end
$var wire 1 U# MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout $end
$var wire 1 V# MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout $end
$var wire 1 W# MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~11_combout $end
$var wire 1 X# PC|counter[1]~feeder_combout $end
$var wire 1 Y# muxREM|q[1]~4_combout $end
$var wire 1 Z# MEM|ram_rtl_0|auto_generated|ram_block1a119~portadataout $end
$var wire 1 [# MEM|ram_rtl_0|auto_generated|ram_block1a103~portadataout $end
$var wire 1 \# MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout $end
$var wire 1 ]# MEM|ram_rtl_0|auto_generated|ram_block1a87~portadataout $end
$var wire 1 ^# MEM|ram_rtl_0|auto_generated|ram_block1a71~portadataout $end
$var wire 1 _# MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout $end
$var wire 1 `# MEM|ram_rtl_0|auto_generated|ram_block1a23~portadataout $end
$var wire 1 a# MEM|ram_rtl_0|auto_generated|ram_block1a7~portadataout $end
$var wire 1 b# MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout $end
$var wire 1 c# MEM|ram_rtl_0|auto_generated|ram_block1a39~portadataout $end
$var wire 1 d# MEM|ram_rtl_0|auto_generated|ram_block1a55~portadataout $end
$var wire 1 e# MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout $end
$var wire 1 f# MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout $end
$var wire 1 g# MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~47_combout $end
$var wire 1 h# ULA|Add0~8_combout $end
$var wire 1 i# ULA|Add0~31 $end
$var wire 1 j# ULA|Add0~32_combout $end
$var wire 1 k# ULA|Mux8~2_combout $end
$var wire 1 l# ULA|Mux8~3_combout $end
$var wire 1 m# ULA|Mux8~0_combout $end
$var wire 1 n# ULA|Mux8~1_combout $end
$var wire 1 o# ULA|Equal0~2_combout $end
$var wire 1 p# ULA|Equal0~0_combout $end
$var wire 1 q# ULA|Equal0~1_combout $end
$var wire 1 r# ULA|Equal0~3_combout $end
$var wire 1 s# ULA|Equal0~4_combout $end
$var wire 1 t# ULA|Equal0~5_combout $end
$var wire 1 u# ffZ|conteudo~q $end
$var wire 1 v# UC|got0~5_combout $end
$var wire 1 w# UC|writePC~0_combout $end
$var wire 1 x# muxREM|q[13]~0_combout $end
$var wire 1 y# MEM|ram_rtl_0|auto_generated|ram_block1a104~portadataout $end
$var wire 1 z# MEM|ram_rtl_0|auto_generated|ram_block1a120~portadataout $end
$var wire 1 {# MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52_combout $end
$var wire 1 |# MEM|ram_rtl_0|auto_generated|ram_block1a8~portadataout $end
$var wire 1 }# MEM|ram_rtl_0|auto_generated|ram_block1a24~portadataout $end
$var wire 1 ~# MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48_combout $end
$var wire 1 !$ MEM|ram_rtl_0|auto_generated|ram_block1a40~portadataout $end
$var wire 1 "$ MEM|ram_rtl_0|auto_generated|ram_block1a56~portadataout $end
$var wire 1 #$ MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49_combout $end
$var wire 1 $$ MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50_combout $end
$var wire 1 %$ MEM|ram_rtl_0|auto_generated|ram_block1a72~portadataout $end
$var wire 1 &$ MEM|ram_rtl_0|auto_generated|ram_block1a88~portadataout $end
$var wire 1 '$ MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51_combout $end
$var wire 1 ($ MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~53_combout $end
$var wire 1 )$ ULA|Mux7~0_combout $end
$var wire 1 *$ ULA|Mux7~1_combout $end
$var wire 1 +$ ULA|Add0~7_combout $end
$var wire 1 ,$ ULA|Add0~33 $end
$var wire 1 -$ ULA|Add0~34_combout $end
$var wire 1 .$ ULA|Mux7~2_combout $end
$var wire 1 /$ ULA|Mux7~3_combout $end
$var wire 1 0$ ULA|Mux7~4_combout $end
$var wire 1 1$ ULA|Add0~35 $end
$var wire 1 2$ ULA|Add0~37 $end
$var wire 1 3$ ULA|Add0~39 $end
$var wire 1 4$ ULA|Add0~41 $end
$var wire 1 5$ ULA|Add0~42_combout $end
$var wire 1 6$ ULA|Mux3~0_combout $end
$var wire 1 7$ ULA|Mux3~1_combout $end
$var wire 1 8$ ULA|Mux3~2_combout $end
$var wire 1 9$ ULA|Mux3~3_combout $end
$var wire 1 :$ ULA|Mux3~4_combout $end
$var wire 1 ;$ ULA|Mux2~0_combout $end
$var wire 1 <$ ULA|Mux2~1_combout $end
$var wire 1 =$ ULA|Add0~44_combout $end
$var wire 1 >$ ULA|Mux2~2_combout $end
$var wire 1 ?$ ULA|Mux2~3_combout $end
$var wire 1 @$ RDM|conteudo[13]~13_combout $end
$var wire 1 A$ MEM|ram_rtl_0|auto_generated|ram_block1a77~portadataout $end
$var wire 1 B$ MEM|ram_rtl_0|auto_generated|ram_block1a93~portadataout $end
$var wire 1 C$ MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81_combout $end
$var wire 1 D$ MEM|ram_rtl_0|auto_generated|ram_block1a125~portadataout $end
$var wire 1 E$ MEM|ram_rtl_0|auto_generated|ram_block1a109~portadataout $end
$var wire 1 F$ MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82_combout $end
$var wire 1 G$ MEM|ram_rtl_0|auto_generated|ram_block1a29~portadataout $end
$var wire 1 H$ MEM|ram_rtl_0|auto_generated|ram_block1a13~portadataout $end
$var wire 1 I$ MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78_combout $end
$var wire 1 J$ MEM|ram_rtl_0|auto_generated|ram_block1a61~portadataout $end
$var wire 1 K$ MEM|ram_rtl_0|auto_generated|ram_block1a45~portadataout $end
$var wire 1 L$ MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79_combout $end
$var wire 1 M$ MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80_combout $end
$var wire 1 N$ MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~83_combout $end
$var wire 1 O$ DECOD|Mux15~5_combout $end
$var wire 1 P$ UC|opULA[2]~6_combout $end
$var wire 1 Q$ ULA|Mux0~2_combout $end
$var wire 1 R$ ULA|Mux0~3_combout $end
$var wire 1 S$ ffN|conteudo~q $end
$var wire 1 T$ entrada[15]~input_o $end
$var wire 1 U$ RDM|conteudo[15]~15_combout $end
$var wire 1 V$ RDM|conteudo[15]~feeder_combout $end
$var wire 1 W$ MEM|ram_rtl_0|auto_generated|ram_block1a111~portadataout $end
$var wire 1 X$ MEM|ram_rtl_0|auto_generated|ram_block1a127~portadataout $end
$var wire 1 Y$ MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94_combout $end
$var wire 1 Z$ MEM|ram_rtl_0|auto_generated|ram_block1a95~portadataout $end
$var wire 1 [$ MEM|ram_rtl_0|auto_generated|ram_block1a79~portadataout $end
$var wire 1 \$ MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93_combout $end
$var wire 1 ]$ MEM|ram_rtl_0|auto_generated|ram_block1a63~portadataout $end
$var wire 1 ^$ MEM|ram_rtl_0|auto_generated|ram_block1a47~portadataout $end
$var wire 1 _$ MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91_combout $end
$var wire 1 `$ MEM|ram_rtl_0|auto_generated|ram_block1a15~portadataout $end
$var wire 1 a$ MEM|ram_rtl_0|auto_generated|ram_block1a31~portadataout $end
$var wire 1 b$ MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90_combout $end
$var wire 1 c$ MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92_combout $end
$var wire 1 d$ MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~95_combout $end
$var wire 1 e$ muxREM|q[15]~1_combout $end
$var wire 1 f$ MEM|ram_rtl_0|auto_generated|ram_block1a91~portadataout $end
$var wire 1 g$ MEM|ram_rtl_0|auto_generated|ram_block1a75~portadataout $end
$var wire 1 h$ MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69_combout $end
$var wire 1 i$ MEM|ram_rtl_0|auto_generated|ram_block1a107~portadataout $end
$var wire 1 j$ MEM|ram_rtl_0|auto_generated|ram_block1a123~portadataout $end
$var wire 1 k$ MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70_combout $end
$var wire 1 l$ MEM|ram_rtl_0|auto_generated|ram_block1a59~portadataout $end
$var wire 1 m$ MEM|ram_rtl_0|auto_generated|ram_block1a43~portadataout $end
$var wire 1 n$ MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67_combout $end
$var wire 1 o$ MEM|ram_rtl_0|auto_generated|ram_block1a11~portadataout $end
$var wire 1 p$ MEM|ram_rtl_0|auto_generated|ram_block1a27~portadataout $end
$var wire 1 q$ MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66_combout $end
$var wire 1 r$ MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68_combout $end
$var wire 1 s$ MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~71_combout $end
$var wire 1 t$ ULA|Add0~40_combout $end
$var wire 1 u$ ULA|Mux4~0_combout $end
$var wire 1 v$ ULA|Mux4~1_combout $end
$var wire 1 w$ ULA|Mux4~2_combout $end
$var wire 1 x$ ULA|Mux4~3_combout $end
$var wire 1 y$ AC|conteudo[11]~feeder_combout $end
$var wire 1 z$ ULA|Mux5~0_combout $end
$var wire 1 {$ ULA|Mux5~1_combout $end
$var wire 1 |$ ULA|Add0~38_combout $end
$var wire 1 }$ ULA|Mux5~2_combout $end
$var wire 1 ~$ ULA|Mux5~3_combout $end
$var wire 1 !% ULA|Mux5~4_combout $end
$var wire 1 "% RDM|conteudo[10]~10_combout $end
$var wire 1 #% MEM|ram_rtl_0|auto_generated|ram_block1a122~portadataout $end
$var wire 1 $% MEM|ram_rtl_0|auto_generated|ram_block1a106~portadataout $end
$var wire 1 %% MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64_combout $end
$var wire 1 &% MEM|ram_rtl_0|auto_generated|ram_block1a74~portadataout $end
$var wire 1 '% MEM|ram_rtl_0|auto_generated|ram_block1a90~portadataout $end
$var wire 1 (% MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63_combout $end
$var wire 1 )% MEM|ram_rtl_0|auto_generated|ram_block1a26~portadataout $end
$var wire 1 *% MEM|ram_rtl_0|auto_generated|ram_block1a10~portadataout $end
$var wire 1 +% MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60_combout $end
$var wire 1 ,% MEM|ram_rtl_0|auto_generated|ram_block1a58~portadataout $end
$var wire 1 -% MEM|ram_rtl_0|auto_generated|ram_block1a42~portadataout $end
$var wire 1 .% MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61_combout $end
$var wire 1 /% MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62_combout $end
$var wire 1 0% MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~65_combout $end
$var wire 1 1% UC|writeOUT~0_combout $end
$var wire 1 2% UC|opULA[0]~4_combout $end
$var wire 1 3% ULA|Mux1~0_combout $end
$var wire 1 4% ULA|Mux1~2_combout $end
$var wire 1 5% ULA|Mux1~3_combout $end
$var wire 1 6% ULA|Add0~46_combout $end
$var wire 1 7% ULA|Mux1~4_combout $end
$var wire 1 8% ULA|Mux1~5_combout $end
$var wire 1 9% ULA|Mux1~6_combout $end
$var wire 1 :% RDM|conteudo[14]~14_combout $end
$var wire 1 ;% MEM|ram_rtl_0|auto_generated|ram_block1a110~portadataout $end
$var wire 1 <% MEM|ram_rtl_0|auto_generated|ram_block1a126~portadataout $end
$var wire 1 =% MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88_combout $end
$var wire 1 >% MEM|ram_rtl_0|auto_generated|ram_block1a62~portadataout $end
$var wire 1 ?% MEM|ram_rtl_0|auto_generated|ram_block1a46~portadataout $end
$var wire 1 @% MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85_combout $end
$var wire 1 A% MEM|ram_rtl_0|auto_generated|ram_block1a14~portadataout $end
$var wire 1 B% MEM|ram_rtl_0|auto_generated|ram_block1a30~portadataout $end
$var wire 1 C% MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84_combout $end
$var wire 1 D% MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86_combout $end
$var wire 1 E% MEM|ram_rtl_0|auto_generated|ram_block1a78~portadataout $end
$var wire 1 F% MEM|ram_rtl_0|auto_generated|ram_block1a94~portadataout $end
$var wire 1 G% MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87_combout $end
$var wire 1 H% MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~89_combout $end
$var wire 1 I% DECOD|Mux15~8_combout $end
$var wire 1 J% UC|got0~6_combout $end
$var wire 1 K% UC|got0~3_combout $end
$var wire 1 L% UC|got0~4_combout $end
$var wire 1 M% UC|got0~1_combout $end
$var wire 1 N% UC|got0~0_combout $end
$var wire 1 O% UC|got0~2_combout $end
$var wire 1 P% UC|RwriteAC~2_combout $end
$var wire 1 Q% UC|got0~9_combout $end
$var wire 1 R% DECOD|Mux15~12_combout $end
$var wire 1 S% DECOD|Mux15~11_combout $end
$var wire 1 T% UC|got0~10_combout $end
$var wire 1 U% UC|got0~8_combout $end
$var wire 1 V% UC|got0~11_combout $end
$var wire 1 W% UC|got0~12_combout $end
$var wire 1 X% UC|t0~q $end
$var wire 1 Y% UC|t1~0_combout $end
$var wire 1 Z% UC|t1~q $end
$var wire 1 [% UC|t2~0_combout $end
$var wire 1 \% UC|t2~q $end
$var wire 1 ]% UC|t3~0_combout $end
$var wire 1 ^% UC|t3~q $end
$var wire 1 _% UC|RwriteRDM~2_combout $end
$var wire 1 `% UC|selectRDM[0]~3_combout $end
$var wire 1 a% entrada[12]~input_o $end
$var wire 1 b% RDM|conteudo[12]~12_combout $end
$var wire 1 c% MEM|ram_rtl_0|auto_generated|ram_block1a108~portadataout $end
$var wire 1 d% MEM|ram_rtl_0|auto_generated|ram_block1a124~portadataout $end
$var wire 1 e% MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76_combout $end
$var wire 1 f% MEM|ram_rtl_0|auto_generated|ram_block1a12~portadataout $end
$var wire 1 g% MEM|ram_rtl_0|auto_generated|ram_block1a28~portadataout $end
$var wire 1 h% MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72_combout $end
$var wire 1 i% MEM|ram_rtl_0|auto_generated|ram_block1a44~portadataout $end
$var wire 1 j% MEM|ram_rtl_0|auto_generated|ram_block1a60~portadataout $end
$var wire 1 k% MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73_combout $end
$var wire 1 l% MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74_combout $end
$var wire 1 m% MEM|ram_rtl_0|auto_generated|ram_block1a76~portadataout $end
$var wire 1 n% MEM|ram_rtl_0|auto_generated|ram_block1a92~portadataout $end
$var wire 1 o% MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75_combout $end
$var wire 1 p% MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~77_combout $end
$var wire 1 q% DECOD|Mux15~14_combout $end
$var wire 1 r% UC|opULA[2]~5_combout $end
$var wire 1 s% ULA|Mux1~1_combout $end
$var wire 1 t% ULA|Mux6~2_combout $end
$var wire 1 u% ULA|Mux6~3_combout $end
$var wire 1 v% ULA|Add0~36_combout $end
$var wire 1 w% ULA|Mux6~0_combout $end
$var wire 1 x% ULA|Mux6~1_combout $end
$var wire 1 y% AC|conteudo[9]~feeder_combout $end
$var wire 1 z% RDM|conteudo[9]~9_combout $end
$var wire 1 {% MEM|ram_rtl_0|auto_generated|ram_block1a105~portadataout $end
$var wire 1 |% MEM|ram_rtl_0|auto_generated|ram_block1a121~portadataout $end
$var wire 1 }% MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58_combout $end
$var wire 1 ~% MEM|ram_rtl_0|auto_generated|ram_block1a89~portadataout $end
$var wire 1 !& MEM|ram_rtl_0|auto_generated|ram_block1a73~portadataout $end
$var wire 1 "& MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57_combout $end
$var wire 1 #& MEM|ram_rtl_0|auto_generated|ram_block1a25~portadataout $end
$var wire 1 $& MEM|ram_rtl_0|auto_generated|ram_block1a9~portadataout $end
$var wire 1 %& MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54_combout $end
$var wire 1 && MEM|ram_rtl_0|auto_generated|ram_block1a41~portadataout $end
$var wire 1 '& MEM|ram_rtl_0|auto_generated|ram_block1a57~portadataout $end
$var wire 1 (& MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55_combout $end
$var wire 1 )& MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56_combout $end
$var wire 1 *& MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~59_combout $end
$var wire 1 +& UC|opULA[1]~0_combout $end
$var wire 1 ,& UC|opULA[1]~1_combout $end
$var wire 1 -& UC|opULA[1]~2_combout $end
$var wire 1 .& ULA|Mux15~2_combout $end
$var wire 1 /& ULA|Add0~18_combout $end
$var wire 1 0& ULA|Mux15~0_combout $end
$var wire 1 1& ULA|Mux15~1_combout $end
$var wire 1 2& ULA|Mux15~3_combout $end
$var wire 1 3& entrada[0]~input_o $end
$var wire 1 4& RDM|conteudo[0]~0_combout $end
$var wire 1 5& MEM|ram_rtl_0|auto_generated|ram_block1a64~portadataout $end
$var wire 1 6& MEM|ram_rtl_0|auto_generated|ram_block1a80~portadataout $end
$var wire 1 7& MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout $end
$var wire 1 8& MEM|ram_rtl_0|auto_generated|ram_block1a96~portadataout $end
$var wire 1 9& MEM|ram_rtl_0|auto_generated|ram_block1a112~portadataout $end
$var wire 1 :& MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout $end
$var wire 1 ;& MEM|ram_rtl_0|auto_generated|ram_block1a48~portadataout $end
$var wire 1 <& MEM|ram_rtl_0|auto_generated|ram_block1a32~portadataout $end
$var wire 1 =& MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout $end
$var wire 1 >& MEM|ram_rtl_0|auto_generated|ram_block1a16~portadataout $end
$var wire 1 ?& MEM|ram_rtl_0|auto_generated|ram_block1a0~portadataout $end
$var wire 1 @& MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout $end
$var wire 1 A& MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout $end
$var wire 1 B& MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~5_combout $end
$var wire 1 C& OUT|conteudo[0]~feeder_combout $end
$var wire 1 D& UC|writeOUT~1_combout $end
$var wire 1 E& OUT|conteudo[3]~feeder_combout $end
$var wire 1 F& OUT|conteudo[4]~feeder_combout $end
$var wire 1 G& OUT|conteudo[6]~feeder_combout $end
$var wire 1 H& OUT|conteudo[7]~feeder_combout $end
$var wire 1 I& OUT|conteudo[8]~feeder_combout $end
$var wire 1 J& OUT|conteudo[9]~feeder_combout $end
$var wire 1 K& OUT|conteudo[10]~feeder_combout $end
$var wire 1 L& OUT|conteudo[11]~feeder_combout $end
$var wire 1 M& OUT|conteudo[12]~feeder_combout $end
$var wire 1 N& OUT|conteudo[13]~feeder_combout $end
$var wire 1 O& OUT|conteudo[14]~feeder_combout $end
$var wire 1 P& OUT|conteudo[15]~feeder_combout $end
$var wire 1 Q& PC|counter [15] $end
$var wire 1 R& PC|counter [14] $end
$var wire 1 S& PC|counter [13] $end
$var wire 1 T& PC|counter [12] $end
$var wire 1 U& PC|counter [11] $end
$var wire 1 V& PC|counter [10] $end
$var wire 1 W& PC|counter [9] $end
$var wire 1 X& PC|counter [8] $end
$var wire 1 Y& PC|counter [7] $end
$var wire 1 Z& PC|counter [6] $end
$var wire 1 [& PC|counter [5] $end
$var wire 1 \& PC|counter [4] $end
$var wire 1 ]& PC|counter [3] $end
$var wire 1 ^& PC|counter [2] $end
$var wire 1 _& PC|counter [1] $end
$var wire 1 `& PC|counter [0] $end
$var wire 1 a& REM|conteudo [15] $end
$var wire 1 b& REM|conteudo [14] $end
$var wire 1 c& REM|conteudo [13] $end
$var wire 1 d& REM|conteudo [12] $end
$var wire 1 e& REM|conteudo [11] $end
$var wire 1 f& REM|conteudo [10] $end
$var wire 1 g& REM|conteudo [9] $end
$var wire 1 h& REM|conteudo [8] $end
$var wire 1 i& REM|conteudo [7] $end
$var wire 1 j& REM|conteudo [6] $end
$var wire 1 k& REM|conteudo [5] $end
$var wire 1 l& REM|conteudo [4] $end
$var wire 1 m& REM|conteudo [3] $end
$var wire 1 n& REM|conteudo [2] $end
$var wire 1 o& REM|conteudo [1] $end
$var wire 1 p& REM|conteudo [0] $end
$var wire 1 q& AC|conteudo [15] $end
$var wire 1 r& AC|conteudo [14] $end
$var wire 1 s& AC|conteudo [13] $end
$var wire 1 t& AC|conteudo [12] $end
$var wire 1 u& AC|conteudo [11] $end
$var wire 1 v& AC|conteudo [10] $end
$var wire 1 w& AC|conteudo [9] $end
$var wire 1 x& AC|conteudo [8] $end
$var wire 1 y& AC|conteudo [7] $end
$var wire 1 z& AC|conteudo [6] $end
$var wire 1 {& AC|conteudo [5] $end
$var wire 1 |& AC|conteudo [4] $end
$var wire 1 }& AC|conteudo [3] $end
$var wire 1 ~& AC|conteudo [2] $end
$var wire 1 !' AC|conteudo [1] $end
$var wire 1 "' AC|conteudo [0] $end
$var wire 1 #' MEM|ram_rtl_0|auto_generated|address_reg_a [2] $end
$var wire 1 $' MEM|ram_rtl_0|auto_generated|address_reg_a [1] $end
$var wire 1 %' MEM|ram_rtl_0|auto_generated|address_reg_a [0] $end
$var wire 1 &' RI|conteudo [15] $end
$var wire 1 '' RI|conteudo [14] $end
$var wire 1 (' RI|conteudo [13] $end
$var wire 1 )' RI|conteudo [12] $end
$var wire 1 *' RI|conteudo [11] $end
$var wire 1 +' RI|conteudo [10] $end
$var wire 1 ,' RI|conteudo [9] $end
$var wire 1 -' RI|conteudo [8] $end
$var wire 1 .' RI|conteudo [7] $end
$var wire 1 /' RI|conteudo [6] $end
$var wire 1 0' RI|conteudo [5] $end
$var wire 1 1' RI|conteudo [4] $end
$var wire 1 2' RI|conteudo [3] $end
$var wire 1 3' RI|conteudo [2] $end
$var wire 1 4' RI|conteudo [1] $end
$var wire 1 5' RI|conteudo [0] $end
$var wire 1 6' OUT|conteudo [15] $end
$var wire 1 7' OUT|conteudo [14] $end
$var wire 1 8' OUT|conteudo [13] $end
$var wire 1 9' OUT|conteudo [12] $end
$var wire 1 :' OUT|conteudo [11] $end
$var wire 1 ;' OUT|conteudo [10] $end
$var wire 1 <' OUT|conteudo [9] $end
$var wire 1 =' OUT|conteudo [8] $end
$var wire 1 >' OUT|conteudo [7] $end
$var wire 1 ?' OUT|conteudo [6] $end
$var wire 1 @' OUT|conteudo [5] $end
$var wire 1 A' OUT|conteudo [4] $end
$var wire 1 B' OUT|conteudo [3] $end
$var wire 1 C' OUT|conteudo [2] $end
$var wire 1 D' OUT|conteudo [1] $end
$var wire 1 E' OUT|conteudo [0] $end
$var wire 1 F' DECOD|operacao [15] $end
$var wire 1 G' DECOD|operacao [14] $end
$var wire 1 H' DECOD|operacao [13] $end
$var wire 1 I' DECOD|operacao [12] $end
$var wire 1 J' DECOD|operacao [11] $end
$var wire 1 K' DECOD|operacao [10] $end
$var wire 1 L' DECOD|operacao [9] $end
$var wire 1 M' DECOD|operacao [8] $end
$var wire 1 N' DECOD|operacao [7] $end
$var wire 1 O' DECOD|operacao [6] $end
$var wire 1 P' DECOD|operacao [5] $end
$var wire 1 Q' DECOD|operacao [4] $end
$var wire 1 R' DECOD|operacao [3] $end
$var wire 1 S' DECOD|operacao [2] $end
$var wire 1 T' DECOD|operacao [1] $end
$var wire 1 U' DECOD|operacao [0] $end
$var wire 1 V' MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3] $end
$var wire 1 W' MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [2] $end
$var wire 1 X' MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [1] $end
$var wire 1 Y' MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [0] $end
$var wire 1 Z' RDM|conteudo [15] $end
$var wire 1 [' RDM|conteudo [14] $end
$var wire 1 \' RDM|conteudo [13] $end
$var wire 1 ]' RDM|conteudo [12] $end
$var wire 1 ^' RDM|conteudo [11] $end
$var wire 1 _' RDM|conteudo [10] $end
$var wire 1 `' RDM|conteudo [9] $end
$var wire 1 a' RDM|conteudo [8] $end
$var wire 1 b' RDM|conteudo [7] $end
$var wire 1 c' RDM|conteudo [6] $end
$var wire 1 d' RDM|conteudo [5] $end
$var wire 1 e' RDM|conteudo [4] $end
$var wire 1 f' RDM|conteudo [3] $end
$var wire 1 g' RDM|conteudo [2] $end
$var wire 1 h' RDM|conteudo [1] $end
$var wire 1 i' RDM|conteudo [0] $end
$var wire 1 j' MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0] $end
$var wire 1 k' MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 l' MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0] $end
$var wire 1 m' MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0] $end
$var wire 1 n' MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0] $end
$var wire 1 o' MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0] $end
$var wire 1 p' MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0] $end
$var wire 1 q' MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0] $end
$var wire 1 r' MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0] $end
$var wire 1 s' MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 t' MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0] $end
$var wire 1 u' MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0] $end
$var wire 1 v' MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0] $end
$var wire 1 w' MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0] $end
$var wire 1 x' MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0] $end
$var wire 1 y' MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0] $end
$var wire 1 z' MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 {' MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 |' MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0] $end
$var wire 1 }' MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0] $end
$var wire 1 ~' MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0] $end
$var wire 1 !( MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0] $end
$var wire 1 "( MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0] $end
$var wire 1 #( MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0] $end
$var wire 1 $( MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0] $end
$var wire 1 %( MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 &( MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0] $end
$var wire 1 '( MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0] $end
$var wire 1 (( MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0] $end
$var wire 1 )( MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0] $end
$var wire 1 *( MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0] $end
$var wire 1 +( MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0] $end
$var wire 1 ,( MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0] $end
$var wire 1 -( MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 .( MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0] $end
$var wire 1 /( MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0] $end
$var wire 1 0( MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0] $end
$var wire 1 1( MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0] $end
$var wire 1 2( MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0] $end
$var wire 1 3( MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0] $end
$var wire 1 4( MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0] $end
$var wire 1 5( MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 6( MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0] $end
$var wire 1 7( MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0] $end
$var wire 1 8( MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0] $end
$var wire 1 9( MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0] $end
$var wire 1 :( MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0] $end
$var wire 1 ;( MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0] $end
$var wire 1 <( MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0] $end
$var wire 1 =( MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 >( MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0] $end
$var wire 1 ?( MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0] $end
$var wire 1 @( MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0] $end
$var wire 1 A( MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0] $end
$var wire 1 B( MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0] $end
$var wire 1 C( MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0] $end
$var wire 1 D( MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0] $end
$var wire 1 E( MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 F( MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0] $end
$var wire 1 G( MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0] $end
$var wire 1 H( MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0] $end
$var wire 1 I( MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0] $end
$var wire 1 J( MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0] $end
$var wire 1 K( MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0] $end
$var wire 1 L( MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0] $end
$var wire 1 M( MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 N( MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0] $end
$var wire 1 O( MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0] $end
$var wire 1 P( MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0] $end
$var wire 1 Q( MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0] $end
$var wire 1 R( MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0] $end
$var wire 1 S( MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0] $end
$var wire 1 T( MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0] $end
$var wire 1 U( MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 V( MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0] $end
$var wire 1 W( MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0] $end
$var wire 1 X( MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0] $end
$var wire 1 Y( MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0] $end
$var wire 1 Z( MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0] $end
$var wire 1 [( MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0] $end
$var wire 1 \( MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0] $end
$var wire 1 ]( MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 ^( MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0] $end
$var wire 1 _( MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0] $end
$var wire 1 `( MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0] $end
$var wire 1 a( MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0] $end
$var wire 1 b( MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0] $end
$var wire 1 c( MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0] $end
$var wire 1 d( MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0] $end
$var wire 1 e( MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 f( MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0] $end
$var wire 1 g( MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0] $end
$var wire 1 h( MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0] $end
$var wire 1 i( MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0] $end
$var wire 1 j( MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0] $end
$var wire 1 k( MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0] $end
$var wire 1 l( MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0] $end
$var wire 1 m( MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 n( MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0] $end
$var wire 1 o( MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0] $end
$var wire 1 p( MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0] $end
$var wire 1 q( MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0] $end
$var wire 1 r( MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0] $end
$var wire 1 s( MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0] $end
$var wire 1 t( MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0] $end
$var wire 1 u( MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 v( MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0] $end
$var wire 1 w( MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0] $end
$var wire 1 x( MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0] $end
$var wire 1 y( MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0] $end
$var wire 1 z( MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0] $end
$var wire 1 {( MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0] $end
$var wire 1 |( MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0] $end
$var wire 1 }( MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 ~( MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0] $end
$var wire 1 !) MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0] $end
$var wire 1 ") MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0] $end
$var wire 1 #) MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0] $end
$var wire 1 $) MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0] $end
$var wire 1 %) MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0] $end
$var wire 1 &) MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0] $end
$var wire 1 ') MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 () MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0] $end
$var wire 1 )) MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0] $end
$var wire 1 *) MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0] $end
$var wire 1 +) MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0] $end
$var wire 1 ,) MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0] $end
$var wire 1 -) MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b101010 "
1#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
x=
0>
1?
x@
1A
1B
1C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
1T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
1m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
1}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
10!
01!
12!
03!
04!
05!
06!
17!
08!
09!
0:!
0;!
0<!
1=!
0>!
1?!
0@!
1A!
1B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
1U!
0V!
0W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
11"
02"
03"
04"
05"
16"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
1?"
1@"
0A"
0B"
0C"
0D"
0E"
0F"
1G"
0H"
1I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
1y"
1z"
0{"
0|"
0}"
1~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
1E#
1F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
1i#
0j#
1k#
1l#
0m#
0n#
1o#
0p#
1q#
1r#
1s#
1t#
0u#
1v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
11$
02$
13$
04$
05$
06$
07$
08$
09$
0:$
1;$
1<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
1u$
1v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
1S%
1T%
0U%
0V%
1W%
0X%
1Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
1t%
1u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
10&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0`&
0_&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
0W&
0V&
0U&
0T&
0S&
0R&
0Q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0b&
0a&
0"'
0!'
0~&
0}&
0|&
0{&
0z&
0y&
0x&
0w&
0v&
0u&
0t&
0s&
0r&
zq&
0%'
0$'
0#'
z5'
z4'
z3'
z2'
z1'
z0'
z/'
z.'
z-'
0,'
0+'
0*'
0)'
0('
0''
0&'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
0>'
0='
0<'
0;'
0:'
09'
08'
07'
06'
zU'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0G'
1F'
zY'
zX'
zW'
1V'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
$end
#10000
1!
1^
0=
1_
1X%
1Z%
1U
0T
0?!
01"
1$
0#
1[%
0Y%
0E!
1;"
18"
0L!
1>"
#10001
1}(
1](
1u(
1H$
1*%
1A%
1I$
1+%
1C%
1M$
1/%
1D%
1N$
10%
1H%
#20000
0!
0^
1=
0_
#30000
1!
1^
0=
1_
1['
1_'
1\'
1\%
0Z%
0U
1V
1.!
1%!
1/!
1]%
11"
0$
1%
1O&
1F!
1K&
1s!
1r!
1N&
1x#
0[%
16%
1|$
1=$
0;"
08"
17%
1}$
1>$
0>"
18%
1~$
1?$
19%
1!%
0t#
0s#
#40000
0!
0^
1=
0_
#50000
1!
1^
0=
1_
1''
1+'
1('
1^%
0\%
0V
1W
0S%
1<!
1_%
10"
0]%
1f
0%
1&
0F'
1R'
1g
0T%
1J!
0B!
0=!
1?!
1E!
1L!
0x#
0s!
0F!
#60000
0!
0^
1=
0_
#70000
1!
1^
0=
1_
0^%
1n
1X
0W
0_%
12"
01"
1'
0&
1h
0g
0?!
1<"
18"
1;"
0E!
1="
1>"
0L!
1x#
1s!
1F!
#80000
0!
0^
1=
0_
#90000
1!
1^
0=
1_
0n
1i
1Y
0X
02"
11"
1K%
11%
1(
0'
1o
0h
0<"
08"
0;"
1L%
1D&
1v
0="
0>"
0W%
0f
0o
#100000
0!
0^
1=
0_
#110000
1!
1^
0=
1_
0X%
17'
18'
1;'
0i
0Y
1N
1Q
1R
1T
1?!
0K%
01%
0(
12
1/
1.
1#
1E!
0L%
0D&
0v
1L!
0x#
0s!
0F!
1W%
1Y%
#120000
0!
0^
1=
0_
#130000
1!
1^
0=
1_
1X%
1Z%
1U
0T
0?!
01"
1$
0#
1[%
0Y%
0E!
1;"
18"
0L!
1>"
1x#
1s!
1F!
#140000
0!
0^
1=
0_
#150000
1!
1^
0=
1_
1\%
0Z%
0U
1V
1]%
11"
0$
1%
0[%
0;"
08"
0>"
#160000
0!
0^
1=
0_
#170000
1!
1^
0=
1_
1^%
0\%
0V
1W
1_%
0]%
1f
0%
1&
1?!
1g
1E!
1L!
0x#
0s!
0F!
#180000
0!
0^
1=
0_
#190000
1!
1^
0=
1_
0^%
1n
1X
0W
0_%
12"
01"
1'
0&
1h
0g
0?!
1<"
18"
1;"
0E!
1="
1>"
0L!
1x#
1s!
1F!
#200000
0!
0^
1=
0_
#210000
1!
1^
0=
1_
0n
1i
1Y
0X
02"
11"
1K%
11%
1(
0'
1o
0h
0<"
08"
0;"
1L%
1D&
1v
0="
0>"
0W%
0f
0o
#220000
0!
0^
1=
0_
#230000
1!
1^
0=
1_
0X%
0i
0Y
1T
1?!
0K%
01%
0(
1#
1E!
0L%
0D&
0v
1L!
0x#
0s!
0F!
1W%
1Y%
#240000
0!
0^
1=
0_
#250000
1!
1^
0=
1_
1X%
1Z%
1U
0T
0?!
01"
1$
0#
1[%
0Y%
0E!
1;"
18"
0L!
1>"
1x#
1s!
1F!
#260000
0!
0^
1=
0_
#270000
1!
1^
0=
1_
1\%
0Z%
0U
1V
1]%
11"
0$
1%
0[%
0;"
08"
0>"
#280000
0!
0^
1=
0_
#290000
1!
1^
0=
1_
1^%
0\%
0V
1W
1_%
0]%
1f
0%
1&
1?!
1g
1E!
1L!
0x#
0s!
0F!
#300000
0!
0^
1=
0_
#310000
1!
1^
0=
1_
0^%
1n
1X
0W
0_%
12"
01"
1'
0&
1h
0g
0?!
1<"
18"
1;"
0E!
1="
1>"
0L!
1x#
1s!
1F!
#320000
0!
0^
1=
0_
#330000
1!
1^
0=
1_
0n
1i
1Y
0X
02"
11"
1K%
11%
1(
0'
1o
0h
0<"
08"
0;"
1L%
1D&
1v
0="
0>"
0W%
0f
0o
#340000
0!
0^
1=
0_
#350000
1!
1^
0=
1_
0X%
0i
0Y
1T
1?!
0K%
01%
0(
1#
1E!
0L%
0D&
0v
1L!
0x#
0s!
0F!
1W%
1Y%
#360000
0!
0^
1=
0_
#370000
1!
1^
0=
1_
1X%
1Z%
1U
0T
0?!
01"
1$
0#
1[%
0Y%
0E!
1;"
18"
0L!
1>"
1x#
1s!
1F!
#380000
0!
0^
1=
0_
#390000
1!
1^
0=
1_
1\%
0Z%
0U
1V
1]%
11"
0$
1%
0[%
0;"
08"
0>"
#400000
0!
0^
1=
0_
#410000
1!
1^
0=
1_
1^%
0\%
0V
1W
1_%
0]%
1f
0%
1&
1?!
1g
1E!
1L!
0x#
0s!
0F!
#420000
0!
0^
1=
0_
#430000
1!
1^
0=
1_
0^%
1n
1X
0W
0_%
12"
01"
1'
0&
1h
0g
0?!
1<"
18"
1;"
0E!
1="
1>"
0L!
1x#
1s!
1F!
#440000
0!
0^
1=
0_
#450000
1!
1^
0=
1_
0n
1i
1Y
0X
02"
11"
1K%
11%
1(
0'
1o
0h
0<"
08"
0;"
1L%
1D&
1v
0="
0>"
0W%
0f
0o
#460000
0!
0^
1=
0_
#470000
1!
1^
0=
1_
0X%
0i
0Y
1T
1?!
0K%
01%
0(
1#
1E!
0L%
0D&
0v
1L!
0x#
0s!
0F!
1W%
1Y%
#480000
0!
0^
1=
0_
#490000
1!
1^
0=
1_
1X%
1Z%
1U
0T
0?!
01"
1$
0#
1[%
0Y%
0E!
1;"
18"
0L!
1>"
1x#
1s!
1F!
#500000
0!
0^
1=
0_
#510000
1!
1^
0=
1_
1\%
0Z%
0U
1V
1]%
11"
0$
1%
0[%
0;"
08"
0>"
#520000
0!
0^
1=
0_
#530000
1!
1^
0=
1_
1^%
0\%
0V
1W
1_%
0]%
1f
0%
1&
1?!
1g
1E!
1L!
0x#
0s!
0F!
#540000
0!
0^
1=
0_
#550000
1!
1^
0=
1_
0^%
1n
1X
0W
0_%
12"
01"
1'
0&
1h
0g
0?!
1<"
18"
1;"
0E!
1="
1>"
0L!
1x#
1s!
1F!
#560000
0!
0^
1=
0_
#570000
1!
1^
0=
1_
0n
1i
1Y
0X
02"
11"
1K%
11%
1(
0'
1o
0h
0<"
08"
0;"
1L%
1D&
1v
0="
0>"
0W%
0f
0o
#580000
0!
0^
1=
0_
#590000
1!
1^
0=
1_
0X%
0i
0Y
1T
1?!
0K%
01%
0(
1#
1E!
0L%
0D&
0v
1L!
0x#
0s!
0F!
1W%
1Y%
#600000
0!
0^
1=
0_
#610000
1!
1^
0=
1_
1X%
1Z%
1U
0T
0?!
01"
1$
0#
1[%
0Y%
0E!
1;"
18"
0L!
1>"
1x#
1s!
1F!
#620000
0!
0^
1=
0_
#630000
1!
1^
0=
1_
1\%
0Z%
0U
1V
1]%
11"
0$
1%
0[%
0;"
08"
0>"
#640000
0!
0^
1=
0_
#650000
1!
1^
0=
1_
1^%
0\%
0V
1W
1_%
0]%
1f
0%
1&
1?!
1g
1E!
1L!
0x#
0s!
0F!
#660000
0!
0^
1=
0_
#670000
1!
1^
0=
1_
0^%
1n
1X
0W
0_%
12"
01"
1'
0&
1h
0g
0?!
1<"
18"
1;"
0E!
1="
1>"
0L!
1x#
1s!
1F!
#680000
0!
0^
1=
0_
#690000
1!
1^
0=
1_
0n
1i
1Y
0X
02"
11"
1K%
11%
1(
0'
1o
0h
0<"
08"
0;"
1L%
1D&
1v
0="
0>"
0W%
0f
0o
#700000
0!
0^
1=
0_
#710000
1!
1^
0=
1_
0X%
0i
0Y
1T
1?!
0K%
01%
0(
1#
1E!
0L%
0D&
0v
1L!
0x#
0s!
0F!
1W%
1Y%
#720000
0!
0^
1=
0_
#730000
1!
1^
0=
1_
1X%
1Z%
1U
0T
0?!
01"
1$
0#
1[%
0Y%
0E!
1;"
18"
0L!
1>"
1x#
1s!
1F!
#740000
0!
0^
1=
0_
#750000
1!
1^
0=
1_
1\%
0Z%
0U
1V
1]%
11"
0$
1%
0[%
0;"
08"
0>"
#760000
0!
0^
1=
0_
#770000
1!
1^
0=
1_
1^%
0\%
0V
1W
1_%
0]%
1f
0%
1&
1?!
1g
1E!
1L!
0x#
0s!
0F!
#780000
0!
0^
1=
0_
#790000
1!
1^
0=
1_
0^%
1n
1X
0W
0_%
12"
01"
1'
0&
1h
0g
0?!
1<"
18"
1;"
0E!
1="
1>"
0L!
1x#
1s!
1F!
#800000
0!
0^
1=
0_
#810000
1!
1^
0=
1_
0n
1i
1Y
0X
02"
11"
1K%
11%
1(
0'
1o
0h
0<"
08"
0;"
1L%
1D&
1v
0="
0>"
0W%
0f
0o
#820000
0!
0^
1=
0_
#830000
1!
1^
0=
1_
0X%
0i
0Y
1T
1?!
0K%
01%
0(
1#
1E!
0L%
0D&
0v
1L!
0x#
0s!
0F!
1W%
1Y%
#840000
0!
0^
1=
0_
#850000
1!
1^
0=
1_
1X%
1Z%
1U
0T
0?!
01"
1$
0#
1[%
0Y%
0E!
1;"
18"
0L!
1>"
1x#
1s!
1F!
#860000
0!
0^
1=
0_
#870000
1!
1^
0=
1_
1\%
0Z%
0U
1V
1]%
11"
0$
1%
0[%
0;"
08"
0>"
#880000
0!
0^
1=
0_
#890000
1!
1^
0=
1_
1^%
0\%
0V
1W
1_%
0]%
1f
0%
1&
1?!
1g
1E!
1L!
0x#
0s!
0F!
#900000
0!
0^
1=
0_
#910000
1!
1^
0=
1_
0^%
1n
1X
0W
0_%
12"
01"
1'
0&
1h
0g
0?!
1<"
18"
1;"
0E!
1="
1>"
0L!
1x#
1s!
1F!
#920000
0!
0^
1=
0_
#930000
1!
1^
0=
1_
0n
1i
1Y
0X
02"
11"
1K%
11%
1(
0'
1o
0h
0<"
08"
0;"
1L%
1D&
1v
0="
0>"
0W%
0f
0o
#940000
0!
0^
1=
0_
#950000
1!
1^
0=
1_
0X%
0i
0Y
1T
1?!
0K%
01%
0(
1#
1E!
0L%
0D&
0v
1L!
0x#
0s!
0F!
1W%
1Y%
#960000
0!
0^
1=
0_
#970000
1!
1^
0=
1_
1X%
1Z%
1U
0T
0?!
01"
1$
0#
1[%
0Y%
0E!
1;"
18"
0L!
1>"
1x#
1s!
1F!
#980000
0!
0^
1=
0_
#990000
1!
1^
0=
1_
1\%
0Z%
0U
1V
1]%
11"
0$
1%
0[%
0;"
08"
0>"
#1000000
