Loading plugins phase: Elapsed time ==> 1s.679ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p E:\github\MPS\MPS_W22_Prakt_4.cydsn\MPS_W22_Prakt_4.cyprj -d CY8C5888AXI-LP096 -s E:\github\MPS\MPS_W22_Prakt_4.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 9s.841ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.055ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  MPS_W22_Prakt_4.v
Program  :   E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\github\MPS\MPS_W22_Prakt_4.cydsn\MPS_W22_Prakt_4.cyprj -dcpsoc3 MPS_W22_Prakt_4.v -verilog
======================================================================

======================================================================
Compiling:  MPS_W22_Prakt_4.v
Program  :   E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\github\MPS\MPS_W22_Prakt_4.cydsn\MPS_W22_Prakt_4.cyprj -dcpsoc3 MPS_W22_Prakt_4.v -verilog
======================================================================

======================================================================
Compiling:  MPS_W22_Prakt_4.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\github\MPS\MPS_W22_Prakt_4.cydsn\MPS_W22_Prakt_4.cyprj -dcpsoc3 -verilog MPS_W22_Prakt_4.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jan 09 15:17:39 2023


======================================================================
Compiling:  MPS_W22_Prakt_4.v
Program  :   vpp
Options  :    -yv2 -q10 MPS_W22_Prakt_4.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jan 09 15:17:39 2023

Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'MPS_W22_Prakt_4.ctl'.
E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  MPS_W22_Prakt_4.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\github\MPS\MPS_W22_Prakt_4.cydsn\MPS_W22_Prakt_4.cyprj -dcpsoc3 -verilog MPS_W22_Prakt_4.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jan 09 15:17:39 2023

Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\github\MPS\MPS_W22_Prakt_4.cydsn\codegentemp\MPS_W22_Prakt_4.ctl'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'E:\github\MPS\MPS_W22_Prakt_4.cydsn\codegentemp\MPS_W22_Prakt_4.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  MPS_W22_Prakt_4.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\github\MPS\MPS_W22_Prakt_4.cydsn\MPS_W22_Prakt_4.cyprj -dcpsoc3 -verilog MPS_W22_Prakt_4.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jan 09 15:17:40 2023

Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\github\MPS\MPS_W22_Prakt_4.cydsn\codegentemp\MPS_W22_Prakt_4.ctl'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'E:\github\MPS\MPS_W22_Prakt_4.cydsn\codegentemp\MPS_W22_Prakt_4.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_8
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_3
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	Net_510
	Net_511
	Net_512
	Net_513
	Net_514
	Net_515
	Net_516
	\Timer:Net_260\
	Net_506
	\Timer:TimerUDB:ctrl_ten\
	\Timer:TimerUDB:ctrl_cmode_0\
	\Timer:TimerUDB:ctrl_tmode_1\
	\Timer:TimerUDB:ctrl_tmode_0\
	\Timer:TimerUDB:ctrl_ic_1\
	\Timer:TimerUDB:ctrl_ic_0\
	Net_504
	\Timer:TimerUDB:zeros_3\
	\Timer:TimerUDB:zeros_2\
	\Timer:Net_102\
	\Timer:Net_266\
	\RegPrescaler:control_bus_7\
	\RegPrescaler:control_bus_6\
	\RegPrescaler:control_bus_5\
	\RegPrescaler:control_bus_4\
	\RegPrescaler:control_bus_3\
	\RegPrescaler:control_bus_2\
	\FreqDiv_4:MODULE_6:b_31\
	\FreqDiv_4:MODULE_6:b_30\
	\FreqDiv_4:MODULE_6:b_29\
	\FreqDiv_4:MODULE_6:b_28\
	\FreqDiv_4:MODULE_6:b_27\
	\FreqDiv_4:MODULE_6:b_26\
	\FreqDiv_4:MODULE_6:b_25\
	\FreqDiv_4:MODULE_6:b_24\
	\FreqDiv_4:MODULE_6:b_23\
	\FreqDiv_4:MODULE_6:b_22\
	\FreqDiv_4:MODULE_6:b_21\
	\FreqDiv_4:MODULE_6:b_20\
	\FreqDiv_4:MODULE_6:b_19\
	\FreqDiv_4:MODULE_6:b_18\
	\FreqDiv_4:MODULE_6:b_17\
	\FreqDiv_4:MODULE_6:b_16\
	\FreqDiv_4:MODULE_6:b_15\
	\FreqDiv_4:MODULE_6:b_14\
	\FreqDiv_4:MODULE_6:b_13\
	\FreqDiv_4:MODULE_6:b_12\
	\FreqDiv_4:MODULE_6:b_11\
	\FreqDiv_4:MODULE_6:b_10\
	\FreqDiv_4:MODULE_6:b_9\
	\FreqDiv_4:MODULE_6:b_8\
	\FreqDiv_4:MODULE_6:b_7\
	\FreqDiv_4:MODULE_6:b_6\
	\FreqDiv_4:MODULE_6:b_5\
	\FreqDiv_4:MODULE_6:b_4\
	\FreqDiv_4:MODULE_6:b_3\
	\FreqDiv_4:MODULE_6:b_2\
	\FreqDiv_4:MODULE_6:b_1\
	\FreqDiv_4:MODULE_6:b_0\
	\FreqDiv_4:MODULE_6:g2:a0:a_31\
	\FreqDiv_4:MODULE_6:g2:a0:a_30\
	\FreqDiv_4:MODULE_6:g2:a0:a_29\
	\FreqDiv_4:MODULE_6:g2:a0:a_28\
	\FreqDiv_4:MODULE_6:g2:a0:a_27\
	\FreqDiv_4:MODULE_6:g2:a0:a_26\
	\FreqDiv_4:MODULE_6:g2:a0:a_25\
	\FreqDiv_4:MODULE_6:g2:a0:a_24\
	\FreqDiv_4:MODULE_6:g2:a0:b_31\
	\FreqDiv_4:MODULE_6:g2:a0:b_30\
	\FreqDiv_4:MODULE_6:g2:a0:b_29\
	\FreqDiv_4:MODULE_6:g2:a0:b_28\
	\FreqDiv_4:MODULE_6:g2:a0:b_27\
	\FreqDiv_4:MODULE_6:g2:a0:b_26\
	\FreqDiv_4:MODULE_6:g2:a0:b_25\
	\FreqDiv_4:MODULE_6:g2:a0:b_24\
	\FreqDiv_4:MODULE_6:g2:a0:b_23\
	\FreqDiv_4:MODULE_6:g2:a0:b_22\
	\FreqDiv_4:MODULE_6:g2:a0:b_21\
	\FreqDiv_4:MODULE_6:g2:a0:b_20\
	\FreqDiv_4:MODULE_6:g2:a0:b_19\
	\FreqDiv_4:MODULE_6:g2:a0:b_18\
	\FreqDiv_4:MODULE_6:g2:a0:b_17\
	\FreqDiv_4:MODULE_6:g2:a0:b_16\
	\FreqDiv_4:MODULE_6:g2:a0:b_15\
	\FreqDiv_4:MODULE_6:g2:a0:b_14\
	\FreqDiv_4:MODULE_6:g2:a0:b_13\
	\FreqDiv_4:MODULE_6:g2:a0:b_12\
	\FreqDiv_4:MODULE_6:g2:a0:b_11\
	\FreqDiv_4:MODULE_6:g2:a0:b_10\
	\FreqDiv_4:MODULE_6:g2:a0:b_9\
	\FreqDiv_4:MODULE_6:g2:a0:b_8\
	\FreqDiv_4:MODULE_6:g2:a0:b_7\
	\FreqDiv_4:MODULE_6:g2:a0:b_6\
	\FreqDiv_4:MODULE_6:g2:a0:b_5\
	\FreqDiv_4:MODULE_6:g2:a0:b_4\
	\FreqDiv_4:MODULE_6:g2:a0:b_3\
	\FreqDiv_4:MODULE_6:g2:a0:b_2\
	\FreqDiv_4:MODULE_6:g2:a0:b_1\
	\FreqDiv_4:MODULE_6:g2:a0:b_0\
	\FreqDiv_4:MODULE_6:g2:a0:s_31\
	\FreqDiv_4:MODULE_6:g2:a0:s_30\
	\FreqDiv_4:MODULE_6:g2:a0:s_29\
	\FreqDiv_4:MODULE_6:g2:a0:s_28\
	\FreqDiv_4:MODULE_6:g2:a0:s_27\
	\FreqDiv_4:MODULE_6:g2:a0:s_26\
	\FreqDiv_4:MODULE_6:g2:a0:s_25\
	\FreqDiv_4:MODULE_6:g2:a0:s_24\
	\FreqDiv_4:MODULE_6:g2:a0:s_23\
	\FreqDiv_4:MODULE_6:g2:a0:s_22\
	\FreqDiv_4:MODULE_6:g2:a0:s_21\
	\FreqDiv_4:MODULE_6:g2:a0:s_20\
	\FreqDiv_4:MODULE_6:g2:a0:s_19\
	\FreqDiv_4:MODULE_6:g2:a0:s_18\
	\FreqDiv_4:MODULE_6:g2:a0:s_17\
	\FreqDiv_4:MODULE_6:g2:a0:s_16\
	\FreqDiv_4:MODULE_6:g2:a0:s_15\
	\FreqDiv_4:MODULE_6:g2:a0:s_14\
	\FreqDiv_4:MODULE_6:g2:a0:s_13\
	\FreqDiv_4:MODULE_6:g2:a0:s_12\
	\FreqDiv_4:MODULE_6:g2:a0:s_11\
	\FreqDiv_4:MODULE_6:g2:a0:s_10\
	\FreqDiv_4:MODULE_6:g2:a0:s_9\
	\FreqDiv_4:MODULE_6:g2:a0:s_8\
	\FreqDiv_4:MODULE_6:g2:a0:s_7\
	\FreqDiv_4:MODULE_6:g2:a0:s_6\
	\FreqDiv_4:MODULE_6:g2:a0:s_5\
	\FreqDiv_4:MODULE_6:g2:a0:s_4\
	\FreqDiv_4:MODULE_6:g2:a0:s_3\
	\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv_3:MODULE_7:b_31\
	\FreqDiv_3:MODULE_7:b_30\
	\FreqDiv_3:MODULE_7:b_29\
	\FreqDiv_3:MODULE_7:b_28\
	\FreqDiv_3:MODULE_7:b_27\
	\FreqDiv_3:MODULE_7:b_26\
	\FreqDiv_3:MODULE_7:b_25\
	\FreqDiv_3:MODULE_7:b_24\
	\FreqDiv_3:MODULE_7:b_23\
	\FreqDiv_3:MODULE_7:b_22\
	\FreqDiv_3:MODULE_7:b_21\
	\FreqDiv_3:MODULE_7:b_20\
	\FreqDiv_3:MODULE_7:b_19\
	\FreqDiv_3:MODULE_7:b_18\
	\FreqDiv_3:MODULE_7:b_17\
	\FreqDiv_3:MODULE_7:b_16\
	\FreqDiv_3:MODULE_7:b_15\
	\FreqDiv_3:MODULE_7:b_14\
	\FreqDiv_3:MODULE_7:b_13\
	\FreqDiv_3:MODULE_7:b_12\
	\FreqDiv_3:MODULE_7:b_11\
	\FreqDiv_3:MODULE_7:b_10\
	\FreqDiv_3:MODULE_7:b_9\
	\FreqDiv_3:MODULE_7:b_8\
	\FreqDiv_3:MODULE_7:b_7\
	\FreqDiv_3:MODULE_7:b_6\
	\FreqDiv_3:MODULE_7:b_5\
	\FreqDiv_3:MODULE_7:b_4\
	\FreqDiv_3:MODULE_7:b_3\
	\FreqDiv_3:MODULE_7:b_2\
	\FreqDiv_3:MODULE_7:b_1\
	\FreqDiv_3:MODULE_7:b_0\
	\FreqDiv_3:MODULE_7:g2:a0:a_31\
	\FreqDiv_3:MODULE_7:g2:a0:a_30\
	\FreqDiv_3:MODULE_7:g2:a0:a_29\
	\FreqDiv_3:MODULE_7:g2:a0:a_28\
	\FreqDiv_3:MODULE_7:g2:a0:a_27\
	\FreqDiv_3:MODULE_7:g2:a0:a_26\
	\FreqDiv_3:MODULE_7:g2:a0:a_25\
	\FreqDiv_3:MODULE_7:g2:a0:a_24\
	\FreqDiv_3:MODULE_7:g2:a0:b_31\
	\FreqDiv_3:MODULE_7:g2:a0:b_30\
	\FreqDiv_3:MODULE_7:g2:a0:b_29\
	\FreqDiv_3:MODULE_7:g2:a0:b_28\
	\FreqDiv_3:MODULE_7:g2:a0:b_27\
	\FreqDiv_3:MODULE_7:g2:a0:b_26\
	\FreqDiv_3:MODULE_7:g2:a0:b_25\
	\FreqDiv_3:MODULE_7:g2:a0:b_24\
	\FreqDiv_3:MODULE_7:g2:a0:b_23\
	\FreqDiv_3:MODULE_7:g2:a0:b_22\
	\FreqDiv_3:MODULE_7:g2:a0:b_21\
	\FreqDiv_3:MODULE_7:g2:a0:b_20\
	\FreqDiv_3:MODULE_7:g2:a0:b_19\
	\FreqDiv_3:MODULE_7:g2:a0:b_18\
	\FreqDiv_3:MODULE_7:g2:a0:b_17\
	\FreqDiv_3:MODULE_7:g2:a0:b_16\
	\FreqDiv_3:MODULE_7:g2:a0:b_15\
	\FreqDiv_3:MODULE_7:g2:a0:b_14\
	\FreqDiv_3:MODULE_7:g2:a0:b_13\
	\FreqDiv_3:MODULE_7:g2:a0:b_12\
	\FreqDiv_3:MODULE_7:g2:a0:b_11\
	\FreqDiv_3:MODULE_7:g2:a0:b_10\
	\FreqDiv_3:MODULE_7:g2:a0:b_9\
	\FreqDiv_3:MODULE_7:g2:a0:b_8\
	\FreqDiv_3:MODULE_7:g2:a0:b_7\
	\FreqDiv_3:MODULE_7:g2:a0:b_6\
	\FreqDiv_3:MODULE_7:g2:a0:b_5\
	\FreqDiv_3:MODULE_7:g2:a0:b_4\
	\FreqDiv_3:MODULE_7:g2:a0:b_3\
	\FreqDiv_3:MODULE_7:g2:a0:b_2\
	\FreqDiv_3:MODULE_7:g2:a0:b_1\
	\FreqDiv_3:MODULE_7:g2:a0:b_0\
	\FreqDiv_3:MODULE_7:g2:a0:s_31\
	\FreqDiv_3:MODULE_7:g2:a0:s_30\
	\FreqDiv_3:MODULE_7:g2:a0:s_29\
	\FreqDiv_3:MODULE_7:g2:a0:s_28\
	\FreqDiv_3:MODULE_7:g2:a0:s_27\
	\FreqDiv_3:MODULE_7:g2:a0:s_26\
	\FreqDiv_3:MODULE_7:g2:a0:s_25\
	\FreqDiv_3:MODULE_7:g2:a0:s_24\
	\FreqDiv_3:MODULE_7:g2:a0:s_23\
	\FreqDiv_3:MODULE_7:g2:a0:s_22\
	\FreqDiv_3:MODULE_7:g2:a0:s_21\
	\FreqDiv_3:MODULE_7:g2:a0:s_20\
	\FreqDiv_3:MODULE_7:g2:a0:s_19\
	\FreqDiv_3:MODULE_7:g2:a0:s_18\
	\FreqDiv_3:MODULE_7:g2:a0:s_17\
	\FreqDiv_3:MODULE_7:g2:a0:s_16\
	\FreqDiv_3:MODULE_7:g2:a0:s_15\
	\FreqDiv_3:MODULE_7:g2:a0:s_14\
	\FreqDiv_3:MODULE_7:g2:a0:s_13\
	\FreqDiv_3:MODULE_7:g2:a0:s_12\
	\FreqDiv_3:MODULE_7:g2:a0:s_11\
	\FreqDiv_3:MODULE_7:g2:a0:s_10\
	\FreqDiv_3:MODULE_7:g2:a0:s_9\
	\FreqDiv_3:MODULE_7:g2:a0:s_8\
	\FreqDiv_3:MODULE_7:g2:a0:s_7\
	\FreqDiv_3:MODULE_7:g2:a0:s_6\
	\FreqDiv_3:MODULE_7:g2:a0:s_5\
	\FreqDiv_3:MODULE_7:g2:a0:s_4\
	\FreqDiv_3:MODULE_7:g2:a0:s_3\
	\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv_2:MODULE_8:b_31\
	\FreqDiv_2:MODULE_8:b_30\
	\FreqDiv_2:MODULE_8:b_29\
	\FreqDiv_2:MODULE_8:b_28\
	\FreqDiv_2:MODULE_8:b_27\
	\FreqDiv_2:MODULE_8:b_26\
	\FreqDiv_2:MODULE_8:b_25\
	\FreqDiv_2:MODULE_8:b_24\
	\FreqDiv_2:MODULE_8:b_23\
	\FreqDiv_2:MODULE_8:b_22\
	\FreqDiv_2:MODULE_8:b_21\
	\FreqDiv_2:MODULE_8:b_20\
	\FreqDiv_2:MODULE_8:b_19\
	\FreqDiv_2:MODULE_8:b_18\
	\FreqDiv_2:MODULE_8:b_17\
	\FreqDiv_2:MODULE_8:b_16\
	\FreqDiv_2:MODULE_8:b_15\
	\FreqDiv_2:MODULE_8:b_14\
	\FreqDiv_2:MODULE_8:b_13\
	\FreqDiv_2:MODULE_8:b_12\
	\FreqDiv_2:MODULE_8:b_11\
	\FreqDiv_2:MODULE_8:b_10\
	\FreqDiv_2:MODULE_8:b_9\
	\FreqDiv_2:MODULE_8:b_8\
	\FreqDiv_2:MODULE_8:b_7\
	\FreqDiv_2:MODULE_8:b_6\
	\FreqDiv_2:MODULE_8:b_5\
	\FreqDiv_2:MODULE_8:b_4\
	\FreqDiv_2:MODULE_8:b_3\
	\FreqDiv_2:MODULE_8:b_2\
	\FreqDiv_2:MODULE_8:b_1\
	\FreqDiv_2:MODULE_8:b_0\
	\FreqDiv_2:MODULE_8:g2:a0:a_31\
	\FreqDiv_2:MODULE_8:g2:a0:a_30\
	\FreqDiv_2:MODULE_8:g2:a0:a_29\
	\FreqDiv_2:MODULE_8:g2:a0:a_28\
	\FreqDiv_2:MODULE_8:g2:a0:a_27\
	\FreqDiv_2:MODULE_8:g2:a0:a_26\
	\FreqDiv_2:MODULE_8:g2:a0:a_25\
	\FreqDiv_2:MODULE_8:g2:a0:a_24\
	\FreqDiv_2:MODULE_8:g2:a0:b_31\
	\FreqDiv_2:MODULE_8:g2:a0:b_30\
	\FreqDiv_2:MODULE_8:g2:a0:b_29\
	\FreqDiv_2:MODULE_8:g2:a0:b_28\
	\FreqDiv_2:MODULE_8:g2:a0:b_27\
	\FreqDiv_2:MODULE_8:g2:a0:b_26\
	\FreqDiv_2:MODULE_8:g2:a0:b_25\
	\FreqDiv_2:MODULE_8:g2:a0:b_24\
	\FreqDiv_2:MODULE_8:g2:a0:b_23\
	\FreqDiv_2:MODULE_8:g2:a0:b_22\
	\FreqDiv_2:MODULE_8:g2:a0:b_21\
	\FreqDiv_2:MODULE_8:g2:a0:b_20\
	\FreqDiv_2:MODULE_8:g2:a0:b_19\
	\FreqDiv_2:MODULE_8:g2:a0:b_18\
	\FreqDiv_2:MODULE_8:g2:a0:b_17\
	\FreqDiv_2:MODULE_8:g2:a0:b_16\
	\FreqDiv_2:MODULE_8:g2:a0:b_15\
	\FreqDiv_2:MODULE_8:g2:a0:b_14\
	\FreqDiv_2:MODULE_8:g2:a0:b_13\
	\FreqDiv_2:MODULE_8:g2:a0:b_12\
	\FreqDiv_2:MODULE_8:g2:a0:b_11\
	\FreqDiv_2:MODULE_8:g2:a0:b_10\
	\FreqDiv_2:MODULE_8:g2:a0:b_9\
	\FreqDiv_2:MODULE_8:g2:a0:b_8\
	\FreqDiv_2:MODULE_8:g2:a0:b_7\
	\FreqDiv_2:MODULE_8:g2:a0:b_6\
	\FreqDiv_2:MODULE_8:g2:a0:b_5\
	\FreqDiv_2:MODULE_8:g2:a0:b_4\
	\FreqDiv_2:MODULE_8:g2:a0:b_3\
	\FreqDiv_2:MODULE_8:g2:a0:b_2\
	\FreqDiv_2:MODULE_8:g2:a0:b_1\
	\FreqDiv_2:MODULE_8:g2:a0:b_0\
	\FreqDiv_2:MODULE_8:g2:a0:s_31\
	\FreqDiv_2:MODULE_8:g2:a0:s_30\
	\FreqDiv_2:MODULE_8:g2:a0:s_29\
	\FreqDiv_2:MODULE_8:g2:a0:s_28\
	\FreqDiv_2:MODULE_8:g2:a0:s_27\
	\FreqDiv_2:MODULE_8:g2:a0:s_26\
	\FreqDiv_2:MODULE_8:g2:a0:s_25\
	\FreqDiv_2:MODULE_8:g2:a0:s_24\
	\FreqDiv_2:MODULE_8:g2:a0:s_23\
	\FreqDiv_2:MODULE_8:g2:a0:s_22\
	\FreqDiv_2:MODULE_8:g2:a0:s_21\
	\FreqDiv_2:MODULE_8:g2:a0:s_20\
	\FreqDiv_2:MODULE_8:g2:a0:s_19\
	\FreqDiv_2:MODULE_8:g2:a0:s_18\
	\FreqDiv_2:MODULE_8:g2:a0:s_17\
	\FreqDiv_2:MODULE_8:g2:a0:s_16\
	\FreqDiv_2:MODULE_8:g2:a0:s_15\
	\FreqDiv_2:MODULE_8:g2:a0:s_14\
	\FreqDiv_2:MODULE_8:g2:a0:s_13\
	\FreqDiv_2:MODULE_8:g2:a0:s_12\
	\FreqDiv_2:MODULE_8:g2:a0:s_11\
	\FreqDiv_2:MODULE_8:g2:a0:s_10\
	\FreqDiv_2:MODULE_8:g2:a0:s_9\
	\FreqDiv_2:MODULE_8:g2:a0:s_8\
	\FreqDiv_2:MODULE_8:g2:a0:s_7\
	\FreqDiv_2:MODULE_8:g2:a0:s_6\
	\FreqDiv_2:MODULE_8:g2:a0:s_5\
	\FreqDiv_2:MODULE_8:g2:a0:s_4\
	\FreqDiv_2:MODULE_8:g2:a0:s_3\
	\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv_1:MODULE_9:b_31\
	\FreqDiv_1:MODULE_9:b_30\
	\FreqDiv_1:MODULE_9:b_29\
	\FreqDiv_1:MODULE_9:b_28\
	\FreqDiv_1:MODULE_9:b_27\
	\FreqDiv_1:MODULE_9:b_26\
	\FreqDiv_1:MODULE_9:b_25\
	\FreqDiv_1:MODULE_9:b_24\
	\FreqDiv_1:MODULE_9:b_23\
	\FreqDiv_1:MODULE_9:b_22\
	\FreqDiv_1:MODULE_9:b_21\
	\FreqDiv_1:MODULE_9:b_20\
	\FreqDiv_1:MODULE_9:b_19\
	\FreqDiv_1:MODULE_9:b_18\
	\FreqDiv_1:MODULE_9:b_17\
	\FreqDiv_1:MODULE_9:b_16\
	\FreqDiv_1:MODULE_9:b_15\
	\FreqDiv_1:MODULE_9:b_14\
	\FreqDiv_1:MODULE_9:b_13\
	\FreqDiv_1:MODULE_9:b_12\
	\FreqDiv_1:MODULE_9:b_11\
	\FreqDiv_1:MODULE_9:b_10\
	\FreqDiv_1:MODULE_9:b_9\
	\FreqDiv_1:MODULE_9:b_8\
	\FreqDiv_1:MODULE_9:b_7\
	\FreqDiv_1:MODULE_9:b_6\
	\FreqDiv_1:MODULE_9:b_5\
	\FreqDiv_1:MODULE_9:b_4\
	\FreqDiv_1:MODULE_9:b_3\
	\FreqDiv_1:MODULE_9:b_2\
	\FreqDiv_1:MODULE_9:b_1\
	\FreqDiv_1:MODULE_9:b_0\
	\FreqDiv_1:MODULE_9:g2:a0:a_31\
	\FreqDiv_1:MODULE_9:g2:a0:a_30\
	\FreqDiv_1:MODULE_9:g2:a0:a_29\
	\FreqDiv_1:MODULE_9:g2:a0:a_28\
	\FreqDiv_1:MODULE_9:g2:a0:a_27\
	\FreqDiv_1:MODULE_9:g2:a0:a_26\
	\FreqDiv_1:MODULE_9:g2:a0:a_25\
	\FreqDiv_1:MODULE_9:g2:a0:a_24\
	\FreqDiv_1:MODULE_9:g2:a0:b_31\
	\FreqDiv_1:MODULE_9:g2:a0:b_30\
	\FreqDiv_1:MODULE_9:g2:a0:b_29\
	\FreqDiv_1:MODULE_9:g2:a0:b_28\
	\FreqDiv_1:MODULE_9:g2:a0:b_27\
	\FreqDiv_1:MODULE_9:g2:a0:b_26\
	\FreqDiv_1:MODULE_9:g2:a0:b_25\
	\FreqDiv_1:MODULE_9:g2:a0:b_24\
	\FreqDiv_1:MODULE_9:g2:a0:b_23\
	\FreqDiv_1:MODULE_9:g2:a0:b_22\
	\FreqDiv_1:MODULE_9:g2:a0:b_21\
	\FreqDiv_1:MODULE_9:g2:a0:b_20\
	\FreqDiv_1:MODULE_9:g2:a0:b_19\
	\FreqDiv_1:MODULE_9:g2:a0:b_18\
	\FreqDiv_1:MODULE_9:g2:a0:b_17\
	\FreqDiv_1:MODULE_9:g2:a0:b_16\
	\FreqDiv_1:MODULE_9:g2:a0:b_15\
	\FreqDiv_1:MODULE_9:g2:a0:b_14\
	\FreqDiv_1:MODULE_9:g2:a0:b_13\
	\FreqDiv_1:MODULE_9:g2:a0:b_12\
	\FreqDiv_1:MODULE_9:g2:a0:b_11\
	\FreqDiv_1:MODULE_9:g2:a0:b_10\
	\FreqDiv_1:MODULE_9:g2:a0:b_9\
	\FreqDiv_1:MODULE_9:g2:a0:b_8\
	\FreqDiv_1:MODULE_9:g2:a0:b_7\
	\FreqDiv_1:MODULE_9:g2:a0:b_6\
	\FreqDiv_1:MODULE_9:g2:a0:b_5\
	\FreqDiv_1:MODULE_9:g2:a0:b_4\
	\FreqDiv_1:MODULE_9:g2:a0:b_3\
	\FreqDiv_1:MODULE_9:g2:a0:b_2\
	\FreqDiv_1:MODULE_9:g2:a0:b_1\
	\FreqDiv_1:MODULE_9:g2:a0:b_0\
	\FreqDiv_1:MODULE_9:g2:a0:s_31\
	\FreqDiv_1:MODULE_9:g2:a0:s_30\
	\FreqDiv_1:MODULE_9:g2:a0:s_29\
	\FreqDiv_1:MODULE_9:g2:a0:s_28\
	\FreqDiv_1:MODULE_9:g2:a0:s_27\
	\FreqDiv_1:MODULE_9:g2:a0:s_26\
	\FreqDiv_1:MODULE_9:g2:a0:s_25\
	\FreqDiv_1:MODULE_9:g2:a0:s_24\
	\FreqDiv_1:MODULE_9:g2:a0:s_23\
	\FreqDiv_1:MODULE_9:g2:a0:s_22\
	\FreqDiv_1:MODULE_9:g2:a0:s_21\
	\FreqDiv_1:MODULE_9:g2:a0:s_20\
	\FreqDiv_1:MODULE_9:g2:a0:s_19\
	\FreqDiv_1:MODULE_9:g2:a0:s_18\
	\FreqDiv_1:MODULE_9:g2:a0:s_17\
	\FreqDiv_1:MODULE_9:g2:a0:s_16\
	\FreqDiv_1:MODULE_9:g2:a0:s_15\
	\FreqDiv_1:MODULE_9:g2:a0:s_14\
	\FreqDiv_1:MODULE_9:g2:a0:s_13\
	\FreqDiv_1:MODULE_9:g2:a0:s_12\
	\FreqDiv_1:MODULE_9:g2:a0:s_11\
	\FreqDiv_1:MODULE_9:g2:a0:s_10\
	\FreqDiv_1:MODULE_9:g2:a0:s_9\
	\FreqDiv_1:MODULE_9:g2:a0:s_8\
	\FreqDiv_1:MODULE_9:g2:a0:s_7\
	\FreqDiv_1:MODULE_9:g2:a0:s_6\
	\FreqDiv_1:MODULE_9:g2:a0:s_5\
	\FreqDiv_1:MODULE_9:g2:a0:s_4\
	\FreqDiv_1:MODULE_9:g2:a0:s_3\
	\FreqDiv_1:MODULE_9:g2:a0:s_2\
	\FreqDiv_1:MODULE_9:g2:a0:s_1\
	\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\FreqDiv_4:add_vi_vv_MODGEN_6_31\
	\FreqDiv_4:add_vi_vv_MODGEN_6_30\
	\FreqDiv_4:add_vi_vv_MODGEN_6_29\
	\FreqDiv_4:add_vi_vv_MODGEN_6_28\
	\FreqDiv_4:add_vi_vv_MODGEN_6_27\
	\FreqDiv_4:add_vi_vv_MODGEN_6_26\
	\FreqDiv_4:add_vi_vv_MODGEN_6_25\
	\FreqDiv_4:add_vi_vv_MODGEN_6_24\
	\FreqDiv_4:add_vi_vv_MODGEN_6_23\
	\FreqDiv_4:add_vi_vv_MODGEN_6_22\
	\FreqDiv_4:add_vi_vv_MODGEN_6_21\
	\FreqDiv_4:add_vi_vv_MODGEN_6_20\
	\FreqDiv_4:add_vi_vv_MODGEN_6_19\
	\FreqDiv_4:add_vi_vv_MODGEN_6_18\
	\FreqDiv_4:add_vi_vv_MODGEN_6_17\
	\FreqDiv_4:add_vi_vv_MODGEN_6_16\
	\FreqDiv_4:add_vi_vv_MODGEN_6_15\
	\FreqDiv_4:add_vi_vv_MODGEN_6_14\
	\FreqDiv_4:add_vi_vv_MODGEN_6_13\
	\FreqDiv_4:add_vi_vv_MODGEN_6_12\
	\FreqDiv_4:add_vi_vv_MODGEN_6_11\
	\FreqDiv_4:add_vi_vv_MODGEN_6_10\
	\FreqDiv_4:add_vi_vv_MODGEN_6_9\
	\FreqDiv_4:add_vi_vv_MODGEN_6_8\
	\FreqDiv_4:add_vi_vv_MODGEN_6_7\
	\FreqDiv_4:add_vi_vv_MODGEN_6_6\
	\FreqDiv_4:add_vi_vv_MODGEN_6_5\
	\FreqDiv_4:add_vi_vv_MODGEN_6_4\
	\FreqDiv_4:add_vi_vv_MODGEN_6_3\
	\FreqDiv_3:add_vi_vv_MODGEN_7_31\
	\FreqDiv_3:add_vi_vv_MODGEN_7_30\
	\FreqDiv_3:add_vi_vv_MODGEN_7_29\
	\FreqDiv_3:add_vi_vv_MODGEN_7_28\
	\FreqDiv_3:add_vi_vv_MODGEN_7_27\
	\FreqDiv_3:add_vi_vv_MODGEN_7_26\
	\FreqDiv_3:add_vi_vv_MODGEN_7_25\
	\FreqDiv_3:add_vi_vv_MODGEN_7_24\
	\FreqDiv_3:add_vi_vv_MODGEN_7_23\
	\FreqDiv_3:add_vi_vv_MODGEN_7_22\
	\FreqDiv_3:add_vi_vv_MODGEN_7_21\
	\FreqDiv_3:add_vi_vv_MODGEN_7_20\
	\FreqDiv_3:add_vi_vv_MODGEN_7_19\
	\FreqDiv_3:add_vi_vv_MODGEN_7_18\
	\FreqDiv_3:add_vi_vv_MODGEN_7_17\
	\FreqDiv_3:add_vi_vv_MODGEN_7_16\
	\FreqDiv_3:add_vi_vv_MODGEN_7_15\
	\FreqDiv_3:add_vi_vv_MODGEN_7_14\
	\FreqDiv_3:add_vi_vv_MODGEN_7_13\
	\FreqDiv_3:add_vi_vv_MODGEN_7_12\
	\FreqDiv_3:add_vi_vv_MODGEN_7_11\
	\FreqDiv_3:add_vi_vv_MODGEN_7_10\
	\FreqDiv_3:add_vi_vv_MODGEN_7_9\
	\FreqDiv_3:add_vi_vv_MODGEN_7_8\
	\FreqDiv_3:add_vi_vv_MODGEN_7_7\
	\FreqDiv_3:add_vi_vv_MODGEN_7_6\
	\FreqDiv_3:add_vi_vv_MODGEN_7_5\
	\FreqDiv_3:add_vi_vv_MODGEN_7_4\
	\FreqDiv_3:add_vi_vv_MODGEN_7_3\
	\FreqDiv_2:add_vi_vv_MODGEN_8_31\
	\FreqDiv_2:add_vi_vv_MODGEN_8_30\
	\FreqDiv_2:add_vi_vv_MODGEN_8_29\
	\FreqDiv_2:add_vi_vv_MODGEN_8_28\
	\FreqDiv_2:add_vi_vv_MODGEN_8_27\
	\FreqDiv_2:add_vi_vv_MODGEN_8_26\
	\FreqDiv_2:add_vi_vv_MODGEN_8_25\
	\FreqDiv_2:add_vi_vv_MODGEN_8_24\
	\FreqDiv_2:add_vi_vv_MODGEN_8_23\
	\FreqDiv_2:add_vi_vv_MODGEN_8_22\
	\FreqDiv_2:add_vi_vv_MODGEN_8_21\
	\FreqDiv_2:add_vi_vv_MODGEN_8_20\
	\FreqDiv_2:add_vi_vv_MODGEN_8_19\
	\FreqDiv_2:add_vi_vv_MODGEN_8_18\
	\FreqDiv_2:add_vi_vv_MODGEN_8_17\
	\FreqDiv_2:add_vi_vv_MODGEN_8_16\
	\FreqDiv_2:add_vi_vv_MODGEN_8_15\
	\FreqDiv_2:add_vi_vv_MODGEN_8_14\
	\FreqDiv_2:add_vi_vv_MODGEN_8_13\
	\FreqDiv_2:add_vi_vv_MODGEN_8_12\
	\FreqDiv_2:add_vi_vv_MODGEN_8_11\
	\FreqDiv_2:add_vi_vv_MODGEN_8_10\
	\FreqDiv_2:add_vi_vv_MODGEN_8_9\
	\FreqDiv_2:add_vi_vv_MODGEN_8_8\
	\FreqDiv_2:add_vi_vv_MODGEN_8_7\
	\FreqDiv_2:add_vi_vv_MODGEN_8_6\
	\FreqDiv_2:add_vi_vv_MODGEN_8_5\
	\FreqDiv_2:add_vi_vv_MODGEN_8_4\
	\FreqDiv_2:add_vi_vv_MODGEN_8_3\
	\FreqDiv_1:add_vi_vv_MODGEN_9_31\
	\FreqDiv_1:add_vi_vv_MODGEN_9_30\
	\FreqDiv_1:add_vi_vv_MODGEN_9_29\
	\FreqDiv_1:add_vi_vv_MODGEN_9_28\
	\FreqDiv_1:add_vi_vv_MODGEN_9_27\
	\FreqDiv_1:add_vi_vv_MODGEN_9_26\
	\FreqDiv_1:add_vi_vv_MODGEN_9_25\
	\FreqDiv_1:add_vi_vv_MODGEN_9_24\
	\FreqDiv_1:add_vi_vv_MODGEN_9_23\
	\FreqDiv_1:add_vi_vv_MODGEN_9_22\
	\FreqDiv_1:add_vi_vv_MODGEN_9_21\
	\FreqDiv_1:add_vi_vv_MODGEN_9_20\
	\FreqDiv_1:add_vi_vv_MODGEN_9_19\
	\FreqDiv_1:add_vi_vv_MODGEN_9_18\
	\FreqDiv_1:add_vi_vv_MODGEN_9_17\
	\FreqDiv_1:add_vi_vv_MODGEN_9_16\
	\FreqDiv_1:add_vi_vv_MODGEN_9_15\
	\FreqDiv_1:add_vi_vv_MODGEN_9_14\
	\FreqDiv_1:add_vi_vv_MODGEN_9_13\
	\FreqDiv_1:add_vi_vv_MODGEN_9_12\
	\FreqDiv_1:add_vi_vv_MODGEN_9_11\
	\FreqDiv_1:add_vi_vv_MODGEN_9_10\
	\FreqDiv_1:add_vi_vv_MODGEN_9_9\
	\FreqDiv_1:add_vi_vv_MODGEN_9_8\
	\FreqDiv_1:add_vi_vv_MODGEN_9_7\
	\FreqDiv_1:add_vi_vv_MODGEN_9_6\
	\FreqDiv_1:add_vi_vv_MODGEN_9_5\
	\FreqDiv_1:add_vi_vv_MODGEN_9_4\
	\FreqDiv_1:add_vi_vv_MODGEN_9_3\
	\FreqDiv_1:add_vi_vv_MODGEN_9_2\
	\FreqDiv_1:add_vi_vv_MODGEN_9_1\

Deleted 486 User equations/components.
Deleted 118 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:HalfDuplexSend\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_ctrl_mark\ to \UART:BUART:tx_hd_send_break\
Aliasing zero to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \Out_Ena:clk\ to \UART:BUART:tx_hd_send_break\
Aliasing \Out_Ena:rst\ to \UART:BUART:tx_hd_send_break\
Aliasing tmpOE__Pin_Buzz_net_0 to one
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer:TimerUDB:trigger_enable\ to one
Aliasing \Timer:TimerUDB:status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer:TimerUDB:status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer:TimerUDB:status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing Net_502 to \UART:BUART:tx_hd_send_break\
Aliasing \RegPrescaler:clk\ to \UART:BUART:tx_hd_send_break\
Aliasing \RegPrescaler:rst\ to \UART:BUART:tx_hd_send_break\
Aliasing Net_491 to \UART:BUART:tx_hd_send_break\
Aliasing Net_490 to one
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_489 to \UART:BUART:tx_hd_send_break\
Aliasing Net_482 to one
Aliasing Net_486 to one
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_485 to \UART:BUART:tx_hd_send_break\
Aliasing Net_484 to one
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_483 to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:a_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:reset_reg\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_break_status\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer:TimerUDB:capture_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \Timer:TimerUDB:hwEnable_reg\\D\ to \Timer:TimerUDB:run_mode\
Aliasing \Timer:TimerUDB:capture_out_reg_i\\D\ to \Timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \UART:Net_61\[2] = \UART:Net_9\[1]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[8] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[9] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[10] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[11] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[12] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[13] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[14] = \UART:BUART:tx_hd_send_break\[7]
Removing Rhs of wire Net_9[21] = \UART:BUART:rx_interrupt_out\[22]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[26] = \UART:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[73] = \UART:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_1\[78] = \UART:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART:BUART:tx_status_3\[80] = \UART:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[148] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[150] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[151] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[152] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = \UART:BUART:sRX:s23Poll:MODIN1_1\[154]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[154] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = \UART:BUART:sRX:s23Poll:MODIN1_0\[156]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[156] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[165] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[167] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[179] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[181] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \UART:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \UART:BUART:rx_status_2\[195] = \UART:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \UART:BUART:rx_status_3\[197] = \UART:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[208] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[212] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = \UART:BUART:sRX:MODIN4_6\[217]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[217] = \UART:BUART:rx_count_6\[135]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = \UART:BUART:sRX:MODIN4_5\[219]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[219] = \UART:BUART:rx_count_5\[136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = \UART:BUART:sRX:MODIN4_4\[221]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[221] = \UART:BUART:rx_count_4\[137]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = \UART:BUART:sRX:MODIN4_3\[223]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[223] = \UART:BUART:rx_count_3\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = \UART:BUART:rx_count_6\[135]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = \UART:BUART:rx_count_5\[136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = \UART:BUART:rx_count_4\[137]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = \UART:BUART:rx_count_3\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_1_net_0[290] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[295] = one[4]
Removing Rhs of wire Net_462[306] = cydff_1[342]
Removing Rhs of wire Net_464[307] = \Out_Ena:control_out_0\[310]
Removing Rhs of wire Net_464[307] = \Out_Ena:control_0\[333]
Removing Lhs of wire \Out_Ena:clk\[308] = zero[27]
Removing Lhs of wire \Out_Ena:rst\[309] = zero[27]
Removing Lhs of wire tmpOE__Pin_Buzz_net_0[336] = one[4]
Removing Rhs of wire Net_121[341] = \Timer:Net_53\[346]
Removing Rhs of wire Net_121[341] = \Timer:TimerUDB:tc_reg_i\[379]
Removing Rhs of wire Net_51[348] = \mux_1:tmp__mux_1_reg\[509]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[361] = \Timer:TimerUDB:control_7\[353]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[363] = zero[27]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[372] = \Timer:TimerUDB:runmode_enable\[384]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[373] = \Timer:TimerUDB:hwEnable\[374]
Removing Lhs of wire \Timer:TimerUDB:run_mode\[373] = \Timer:TimerUDB:control_7\[353]
Removing Lhs of wire \Timer:TimerUDB:trigger_enable\[376] = one[4]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[378] = \Timer:TimerUDB:status_tc\[375]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[383] = \Timer:TimerUDB:capt_fifo_load\[371]
Removing Lhs of wire \Timer:TimerUDB:status_6\[386] = zero[27]
Removing Lhs of wire \Timer:TimerUDB:status_5\[387] = zero[27]
Removing Lhs of wire \Timer:TimerUDB:status_4\[388] = zero[27]
Removing Lhs of wire \Timer:TimerUDB:status_0\[389] = \Timer:TimerUDB:status_tc\[375]
Removing Lhs of wire \Timer:TimerUDB:status_1\[390] = \Timer:TimerUDB:capt_fifo_load\[371]
Removing Rhs of wire \Timer:TimerUDB:status_2\[391] = \Timer:TimerUDB:fifo_full\[392]
Removing Rhs of wire \Timer:TimerUDB:status_3\[393] = \Timer:TimerUDB:fifo_nempty\[394]
Removing Lhs of wire Net_502[396] = zero[27]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[397] = zero[27]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[398] = \Timer:TimerUDB:trig_reg\[385]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[399] = \Timer:TimerUDB:per_zero\[377]
Removing Lhs of wire \RegPrescaler:clk\[482] = zero[27]
Removing Lhs of wire \RegPrescaler:rst\[483] = zero[27]
Removing Rhs of wire Net_39_1[496] = \RegPrescaler:control_out_1\[497]
Removing Rhs of wire Net_39_1[496] = \RegPrescaler:control_1\[507]
Removing Rhs of wire Net_39_0[498] = \RegPrescaler:control_out_0\[499]
Removing Rhs of wire Net_39_0[498] = \RegPrescaler:control_0\[508]
Removing Lhs of wire Net_491[514] = zero[27]
Removing Lhs of wire Net_490[515] = one[4]
Removing Lhs of wire \FreqDiv_4:add_vi_vv_MODGEN_6_2\[520] = \FreqDiv_4:MODULE_6:g2:a0:s_2\[680]
Removing Lhs of wire \FreqDiv_4:add_vi_vv_MODGEN_6_1\[521] = \FreqDiv_4:MODULE_6:g2:a0:s_1\[681]
Removing Lhs of wire \FreqDiv_4:add_vi_vv_MODGEN_6_0\[522] = \FreqDiv_4:MODULE_6:g2:a0:s_0\[682]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_23\[563] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_22\[564] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_21\[565] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_20\[566] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_19\[567] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_18\[568] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_17\[569] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_16\[570] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_15\[571] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_14\[572] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_13\[573] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_12\[574] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_11\[575] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_10\[576] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_9\[577] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_8\[578] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_7\[579] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_6\[580] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_5\[581] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_4\[582] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_3\[583] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_2\[584] = \FreqDiv_4:MODIN5_2\[585]
Removing Lhs of wire \FreqDiv_4:MODIN5_2\[585] = \FreqDiv_4:count_2\[517]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_1\[586] = \FreqDiv_4:MODIN5_1\[587]
Removing Lhs of wire \FreqDiv_4:MODIN5_1\[587] = \FreqDiv_4:count_1\[518]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:a_0\[588] = \FreqDiv_4:MODIN5_0\[589]
Removing Lhs of wire \FreqDiv_4:MODIN5_0\[589] = \FreqDiv_4:count_0\[519]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[720] = one[4]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[721] = one[4]
Removing Lhs of wire Net_489[722] = zero[27]
Removing Lhs of wire Net_482[723] = one[4]
Removing Lhs of wire Net_486[724] = one[4]
Removing Lhs of wire \FreqDiv_3:add_vi_vv_MODGEN_7_2\[729] = \FreqDiv_3:MODULE_7:g2:a0:s_2\[889]
Removing Lhs of wire \FreqDiv_3:add_vi_vv_MODGEN_7_1\[730] = \FreqDiv_3:MODULE_7:g2:a0:s_1\[890]
Removing Lhs of wire \FreqDiv_3:add_vi_vv_MODGEN_7_0\[731] = \FreqDiv_3:MODULE_7:g2:a0:s_0\[891]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_23\[772] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_22\[773] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_21\[774] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_20\[775] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_19\[776] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_18\[777] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_17\[778] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_16\[779] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_15\[780] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_14\[781] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_13\[782] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_12\[783] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_11\[784] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_10\[785] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_9\[786] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_8\[787] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_7\[788] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_6\[789] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_5\[790] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_4\[791] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_3\[792] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_2\[793] = \FreqDiv_3:MODIN6_2\[794]
Removing Lhs of wire \FreqDiv_3:MODIN6_2\[794] = \FreqDiv_3:count_2\[726]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_1\[795] = \FreqDiv_3:MODIN6_1\[796]
Removing Lhs of wire \FreqDiv_3:MODIN6_1\[796] = \FreqDiv_3:count_1\[727]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:a_0\[797] = \FreqDiv_3:MODIN6_0\[798]
Removing Lhs of wire \FreqDiv_3:MODIN6_0\[798] = \FreqDiv_3:count_0\[728]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[929] = one[4]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[930] = one[4]
Removing Lhs of wire Net_485[931] = zero[27]
Removing Lhs of wire Net_484[932] = one[4]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_8_2\[937] = \FreqDiv_2:MODULE_8:g2:a0:s_2\[1097]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_8_1\[938] = \FreqDiv_2:MODULE_8:g2:a0:s_1\[1098]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_8_0\[939] = \FreqDiv_2:MODULE_8:g2:a0:s_0\[1099]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_23\[980] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_22\[981] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_21\[982] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_20\[983] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_19\[984] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_18\[985] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_17\[986] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_16\[987] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_15\[988] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_14\[989] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_13\[990] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_12\[991] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_11\[992] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_10\[993] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_9\[994] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_8\[995] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_7\[996] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_6\[997] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_5\[998] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_4\[999] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_3\[1000] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_2\[1001] = \FreqDiv_2:MODIN7_2\[1002]
Removing Lhs of wire \FreqDiv_2:MODIN7_2\[1002] = \FreqDiv_2:count_2\[934]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_1\[1003] = \FreqDiv_2:MODIN7_1\[1004]
Removing Lhs of wire \FreqDiv_2:MODIN7_1\[1004] = \FreqDiv_2:count_1\[935]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:a_0\[1005] = \FreqDiv_2:MODIN7_0\[1006]
Removing Lhs of wire \FreqDiv_2:MODIN7_0\[1006] = \FreqDiv_2:count_0\[936]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1137] = one[4]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1138] = one[4]
Removing Lhs of wire Net_483[1139] = zero[27]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_9_0\[1144] = \FreqDiv_1:MODULE_9:g2:a0:s_0\[1304]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_23\[1185] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_22\[1186] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_21\[1187] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_20\[1188] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_19\[1189] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_18\[1190] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_17\[1191] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_16\[1192] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_15\[1193] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_14\[1194] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_13\[1195] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_12\[1196] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_11\[1197] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_10\[1198] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_9\[1199] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_8\[1200] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_7\[1201] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_6\[1202] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_5\[1203] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_4\[1204] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_3\[1205] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_2\[1206] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_1\[1207] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:a_0\[1208] = \FreqDiv_1:MODIN8_0\[1209]
Removing Lhs of wire \FreqDiv_1:MODIN8_0\[1209] = \FreqDiv_1:count_0\[1143]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1342] = one[4]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1343] = one[4]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1344] = zero[27]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1359] = \UART:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1368] = \UART:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1369] = zero[27]
Removing Lhs of wire cydff_1D[1373] = Net_387[334]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[1374] = zero[27]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[1375] = \Timer:TimerUDB:status_tc\[375]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[1376] = \Timer:TimerUDB:control_7\[353]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[1377] = \Timer:TimerUDB:capt_fifo_load\[371]

------------------------------------------------------
Aliased 0 equations, 271 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:timer_enable\' (cost = 0):
\Timer:TimerUDB:timer_enable\ <= (\Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_4:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:s_0\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:s_0\ <= (not \FreqDiv_4:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_3:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:s_0\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:s_0\ <= (not \FreqDiv_3:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_2:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:s_0\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:s_0\ <= (not \FreqDiv_2:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_4:count_1\ and \FreqDiv_4:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:s_1\' (cost = 6):
\FreqDiv_4:MODULE_6:g2:a0:s_1\ <= ((not \FreqDiv_4:count_0\ and \FreqDiv_4:count_1\)
	OR (not \FreqDiv_4:count_1\ and \FreqDiv_4:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_4:count_2\ and \FreqDiv_4:count_1\ and \FreqDiv_4:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:s_1\' (cost = 6):
\FreqDiv_3:MODULE_7:g2:a0:s_1\ <= ((not \FreqDiv_3:count_0\ and \FreqDiv_3:count_1\)
	OR (not \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_3:count_2\ and \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:s_1\' (cost = 6):
\FreqDiv_2:MODULE_8:g2:a0:s_1\ <= ((not \FreqDiv_2:count_0\ and \FreqDiv_2:count_1\)
	OR (not \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_7 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_7 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_7 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_7 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_7 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:s_2\' (cost = 9):
\FreqDiv_4:MODULE_6:g2:a0:s_2\ <= ((not \FreqDiv_4:count_1\ and \FreqDiv_4:count_2\)
	OR (not \FreqDiv_4:count_0\ and \FreqDiv_4:count_2\)
	OR (not \FreqDiv_4:count_2\ and \FreqDiv_4:count_1\ and \FreqDiv_4:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:s_2\' (cost = 9):
\FreqDiv_3:MODULE_7:g2:a0:s_2\ <= ((not \FreqDiv_3:count_1\ and \FreqDiv_3:count_2\)
	OR (not \FreqDiv_3:count_0\ and \FreqDiv_3:count_2\)
	OR (not \FreqDiv_3:count_2\ and \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:s_2\' (cost = 9):
\FreqDiv_2:MODULE_8:g2:a0:s_2\ <= ((not \FreqDiv_2:count_1\ and \FreqDiv_2:count_2\)
	OR (not \FreqDiv_2:count_0\ and \FreqDiv_2:count_2\)
	OR (not \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 129 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \FreqDiv_4:not_last_reset\\D\ to one
Aliasing \FreqDiv_3:not_last_reset\\D\ to one
Aliasing \FreqDiv_2:not_last_reset\\D\ to one
Aliasing \FreqDiv_1:not_last_reset\\D\ to one
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[93] = \UART:BUART:rx_bitclk\[141]
Removing Lhs of wire \UART:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \UART:BUART:rx_status_6\[201] = zero[27]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load\[371] = zero[27]
Removing Lhs of wire \Timer:TimerUDB:trig_reg\[385] = \Timer:TimerUDB:control_7\[353]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[691] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[701] = zero[27]
Removing Lhs of wire \FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[711] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[900] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[910] = zero[27]
Removing Lhs of wire \FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[920] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1108] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1118] = zero[27]
Removing Lhs of wire \FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1128] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1313] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1323] = zero[27]
Removing Lhs of wire \FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1333] = zero[27]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1351] = \UART:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1363] = zero[27]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1364] = zero[27]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1366] = zero[27]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1367] = \UART:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1372] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \FreqDiv_4:not_last_reset\\D\[1382] = one[4]
Removing Lhs of wire \FreqDiv_3:not_last_reset\\D\[1386] = one[4]
Removing Lhs of wire \FreqDiv_2:not_last_reset\\D\[1390] = one[4]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[1394] = one[4]

------------------------------------------------------
Aliased 0 equations, 27 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_7 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_7 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\github\MPS\MPS_W22_Prakt_4.cydsn\MPS_W22_Prakt_4.cyprj -dcpsoc3 MPS_W22_Prakt_4.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.830ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 09 January 2023 15:17:41
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\github\MPS\MPS_W22_Prakt_4.cydsn\MPS_W22_Prakt_4.cyprj -d CY8C5888AXI-LP096 MPS_W22_Prakt_4.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_3:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_2:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SysClk'. Fanout=3, Signal=Net_488
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_51:macrocell.q was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_51:macrocell.q
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Net_51:macrocell.q was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_51:macrocell.q
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_121:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_121:macrocell.q
    Routed Clock: Net_282:macrocell.q
        Effective Clock: SysClk
        Enable Signal: Net_282:macrocell.q
    Routed Clock: Net_119:macrocell.q
        Effective Clock: SysClk
        Enable Signal: Net_119:macrocell.q
    Routed Clock: Net_487:macrocell.q
        Effective Clock: SysClk
        Enable Signal: Net_487:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_7 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_2 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Buzz(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Buzz(0)__PA ,
            pin_input => Net_508 ,
            annotation => Net_478 ,
            pad => Pin_Buzz(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_7 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_508, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_462 * Net_464
        );
        Output = Net_508 (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_51, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_39_1 * !Net_39_0 * Net_21
            + !Net_39_1 * Net_39_0 * Net_282
            + Net_39_1 * !Net_39_0 * Net_119
            + Net_39_1 * Net_39_0 * Net_487
        );
        Output = Net_51 (fanout=5)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_7 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_7 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_7 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_7 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_462, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_121)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_462 (fanout=1)

    MacroCell: Name=Net_121, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_51)
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = Net_121 (fanout=1)

    MacroCell: Name=Net_21, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 3 pterms
        !(
              !Net_21 * \FreqDiv_4:not_last_reset\ * !\FreqDiv_4:count_1\
            + !Net_21 * \FreqDiv_4:not_last_reset\ * !\FreqDiv_4:count_0\
            + \FreqDiv_4:not_last_reset\ * !\FreqDiv_4:count_2\ * 
              \FreqDiv_4:count_1\ * \FreqDiv_4:count_0\
        );
        Output = Net_21 (fanout=2)

    MacroCell: Name=Net_282, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_119)
        Main Equation            : 3 pterms
        !(
              !Net_282 * \FreqDiv_3:not_last_reset\ * !\FreqDiv_3:count_1\
            + !Net_282 * \FreqDiv_3:not_last_reset\ * !\FreqDiv_3:count_0\
            + \FreqDiv_3:not_last_reset\ * !\FreqDiv_3:count_2\ * 
              \FreqDiv_3:count_1\ * \FreqDiv_3:count_0\
        );
        Output = Net_282 (fanout=7)

    MacroCell: Name=Net_119, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_487)
        Main Equation            : 3 pterms
        !(
              !Net_119 * \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_1\
            + !Net_119 * \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_2\ * 
              \FreqDiv_2:count_1\ * \FreqDiv_2:count_0\
        );
        Output = Net_119 (fanout=7)

    MacroCell: Name=Net_487, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_0\
        );
        Output = Net_487 (fanout=6)

    MacroCell: Name=\FreqDiv_4:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_4:not_last_reset\ (fanout=4)

    MacroCell: Name=\FreqDiv_4:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              \FreqDiv_4:not_last_reset\ * \FreqDiv_4:count_1\ * 
              \FreqDiv_4:count_0\
        );
        Output = \FreqDiv_4:count_2\ (fanout=1)

    MacroCell: Name=\FreqDiv_4:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              \FreqDiv_4:not_last_reset\ * \FreqDiv_4:count_0\
        );
        Output = \FreqDiv_4:count_1\ (fanout=2)

    MacroCell: Name=\FreqDiv_4:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              \FreqDiv_4:not_last_reset\
        );
        Output = \FreqDiv_4:count_0\ (fanout=3)

    MacroCell: Name=\FreqDiv_3:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_119)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_3:not_last_reset\ (fanout=4)

    MacroCell: Name=\FreqDiv_3:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_119)
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_1\ * 
              \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_2\ (fanout=1)

    MacroCell: Name=\FreqDiv_3:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_119)
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_1\ (fanout=2)

    MacroCell: Name=\FreqDiv_3:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_119)
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\
        );
        Output = \FreqDiv_3:count_0\ (fanout=3)

    MacroCell: Name=\FreqDiv_2:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_487)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_2:not_last_reset\ (fanout=4)

    MacroCell: Name=\FreqDiv_2:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_487)
        Main Equation            : 1 pterm
        (
              \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_1\ * 
              \FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_2\ (fanout=1)

    MacroCell: Name=\FreqDiv_2:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_487)
        Main Equation            : 1 pterm
        (
              \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_1\ (fanout=2)

    MacroCell: Name=\FreqDiv_2:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_487)
        Main Equation            : 1 pterm
        (
              \FreqDiv_2:not_last_reset\
        );
        Output = \FreqDiv_2:count_0\ (fanout=3)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=2)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ ,
            clk_en => Net_51 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_51)
        Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ ,
            clk_en => Net_51 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_51)
        Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_9 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_0 => \Timer:TimerUDB:status_tc\ ,
            clk_en => Net_51 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_51)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Out_Ena:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Out_Ena:control_7\ ,
            control_6 => \Out_Ena:control_6\ ,
            control_5 => \Out_Ena:control_5\ ,
            control_4 => \Out_Ena:control_4\ ,
            control_3 => \Out_Ena:control_3\ ,
            control_2 => \Out_Ena:control_2\ ,
            control_1 => \Out_Ena:control_1\ ,
            control_0 => Net_464 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ ,
            clk_en => Net_51 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_51)

    controlcell: Name =\RegPrescaler:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RegPrescaler:control_7\ ,
            control_6 => \RegPrescaler:control_6\ ,
            control_5 => \RegPrescaler:control_5\ ,
            control_4 => \RegPrescaler:control_4\ ,
            control_3 => \RegPrescaler:control_3\ ,
            control_2 => \RegPrescaler:control_2\ ,
            control_1 => Net_39_1 ,
            control_0 => Net_39_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_UART_RX
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    6 :   66 :   72 :  8.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   47 :  145 :  192 : 24.48 %
  Unique P-terms              :   70 :  314 :  384 : 18.23 %
  Total P-terms               :   80 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.166ms
Tech Mapping phase: Elapsed time ==> 0s.273ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(0)][IoId=(6)] : Pin_Buzz(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Rx_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.348ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   20 :   28 :   48 :  41.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.35
                   Pterms :            3.80
               Macrocells :            2.35
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       9.50 :       4.70
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ ,
        clk_en => Net_51 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_51)
    Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_0 => \Timer:TimerUDB:status_tc\ ,
        clk_en => Net_51 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_51)

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_7 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=10, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_7 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_7 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_7 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_7 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_9 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_21, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 3 pterms
        !(
              !Net_21 * \FreqDiv_4:not_last_reset\ * !\FreqDiv_4:count_1\
            + !Net_21 * \FreqDiv_4:not_last_reset\ * !\FreqDiv_4:count_0\
            + \FreqDiv_4:not_last_reset\ * !\FreqDiv_4:count_2\ * 
              \FreqDiv_4:count_1\ * \FreqDiv_4:count_0\
        );
        Output = Net_21 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_4:count_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              \FreqDiv_4:not_last_reset\ * \FreqDiv_4:count_1\ * 
              \FreqDiv_4:count_0\
        );
        Output = \FreqDiv_4:count_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_4:count_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              \FreqDiv_4:not_last_reset\ * \FreqDiv_4:count_0\
        );
        Output = \FreqDiv_4:count_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_4:count_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 1 pterm
        (
              \FreqDiv_4:not_last_reset\
        );
        Output = \FreqDiv_4:count_0\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_4:not_last_reset\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_282)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_4:not_last_reset\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ ,
        clk_en => Net_51 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_51)
    Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ ,
        clk_en => Net_51 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_51)

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_121, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_51)
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = Net_121 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_51, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_39_1 * !Net_39_0 * Net_21
            + !Net_39_1 * Net_39_0 * Net_282
            + Net_39_1 * !Net_39_0 * Net_119
            + Net_39_1 * Net_39_0 * Net_487
        );
        Output = Net_51 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_3:count_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_119)
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_1\ * 
              \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_3:count_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_119)
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_3:not_last_reset\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_119)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_3:not_last_reset\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_3:count_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_119)
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\
        );
        Output = \FreqDiv_3:count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_282, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_119)
        Main Equation            : 3 pterms
        !(
              !Net_282 * \FreqDiv_3:not_last_reset\ * !\FreqDiv_3:count_1\
            + !Net_282 * \FreqDiv_3:not_last_reset\ * !\FreqDiv_3:count_0\
            + \FreqDiv_3:not_last_reset\ * !\FreqDiv_3:count_2\ * 
              \FreqDiv_3:count_1\ * \FreqDiv_3:count_0\
        );
        Output = Net_282 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_487, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_0\
        );
        Output = Net_487 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\RegPrescaler:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RegPrescaler:control_7\ ,
        control_6 => \RegPrescaler:control_6\ ,
        control_5 => \RegPrescaler:control_5\ ,
        control_4 => \RegPrescaler:control_4\ ,
        control_3 => \RegPrescaler:control_3\ ,
        control_2 => \RegPrescaler:control_2\ ,
        control_1 => Net_39_1 ,
        control_0 => Net_39_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_462, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_121)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_462 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_508, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_462 * Net_464
        );
        Output = Net_508 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FreqDiv_2:count_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_487)
        Main Equation            : 1 pterm
        (
              \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_1\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\Out_Ena:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Out_Ena:control_7\ ,
        control_6 => \Out_Ena:control_6\ ,
        control_5 => \Out_Ena:control_5\ ,
        control_4 => \Out_Ena:control_4\ ,
        control_3 => \Out_Ena:control_3\ ,
        control_2 => \Out_Ena:control_2\ ,
        control_1 => \Out_Ena:control_1\ ,
        control_0 => Net_464 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_119, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_487)
        Main Equation            : 3 pterms
        !(
              !Net_119 * \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_1\
            + !Net_119 * \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_0\
            + \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_2\ * 
              \FreqDiv_2:count_1\ * \FreqDiv_2:count_0\
        );
        Output = Net_119 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FreqDiv_2:not_last_reset\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_487)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_2:not_last_reset\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_2:count_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_487)
        Main Equation            : 1 pterm
        (
              \FreqDiv_2:not_last_reset\ * \FreqDiv_2:count_1\ * 
              \FreqDiv_2:count_0\
        );
        Output = \FreqDiv_2:count_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_2:count_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_488) => Global
            Clock Enable: PosEdge(Net_487)
        Main Equation            : 1 pterm
        (
              \FreqDiv_2:not_last_reset\
        );
        Output = \FreqDiv_2:count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_UART_RX
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_Buzz(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Buzz(0)__PA ,
        pin_input => Net_508 ,
        annotation => Net_478 ,
        pad => Pin_Buzz(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_7 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_2 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_488 ,
            dclk_0 => Net_488_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+------------
   0 |   6 |     * |      NONE |         CMOS_OUT | Pin_Buzz(0) | In(Net_508)
-----+-----+-------+-----------+------------------+-------------+------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |     Rx_1(0) | FB(Net_7)
     |   1 |     * |      NONE |         CMOS_OUT |     Tx_1(0) | In(Net_2)
-----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.045ms
Digital Placement phase: Elapsed time ==> 1s.904ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "E:\PSoc Creator\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "MPS_W22_Prakt_4_r.vh2" --pcf-path "MPS_W22_Prakt_4.pco" --des-name "MPS_W22_Prakt_4" --dsf-path "MPS_W22_Prakt_4.dsf" --sdc-path "MPS_W22_Prakt_4.sdc" --lib-path "MPS_W22_Prakt_4_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.388ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.225ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in MPS_W22_Prakt_4_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.496ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.273ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.094ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.095ms
API generation phase: Elapsed time ==> 1s.899ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
