INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:25:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 buffer10/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.715ns period=5.430ns})
  Destination:            buffer6/dataReg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.715ns period=5.430ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.430ns  (clk rise@5.430ns - clk rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 1.097ns (22.773%)  route 3.720ns (77.227%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.913 - 5.430 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=935, unset)          0.508     0.508    buffer10/fifo/clk
    SLICE_X6Y105         FDRE                                         r  buffer10/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer10/fifo/Empty_reg/Q
                         net (fo=14, routed)          0.356     1.118    buffer10/fifo/Empty_reg_0
    SLICE_X6Y105         LUT4 (Prop_lut4_I0_O)        0.043     1.161 f  buffer10/fifo/fullReg_i_2__4/O
                         net (fo=17, routed)          0.463     1.624    init0/control/transmitValue_reg_14
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.043     1.667 r  init0/control/fullReg_i_2__2/O
                         net (fo=35, routed)          0.431     2.098    init5/control/result0_carry__1
    SLICE_X14Y105        LUT5 (Prop_lut5_I4_O)        0.043     2.141 f  init5/control/result0_carry_i_10/O
                         net (fo=1, routed)           0.372     2.513    init5/control/result0_carry_i_10_n_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.043     2.556 f  init5/control/result0_carry_i_6__0/O
                         net (fo=1, routed)           0.267     2.823    init5/control/result0_carry_i_6__0_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.043     2.866 r  init5/control/result0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.866    cmpi2/S[2]
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     3.043 r  cmpi2/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.043    cmpi2/result0_carry_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.093 r  cmpi2/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.093    cmpi2/result0_carry__0_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.200 r  cmpi2/result0_carry__1/CO[2]
                         net (fo=6, routed)           0.256     3.456    buffer32/fifo/CO[0]
    SLICE_X8Y109         LUT6 (Prop_lut6_I5_O)        0.122     3.578 r  buffer32/fifo/transmitValue_i_4__1/O
                         net (fo=2, routed)           0.301     3.879    buffer32/fifo/transmitValue_i_4__1_n_0
    SLICE_X7Y108         LUT6 (Prop_lut6_I2_O)        0.043     3.922 f  buffer32/fifo/transmitValue_i_2__0/O
                         net (fo=5, routed)           0.273     4.195    buffer13/control/transmitValue_reg_32
    SLICE_X6Y108         LUT4 (Prop_lut4_I1_O)        0.043     4.238 r  buffer13/control/transmitValue_i_2/O
                         net (fo=2, routed)           0.350     4.588    buffer13/control/transmitValue_i_2_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.043     4.631 f  buffer13/control/fullReg_i_4/O
                         net (fo=18, routed)          0.270     4.901    fork3/control/generateBlocks[1].regblock/dataReg_reg[31]
    SLICE_X7Y109         LUT6 (Prop_lut6_I3_O)        0.043     4.944 r  fork3/control/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.381     5.325    buffer6/E[0]
    SLICE_X8Y110         FDRE                                         r  buffer6/dataReg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.430     5.430 r  
                                                      0.000     5.430 r  clk (IN)
                         net (fo=935, unset)          0.483     5.913    buffer6/clk
    SLICE_X8Y110         FDRE                                         r  buffer6/dataReg_reg[14]/C
                         clock pessimism              0.000     5.913    
                         clock uncertainty           -0.035     5.877    
    SLICE_X8Y110         FDRE (Setup_fdre_C_CE)      -0.169     5.708    buffer6/dataReg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.708    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  0.383    




