INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/njimenezs/Documents/labs/avance 27/project_1/project_1.srcs/sources_1/new/div_fre_1s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_fre_1s'
