$date
	Fri Sep 26 16:55:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testBench $end
$var wire 1 ! So_tb $end
$var wire 1 " Co_tb $end
$var reg 1 # A_tb $end
$var reg 1 $ B_tb $end
$var reg 1 % Ci_tb $end
$scope module sob $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Co $end
$var wire 1 ! So $end
$var wire 1 & a_ab $end
$var wire 1 ' cout_t $end
$var wire 1 ( x_ab $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1!
1(
1#
#20000
1$
0#
#30000
0!
1"
0(
1&
1#
#40000
0"
1!
0&
1%
0$
0#
#50000
1"
1'
0!
1(
1#
#60000
1$
0#
#70000
0'
1!
0(
1&
1#
#3000000
