Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec  2 15:43:51 2017
| Host         : DESKTOP-MSCBAO0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
| Design       : TopModule
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           22 |
| Yes          | No                    | No                     |              52 |           32 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |              40 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------------+--------------------------------+------------------+----------------+
|         Clock Signal         |           Enable Signal           |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------------------+--------------------------------+------------------+----------------+
|  LEDS/cathode_reg[6]_i_2_n_0 |                                   | LEDS/cathode1                  |                1 |              2 |
|  Dserial/clka_BUFG           |                                   |                                |                2 |              2 |
|  clock_IBUF_BUFG             |                                   |                                |                3 |              3 |
|  pdm_clk_o_OBUF_BUFG         |                                   |                                |                3 |              3 |
|  clock_IBUF_BUFG             |                                   | LEDS/count[3]_i_1_n_0          |                2 |              4 |
|  pdm_clk_o_OBUF_BUFG         |                                   | controller/SR[0]               |                2 |              4 |
|  clock_IBUF_BUFG             | controller/state[4]_i_1_n_0       | synchronizer/state_reg[0]_0[0] |                2 |              5 |
|  pdm_clk_o_OBUF_BUFG         |                                   | controller/counter_reg[0][0]   |                1 |              6 |
|  clock_IBUF_BUFG             | controller/counter_reg[0]_1       | controller/counter_reg[0]_0[0] |                3 |              7 |
|  Dserial/clka_BUFG           | controller/ena                    |                                |                3 |             10 |
|  Dserial/clka_BUFG           | controller/memoryselect_clip_1[0] |                                |                5 |             10 |
|  clock_IBUF_BUFG             |                                   | reset_IBUF                     |                8 |             11 |
|  pdm_clk_o_OBUF_BUFG         |                                   | serial/tempdata[15]_i_1_n_0    |                8 |             16 |
|  pdm_clk_o_OBUF_BUFG         | addresscreator/address[0]_i_1_n_0 | reset_IBUF                     |                4 |             16 |
|  pdm_clk_o_OBUF_BUFG         | controller/E[0]                   |                                |               11 |             16 |
|  pdm_clk_o_OBUF_BUFG         | Dserial/data[15]_i_1_n_0          |                                |               13 |             16 |
|  clock_IBUF_BUFG             | controller/counter_reg[0]_1       | time2/counter[0]_i_1__0_n_0    |                7 |             28 |
+------------------------------+-----------------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 3      |                     2 |
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     1 |
| 7      |                     1 |
| 10     |                     2 |
| 11     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


