Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: main_2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_2"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : main_2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" into library work
Parsing module <main_2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main_2>.
WARNING:HDLCompiler:872 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 91: Using initial value of memory since it is never assigned
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 187: Signal <state> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 191: Signal <memory> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 197: Signal <flag_beq> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 200: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 201: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 202: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 203: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 210: Signal <memory> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 217: Signal <flag_beq> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 220: Signal <b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 228: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 229: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 230: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 231: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 243: Signal <a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 253: Signal <memory> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 266: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 267: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 268: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 269: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 272: Signal <memory> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 283: Signal <b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 284: Signal <a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 287: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 288: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 289: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 290: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 299: Signal <memory> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 302: Signal <b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 303: Signal <a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 314: Signal <memory> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 325: Signal <memory> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 333: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 334: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 335: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 336: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 344: Signal <a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 345: Signal <rd> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 355: Signal <memory> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 365: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 366: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 367: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 368: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 371: Signal <memory> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 379: Signal <a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 380: Signal <rd> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 383: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 384: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 385: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 386: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 389: Signal <memory> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 397: Signal <alu_out> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 400: Signal <b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 401: Signal <rd> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 404: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 405: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 406: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 407: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 410: Signal <memory> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 420: Signal <alu_out> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 423: Signal <b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 424: Signal <rd> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 427: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 428: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 429: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 430: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 433: Signal <memory> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 443: Signal <alu_out> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 446: Signal <b> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 447: Signal <rd> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 450: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 451: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 452: Signal <register> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 453: Signal <reg_instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 463: Signal <alu_out> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1127 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 184: Assignment to op ignored, since the identifier is never used
WARNING:HDLCompiler:1499 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v" Line 47: Empty module <main_2> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main_2>.
    Related source file is "A:\Cloud\Git\Verilog_Lab\MIPS_ISA\main_2.v".
        s0 = 8'b00000000
        s1 = 8'b00000001
        s2 = 8'b00000010
        s3 = 8'b00000011
        s4 = 8'b00000100
        s5 = 8'b00000101
        s6 = 8'b00000110
        s7 = 8'b00000111
        s8 = 8'b00001000
        s9 = 8'b00001001
        s10 = 8'b00001010
        s11 = 8'b00001011
        s12 = 8'b00001100
        s13 = 8'b00001101
        s14 = 8'b00001110
        s15 = 8'b00001111
        s16 = 8'b00010000
        s17 = 8'b00010001
        s18 = 8'b00010010
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_2> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_2, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main_2.ngc

Primitive and Black Box Usage:
------------------------------

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   0  out of    210     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.25 secs
 
--> 

Total memory usage is 4656316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   80 (   0 filtered)
Number of infos    :    0 (   0 filtered)

