# AAC2M4P3 â€“ 3-State Finite State Machine (FSM) [VHDL]

## ğŸ§¾ Overview

This project implements a 3-state Finite State Machine (FSM) using **VHDL** as part of the FPGA Design for Embedded Systems coursework. The FSM responds to a binary input and transitions between states A â†’ B â†’ C â†’ A. The output signal is asserted only in the final state.

---

## ğŸ”Œ Inputs/Outputs

| Port  | Direction | Type       | Description                             |
|-------|-----------|------------|-----------------------------------------|
| In1   | in        | std_logic  | FSM input signal                        |
| RST   | in        | std_logic  | Asynchronous reset (active high)        |
| CLK   | in        | std_logic  | Clock signal (rising edge triggered)    |
| Out1  | inout     | std_logic  | Output = '1' only in state C; else '0'  |

---

## ğŸ§ª Simulation Strategy

- Simulated using **ModelSim**.
- A custom **testbench** applies clock pulses and toggles `In1` to verify correct transitions and output.
- Reset behavior and wrap-around transitions (C â†’ A) are tested.

---

## ğŸ“ Design Files

- `AAC2M4P3.vhd` â€“ VHDL source code for FSM logic.
- `AAC2M4P3_tb.vhd` â€“ VHDL testbench for simulation (provided by the instructor).
- `vectorh.out` â€“ Input stimulus file (provided by the instructor).
- `myvectorh.out` â€“ ModelSim simulation output.
- `README.md` â€“ Project overview and details.

---

## âœ… Testbench Results

- FSM correctly transitions through A â†’ B â†’ C â†’ A with proper `In1` toggling.
- `Out1 = '1'` only in state C.
- Asynchronous reset immediately returns FSM to state A.

---

## ğŸ“ Course Context

This FSM design is part of the â€œFPGA Design for Embedded Systemsâ€ specialization by the University of Colorado Boulder on Coursera.
