

================================================================
== Vivado HLS Report for 'bubble_sort'
================================================================
* Date:           Thu Mar  1 00:53:02 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_Bubblesort.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    ?|    6|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- FOR1    |    4|    ?|   4 ~ ?  |          -|          -| 1 ~ 10 |    no    |
        | + FOR2   |    2|    ?|         2|          -|          -|  1 ~ ? |    no    |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      43|     60|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    132|
|Register         |        -|      -|      60|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     103|    192|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+----+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+----+----+------------+------------+
    |i_fu_185_p2      |     +    |      0|  26|  12|           7|           1|
    |j_1_fu_169_p2    |     +    |      0|  17|   9|           4|           1|
    |tmp_2_fu_179_p2  |   icmp   |      0|   0|   4|           8|           8|
    |tmp_7_fu_207_p2  |   icmp   |      0|   0|  32|          64|          64|
    |tmp_8_fu_201_p2  |   icmp   |      0|   0|   1|           2|           1|
    |tmp_fu_163_p2    |   icmp   |      0|   0|   2|           4|           4|
    +-----------------+----------+-------+----+----+------------+------------+
    |Total            |          |      0|  43|  60|          89|          79|
    +-----------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |arr_address0                 |  15|          3|    4|         12|
    |arr_address1                 |  15|          3|    4|         12|
    |currentSwap_1_phi_fu_142_p4  |  15|          3|    8|         24|
    |currentSwap_reg_127          |   9|          2|    7|         14|
    |is_sorted_1_phi_fu_154_p4    |  15|          3|    2|          6|
    |is_sorted_reg_115            |   9|          2|    2|          4|
    |j_reg_79                     |   9|          2|    4|          8|
    |lastSwap_1_reg_102           |   9|          2|    8|         16|
    |lastSwap_reg_90              |   9|          2|    8|         16|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 132|         27|   48|        117|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  4|   0|    4|          0|
    |arr_addr_1_reg_240           |  4|   0|    4|          0|
    |arr_addr_reg_235             |  4|   0|    4|          0|
    |currentSwap_reg_127          |  7|   0|    7|          0|
    |i_reg_230                    |  7|   0|    7|          0|
    |index_1_assign_cast_reg_222  |  7|   0|    8|          1|
    |is_sorted_reg_115            |  2|   0|    2|          0|
    |j_1_reg_217                  |  4|   0|    4|          0|
    |j_reg_79                     |  4|   0|    4|          0|
    |lastSwap_1_reg_102           |  8|   0|    8|          0|
    |lastSwap_reg_90              |  8|   0|    8|          0|
    |tmp_reg_213                  |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 60|   0|   61|          1|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  bubble_sort | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  bubble_sort | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  bubble_sort | return value |
|ap_done       | out |    1| ap_ctrl_hs |  bubble_sort | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  bubble_sort | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  bubble_sort | return value |
|arr_address0  | out |    4|  ap_memory |      arr     |     array    |
|arr_ce0       | out |    1|  ap_memory |      arr     |     array    |
|arr_we0       | out |    1|  ap_memory |      arr     |     array    |
|arr_d0        | out |   64|  ap_memory |      arr     |     array    |
|arr_q0        |  in |   64|  ap_memory |      arr     |     array    |
|arr_address1  | out |    4|  ap_memory |      arr     |     array    |
|arr_ce1       | out |    1|  ap_memory |      arr     |     array    |
|arr_we1       | out |    1|  ap_memory |      arr     |     array    |
|arr_d1        | out |   64|  ap_memory |      arr     |     array    |
|arr_q1        |  in |   64|  ap_memory |      arr     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

