Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 18 18:49:57 2025
| Host         : Amars-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_filter_timing_summary_routed.rpt -pb fir_filter_timing_summary_routed.pb -rpx fir_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_filter
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                 60          
TIMING-18  Warning   Missing input or output delay             1           
XDCH-2     Warning   Same min and max delay values on IO port  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  22663.389        0.000                      0                  266        0.133        0.000                      0                  266    11337.599        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)             Period(ns)      Frequency(MHz)
-----  ------------             ----------      --------------
clk    {0.000 11338.000}        22676.000       0.044           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk             22663.389        0.000                      0                  266        0.133        0.000                      0                  266    11337.599        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack    22663.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    11337.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22663.389ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[15]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 2.883ns (59.856%)  route 1.934ns (40.144%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.654     4.759    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  accumulator_pipeline_reg[2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[38])
                                                      0.383     5.142 r  accumulator_pipeline_reg[2]/P[38]
                         net (fo=1, routed)           1.934     7.076    y_out_OBUF[15]
    L24                  OBUF (Prop_obuf_I_O)         2.500     9.577 r  y_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.577    y_out[15]
    L24                                                               r  y_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                              22663.389    

Slack (MET) :             22663.410ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[11]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 2.867ns (59.783%)  route 1.928ns (40.217%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.654     4.759    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  accumulator_pipeline_reg[2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[34])
                                                      0.383     5.142 r  accumulator_pipeline_reg[2]/P[34]
                         net (fo=1, routed)           1.928     7.071    y_out_OBUF[11]
    M22                  OBUF (Prop_obuf_I_O)         2.484     9.554 r  y_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.554    y_out[11]
    M22                                                               r  y_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                              22663.410    

Slack (MET) :             22663.453ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[14]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 2.864ns (60.241%)  route 1.890ns (39.759%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.654     4.759    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  accumulator_pipeline_reg[2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[37])
                                                      0.383     5.142 r  accumulator_pipeline_reg[2]/P[37]
                         net (fo=1, routed)           1.890     7.033    y_out_OBUF[14]
    P19                  OBUF (Prop_obuf_I_O)         2.481     9.513 r  y_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.513    y_out[14]
    P19                                                               r  y_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                              22663.453    

Slack (MET) :             22663.457ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[13]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 2.867ns (60.347%)  route 1.884ns (39.653%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.654     4.759    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  accumulator_pipeline_reg[2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.383     5.142 r  accumulator_pipeline_reg[2]/P[36]
                         net (fo=1, routed)           1.884     7.026    y_out_OBUF[13]
    P20                  OBUF (Prop_obuf_I_O)         2.484     9.510 r  y_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.510    y_out[13]
    P20                                                               r  y_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                              22663.457    

Slack (MET) :             22663.469ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[12]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 2.859ns (60.351%)  route 1.879ns (39.649%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.654     4.759    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  accumulator_pipeline_reg[2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[35])
                                                      0.383     5.142 r  accumulator_pipeline_reg[2]/P[35]
                         net (fo=1, routed)           1.879     7.021    y_out_OBUF[12]
    M21                  OBUF (Prop_obuf_I_O)         2.476     9.497 r  y_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.497    y_out[12]
    M21                                                               r  y_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                              22663.469    

Slack (MET) :             22663.553ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[8]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 2.864ns (61.530%)  route 1.791ns (38.470%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.654     4.759    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  accumulator_pipeline_reg[2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.383     5.142 r  accumulator_pipeline_reg[2]/P[31]
                         net (fo=1, routed)           1.791     6.933    y_out_OBUF[8]
    N22                  OBUF (Prop_obuf_I_O)         2.481     9.414 r  y_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.414    y_out[8]
    N22                                                               r  y_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                              22663.553    

Slack (MET) :             22663.568ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[7]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 2.841ns (61.255%)  route 1.797ns (38.745%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.654     4.759    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  accumulator_pipeline_reg[2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.383     5.142 r  accumulator_pipeline_reg[2]/P[30]
                         net (fo=1, routed)           1.797     6.939    y_out_OBUF[7]
    R21                  OBUF (Prop_obuf_I_O)         2.458     9.397 r  y_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.397    y_out[7]
    R21                                                               r  y_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                              22663.568    

Slack (MET) :             22663.582ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[10]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 2.860ns (61.840%)  route 1.765ns (38.160%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.654     4.759    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  accumulator_pipeline_reg[2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[33])
                                                      0.383     5.142 r  accumulator_pipeline_reg[2]/P[33]
                         net (fo=1, routed)           1.765     6.907    y_out_OBUF[10]
    N23                  OBUF (Prop_obuf_I_O)         2.477     9.385 r  y_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.385    y_out[10]
    N23                                                               r  y_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                              22663.582    

Slack (MET) :             22663.582ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[9]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 2.866ns (61.974%)  route 1.759ns (38.026%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.654     4.759    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  accumulator_pipeline_reg[2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.383     5.142 r  accumulator_pipeline_reg[2]/P[32]
                         net (fo=1, routed)           1.759     6.901    y_out_OBUF[9]
    N21                  OBUF (Prop_obuf_I_O)         2.483     9.384 r  y_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.384    y_out[9]
    N21                                                               r  y_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                              22663.582    

Slack (MET) :             22663.627ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[6]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 2.840ns (62.017%)  route 1.739ns (37.983%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.654     4.759    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  accumulator_pipeline_reg[2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.383     5.142 r  accumulator_pipeline_reg[2]/P[29]
                         net (fo=1, routed)           1.739     6.882    y_out_OBUF[6]
    P21                  OBUF (Prop_obuf_I_O)         2.457     9.339 r  y_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.339    y_out[6]
    P21                                                               r  y_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                              22663.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 x_in[13]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            accumulator_pipeline_reg[0]/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.728ns (45.200%)  route 0.883ns (54.800%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    U20                                               0.000     2.000 r  x_in[13] (IN)
                         net (fo=0)                   0.000     2.000    x_in[13]
    U20                  IBUF (Prop_ibuf_I_O)         0.728     2.728 r  x_in_IBUF[13]_inst/O
                         net (fo=2, routed)           0.883     3.611    x_in_IBUF[13]
    DSP48_X0Y4           DSP48E1                                      r  accumulator_pipeline_reg[0]/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.659     4.764    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  accumulator_pipeline_reg[0]/CLK
                         clock pessimism              0.000     4.764    
                         clock uncertainty            0.035     4.800    
    DSP48_X0Y4           DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                     -1.322     3.478    accumulator_pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[1][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.596    clk_IBUF_BUFG
    SLICE_X13Y13         FDCE                                         r  delay_pipeline_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.100     1.696 r  delay_pipeline_reg[0][13]/Q
                         net (fo=1, routed)           0.109     1.805    delay_pipeline_reg[0][13]
    SLICE_X12Y13         FDCE                                         r  delay_pipeline_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.818     2.133    clk_IBUF_BUFG
    SLICE_X12Y13         FDCE                                         r  delay_pipeline_reg[1][13]/C
                         clock pessimism             -0.526     1.607    
    SLICE_X12Y13         FDCE (Hold_fdce_C_D)         0.037     1.644    delay_pipeline_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 x_in[7]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            accumulator_pipeline_reg[0]/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.733ns (44.692%)  route 0.907ns (55.308%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    R17                                               0.000     2.000 r  x_in[7] (IN)
                         net (fo=0)                   0.000     2.000    x_in[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.733     2.733 r  x_in_IBUF[7]_inst/O
                         net (fo=2, routed)           0.907     3.640    x_in_IBUF[7]
    DSP48_X0Y4           DSP48E1                                      r  accumulator_pipeline_reg[0]/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.659     4.764    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  accumulator_pipeline_reg[0]/CLK
                         clock pessimism              0.000     4.764    
                         clock uncertainty            0.035     4.800    
    DSP48_X0Y4           DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                     -1.322     3.478    accumulator_pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[2][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.934%)  route 0.101ns (46.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.597    clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  delay_pipeline_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.118     1.715 r  delay_pipeline_reg[2][5]/Q
                         net (fo=1, routed)           0.101     1.816    delay_pipeline_reg[2][5]
    SLICE_X10Y15         FDCE                                         r  delay_pipeline_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     2.132    clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  delay_pipeline_reg[3][5]/C
                         clock pessimism             -0.523     1.609    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.037     1.646    delay_pipeline_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[3][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.934%)  route 0.101ns (46.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.593    clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  delay_pipeline_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.118     1.711 r  delay_pipeline_reg[2][13]/Q
                         net (fo=1, routed)           0.101     1.812    delay_pipeline_reg[2][13]
    SLICE_X12Y18         FDCE                                         r  delay_pipeline_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.814     2.129    clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  delay_pipeline_reg[3][13]/C
                         clock pessimism             -0.536     1.593    
    SLICE_X12Y18         FDCE (Hold_fdce_C_D)         0.040     1.633    delay_pipeline_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.118ns (50.094%)  route 0.118ns (49.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.601     1.599    clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  delay_pipeline_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.118     1.717 r  delay_pipeline_reg[1][1]/Q
                         net (fo=2, routed)           0.118     1.835    delay_pipeline_reg[1][1]
    SLICE_X11Y12         FDCE                                         r  delay_pipeline_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.819     2.134    clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  delay_pipeline_reg[2][1]/C
                         clock pessimism             -0.523     1.611    
    SLICE_X11Y12         FDCE (Hold_fdce_C_D)         0.044     1.655    delay_pipeline_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[2][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.118ns (49.882%)  route 0.119ns (50.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.596    clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  delay_pipeline_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.118     1.714 r  delay_pipeline_reg[1][14]/Q
                         net (fo=2, routed)           0.119     1.833    delay_pipeline_reg[1][14]
    SLICE_X12Y17         FDCE                                         r  delay_pipeline_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.815     2.130    clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  delay_pipeline_reg[2][14]/C
                         clock pessimism             -0.524     1.606    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.037     1.643    delay_pipeline_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[1][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[2][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.094%)  route 0.170ns (62.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.600     1.598    clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  delay_pipeline_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.100     1.698 r  delay_pipeline_reg[1][8]/Q
                         net (fo=2, routed)           0.170     1.868    delay_pipeline_reg[1][8]
    SLICE_X12Y13         FDCE                                         r  delay_pipeline_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.818     2.133    clk_IBUF_BUFG
    SLICE_X12Y13         FDCE                                         r  delay_pipeline_reg[2][8]/C
                         clock pessimism             -0.505     1.628    
    SLICE_X12Y13         FDCE (Hold_fdce_C_D)         0.040     1.668    delay_pipeline_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.457%)  route 0.153ns (60.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.601     1.599    clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  delay_pipeline_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.100     1.699 r  delay_pipeline_reg[0][1]/Q
                         net (fo=1, routed)           0.153     1.852    delay_pipeline_reg[0][1]
    SLICE_X10Y10         FDCE                                         r  delay_pipeline_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.821     2.136    clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  delay_pipeline_reg[1][1]/C
                         clock pessimism             -0.526     1.610    
    SLICE_X10Y10         FDCE (Hold_fdce_C_D)         0.040     1.650    delay_pipeline_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[2][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.555%)  route 0.159ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.596    clk_IBUF_BUFG
    SLICE_X13Y13         FDCE                                         r  delay_pipeline_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.100     1.696 r  delay_pipeline_reg[1][12]/Q
                         net (fo=2, routed)           0.159     1.855    delay_pipeline_reg[1][12]
    SLICE_X12Y15         FDCE                                         r  delay_pipeline_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     2.132    clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  delay_pipeline_reg[2][12]/C
                         clock pessimism             -0.524     1.608    
    SLICE_X12Y15         FDCE (Hold_fdce_C_D)         0.040     1.648    delay_pipeline_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 11338.000 }
Period(ns):         22676.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X0Y4     accumulator_pipeline_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X0Y5     accumulator_pipeline_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X0Y6     accumulator_pipeline_reg[2]/CLK
Min Period        n/a     BUFG/I       n/a            1.600         22676.000   22674.400  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            0.750         22676.000   22675.251  SLICE_X11Y12   delay_pipeline_reg[1][9]/C
Min Period        n/a     FDCE/C       n/a            0.750         22676.000   22675.251  SLICE_X11Y12   delay_pipeline_reg[2][1]/C
Min Period        n/a     FDCE/C       n/a            0.700         22676.000   22675.300  SLICE_X11Y10   delay_pipeline_reg[0][0]/C
Min Period        n/a     FDCE/C       n/a            0.700         22676.000   22675.300  SLICE_X10Y12   delay_pipeline_reg[0][10]/C
Min Period        n/a     FDCE/C       n/a            0.700         22676.000   22675.300  SLICE_X10Y12   delay_pipeline_reg[0][11]/C
Min Period        n/a     FDCE/C       n/a            0.700         22676.000   22675.300  SLICE_X13Y13   delay_pipeline_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11337.998   11337.598  SLICE_X11Y12   delay_pipeline_reg[1][9]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11337.998   11337.598  SLICE_X11Y12   delay_pipeline_reg[2][1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X11Y12   delay_pipeline_reg[1][9]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X11Y12   delay_pipeline_reg[2][1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.350         11337.998   11337.648  SLICE_X10Y12   delay_pipeline_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.350         11337.998   11337.648  SLICE_X10Y12   delay_pipeline_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.350         11337.998   11337.648  SLICE_X11Y12   delay_pipeline_reg[0][8]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.350         11337.998   11337.648  SLICE_X11Y12   delay_pipeline_reg[0][9]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.350         11337.998   11337.648  SLICE_X11Y12   delay_pipeline_reg[1][10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.350         11337.998   11337.648  SLICE_X10Y12   delay_pipeline_reg[1][11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X11Y10   delay_pipeline_reg[0][0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X11Y10   delay_pipeline_reg[0][0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X10Y12   delay_pipeline_reg[0][10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.001   11337.651  SLICE_X10Y12   delay_pipeline_reg[0][10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X10Y12   delay_pipeline_reg[0][11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.001   11337.651  SLICE_X10Y12   delay_pipeline_reg[0][11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X13Y13   delay_pipeline_reg[0][12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X13Y13   delay_pipeline_reg[0][12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X13Y13   delay_pipeline_reg[0][13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X13Y13   delay_pipeline_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[0][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.132ns  (logic 0.833ns (26.583%)  route 2.300ns (73.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=67, routed)          2.300     3.132    rst_IBUF
    SLICE_X11Y9          FDCE                                         f  delay_pipeline_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.482     4.404    clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  delay_pipeline_reg[0][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[1][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.132ns  (logic 0.833ns (26.583%)  route 2.300ns (73.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=67, routed)          2.300     3.132    rst_IBUF
    SLICE_X11Y9          FDCE                                         f  delay_pipeline_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.482     4.404    clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  delay_pipeline_reg[1][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 0.833ns (27.412%)  route 2.205ns (72.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=67, routed)          2.205     3.037    rst_IBUF
    SLICE_X11Y10         FDCE                                         f  delay_pipeline_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.482     4.404    clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  delay_pipeline_reg[0][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 0.833ns (27.412%)  route 2.205ns (72.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=67, routed)          2.205     3.037    rst_IBUF
    SLICE_X11Y10         FDCE                                         f  delay_pipeline_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.482     4.404    clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  delay_pipeline_reg[0][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[0][7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 0.833ns (27.412%)  route 2.205ns (72.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=67, routed)          2.205     3.037    rst_IBUF
    SLICE_X10Y10         FDCE                                         f  delay_pipeline_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.482     4.404    clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  delay_pipeline_reg[0][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 0.833ns (27.412%)  route 2.205ns (72.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=67, routed)          2.205     3.037    rst_IBUF
    SLICE_X10Y10         FDCE                                         f  delay_pipeline_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.482     4.404    clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  delay_pipeline_reg[1][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 0.833ns (27.412%)  route 2.205ns (72.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=67, routed)          2.205     3.037    rst_IBUF
    SLICE_X10Y10         FDCE                                         f  delay_pipeline_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.482     4.404    clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  delay_pipeline_reg[1][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[1][7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 0.833ns (27.412%)  route 2.205ns (72.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=67, routed)          2.205     3.037    rst_IBUF
    SLICE_X10Y10         FDCE                                         f  delay_pipeline_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.482     4.404    clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  delay_pipeline_reg[1][7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[0]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.961ns  (logic 0.833ns (28.119%)  route 2.129ns (71.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  rst_IBUF_inst/O
                         net (fo=67, routed)          2.129     2.961    rst_IBUF
    DSP48_X0Y4           DSP48E1                                      r  accumulator_pipeline_reg[0]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.545     4.467    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  accumulator_pipeline_reg[0]/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.930ns  (logic 0.833ns (28.415%)  route 2.098ns (71.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=67, routed)          2.098     2.930    rst_IBUF
    SLICE_X10Y11         FDCE                                         f  delay_pipeline_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.481     4.403    clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  delay_pipeline_reg[0][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[0][15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.097ns (17.059%)  route 0.470ns (82.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 f  rst_IBUF_inst/O
                         net (fo=67, routed)          0.470     0.567    rst_IBUF
    SLICE_X9Y15          FDCE                                         f  delay_pipeline_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     2.132    clk_IBUF_BUFG
    SLICE_X9Y15          FDCE                                         r  delay_pipeline_reg[0][15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[1][15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.097ns (17.059%)  route 0.470ns (82.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 f  rst_IBUF_inst/O
                         net (fo=67, routed)          0.470     0.567    rst_IBUF
    SLICE_X9Y15          FDCE                                         f  delay_pipeline_reg[1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     2.132    clk_IBUF_BUFG
    SLICE_X9Y15          FDCE                                         r  delay_pipeline_reg[1][15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[2][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.097ns (17.059%)  route 0.470ns (82.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 f  rst_IBUF_inst/O
                         net (fo=67, routed)          0.470     0.567    rst_IBUF
    SLICE_X9Y15          FDCE                                         f  delay_pipeline_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     2.132    clk_IBUF_BUFG
    SLICE_X9Y15          FDCE                                         r  delay_pipeline_reg[2][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[3][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.097ns (17.059%)  route 0.470ns (82.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 f  rst_IBUF_inst/O
                         net (fo=67, routed)          0.470     0.567    rst_IBUF
    SLICE_X9Y15          FDCE                                         f  delay_pipeline_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     2.132    clk_IBUF_BUFG
    SLICE_X9Y15          FDCE                                         r  delay_pipeline_reg[3][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[2][5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.097ns (15.688%)  route 0.520ns (84.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 f  rst_IBUF_inst/O
                         net (fo=67, routed)          0.520     0.616    rst_IBUF
    SLICE_X10Y14         FDCE                                         f  delay_pipeline_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.818     2.133    clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  delay_pipeline_reg[2][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[3][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.097ns (15.688%)  route 0.520ns (84.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 f  rst_IBUF_inst/O
                         net (fo=67, routed)          0.520     0.616    rst_IBUF
    SLICE_X11Y14         FDCE                                         f  delay_pipeline_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.818     2.133    clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  delay_pipeline_reg[3][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[3][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.097ns (14.302%)  route 0.579ns (85.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 f  rst_IBUF_inst/O
                         net (fo=67, routed)          0.579     0.676    rst_IBUF
    SLICE_X11Y15         FDCE                                         f  delay_pipeline_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     2.132    clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  delay_pipeline_reg[3][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[3][5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.097ns (14.302%)  route 0.579ns (85.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 f  rst_IBUF_inst/O
                         net (fo=67, routed)          0.579     0.676    rst_IBUF
    SLICE_X10Y15         FDCE                                         f  delay_pipeline_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     2.132    clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  delay_pipeline_reg[3][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[2]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.097ns (13.556%)  route 0.617ns (86.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 r  rst_IBUF_inst/O
                         net (fo=67, routed)          0.617     0.713    rst_IBUF
    DSP48_X0Y6           DSP48E1                                      r  accumulator_pipeline_reg[2]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.880     2.195    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  accumulator_pipeline_reg[2]/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[2][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.097ns (13.197%)  route 0.636ns (86.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 f  rst_IBUF_inst/O
                         net (fo=67, routed)          0.636     0.733    rst_IBUF
    SLICE_X10Y16         FDCE                                         f  delay_pipeline_reg[2][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.816     2.131    clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  delay_pipeline_reg[2][10]/C





