 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct  6 21:37:22 2022
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          674
Number of nets:                          2048
Number of cells:                         1369
Number of combinational cells:           1073
Number of sequential cells:               263
Number of macros/black boxes:               0
Number of buf/inv:                        211
Number of references:                      14

Combinational area:              10099.616262
Buf/Inv area:                      804.862817
Noncombinational area:            6537.745119
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 16637.361382
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------
SYS_TOP                           16637.3614    100.0     29.4175     0.0000  0.0000  SYS_TOP
ALU_I0                             5535.1968     33.3   1033.1426   414.1984  0.0000  ALU
ALU_I0/add_59                       231.8099      1.4    231.8099     0.0000  0.0000  ALU_DW01_add_0
ALU_I0/div_68                      1434.3973      8.6   1434.3973     0.0000  0.0000  ALU_DW_div_uns_0
ALU_I0/mult_65                     2155.7144     13.0   1914.4909     0.0000  0.0000  ALU_DW02_mult_0
ALU_I0/mult_65/FS_1                 241.2235      1.4    241.2235     0.0000  0.0000  ALU_DW01_add_1
ALU_I0/sub_62                       265.9342      1.6    265.9342     0.0000  0.0000  ALU_DW01_sub_0
BIT_SYNC_I0                          51.7748      0.3      0.0000    51.7748  0.0000  BIT_SYNC
ClkDiv_I0                           416.5518      2.5    261.2274   155.3244  0.0000  ClkDiv
Clock_Gating_I0                      27.0641      0.2      0.0000    27.0641  0.0000  Clock_Gating
DATA_SYNC_I0                        395.3712      2.4     84.7224   258.8740  0.0000  DATA_SYNC_0
DATA_SYNC_I0/MultiFlipFlop           51.7748      0.3      0.0000    51.7748  0.0000  Multi_Flip_Flop_0
DATA_SYNC_I1                        395.3712      2.4     84.7224   258.8740  0.0000  DATA_SYNC_1
DATA_SYNC_I1/MultiFlipFlop           51.7748      0.3      0.0000    51.7748  0.0000  Multi_Flip_Flop_1
RST_SYNC_I0                          51.7748      0.3      0.0000    51.7748  0.0000  RST_SYNC_0
RST_SYNC_I1                          51.7748      0.3      0.0000    51.7748  0.0000  RST_SYNC_1
RegFile_I0                         6087.0691     36.6   2540.4954  3546.5738  0.0000  RegFile
SYS_CTRL_I0                        1062.5601      6.4      3.5301     0.0000  0.0000  SYS_CTRL
SYS_CTRL_I0/SYS_CTRL_RX_I0          737.7909      4.4    427.1421   310.6488  0.0000  SYS_CTRL_RX
SYS_CTRL_I0/SYS_CTRL_TX_I0          321.2391      1.9    243.5769    77.6622  0.0000  SYS_CTRL_TX
UART_I0                            2533.4351     15.2      7.0602     0.0000  0.0000  UART
UART_I0/UART_RX_I0                 1379.0924      8.3      7.0602     0.0000  0.0000  UART_RX
UART_I0/UART_RX_I0/RX_FSM           236.5167      1.4    158.8545    77.6622  0.0000  RX_FSM
UART_I0/UART_RX_I0/data_sampling_I
                                    375.3673      2.3    271.8177   103.5496  0.0000  data_sampling
UART_I0/UART_RX_I0/deserializer_I   301.2352      1.8     94.1360   207.0992  0.0000  deserializer
UART_I0/UART_RX_I0/edge_bit_counter_I
                                    323.5925      1.9    141.2040   182.3885  0.0000  edge_bit_counter
UART_I0/UART_RX_I0/parity_check_I   114.1399      0.7    114.1399     0.0000  0.0000  parity_check
UART_I0/UART_RX_I0/stop_check_I      15.2971      0.1     15.2971     0.0000  0.0000  stop_check
UART_I0/UART_RX_I0/strt_check_I       5.8835      0.0      5.8835     0.0000  0.0000  strt_check
UART_I0/UART_TX_I0                 1147.2825      6.9      7.0602     0.0000  0.0000  UART_TX
UART_I0/UART_TX_I0/FSM_I            198.8623      1.2     94.1360   104.7263  0.0000  FSM
UART_I0/UART_TX_I0/MUX_I             56.4816      0.3     21.1806    35.3010  0.0000  MUX
UART_I0/UART_TX_I0/Parity_Calc_I    410.6683      2.5    177.6817   232.9866  0.0000  Parity_Calc
UART_I0/UART_TX_I0/serializer_I     474.2101      2.9    188.2720   285.9381  0.0000  serializer
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------
Total                                                  10099.6163  6537.7451  0.0000

1
