module myclk (
    input  clk,
    output reg my_clk = 1'b0
);
    reg [25:0] cnt = 0;

    always @(posedge clk) begin
        if (cnt < 30000000)
            cnt <= cnt + 1;
        else begin
            cnt <= 0;
            my_clk <= ~my_clk;
        end
    end
endmodule
