digraph SPadDataModule_1 {
stylesheet = "styles.css"
rankdir="LR" 

subgraph cluster_SPadDataModule_1 {
  label="SPadDataModule_1"
  URL=""
  bgcolor="#FFF8DC"
  cluster_SPadDataModule_1_clock [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="clock" rank="0"]
     
cluster_SPadDataModule_1_reset [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="reset" rank="0"]
     
cluster_SPadDataModule_1_io_commonIO_readEn [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_commonIO_readEn" rank="0"]
     
cluster_SPadDataModule_1_io_commonIO_writeEn [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_commonIO_writeEn" rank="0"]
     
cluster_SPadDataModule_1_io_commonIO_dataLenFinIO_writeInDataIO_valid [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_commonIO_dataLenFinIO_writeInDataIO_valid" rank="0"]
     
cluster_SPadDataModule_1_io_commonIO_dataLenFinIO_writeInDataIO_bits_data [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_commonIO_dataLenFinIO_writeInDataIO_bits_data" rank="0"]
     
cluster_SPadDataModule_1_io_commonIO_dataLenFinIO_streamLen [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_commonIO_dataLenFinIO_streamLen" rank="0"]
     
cluster_SPadDataModule_1_io_dataIO_readInIdx [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_dataIO_readInIdx" rank="0"]
     
cluster_SPadDataModule_1_io_dataIO_indexInc [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_dataIO_indexInc" rank="0"]
     
cluster_SPadDataModule_1_io_dataIO_readInIdxEn [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_dataIO_readInIdxEn" rank="0"]
     
cluster_SPadDataModule_1_io_commonIO_columnNum [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_commonIO_columnNum" rank="1000"]
     
cluster_SPadDataModule_1_io_commonIO_readOutData [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_commonIO_readOutData" rank="1000"]
     
cluster_SPadDataModule_1_io_commonIO_dataLenFinIO_writeInDataIO_ready [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_commonIO_dataLenFinIO_writeInDataIO_ready" rank="1000"]
     
cluster_SPadDataModule_1_io_commonIO_dataLenFinIO_writeFin [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_commonIO_dataLenFinIO_writeFin" rank="1000"]
     

struct_cluster_SPadDataModule_1__T_10 [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#DA70D6">
  <TR>
    <TD>Mem _T_10 </TD>
  </TR>
    
<TR><TD>read port _T_18</TD></TR>
            
<TR><TD PORT="_T_18_en">en</TD></TR>
          
<TR><TD PORT="_T_18_addr">addr</TD></TR>
          
<TR><TD PORT="_T_18_data">data</TD></TR>
          
<TR><TD PORT="_T_18_clk">clk</TD></TR>
    
<TR><TD>write port _T_12</TD></TR>
            
<TR><TD PORT="_T_12_en">en</TD></TR>
          
<TR><TD PORT="_T_12_addr">addr</TD></TR>
          
<TR><TD PORT="_T_12_data">data</TD></TR>
          
<TR><TD PORT="_T_12_mask">mask</TD></TR>
          
<TR><TD PORT="_T_12_clk">clk</TD></TR>
    
</TABLE>>];
    
struct_cluster_SPadDataModule_1__T_10__T_18_en_pipe_0 [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#FFE4B5">
  <TR>
    <TD PORT="in">&#x25cf;</TD>
    <TD>_T_10__T_18_en_pipe_0</TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
struct_cluster_SPadDataModule_1__T_10__T_18_addr_pipe_0 [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#FFE4B5">
  <TR>
    <TD PORT="in">&#x25cf;</TD>
    <TD>_T_10__T_18_addr_pipe_0</TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
struct_cluster_SPadDataModule_1_dataLenReg [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#FFE4B5">
  <TR>
    <TD PORT="in">&#x25cf;</TD>
    <TD>dataLenReg</TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
struct_cluster_SPadDataModule_1_padWriteIndexReg [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#FFE4B5">
  <TR>
    <TD PORT="in">&#x25cf;</TD>
    <TD>padWriteIndexReg</TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
struct_cluster_SPadDataModule_1_padReadIndexReg [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#FFE4B5">
  <TR>
    <TD PORT="in">&#x25cf;</TD>
    <TD>padReadIndexReg</TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
cluster_SPadDataModule_1__T [label = "_T" shape="rectangle"]; 

op_sub_116 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > sub </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">1</TD>
  </TR>
</TABLE>>];
       
cluster_SPadDataModule_1_writeWrapWire [label = "writeWrapWire" shape="rectangle"]; 

op_eq_117 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_tail_118 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > tail </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>1</TD>
  </TR>
</TABLE>>];
       
cluster_SPadDataModule_1_readWrapWire [label = "readWrapWire" shape="rectangle"]; 

op_eq_119 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_tail_120 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > tail </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>1</TD>
  </TR>
</TABLE>>];
       

op_and_121 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_122 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_352098832 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">9</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_174396586 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_419708894 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_123 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_1855880938 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_tail_124 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > tail </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>1</TD>
  </TR>
</TABLE>>];
       

op_add_125 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > add </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">1</TD>
  </TR>
</TABLE>>];
       

mux_1040973989 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_1219211274 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_445861300 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_674491324 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_tail_126 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > tail </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>1</TD>
  </TR>
</TABLE>>];
       

op_add_127 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > add </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">1</TD>
  </TR>
</TABLE>>];
       

mux_26653223 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_128 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       
cluster_SPadDataModule_1_lit129 [shape="circle" style="filled" BGCOLOR="#C0C0C0" label="1"]
     

  mux_26653223:out -> struct_cluster_SPadDataModule_1__T_10__T_18_addr_pipe_0:in
  struct_cluster_SPadDataModule_1_padReadIndexReg:out -> cluster_SPadDataModule_1_io_commonIO_columnNum
  op_and_121:out -> cluster_SPadDataModule_1_io_commonIO_dataLenFinIO_writeInDataIO_ready
  mux_352098832:out -> struct_cluster_SPadDataModule_1_dataLenReg:in
  struct_cluster_SPadDataModule_1__T_10__T_18_addr_pipe_0:out -> struct_cluster_SPadDataModule_1__T_10:_T_18_addr
  cluster_SPadDataModule_1_readWrapWire -> mux_674491324:select
  struct_cluster_SPadDataModule_1_padReadIndexReg:out -> op_eq_119:in1
  cluster_SPadDataModule_1_clock -> struct_cluster_SPadDataModule_1__T_10:_T_12_clk
  cluster_SPadDataModule_1_reset -> mux_352098832:select
  mux_419708894:out -> mux_174396586:in2
  struct_cluster_SPadDataModule_1_padWriteIndexReg:out -> op_add_125:in1
  op_tail_118:out -> op_eq_117:in2
  op_eq_117:out -> cluster_SPadDataModule_1_writeWrapWire
  cluster_SPadDataModule_1_io_commonIO_dataLenFinIO_writeInDataIO_bits_data -> struct_cluster_SPadDataModule_1__T_10:_T_12_data
  cluster_SPadDataModule_1_io_commonIO_writeEn -> op_and_121:in2
  cluster_SPadDataModule_1_io_commonIO_writeEn -> op_and_128:in2
  cluster_SPadDataModule_1_io_commonIO_dataLenFinIO_writeInDataIO_valid -> op_and_123:in1
  cluster_SPadDataModule_1__T -> op_tail_118:in1
  mux_1855880938:out -> mux_419708894:in1
  cluster_SPadDataModule_1_io_dataIO_readInIdxEn -> mux_1219211274:select
  op_tail_124:out -> mux_1855880938:in2
  struct_cluster_SPadDataModule_1_padReadIndexReg:out -> mux_445861300:in2
  cluster_SPadDataModule_1_reset -> mux_1040973989:select
  op_and_122:out -> cluster_SPadDataModule_1_io_commonIO_dataLenFinIO_writeFin
  cluster_SPadDataModule_1__T -> op_tail_120:in1
  mux_445861300:out -> mux_1219211274:in2
  struct_cluster_SPadDataModule_1__T_10__T_18_addr_pipe_0:out -> mux_26653223:in2
  cluster_SPadDataModule_1_io_commonIO_dataLenFinIO_writeInDataIO_valid -> op_and_128:in1
  op_add_125:out -> op_tail_124:in1
  mux_1219211274:out -> mux_1040973989:in2
  cluster_SPadDataModule_1_reset -> mux_174396586:select
  mux_674491324:out -> mux_445861300:in1
  mux_174396586:out -> struct_cluster_SPadDataModule_1_padWriteIndexReg:in
  cluster_SPadDataModule_1_io_commonIO_dataLenFinIO_streamLen -> mux_352098832:in2
  op_and_123:out -> mux_419708894:select
  cluster_SPadDataModule_1_writeWrapWire -> op_and_122:in2
  cluster_SPadDataModule_1_io_dataIO_readInIdx -> mux_1219211274:in1
  cluster_SPadDataModule_1_io_commonIO_dataLenFinIO_writeInDataIO_valid -> op_and_121:in1
  struct_cluster_SPadDataModule_1_padWriteIndexReg:out -> op_eq_117:in1
  op_tail_126:out -> mux_674491324:in2
  cluster_SPadDataModule_1_io_dataIO_indexInc -> mux_445861300:select
  op_tail_120:out -> op_eq_119:in2
  cluster_SPadDataModule_1_lit129 -> struct_cluster_SPadDataModule_1__T_10:_T_12_mask
  struct_cluster_SPadDataModule_1_dataLenReg:out -> op_sub_116:in1
  cluster_SPadDataModule_1_io_commonIO_readEn -> mux_26653223:select
  op_eq_119:out -> cluster_SPadDataModule_1_readWrapWire
  struct_cluster_SPadDataModule_1_padReadIndexReg:out -> mux_26653223:in1
  struct_cluster_SPadDataModule_1_padReadIndexReg:out -> op_add_127:in1
  cluster_SPadDataModule_1_clock -> struct_cluster_SPadDataModule_1__T_10:_T_18_clk
  op_and_128:out -> struct_cluster_SPadDataModule_1__T_10:_T_12_en
  cluster_SPadDataModule_1_writeWrapWire -> mux_1855880938:select
  cluster_SPadDataModule_1_io_commonIO_readEn -> struct_cluster_SPadDataModule_1__T_10__T_18_en_pipe_0:in
  cluster_SPadDataModule_1_io_commonIO_writeEn -> op_and_123:in2
  struct_cluster_SPadDataModule_1__T_10__T_18_en_pipe_0:out -> struct_cluster_SPadDataModule_1__T_10:_T_18_en
  op_add_127:out -> op_tail_126:in1
  struct_cluster_SPadDataModule_1_padWriteIndexReg:out -> struct_cluster_SPadDataModule_1__T_10:_T_12_addr
  struct_cluster_SPadDataModule_1__T_10:_T_18_data -> cluster_SPadDataModule_1_io_commonIO_readOutData
  struct_cluster_SPadDataModule_1_padWriteIndexReg:out -> mux_419708894:in2
  cluster_SPadDataModule_1_io_commonIO_dataLenFinIO_writeInDataIO_valid -> op_and_122:in1
  mux_1040973989:out -> struct_cluster_SPadDataModule_1_padReadIndexReg:in
  op_sub_116:out -> cluster_SPadDataModule_1__T
  
  
}
     
}
