#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Sep 05 14:32:08 2020
# Process ID: 5376
# Current directory: D:/SDUP_2020_projekt_H/Huffman/Huffman.runs/synth_1
# Command line: vivado.exe -log huffman_decoder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source huffman_decoder.tcl
# Log file: D:/SDUP_2020_projekt_H/Huffman/Huffman.runs/synth_1/huffman_decoder.vds
# Journal file: D:/SDUP_2020_projekt_H/Huffman/Huffman.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source huffman_decoder.tcl -notrace
Command: synth_design -top huffman_decoder -part xc7z020clg484-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.555 ; gain = 114.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'huffman_decoder' [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/sources_1/new/huffman_decoder.v:47]
	Parameter symbols_amount bound to: 50 - type: integer 
	Parameter max_data_count bound to: 1024 - type: integer 
	Parameter max_decoder_input_bit_count bound to: 1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'create_tree' [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/sources_1/new/create_tree.v:65]
	Parameter max_symbols_amount bound to: 50 - type: integer 
	Parameter tree_max_length bound to: 199 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/sources_1/new/create_tree.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/sources_1/new/create_tree.v:116]
INFO: [Synth 8-256] done synthesizing module 'create_tree' (1#1) [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/sources_1/new/create_tree.v:65]
INFO: [Synth 8-638] synthesizing module 'raw_decoder' [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/sources_1/new/raw_decoder.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/sources_1/new/raw_decoder.v:162]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/sources_1/new/raw_decoder.v:90]
INFO: [Synth 8-256] done synthesizing module 'raw_decoder' (2#1) [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/sources_1/new/raw_decoder.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/sources_1/new/huffman_decoder.v:131]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'huffman_decoder' (3#1) [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/sources_1/new/huffman_decoder.v:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 364.387 ; gain = 154.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 364.387 ; gain = 154.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/constrs_2/new/huffman_decoder.xdc]
Finished Parsing XDC File [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/constrs_2/new/huffman_decoder.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 694.250 ; gain = 0.117
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 694.250 ; gain = 484.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 694.250 ; gain = 484.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 694.250 ; gain = 484.711
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "symbols_tab" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sorting_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "making_tree_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "current_symbol" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'create_tree'
INFO: [Synth 8-802] inferred FSM for state register 'building_tree_state_reg' in module 'create_tree'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                         00000001 |                              000
                 iSTATE0 |                         00000010 |                              001
                 iSTATE1 |                         00000100 |                              101
                 iSTATE2 |                         00001000 |                              100
                 iSTATE3 |                         00010000 |                              110
                 iSTATE4 |                         00100000 |                              111
                 iSTATE5 |                         01000000 |                              010
                 iSTATE6 |                         10000000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'building_tree_state_reg' using encoding 'one-hot' in module 'create_tree'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                    0000000000001 |                             0000
                 iSTATE0 |                    0000000000010 |                             1100
                 iSTATE1 |                    0000000000100 |                             0001
                 iSTATE2 |                    0000000001000 |                             0010
                 iSTATE5 |                    0000000010000 |                             0100
                 iSTATE3 |                    0000000100000 |                             0011
                 iSTATE6 |                    0000001000000 |                             0110
                 iSTATE7 |                    0000010000000 |                             0111
                 iSTATE8 |                    0000100000000 |                             1000
                 iSTATE9 |                    0001000000000 |                             1001
                iSTATE10 |                    0010000000000 |                             1010
                iSTATE11 |                    0100000000000 |                             1011
                 iSTATE4 |                    1000000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'create_tree'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 694.250 ; gain = 484.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 20    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                 1x32  Multipliers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
	               6K Bit         RAMs := 3     
	               1K Bit         RAMs := 3     
	             1024 Bit         RAMs := 2     
	              800 Bit         RAMs := 1     
	              408 Bit         RAMs := 2     
	              400 Bit         RAMs := 4     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 19    
	   2 Input     32 Bit        Muxes := 7     
	  13 Input     32 Bit        Muxes := 8     
	  14 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 1     
	  23 Input     32 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	  16 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 16    
	  15 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 16    
	  14 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 8     
	  23 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 2     
	  50 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module huffman_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
	              400 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  23 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 1     
	  50 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module create_tree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 3     
	               1K Bit         RAMs := 2     
	              408 Bit         RAMs := 2     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 19    
	   2 Input     32 Bit        Muxes := 3     
	  13 Input     32 Bit        Muxes := 8     
	  16 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 16    
	  15 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 16    
Module raw_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 1x32  Multipliers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
	               1K Bit         RAMs := 1     
	              800 Bit         RAMs := 1     
	              400 Bit         RAMs := 2     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 8     
	  23 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/sources_1/new/raw_decoder.v:186]
INFO: [Synth 8-5784] Optimized 21 bits of RAM "probabilities_tab_reg" due to constant propagation. Old ram width 32 bits, new ram width 11 bits.
INFO: [Synth 8-5583] The signal probabilities_tab_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5784] Optimized 24 bits of RAM "code_list_reg" due to constant propagation. Old ram width 32 bits, new ram width 8 bits.
INFO: [Synth 8-5583] The signal code_list_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM decoded_characters_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM decoded_output_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_symbol_in_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_symbol_in_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_symbol_in_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_symbol_in_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_symbol_in_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_probability_in_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_probability_in_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_probability_in_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_probability_in_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_probability_in_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tree/\shift_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tree/\shift2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tree/\shift_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tree/\shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tree/i_1/\symbol_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder_symbols_amount_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\decoder_symbols_amount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder_symbols_amount_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder_symbols_amount_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\decoder_symbols_amount_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\decoder_symbols_amount_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder_symbols_amount_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder_symbols_amount_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder_symbols_in_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder_symbols_in_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder_symbols_in_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder_symbols_in_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder_symbols_in_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_symbols_length_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tree_symbols_length_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_symbols_length_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_symbols_length_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tree_symbols_length_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tree_symbols_length_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_symbols_length_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tree_symbols_length_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tree/\shift2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tree/\shift2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tree/\shift_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tree/\shift2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tree/\shift2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tree/\shift_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tree/\shift_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (decoder/\symbol_amount_var_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (decoder/\symbol_amount_var_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (decoder/\symbol_amount_var_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (decoder/\symbol_amount_var_reg[7] )
WARNING: [Synth 8-3332] Sequential element (temp1_reg[31]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[30]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[29]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[28]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[27]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[26]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[25]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[24]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[23]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[22]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[21]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[20]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[19]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[18]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[17]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[16]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[15]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[14]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[13]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[12]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[11]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[10]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[9]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (temp1_reg[8]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (symbol_reg[8]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[31]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[30]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[29]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[28]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[27]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[26]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[25]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[24]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[23]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[22]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[21]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[20]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[19]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[18]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[17]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[16]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[15]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[14]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[13]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[12]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[11]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[10]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[9]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (code_out_reg[8]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[31]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[30]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[29]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[28]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[27]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[26]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[25]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[24]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[23]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[22]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[21]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[20]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[19]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[18]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[17]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[16]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[15]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[14]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[13]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[12]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[11]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[10]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[9]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (tree_tab_length_reg[8]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[31]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[30]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[29]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[28]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[27]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[26]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[25]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[24]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[23]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[22]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[21]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[20]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[19]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[18]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[17]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[16]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[15]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[14]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[13]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[12]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[11]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[10]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[9]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (position_reg[8]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (counter_reg[31]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (counter_reg[30]) is unused and will be removed from module create_tree.
WARNING: [Synth 8-3332] Sequential element (counter_reg[29]) is unused and will be removed from module create_tree.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 694.250 ; gain = 484.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|create_tree     | probabilities_tab_reg        | 64 x 32(WRITE_FIRST)   |   | R | 64 x 32(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|raw_decoder     | code_list_reg                | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|raw_decoder     | decoded_characters_array_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|huffman_decoder | decoded_output_reg           | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|huffman_decoder | decoder_bit_input_reg        | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+----------------------------+-----------+----------------------+--------------------------------+
|Module Name     | RTL Object                 | Inference | Size (Depth x Width) | Primitives                     | 
+----------------+----------------------------+-----------+----------------------+--------------------------------+
|create_tree     | ID_reg                     | Implied   | 256 x 8              | RAM64X1D x 48  RAM64M x 240    | 
|create_tree     | symbols_tab_reg            | Implied   | 64 x 8               | RAM64M x 6                     | 
|create_tree     | Link_reg                   | Implied   | 256 x 32             | RAM64X1D x 24  RAM64M x 120    | 
|create_tree     | P_reg                      | Implied   | 256 x 32             | RAM64X1D x 56  RAM64M x 280    | 
|create_tree     | code_length_tab_reg        | Implied   | 64 x 8               | RAM64M x 6                     | 
|create_tree     | code_tab_reg               | Implied   | 64 x 32              | RAM16X1D x 64  RAM32X1D x 32   | 
|raw_decoder     | codes_lengths_reg          | Implied   | 64 x 8               | RAM64M x 3                     | 
|raw_decoder     | input_data_reg             | Implied   | 1 K x 1              | RAM128X1D x 8                  | 
|raw_decoder     | symbols_reg                | Implied   | 64 x 8               | RAM64M x 3                     | 
|huffman_decoder | coder_codes_tab_reg        | Implied   | 64 x 8               | RAM16X1S x 16  RAM32X1S x 8    | 
|huffman_decoder | coder_codes_tab_length_reg | Implied   | 64 x 8               | RAM16X1S x 16  RAM32X1S x 8    | 
+----------------+----------------------------+-----------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 694.250 ; gain = 484.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 730.504 ; gain = 520.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance tree/probabilities_tab_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance decoder/code_list_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance decoder/decoded_characters_array_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance decoded_output_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance decoder_bit_input_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 744.094 ; gain = 534.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 744.094 ; gain = 534.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 744.094 ; gain = 534.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 744.094 ; gain = 534.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 744.094 ; gain = 534.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 744.094 ; gain = 534.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 744.094 ; gain = 534.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |   212|
|3     |LUT1       |   443|
|4     |LUT2       |   213|
|5     |LUT3       |   128|
|6     |LUT4       |   347|
|7     |LUT5       |   270|
|8     |LUT6       |   725|
|9     |RAM128X1D  |     2|
|10    |RAM16X1D   |    16|
|11    |RAM16X1S   |    32|
|12    |RAM32X1D   |     8|
|13    |RAM32X1S   |    16|
|14    |RAM64M     |   499|
|15    |RAM64X1D   |    92|
|16    |RAMB18E1   |     2|
|17    |RAMB18E1_1 |     3|
|18    |FDRE       |   952|
|19    |IBUF       |    35|
|20    |OBUF       |     9|
+------+-----------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |  4005|
|2     |  decoder |raw_decoder |   889|
|3     |  tree    |create_tree |  2357|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 744.094 ; gain = 534.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 197 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 744.094 ; gain = 166.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 744.094 ; gain = 534.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 917 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 665 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 499 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 92 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 744.094 ; gain = 505.418
INFO: [Common 17-1381] The checkpoint 'D:/SDUP_2020_projekt_H/Huffman/Huffman.runs/synth_1/huffman_decoder.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 744.094 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep 05 14:33:04 2020...
