{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588136495810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588136495814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 17:01:35 2020 " "Processing started: Wed Apr 29 17:01:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588136495814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588136495814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588136495814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1588136496578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-structural " "Found design unit 1: Timer-structural" {  } { { "Timer.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/Timer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497189 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588136497189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingCounter-Bhv " "Found design unit 1: RingCounter-Bhv" {  } { { "RingCounter.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/RingCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497202 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingCounter " "Found entity 1: RingCounter" {  } { { "RingCounter.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/RingCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588136497202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prescaler-Behavioral " "Found design unit 1: Prescaler-Behavioral" {  } { { "Prescaler.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/Prescaler.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497216 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prescaler " "Found entity 1: Prescaler" {  } { { "Prescaler.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/Prescaler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588136497216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fandgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fandgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FAndGate-Bhv " "Found design unit 1: FAndGate-Bhv" {  } { { "FAndGate.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/FAndGate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497229 ""} { "Info" "ISGN_ENTITY_NAME" "1 FAndGate " "Found entity 1: FAndGate" {  } { { "FAndGate.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/FAndGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588136497229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Counter-Bhv " "Found design unit 1: BCD_Counter-Bhv" {  } { { "BCD_Counter.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/BCD_Counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497242 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter " "Found entity 1: BCD_Counter" {  } { { "BCD_Counter.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/BCD_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588136497242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD2SevenSeg-Bhv " "Found design unit 1: BCD2SevenSeg-Bhv" {  } { { "BCD2SevenSeg.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/BCD2SevenSeg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497256 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD2SevenSeg " "Found entity 1: BCD2SevenSeg" {  } { { "BCD2SevenSeg.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/BCD2SevenSeg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588136497256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_Gate-Bhv " "Found design unit 1: AND_Gate-Bhv" {  } { { "AND_Gate.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/AND_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497267 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_Gate " "Found entity 1: AND_Gate" {  } { { "AND_Gate.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/AND_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588136497267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer " "Elaborating entity \"Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1588136497339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prescaler Prescaler:DUT_Clk " "Elaborating entity \"Prescaler\" for hierarchy \"Prescaler:DUT_Clk\"" {  } { { "Timer.vhd" "DUT_Clk" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/Timer.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588136497378 ""}
{ "Warning" "WSGN_SEARCH_FILE" "not_gate.vhd 2 1 " "Using design file not_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_Gate-Bhv " "Found design unit 1: NOT_Gate-Bhv" {  } { { "not_gate.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/not_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497454 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_Gate " "Found entity 1: NOT_Gate" {  } { { "not_gate.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/not_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588136497454 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1588136497454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_Gate NOT_Gate:DUT_NOT_Gate " "Elaborating entity \"NOT_Gate\" for hierarchy \"NOT_Gate:DUT_NOT_Gate\"" {  } { { "Timer.vhd" "DUT_NOT_Gate" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/Timer.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588136497462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Counter BCD_Counter:DUT_1s " "Elaborating entity \"BCD_Counter\" for hierarchy \"BCD_Counter:DUT_1s\"" {  } { { "Timer.vhd" "DUT_1s" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/Timer.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588136497502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAndGate FAndGate:DUT_FAndGate " "Elaborating entity \"FAndGate\" for hierarchy \"FAndGate:DUT_FAndGate\"" {  } { { "Timer.vhd" "DUT_FAndGate" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/Timer.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588136497538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_Gate AND_Gate:DUT_AND_Gate " "Elaborating entity \"AND_Gate\" for hierarchy \"AND_Gate:DUT_AND_Gate\"" {  } { { "Timer.vhd" "DUT_AND_Gate" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/Timer.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588136497569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2SevenSeg BCD2SevenSeg:DUT_SevenSegment1 " "Elaborating entity \"BCD2SevenSeg\" for hierarchy \"BCD2SevenSeg:DUT_SevenSegment1\"" {  } { { "Timer.vhd" "DUT_SevenSegment1" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/Timer.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588136497600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingCounter RingCounter:DUT_RingCounter " "Elaborating entity \"RingCounter\" for hierarchy \"RingCounter:DUT_RingCounter\"" {  } { { "Timer.vhd" "DUT_RingCounter" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/Timer.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588136497635 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_1 RingCounter.vhd(18) " "VHDL Process Statement warning at RingCounter.vhd(18): signal \"Q_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RingCounter.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/RingCounter.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1588136497635 "|Timer|RingCounter:DUT_RingCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_10 RingCounter.vhd(19) " "VHDL Process Statement warning at RingCounter.vhd(19): signal \"Q_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RingCounter.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/RingCounter.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1588136497635 "|Timer|RingCounter:DUT_RingCounter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_1\[0\] VCC " "Pin \"LED_1\[0\]\" is stuck at VCC" {  } { { "Timer.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/Timer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588136498884 "|Timer|LED_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_10\[0\] VCC " "Pin \"LED_10\[0\]\" is stuck at VCC" {  } { { "Timer.vhd" "" { Text "C:/Users/Admin/Desktop/305Labs/Lab4/Timer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588136498884 "|Timer|LED_10[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1588136498884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1588136499038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1588136499427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588136499427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1588136499568 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1588136499568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1588136499568 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1588136499568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588136499620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 17:01:39 2020 " "Processing ended: Wed Apr 29 17:01:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588136499620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588136499620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588136499620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588136499620 ""}
