Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 22 15:09:42 2022
| Host         : LAPTOP-TDKNUURL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Chip_InstrIP_timing_summary_routed.rpt -pb Chip_InstrIP_timing_summary_routed.pb -rpx Chip_InstrIP_timing_summary_routed.rpx -warn_on_violation
| Design       : Chip_InstrIP
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  120         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (120)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (540)
5. checking no_input_delay (0)
6. checking no_output_delay (437)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (120)
--------------------------
 There are 120 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (540)
--------------------------------------------------
 There are 540 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (437)
---------------------------------
 There are 437 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  977          inf        0.000                      0                  977           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           977 Endpoints
Min Delay           977 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pcaddr/store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultExp[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.902ns  (logic 3.516ns (12.600%)  route 24.387ns (87.400%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=4 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y193       FDRE                         0.000     0.000 r  u_pcaddr/store_reg[0]/C
    SLICE_X122Y193       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  u_pcaddr/store_reg[0]/Q
                         net (fo=61, routed)          3.350     3.658    u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X48Y212        LUT3 (Prop_lut3_I2_O)        0.065     3.723 f  u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0/O
                         net (fo=9, routed)           4.154     7.877    u_instrmembrom/u_mem_generator/spo_0[30]
    SLICE_X139Y215       LUT2 (Prop_lut2_I1_O)        0.179     8.056 f  u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4/O
                         net (fo=35, routed)          0.959     9.015    u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4_n_0
    SLICE_X144Y212       LUT3 (Prop_lut3_I0_O)        0.170     9.185 r  u_instrmembrom/u_mem_generator/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=159, routed)         3.271    12.456    u_instrmembrom/u_mem_generator/bbstub_spo[3]
    SLICE_X158Y207       LUT3 (Prop_lut3_I1_O)        0.053    12.509 f  u_instrmembrom/u_mem_generator/SrcAExp_OBUF[3]_inst_i_2/O
                         net (fo=131, routed)         2.069    14.578    u_instrmembrom/u_mem_generator/SrcAExp_OBUF[1]
    SLICE_X138Y202       LUT2 (Prop_lut2_I0_O)        0.053    14.631 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_12/O
                         net (fo=17, routed)          0.839    15.470    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_12_n_0
    SLICE_X144Y203       LUT5 (Prop_lut5_I2_O)        0.053    15.523 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_15/O
                         net (fo=3, routed)           0.550    16.073    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_15_n_0
    SLICE_X143Y206       LUT6 (Prop_lut6_I5_O)        0.053    16.126 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_17/O
                         net (fo=2, routed)           0.682    16.808    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_17_n_0
    SLICE_X142Y203       LUT3 (Prop_lut3_I0_O)        0.066    16.874 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[24]_inst_i_7/O
                         net (fo=1, routed)           0.679    17.553    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[24]_inst_i_7_n_0
    SLICE_X141Y205       LUT6 (Prop_lut6_I4_O)        0.168    17.721 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[24]_inst_i_3/O
                         net (fo=1, routed)           0.565    18.286    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[24]_inst_i_3_n_0
    SLICE_X141Y210       LUT6 (Prop_lut6_I3_O)        0.053    18.339 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[24]_inst_i_1/O
                         net (fo=5, routed)           7.269    25.608    ALUResultExp_OBUF[24]
    AK28                 OBUF (Prop_obuf_I_O)         2.295    27.902 r  ALUResultExp_OBUF[24]_inst/O
                         net (fo=0)                   0.000    27.902    ALUResultExp[24]
    AK28                                                              r  ALUResultExp[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pcaddr/store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WD3Exp[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.708ns  (logic 3.563ns (12.861%)  route 24.145ns (87.139%))
  Logic Levels:           11  (FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y193       FDRE                         0.000     0.000 r  u_pcaddr/store_reg[0]/C
    SLICE_X122Y193       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  u_pcaddr/store_reg[0]/Q
                         net (fo=61, routed)          3.350     3.658    u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X48Y212        LUT3 (Prop_lut3_I2_O)        0.065     3.723 f  u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0/O
                         net (fo=9, routed)           4.154     7.877    u_instrmembrom/u_mem_generator/spo_0[30]
    SLICE_X139Y215       LUT2 (Prop_lut2_I1_O)        0.179     8.056 f  u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4/O
                         net (fo=35, routed)          0.959     9.015    u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4_n_0
    SLICE_X144Y212       LUT3 (Prop_lut3_I0_O)        0.170     9.185 r  u_instrmembrom/u_mem_generator/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=159, routed)         2.928    12.113    u_regfiles/ALUSrcAExp_OBUF
    SLICE_X155Y209       LUT4 (Prop_lut4_I2_O)        0.068    12.181 r  u_regfiles/ALUResultExp_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.465    12.646    u_regfiles/regs_reg_r1_0_31_6_11_1
    SLICE_X154Y209       LUT6 (Prop_lut6_I5_O)        0.169    12.815 f  u_regfiles/ALUResultExp_OBUF[8]_inst_i_5/O
                         net (fo=7, routed)           0.745    13.560    u_instrmembrom/u_mem_generator/WD3Exp_OBUF[1]_inst_i_2_0
    SLICE_X141Y209       LUT3 (Prop_lut3_I0_O)        0.065    13.625 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[31]_inst_i_7/O
                         net (fo=19, routed)          1.595    15.220    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[31]_inst_i_7_n_0
    SLICE_X145Y200       LUT2 (Prop_lut2_I1_O)        0.170    15.390 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[15]_inst_i_4/O
                         net (fo=15, routed)          1.534    16.924    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[15]_inst_i_4_n_0
    SLICE_X139Y205       LUT6 (Prop_lut6_I5_O)        0.053    16.977 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.567    17.543    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[22]_inst_i_3_n_0
    SLICE_X143Y205       LUT6 (Prop_lut6_I3_O)        0.053    17.596 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[22]_inst_i_1/O
                         net (fo=5, routed)           7.849    25.445    WD3Exp_OBUF[22]
    H10                  OBUF (Prop_obuf_I_O)         2.263    27.708 r  WD3Exp_OBUF[22]_inst/O
                         net (fo=0)                   0.000    27.708    WD3Exp[22]
    H10                                                               r  WD3Exp[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pcaddr/store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultExp[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.608ns  (logic 3.369ns (12.201%)  route 24.240ns (87.799%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=4 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y193       FDRE                         0.000     0.000 r  u_pcaddr/store_reg[0]/C
    SLICE_X122Y193       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  u_pcaddr/store_reg[0]/Q
                         net (fo=61, routed)          3.350     3.658    u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X48Y212        LUT3 (Prop_lut3_I2_O)        0.065     3.723 f  u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0/O
                         net (fo=9, routed)           4.154     7.877    u_instrmembrom/u_mem_generator/spo_0[30]
    SLICE_X139Y215       LUT2 (Prop_lut2_I1_O)        0.179     8.056 f  u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4/O
                         net (fo=35, routed)          0.959     9.015    u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4_n_0
    SLICE_X144Y212       LUT3 (Prop_lut3_I0_O)        0.170     9.185 r  u_instrmembrom/u_mem_generator/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=159, routed)         3.271    12.456    u_instrmembrom/u_mem_generator/bbstub_spo[3]
    SLICE_X158Y207       LUT3 (Prop_lut3_I1_O)        0.053    12.509 r  u_instrmembrom/u_mem_generator/SrcAExp_OBUF[3]_inst_i_2/O
                         net (fo=131, routed)         2.755    15.264    u_instrmembrom/u_mem_generator/SrcAExp_OBUF[1]
    SLICE_X140Y207       LUT6 (Prop_lut6_I2_O)        0.053    15.317 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[31]_inst_i_14/O
                         net (fo=2, routed)           0.566    15.883    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[31]_inst_i_14_n_0
    SLICE_X143Y207       LUT6 (Prop_lut6_I0_O)        0.053    15.936 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_11/O
                         net (fo=2, routed)           0.421    16.357    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_11_n_0
    SLICE_X139Y206       LUT3 (Prop_lut3_I2_O)        0.053    16.410 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[28]_inst_i_10/O
                         net (fo=2, routed)           0.404    16.814    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[28]_inst_i_10_n_0
    SLICE_X139Y207       LUT5 (Prop_lut5_I4_O)        0.053    16.867 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.664    17.531    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[27]_inst_i_2_n_0
    SLICE_X140Y209       LUT6 (Prop_lut6_I0_O)        0.053    17.584 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[27]_inst_i_1/O
                         net (fo=5, routed)           7.696    25.280    ALUResultExp_OBUF[27]
    AM31                 OBUF (Prop_obuf_I_O)         2.329    27.608 r  ALUResultExp_OBUF[27]_inst/O
                         net (fo=0)                   0.000    27.608    ALUResultExp[27]
    AM31                                                              r  ALUResultExp[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pcaddr/store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultExp[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.511ns  (logic 3.541ns (12.870%)  route 23.970ns (87.130%))
  Logic Levels:           12  (FDRE=1 LUT2=1 LUT3=5 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y193       FDRE                         0.000     0.000 r  u_pcaddr/store_reg[0]/C
    SLICE_X122Y193       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  u_pcaddr/store_reg[0]/Q
                         net (fo=61, routed)          3.350     3.658    u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X48Y212        LUT3 (Prop_lut3_I2_O)        0.065     3.723 f  u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0/O
                         net (fo=9, routed)           4.154     7.877    u_instrmembrom/u_mem_generator/spo_0[30]
    SLICE_X139Y215       LUT2 (Prop_lut2_I1_O)        0.179     8.056 f  u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4/O
                         net (fo=35, routed)          0.959     9.015    u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4_n_0
    SLICE_X144Y212       LUT3 (Prop_lut3_I0_O)        0.170     9.185 r  u_instrmembrom/u_mem_generator/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=159, routed)         3.271    12.456    u_instrmembrom/u_mem_generator/bbstub_spo[3]
    SLICE_X158Y207       LUT3 (Prop_lut3_I1_O)        0.053    12.509 r  u_instrmembrom/u_mem_generator/SrcAExp_OBUF[3]_inst_i_2/O
                         net (fo=131, routed)         2.566    15.076    u_instrmembrom/u_mem_generator/SrcAExp_OBUF[1]
    SLICE_X138Y198       LUT5 (Prop_lut5_I2_O)        0.053    15.129 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.456    15.584    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[6]_inst_i_12_n_0
    SLICE_X139Y198       LUT6 (Prop_lut6_I0_O)        0.053    15.637 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[12]_inst_i_11/O
                         net (fo=2, routed)           0.564    16.201    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[12]_inst_i_11_n_0
    SLICE_X139Y201       LUT3 (Prop_lut3_I0_O)        0.067    16.268 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[9]_inst_i_9/O
                         net (fo=2, routed)           0.549    16.817    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[9]_inst_i_9_n_0
    SLICE_X139Y203       LUT3 (Prop_lut3_I2_O)        0.170    16.987 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.469    17.456    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[10]_inst_i_5_n_0
    SLICE_X142Y203       LUT6 (Prop_lut6_I0_O)        0.053    17.509 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.458    17.967    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[10]_inst_i_2_n_0
    SLICE_X143Y203       LUT5 (Prop_lut5_I0_O)        0.053    18.020 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[10]_inst_i_1/O
                         net (fo=5, routed)           7.174    25.194    ALUResultExp_OBUF[10]
    AN29                 OBUF (Prop_obuf_I_O)         2.317    27.511 r  ALUResultExp_OBUF[10]_inst/O
                         net (fo=0)                   0.000    27.511    ALUResultExp[10]
    AN29                                                              r  ALUResultExp[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pcaddr/store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultExp[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.410ns  (logic 3.400ns (12.405%)  route 24.010ns (87.595%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=3 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y193       FDRE                         0.000     0.000 r  u_pcaddr/store_reg[0]/C
    SLICE_X122Y193       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  u_pcaddr/store_reg[0]/Q
                         net (fo=61, routed)          3.350     3.658    u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X48Y212        LUT3 (Prop_lut3_I2_O)        0.065     3.723 f  u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0/O
                         net (fo=9, routed)           4.154     7.877    u_instrmembrom/u_mem_generator/spo_0[30]
    SLICE_X139Y215       LUT2 (Prop_lut2_I1_O)        0.179     8.056 f  u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4/O
                         net (fo=35, routed)          0.959     9.015    u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4_n_0
    SLICE_X144Y212       LUT3 (Prop_lut3_I0_O)        0.170     9.185 r  u_instrmembrom/u_mem_generator/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=159, routed)         3.271    12.456    u_instrmembrom/u_mem_generator/bbstub_spo[3]
    SLICE_X158Y207       LUT3 (Prop_lut3_I1_O)        0.053    12.509 f  u_instrmembrom/u_mem_generator/SrcAExp_OBUF[3]_inst_i_2/O
                         net (fo=131, routed)         2.069    14.578    u_instrmembrom/u_mem_generator/SrcAExp_OBUF[1]
    SLICE_X138Y202       LUT2 (Prop_lut2_I0_O)        0.053    14.631 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_12/O
                         net (fo=17, routed)          0.826    15.457    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_12_n_0
    SLICE_X139Y205       LUT5 (Prop_lut5_I4_O)        0.053    15.510 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_14/O
                         net (fo=2, routed)           0.425    15.935    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_14_n_0
    SLICE_X140Y205       LUT6 (Prop_lut6_I5_O)        0.053    15.988 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_6/O
                         net (fo=2, routed)           0.521    16.510    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_6_n_0
    SLICE_X139Y209       LUT5 (Prop_lut5_I3_O)        0.053    16.563 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[26]_inst_i_9/O
                         net (fo=1, routed)           0.599    17.162    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[26]_inst_i_9_n_0
    SLICE_X138Y209       LUT6 (Prop_lut6_I0_O)        0.053    17.215 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           0.319    17.534    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[26]_inst_i_4_n_0
    SLICE_X138Y209       LUT6 (Prop_lut6_I4_O)        0.053    17.587 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[26]_inst_i_1/O
                         net (fo=5, routed)           7.516    25.103    ALUResultExp_OBUF[26]
    AL29                 OBUF (Prop_obuf_I_O)         2.307    27.410 r  ALUResultExp_OBUF[26]_inst/O
                         net (fo=0)                   0.000    27.410    ALUResultExp[26]
    AL29                                                              r  ALUResultExp[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pcaddr/store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultExp[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.387ns  (logic 3.468ns (12.662%)  route 23.919ns (87.338%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT3=4 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y193       FDRE                         0.000     0.000 r  u_pcaddr/store_reg[0]/C
    SLICE_X122Y193       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  u_pcaddr/store_reg[0]/Q
                         net (fo=61, routed)          3.350     3.658    u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X48Y212        LUT3 (Prop_lut3_I2_O)        0.065     3.723 f  u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0/O
                         net (fo=9, routed)           4.154     7.877    u_instrmembrom/u_mem_generator/spo_0[30]
    SLICE_X139Y215       LUT2 (Prop_lut2_I1_O)        0.179     8.056 f  u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4/O
                         net (fo=35, routed)          0.959     9.015    u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4_n_0
    SLICE_X144Y212       LUT3 (Prop_lut3_I0_O)        0.170     9.185 r  u_instrmembrom/u_mem_generator/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=159, routed)         3.271    12.456    u_instrmembrom/u_mem_generator/bbstub_spo[3]
    SLICE_X158Y207       LUT3 (Prop_lut3_I1_O)        0.053    12.509 r  u_instrmembrom/u_mem_generator/SrcAExp_OBUF[3]_inst_i_2/O
                         net (fo=131, routed)         2.755    15.264    u_instrmembrom/u_mem_generator/SrcAExp_OBUF[1]
    SLICE_X140Y207       LUT6 (Prop_lut6_I2_O)        0.053    15.317 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[31]_inst_i_14/O
                         net (fo=2, routed)           0.566    15.883    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[31]_inst_i_14_n_0
    SLICE_X143Y207       LUT6 (Prop_lut6_I0_O)        0.053    15.936 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_11/O
                         net (fo=2, routed)           0.421    16.357    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_11_n_0
    SLICE_X139Y206       LUT3 (Prop_lut3_I0_O)        0.056    16.413 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_5/O
                         net (fo=2, routed)           0.610    17.023    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_5_n_0
    SLICE_X138Y206       LUT6 (Prop_lut6_I0_O)        0.170    17.193 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_2/O
                         net (fo=1, routed)           0.800    17.993    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_2_n_0
    SLICE_X138Y209       LUT6 (Prop_lut6_I1_O)        0.053    18.046 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_1/O
                         net (fo=7, routed)           7.033    25.079    ALUResultExp_OBUF[30]
    AJ29                 OBUF (Prop_obuf_I_O)         2.308    27.387 r  ALUResultExp_OBUF[30]_inst/O
                         net (fo=0)                   0.000    27.387    ALUResultExp[30]
    AJ29                                                              r  ALUResultExp[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pcaddr/store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultExp[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.356ns  (logic 3.530ns (12.903%)  route 23.827ns (87.097%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=3 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y193       FDRE                         0.000     0.000 r  u_pcaddr/store_reg[0]/C
    SLICE_X122Y193       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  u_pcaddr/store_reg[0]/Q
                         net (fo=61, routed)          3.350     3.658    u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X48Y212        LUT3 (Prop_lut3_I2_O)        0.065     3.723 f  u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0/O
                         net (fo=9, routed)           4.154     7.877    u_instrmembrom/u_mem_generator/spo_0[30]
    SLICE_X139Y215       LUT2 (Prop_lut2_I1_O)        0.179     8.056 f  u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4/O
                         net (fo=35, routed)          0.959     9.015    u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4_n_0
    SLICE_X144Y212       LUT3 (Prop_lut3_I0_O)        0.170     9.185 r  u_instrmembrom/u_mem_generator/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=159, routed)         3.271    12.456    u_instrmembrom/u_mem_generator/bbstub_spo[3]
    SLICE_X158Y207       LUT3 (Prop_lut3_I1_O)        0.053    12.509 f  u_instrmembrom/u_mem_generator/SrcAExp_OBUF[3]_inst_i_2/O
                         net (fo=131, routed)         2.069    14.578    u_instrmembrom/u_mem_generator/SrcAExp_OBUF[1]
    SLICE_X138Y202       LUT2 (Prop_lut2_I0_O)        0.053    14.631 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_12/O
                         net (fo=17, routed)          0.976    15.607    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_12_n_0
    SLICE_X139Y205       LUT6 (Prop_lut6_I3_O)        0.053    15.660 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_10/O
                         net (fo=2, routed)           0.669    16.330    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_10_n_0
    SLICE_X138Y208       LUT6 (Prop_lut6_I3_O)        0.053    16.383 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[29]_inst_i_12/O
                         net (fo=1, routed)           0.445    16.828    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[29]_inst_i_12_n_0
    SLICE_X139Y208       LUT5 (Prop_lut5_I0_O)        0.064    16.892 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.304    17.196    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[29]_inst_i_7_n_0
    SLICE_X139Y208       LUT6 (Prop_lut6_I5_O)        0.170    17.366 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[29]_inst_i_2/O
                         net (fo=1, routed)           0.675    18.040    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[29]_inst_i_2_n_0
    SLICE_X145Y210       LUT6 (Prop_lut6_I0_O)        0.053    18.093 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[29]_inst_i_1/O
                         net (fo=5, routed)           6.954    25.048    ALUResultExp_OBUF[29]
    AK29                 OBUF (Prop_obuf_I_O)         2.309    27.356 r  ALUResultExp_OBUF[29]_inst/O
                         net (fo=0)                   0.000    27.356    ALUResultExp[29]
    AK29                                                              r  ALUResultExp[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pcaddr/store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultExp[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.169ns  (logic 3.400ns (12.515%)  route 23.769ns (87.485%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=4 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y193       FDRE                         0.000     0.000 r  u_pcaddr/store_reg[0]/C
    SLICE_X122Y193       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  u_pcaddr/store_reg[0]/Q
                         net (fo=61, routed)          3.350     3.658    u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X48Y212        LUT3 (Prop_lut3_I2_O)        0.065     3.723 f  u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0/O
                         net (fo=9, routed)           4.154     7.877    u_instrmembrom/u_mem_generator/spo_0[30]
    SLICE_X139Y215       LUT2 (Prop_lut2_I1_O)        0.179     8.056 f  u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4/O
                         net (fo=35, routed)          0.959     9.015    u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4_n_0
    SLICE_X144Y212       LUT3 (Prop_lut3_I0_O)        0.170     9.185 r  u_instrmembrom/u_mem_generator/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=159, routed)         3.271    12.456    u_instrmembrom/u_mem_generator/bbstub_spo[3]
    SLICE_X158Y207       LUT3 (Prop_lut3_I1_O)        0.053    12.509 f  u_instrmembrom/u_mem_generator/SrcAExp_OBUF[3]_inst_i_2/O
                         net (fo=131, routed)         2.069    14.578    u_instrmembrom/u_mem_generator/SrcAExp_OBUF[1]
    SLICE_X138Y202       LUT2 (Prop_lut2_I0_O)        0.053    14.631 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_12/O
                         net (fo=17, routed)          0.839    15.470    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_12_n_0
    SLICE_X144Y203       LUT5 (Prop_lut5_I2_O)        0.053    15.523 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_15/O
                         net (fo=3, routed)           0.550    16.073    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_15_n_0
    SLICE_X143Y206       LUT6 (Prop_lut6_I5_O)        0.053    16.126 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_17/O
                         net (fo=2, routed)           0.665    16.791    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_17_n_0
    SLICE_X139Y207       LUT3 (Prop_lut3_I0_O)        0.053    16.844 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_9/O
                         net (fo=1, routed)           0.420    17.264    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_9_n_0
    SLICE_X140Y207       LUT6 (Prop_lut6_I4_O)        0.053    17.317 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_4/O
                         net (fo=1, routed)           0.646    17.963    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_4_n_0
    SLICE_X140Y210       LUT6 (Prop_lut6_I2_O)        0.053    18.016 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_1/O
                         net (fo=5, routed)           6.846    24.862    ALUResultExp_OBUF[25]
    AL30                 OBUF (Prop_obuf_I_O)         2.307    27.169 r  ALUResultExp_OBUF[25]_inst/O
                         net (fo=0)                   0.000    27.169    ALUResultExp[25]
    AL30                                                              r  ALUResultExp[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pcaddr/store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultExp[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.094ns  (logic 3.406ns (12.571%)  route 23.688ns (87.429%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT3=5 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y193       FDRE                         0.000     0.000 r  u_pcaddr/store_reg[0]/C
    SLICE_X122Y193       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  u_pcaddr/store_reg[0]/Q
                         net (fo=61, routed)          3.350     3.658    u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X48Y212        LUT3 (Prop_lut3_I2_O)        0.065     3.723 f  u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0/O
                         net (fo=9, routed)           4.154     7.877    u_instrmembrom/u_mem_generator/spo_0[30]
    SLICE_X139Y215       LUT2 (Prop_lut2_I1_O)        0.179     8.056 f  u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4/O
                         net (fo=35, routed)          0.959     9.015    u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4_n_0
    SLICE_X144Y212       LUT3 (Prop_lut3_I0_O)        0.170     9.185 r  u_instrmembrom/u_mem_generator/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=159, routed)         3.271    12.456    u_instrmembrom/u_mem_generator/bbstub_spo[3]
    SLICE_X158Y207       LUT3 (Prop_lut3_I1_O)        0.053    12.509 r  u_instrmembrom/u_mem_generator/SrcAExp_OBUF[3]_inst_i_2/O
                         net (fo=131, routed)         2.074    14.583    u_instrmembrom/u_mem_generator/SrcAExp_OBUF[1]
    SLICE_X138Y204       LUT5 (Prop_lut5_I2_O)        0.053    14.636 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[18]_inst_i_14/O
                         net (fo=1, routed)           0.319    14.956    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[18]_inst_i_14_n_0
    SLICE_X138Y204       LUT6 (Prop_lut6_I0_O)        0.053    15.009 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[18]_inst_i_11/O
                         net (fo=3, routed)           0.546    15.555    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[18]_inst_i_11_n_0
    SLICE_X142Y202       LUT3 (Prop_lut3_I0_O)        0.053    15.608 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[15]_inst_i_9/O
                         net (fo=3, routed)           0.586    16.193    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[15]_inst_i_9_n_0
    SLICE_X145Y201       LUT3 (Prop_lut3_I2_O)        0.053    16.246 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[15]_inst_i_8/O
                         net (fo=2, routed)           0.457    16.704    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[15]_inst_i_8_n_0
    SLICE_X146Y201       LUT5 (Prop_lut5_I1_O)        0.053    16.757 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[16]_inst_i_8/O
                         net (fo=1, routed)           0.687    17.444    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[16]_inst_i_8_n_0
    SLICE_X150Y201       LUT5 (Prop_lut5_I0_O)        0.053    17.497 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[16]_inst_i_4/O
                         net (fo=1, routed)           0.400    17.897    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[16]_inst_i_4_n_0
    SLICE_X151Y202       LUT6 (Prop_lut6_I2_O)        0.053    17.950 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[16]_inst_i_1/O
                         net (fo=5, routed)           6.884    24.834    ALUResultExp_OBUF[16]
    AH24                 OBUF (Prop_obuf_I_O)         2.260    27.094 r  ALUResultExp_OBUF[16]_inst/O
                         net (fo=0)                   0.000    27.094    ALUResultExp[16]
    AH24                                                              r  ALUResultExp[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pcaddr/store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultExp[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.993ns  (logic 3.387ns (12.549%)  route 23.606ns (87.451%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=3 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y193       FDRE                         0.000     0.000 r  u_pcaddr/store_reg[0]/C
    SLICE_X122Y193       FDRE (Prop_fdre_C_Q)         0.308     0.308 r  u_pcaddr/store_reg[0]/Q
                         net (fo=61, routed)          3.350     3.658    u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X48Y212        LUT3 (Prop_lut3_I2_O)        0.065     3.723 f  u_instrmembrom/u_mem_generator/SimpleCPU01Design_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0/O
                         net (fo=9, routed)           4.154     7.877    u_instrmembrom/u_mem_generator/spo_0[30]
    SLICE_X139Y215       LUT2 (Prop_lut2_I1_O)        0.179     8.056 f  u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4/O
                         net (fo=35, routed)          0.959     9.015    u_instrmembrom/u_mem_generator/ALUControlExp_OBUF[4]_inst_i_4_n_0
    SLICE_X144Y212       LUT3 (Prop_lut3_I0_O)        0.170     9.185 r  u_instrmembrom/u_mem_generator/ALUSrcAExp_OBUF_inst_i_1/O
                         net (fo=159, routed)         3.271    12.456    u_instrmembrom/u_mem_generator/bbstub_spo[3]
    SLICE_X158Y207       LUT3 (Prop_lut3_I1_O)        0.053    12.509 f  u_instrmembrom/u_mem_generator/SrcAExp_OBUF[3]_inst_i_2/O
                         net (fo=131, routed)         2.069    14.578    u_instrmembrom/u_mem_generator/SrcAExp_OBUF[1]
    SLICE_X138Y202       LUT2 (Prop_lut2_I0_O)        0.053    14.631 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_12/O
                         net (fo=17, routed)          0.826    15.457    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_12_n_0
    SLICE_X139Y205       LUT5 (Prop_lut5_I4_O)        0.053    15.510 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_14/O
                         net (fo=2, routed)           0.474    15.984    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[25]_inst_i_14_n_0
    SLICE_X138Y205       LUT6 (Prop_lut6_I4_O)        0.053    16.037 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[24]_inst_i_11/O
                         net (fo=4, routed)           0.309    16.347    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[24]_inst_i_11_n_0
    SLICE_X139Y204       LUT5 (Prop_lut5_I2_O)        0.053    16.400 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[23]_inst_i_9/O
                         net (fo=1, routed)           0.550    16.949    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[23]_inst_i_9_n_0
    SLICE_X139Y205       LUT5 (Prop_lut5_I4_O)        0.053    17.002 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.597    17.600    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[23]_inst_i_4_n_0
    SLICE_X140Y206       LUT6 (Prop_lut6_I2_O)        0.053    17.653 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[23]_inst_i_1/O
                         net (fo=5, routed)           7.046    24.699    ALUResultExp_OBUF[23]
    AL28                 OBUF (Prop_obuf_I_O)         2.294    26.993 r  ALUResultExp_OBUF[23]_inst/O
                         net (fo=0)                   0.000    26.993    ALUResultExp[23]
    AL28                                                              r  ALUResultExp[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pcaddr/store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pcaddr/store_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.146ns (35.804%)  route 0.262ns (64.196%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y193       FDRE                         0.000     0.000 r  u_pcaddr/store_reg[0]/C
    SLICE_X122Y193       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  u_pcaddr/store_reg[0]/Q
                         net (fo=61, routed)          0.142     0.260    u_instrmembrom/u_mem_generator/Q[0]
    SLICE_X124Y194       LUT4 (Prop_lut4_I2_O)        0.028     0.288 r  u_instrmembrom/u_mem_generator/PCExp_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.120     0.408    u_pcaddr/D[0]
    SLICE_X122Y193       FDRE                                         r  u_pcaddr/store_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_regfiles/regs_reg_r1_0_31_30_31/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_regfiles/regs_reg_r1_0_31_30_31/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.181ns  (logic 0.378ns (32.008%)  route 0.803ns (67.992%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y208       RAMD32                       0.000     0.000 r  u_regfiles/regs_reg_r1_0_31_30_31/DP/CLK
    SLICE_X140Y208       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294     0.294 r  u_regfiles/regs_reg_r1_0_31_30_31/DP/O
                         net (fo=14, routed)          0.365     0.659    u_instrmembrom/u_mem_generator/RD1Exp_OBUF[30]
    SLICE_X147Y212       LUT5 (Prop_lut5_I1_O)        0.028     0.687 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_7/O
                         net (fo=1, routed)           0.121     0.808    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_7_n_0
    SLICE_X147Y211       LUT6 (Prop_lut6_I0_O)        0.028     0.836 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_3/O
                         net (fo=1, routed)           0.194     1.030    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_3_n_0
    SLICE_X138Y209       LUT6 (Prop_lut6_I2_O)        0.028     1.058 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_1/O
                         net (fo=7, routed)           0.123     1.181    u_regfiles/regs_reg_r1_0_31_30_31/D
    SLICE_X140Y208       RAMD32                                       r  u_regfiles/regs_reg_r1_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_regfiles/regs_reg_r1_0_31_30_31/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_regfiles/regs_reg_r2_0_31_30_31/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.223ns  (logic 0.378ns (30.899%)  route 0.845ns (69.101%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y208       RAMD32                       0.000     0.000 r  u_regfiles/regs_reg_r1_0_31_30_31/DP/CLK
    SLICE_X140Y208       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294     0.294 r  u_regfiles/regs_reg_r1_0_31_30_31/DP/O
                         net (fo=14, routed)          0.365     0.659    u_instrmembrom/u_mem_generator/RD1Exp_OBUF[30]
    SLICE_X147Y212       LUT5 (Prop_lut5_I1_O)        0.028     0.687 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_7/O
                         net (fo=1, routed)           0.121     0.808    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_7_n_0
    SLICE_X147Y211       LUT6 (Prop_lut6_I0_O)        0.028     0.836 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_3/O
                         net (fo=1, routed)           0.194     1.030    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_3_n_0
    SLICE_X138Y209       LUT6 (Prop_lut6_I2_O)        0.028     1.058 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_1/O
                         net (fo=7, routed)           0.165     1.223    u_regfiles/regs_reg_r2_0_31_30_31/D
    SLICE_X140Y208       RAMD32                                       r  u_regfiles/regs_reg_r2_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_regfiles/regs_reg_r1_0_31_30_31/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_regfiles/regs_reg_r2_0_31_30_31/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.223ns  (logic 0.378ns (30.899%)  route 0.845ns (69.101%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y208       RAMD32                       0.000     0.000 r  u_regfiles/regs_reg_r1_0_31_30_31/DP/CLK
    SLICE_X140Y208       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294     0.294 r  u_regfiles/regs_reg_r1_0_31_30_31/DP/O
                         net (fo=14, routed)          0.365     0.659    u_instrmembrom/u_mem_generator/RD1Exp_OBUF[30]
    SLICE_X147Y212       LUT5 (Prop_lut5_I1_O)        0.028     0.687 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_7/O
                         net (fo=1, routed)           0.121     0.808    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_7_n_0
    SLICE_X147Y211       LUT6 (Prop_lut6_I0_O)        0.028     0.836 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_3/O
                         net (fo=1, routed)           0.194     1.030    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_3_n_0
    SLICE_X138Y209       LUT6 (Prop_lut6_I2_O)        0.028     1.058 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_1/O
                         net (fo=7, routed)           0.165     1.223    u_regfiles/regs_reg_r2_0_31_30_31/D
    SLICE_X140Y208       RAMD32                                       r  u_regfiles/regs_reg_r2_0_31_30_31/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_regfiles/regs_reg_r1_0_31_30_31/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_regfiles/regs_reg_r1_0_31_30_31/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.235ns  (logic 0.378ns (30.617%)  route 0.857ns (69.383%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y208       RAMD32                       0.000     0.000 r  u_regfiles/regs_reg_r1_0_31_30_31/DP/CLK
    SLICE_X140Y208       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294     0.294 r  u_regfiles/regs_reg_r1_0_31_30_31/DP/O
                         net (fo=14, routed)          0.365     0.659    u_instrmembrom/u_mem_generator/RD1Exp_OBUF[30]
    SLICE_X147Y212       LUT5 (Prop_lut5_I1_O)        0.028     0.687 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_7/O
                         net (fo=1, routed)           0.121     0.808    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_7_n_0
    SLICE_X147Y211       LUT6 (Prop_lut6_I0_O)        0.028     0.836 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_3/O
                         net (fo=1, routed)           0.194     1.030    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_3_n_0
    SLICE_X138Y209       LUT6 (Prop_lut6_I2_O)        0.028     1.058 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[30]_inst_i_1/O
                         net (fo=7, routed)           0.177     1.235    u_regfiles/regs_reg_r1_0_31_30_31/D
    SLICE_X140Y208       RAMD32                                       r  u_regfiles/regs_reg_r1_0_31_30_31/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_regfiles/regs_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_regfiles/regs_reg_r2_0_31_12_17/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.262ns  (logic 0.481ns (38.102%)  route 0.781ns (61.898%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y203       RAMD32                       0.000     0.000 r  u_regfiles/regs_reg_r2_0_31_0_5/RAMA/CLK
    SLICE_X152Y203       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.385     0.385 r  u_regfiles/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.305     0.690    u_instrmembrom/u_mem_generator/RD2Exp_OBUF[0]
    SLICE_X150Y201       LUT5 (Prop_lut5_I3_O)        0.068     0.758 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[16]_inst_i_4/O
                         net (fo=1, routed)           0.168     0.925    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[16]_inst_i_4_n_0
    SLICE_X151Y202       LUT6 (Prop_lut6_I2_O)        0.028     0.953 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[16]_inst_i_1/O
                         net (fo=5, routed)           0.309     1.262    u_regfiles/regs_reg_r2_0_31_12_17/DIC0
    SLICE_X148Y191       RAMD32                                       r  u_regfiles/regs_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_regfiles/regs_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_regfiles/regs_reg_r2_0_31_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.278ns  (logic 0.555ns (43.438%)  route 0.723ns (56.562%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y203       RAMD32                       0.000     0.000 r  u_regfiles/regs_reg_r2_0_31_0_5/RAMA/CLK
    SLICE_X152Y203       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.385     0.385 r  u_regfiles/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.251     0.636    u_instrmembrom/u_mem_generator/RD2Exp_OBUF[0]
    SLICE_X152Y202       LUT5 (Prop_lut5_I0_O)        0.068     0.704 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[0]_inst_i_12/O
                         net (fo=1, routed)           0.120     0.824    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[0]_inst_i_12_n_0
    SLICE_X151Y202       LUT5 (Prop_lut5_I1_O)        0.033     0.857 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           0.140     0.997    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[0]_inst_i_6_n_0
    SLICE_X150Y200       LUT6 (Prop_lut6_I5_O)        0.069     1.066 r  u_instrmembrom/u_mem_generator/WD3Exp_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.212     1.278    u_regfiles/regs_reg_r2_0_31_0_5/DIA0
    SLICE_X152Y203       RAMD32                                       r  u_regfiles/regs_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_regfiles/regs_reg_r2_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_regfiles/regs_reg_r2_0_31_18_23/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.292ns  (logic 0.400ns (30.951%)  route 0.892ns (69.049%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y203       RAMD32                       0.000     0.000 r  u_regfiles/regs_reg_r2_0_31_0_5/RAMB/CLK
    SLICE_X152Y203       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301     0.301 r  u_regfiles/regs_reg_r2_0_31_0_5/RAMB/O
                         net (fo=8, routed)           0.468     0.769    u_instrmembrom/u_mem_generator/RD2Exp_OBUF[2]
    SLICE_X148Y201       LUT6 (Prop_lut6_I4_O)        0.071     0.840 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[18]_inst_i_4/O
                         net (fo=1, routed)           0.100     0.939    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[18]_inst_i_4_n_0
    SLICE_X148Y202       LUT6 (Prop_lut6_I2_O)        0.028     0.967 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[18]_inst_i_1/O
                         net (fo=5, routed)           0.325     1.292    u_regfiles/regs_reg_r2_0_31_18_23/DIA0
    SLICE_X148Y192       RAMD32                                       r  u_regfiles/regs_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_regfiles/regs_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_regfiles/regs_reg_r1_0_31_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.322ns  (logic 0.555ns (41.983%)  route 0.767ns (58.017%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y203       RAMD32                       0.000     0.000 r  u_regfiles/regs_reg_r2_0_31_0_5/RAMA/CLK
    SLICE_X152Y203       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.385     0.385 r  u_regfiles/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=11, routed)          0.251     0.636    u_instrmembrom/u_mem_generator/RD2Exp_OBUF[0]
    SLICE_X152Y202       LUT5 (Prop_lut5_I0_O)        0.068     0.704 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[0]_inst_i_12/O
                         net (fo=1, routed)           0.120     0.824    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[0]_inst_i_12_n_0
    SLICE_X151Y202       LUT5 (Prop_lut5_I1_O)        0.033     0.857 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           0.140     0.997    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[0]_inst_i_6_n_0
    SLICE_X150Y200       LUT6 (Prop_lut6_I5_O)        0.069     1.066 r  u_instrmembrom/u_mem_generator/WD3Exp_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.256     1.322    u_regfiles/regs_reg_r1_0_31_0_5/DIA0
    SLICE_X152Y204       RAMD32                                       r  u_regfiles/regs_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_regfiles/regs_reg_r2_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_regfiles/regs_reg_r1_0_31_24_29/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.341ns  (logic 0.392ns (29.243%)  route 0.949ns (70.757%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y195       RAMD32                       0.000     0.000 r  u_regfiles/regs_reg_r2_0_31_6_11/RAMC/CLK
    SLICE_X148Y195       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     0.296 r  u_regfiles/regs_reg_r2_0_31_6_11/RAMC/O
                         net (fo=10, routed)          0.577     0.873    u_instrmembrom/u_mem_generator/RD2Exp_OBUF[10]
    SLICE_X138Y209       LUT6 (Prop_lut6_I1_O)        0.068     0.941 f  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           0.122     1.063    u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[26]_inst_i_4_n_0
    SLICE_X138Y209       LUT6 (Prop_lut6_I4_O)        0.028     1.091 r  u_instrmembrom/u_mem_generator/ALUResultExp_OBUF[26]_inst_i_1/O
                         net (fo=5, routed)           0.249     1.341    u_regfiles/regs_reg_r1_0_31_24_29/DIB0
    SLICE_X132Y208       RAMD32                                       r  u_regfiles/regs_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------





