
LAB3_Game.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000502c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  0800520c  0800520c  0001520c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052c0  080052c0  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  080052c0  080052c0  000152c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080052c8  080052c8  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052c8  080052c8  000152c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080052cc  080052cc  000152cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  080052d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  20000060  08005330  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  08005330  00020334  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   000145fb  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000275e  00000000  00000000  000346ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001270  00000000  00000000  00036e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e75  00000000  00000000  000380a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026c3d  00000000  00000000  00038f15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015752  00000000  00000000  0005fb52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fdddf  00000000  00000000  000752a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000053e4  00000000  00000000  00173084  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00178468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	080051f4 	.word	0x080051f4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	080051f4 	.word	0x080051f4

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b970 	b.w	80005c8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9e08      	ldr	r6, [sp, #32]
 8000306:	460d      	mov	r5, r1
 8000308:	4604      	mov	r4, r0
 800030a:	460f      	mov	r7, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4694      	mov	ip, r2
 8000314:	d965      	bls.n	80003e2 <__udivmoddi4+0xe2>
 8000316:	fab2 f382 	clz	r3, r2
 800031a:	b143      	cbz	r3, 800032e <__udivmoddi4+0x2e>
 800031c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000320:	f1c3 0220 	rsb	r2, r3, #32
 8000324:	409f      	lsls	r7, r3
 8000326:	fa20 f202 	lsr.w	r2, r0, r2
 800032a:	4317      	orrs	r7, r2
 800032c:	409c      	lsls	r4, r3
 800032e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000332:	fa1f f58c 	uxth.w	r5, ip
 8000336:	fbb7 f1fe 	udiv	r1, r7, lr
 800033a:	0c22      	lsrs	r2, r4, #16
 800033c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000340:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000344:	fb01 f005 	mul.w	r0, r1, r5
 8000348:	4290      	cmp	r0, r2
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x62>
 800034c:	eb1c 0202 	adds.w	r2, ip, r2
 8000350:	f101 37ff 	add.w	r7, r1, #4294967295
 8000354:	f080 811c 	bcs.w	8000590 <__udivmoddi4+0x290>
 8000358:	4290      	cmp	r0, r2
 800035a:	f240 8119 	bls.w	8000590 <__udivmoddi4+0x290>
 800035e:	3902      	subs	r1, #2
 8000360:	4462      	add	r2, ip
 8000362:	1a12      	subs	r2, r2, r0
 8000364:	b2a4      	uxth	r4, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000372:	fb00 f505 	mul.w	r5, r0, r5
 8000376:	42a5      	cmp	r5, r4
 8000378:	d90a      	bls.n	8000390 <__udivmoddi4+0x90>
 800037a:	eb1c 0404 	adds.w	r4, ip, r4
 800037e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000382:	f080 8107 	bcs.w	8000594 <__udivmoddi4+0x294>
 8000386:	42a5      	cmp	r5, r4
 8000388:	f240 8104 	bls.w	8000594 <__udivmoddi4+0x294>
 800038c:	4464      	add	r4, ip
 800038e:	3802      	subs	r0, #2
 8000390:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000394:	1b64      	subs	r4, r4, r5
 8000396:	2100      	movs	r1, #0
 8000398:	b11e      	cbz	r6, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40dc      	lsrs	r4, r3
 800039c:	2300      	movs	r3, #0
 800039e:	e9c6 4300 	strd	r4, r3, [r6]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0xbc>
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	f000 80ed 	beq.w	800058a <__udivmoddi4+0x28a>
 80003b0:	2100      	movs	r1, #0
 80003b2:	e9c6 0500 	strd	r0, r5, [r6]
 80003b6:	4608      	mov	r0, r1
 80003b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003bc:	fab3 f183 	clz	r1, r3
 80003c0:	2900      	cmp	r1, #0
 80003c2:	d149      	bne.n	8000458 <__udivmoddi4+0x158>
 80003c4:	42ab      	cmp	r3, r5
 80003c6:	d302      	bcc.n	80003ce <__udivmoddi4+0xce>
 80003c8:	4282      	cmp	r2, r0
 80003ca:	f200 80f8 	bhi.w	80005be <__udivmoddi4+0x2be>
 80003ce:	1a84      	subs	r4, r0, r2
 80003d0:	eb65 0203 	sbc.w	r2, r5, r3
 80003d4:	2001      	movs	r0, #1
 80003d6:	4617      	mov	r7, r2
 80003d8:	2e00      	cmp	r6, #0
 80003da:	d0e2      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	e9c6 4700 	strd	r4, r7, [r6]
 80003e0:	e7df      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003e2:	b902      	cbnz	r2, 80003e6 <__udivmoddi4+0xe6>
 80003e4:	deff      	udf	#255	; 0xff
 80003e6:	fab2 f382 	clz	r3, r2
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	f040 8090 	bne.w	8000510 <__udivmoddi4+0x210>
 80003f0:	1a8a      	subs	r2, r1, r2
 80003f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f6:	fa1f fe8c 	uxth.w	lr, ip
 80003fa:	2101      	movs	r1, #1
 80003fc:	fbb2 f5f7 	udiv	r5, r2, r7
 8000400:	fb07 2015 	mls	r0, r7, r5, r2
 8000404:	0c22      	lsrs	r2, r4, #16
 8000406:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800040a:	fb0e f005 	mul.w	r0, lr, r5
 800040e:	4290      	cmp	r0, r2
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x124>
 8000412:	eb1c 0202 	adds.w	r2, ip, r2
 8000416:	f105 38ff 	add.w	r8, r5, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x122>
 800041c:	4290      	cmp	r0, r2
 800041e:	f200 80cb 	bhi.w	80005b8 <__udivmoddi4+0x2b8>
 8000422:	4645      	mov	r5, r8
 8000424:	1a12      	subs	r2, r2, r0
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb2 f0f7 	udiv	r0, r2, r7
 800042c:	fb07 2210 	mls	r2, r7, r0, r2
 8000430:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000434:	fb0e fe00 	mul.w	lr, lr, r0
 8000438:	45a6      	cmp	lr, r4
 800043a:	d908      	bls.n	800044e <__udivmoddi4+0x14e>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 32ff 	add.w	r2, r0, #4294967295
 8000444:	d202      	bcs.n	800044c <__udivmoddi4+0x14c>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f200 80bb 	bhi.w	80005c2 <__udivmoddi4+0x2c2>
 800044c:	4610      	mov	r0, r2
 800044e:	eba4 040e 	sub.w	r4, r4, lr
 8000452:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000456:	e79f      	b.n	8000398 <__udivmoddi4+0x98>
 8000458:	f1c1 0720 	rsb	r7, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000462:	ea4c 0c03 	orr.w	ip, ip, r3
 8000466:	fa05 f401 	lsl.w	r4, r5, r1
 800046a:	fa20 f307 	lsr.w	r3, r0, r7
 800046e:	40fd      	lsrs	r5, r7
 8000470:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000474:	4323      	orrs	r3, r4
 8000476:	fbb5 f8f9 	udiv	r8, r5, r9
 800047a:	fa1f fe8c 	uxth.w	lr, ip
 800047e:	fb09 5518 	mls	r5, r9, r8, r5
 8000482:	0c1c      	lsrs	r4, r3, #16
 8000484:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000488:	fb08 f50e 	mul.w	r5, r8, lr
 800048c:	42a5      	cmp	r5, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	fa00 f001 	lsl.w	r0, r0, r1
 8000496:	d90b      	bls.n	80004b0 <__udivmoddi4+0x1b0>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f108 3aff 	add.w	sl, r8, #4294967295
 80004a0:	f080 8088 	bcs.w	80005b4 <__udivmoddi4+0x2b4>
 80004a4:	42a5      	cmp	r5, r4
 80004a6:	f240 8085 	bls.w	80005b4 <__udivmoddi4+0x2b4>
 80004aa:	f1a8 0802 	sub.w	r8, r8, #2
 80004ae:	4464      	add	r4, ip
 80004b0:	1b64      	subs	r4, r4, r5
 80004b2:	b29d      	uxth	r5, r3
 80004b4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b8:	fb09 4413 	mls	r4, r9, r3, r4
 80004bc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004c0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	d908      	bls.n	80004da <__udivmoddi4+0x1da>
 80004c8:	eb1c 0404 	adds.w	r4, ip, r4
 80004cc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004d0:	d26c      	bcs.n	80005ac <__udivmoddi4+0x2ac>
 80004d2:	45a6      	cmp	lr, r4
 80004d4:	d96a      	bls.n	80005ac <__udivmoddi4+0x2ac>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	4464      	add	r4, ip
 80004da:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004de:	fba3 9502 	umull	r9, r5, r3, r2
 80004e2:	eba4 040e 	sub.w	r4, r4, lr
 80004e6:	42ac      	cmp	r4, r5
 80004e8:	46c8      	mov	r8, r9
 80004ea:	46ae      	mov	lr, r5
 80004ec:	d356      	bcc.n	800059c <__udivmoddi4+0x29c>
 80004ee:	d053      	beq.n	8000598 <__udivmoddi4+0x298>
 80004f0:	b156      	cbz	r6, 8000508 <__udivmoddi4+0x208>
 80004f2:	ebb0 0208 	subs.w	r2, r0, r8
 80004f6:	eb64 040e 	sbc.w	r4, r4, lr
 80004fa:	fa04 f707 	lsl.w	r7, r4, r7
 80004fe:	40ca      	lsrs	r2, r1
 8000500:	40cc      	lsrs	r4, r1
 8000502:	4317      	orrs	r7, r2
 8000504:	e9c6 7400 	strd	r7, r4, [r6]
 8000508:	4618      	mov	r0, r3
 800050a:	2100      	movs	r1, #0
 800050c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000510:	f1c3 0120 	rsb	r1, r3, #32
 8000514:	fa02 fc03 	lsl.w	ip, r2, r3
 8000518:	fa20 f201 	lsr.w	r2, r0, r1
 800051c:	fa25 f101 	lsr.w	r1, r5, r1
 8000520:	409d      	lsls	r5, r3
 8000522:	432a      	orrs	r2, r5
 8000524:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000528:	fa1f fe8c 	uxth.w	lr, ip
 800052c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000530:	fb07 1510 	mls	r5, r7, r0, r1
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800053a:	fb00 f50e 	mul.w	r5, r0, lr
 800053e:	428d      	cmp	r5, r1
 8000540:	fa04 f403 	lsl.w	r4, r4, r3
 8000544:	d908      	bls.n	8000558 <__udivmoddi4+0x258>
 8000546:	eb1c 0101 	adds.w	r1, ip, r1
 800054a:	f100 38ff 	add.w	r8, r0, #4294967295
 800054e:	d22f      	bcs.n	80005b0 <__udivmoddi4+0x2b0>
 8000550:	428d      	cmp	r5, r1
 8000552:	d92d      	bls.n	80005b0 <__udivmoddi4+0x2b0>
 8000554:	3802      	subs	r0, #2
 8000556:	4461      	add	r1, ip
 8000558:	1b49      	subs	r1, r1, r5
 800055a:	b292      	uxth	r2, r2
 800055c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000560:	fb07 1115 	mls	r1, r7, r5, r1
 8000564:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000568:	fb05 f10e 	mul.w	r1, r5, lr
 800056c:	4291      	cmp	r1, r2
 800056e:	d908      	bls.n	8000582 <__udivmoddi4+0x282>
 8000570:	eb1c 0202 	adds.w	r2, ip, r2
 8000574:	f105 38ff 	add.w	r8, r5, #4294967295
 8000578:	d216      	bcs.n	80005a8 <__udivmoddi4+0x2a8>
 800057a:	4291      	cmp	r1, r2
 800057c:	d914      	bls.n	80005a8 <__udivmoddi4+0x2a8>
 800057e:	3d02      	subs	r5, #2
 8000580:	4462      	add	r2, ip
 8000582:	1a52      	subs	r2, r2, r1
 8000584:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000588:	e738      	b.n	80003fc <__udivmoddi4+0xfc>
 800058a:	4631      	mov	r1, r6
 800058c:	4630      	mov	r0, r6
 800058e:	e708      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000590:	4639      	mov	r1, r7
 8000592:	e6e6      	b.n	8000362 <__udivmoddi4+0x62>
 8000594:	4610      	mov	r0, r2
 8000596:	e6fb      	b.n	8000390 <__udivmoddi4+0x90>
 8000598:	4548      	cmp	r0, r9
 800059a:	d2a9      	bcs.n	80004f0 <__udivmoddi4+0x1f0>
 800059c:	ebb9 0802 	subs.w	r8, r9, r2
 80005a0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005a4:	3b01      	subs	r3, #1
 80005a6:	e7a3      	b.n	80004f0 <__udivmoddi4+0x1f0>
 80005a8:	4645      	mov	r5, r8
 80005aa:	e7ea      	b.n	8000582 <__udivmoddi4+0x282>
 80005ac:	462b      	mov	r3, r5
 80005ae:	e794      	b.n	80004da <__udivmoddi4+0x1da>
 80005b0:	4640      	mov	r0, r8
 80005b2:	e7d1      	b.n	8000558 <__udivmoddi4+0x258>
 80005b4:	46d0      	mov	r8, sl
 80005b6:	e77b      	b.n	80004b0 <__udivmoddi4+0x1b0>
 80005b8:	3d02      	subs	r5, #2
 80005ba:	4462      	add	r2, ip
 80005bc:	e732      	b.n	8000424 <__udivmoddi4+0x124>
 80005be:	4608      	mov	r0, r1
 80005c0:	e70a      	b.n	80003d8 <__udivmoddi4+0xd8>
 80005c2:	4464      	add	r4, ip
 80005c4:	3802      	subs	r0, #2
 80005c6:	e742      	b.n	800044e <__udivmoddi4+0x14e>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d0:	f000 fd75 	bl	80010be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d4:	f000 f81e 	bl	8000614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d8:	f000 f93e 	bl	8000858 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80005dc:	f000 f866 	bl	80006ac <MX_LPUART1_UART_Init>
  MX_SPI3_Init();
 80005e0:	f000 f8ae 	bl	8000740 <MX_SPI3_Init>
  MX_TIM3_Init();
 80005e4:	f000 f8ea 	bl	80007bc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3); // start timer
 80005e8:	4809      	ldr	r0, [pc, #36]	; (8000610 <main+0x44>)
 80005ea:	f002 fef7 	bl	80033dc <HAL_TIM_Base_Start>
  SPITxRx_Setup();
 80005ee:	f000 f9c3 	bl	8000978 <SPITxRx_Setup>
  TikTokGame();
 80005f2:	f000 fa01 	bl	80009f8 <TikTokGame>
  LEDdisplay();
 80005f6:	f000 fb53 	bl	8000ca0 <LEDdisplay>
  CoinLeftUART();
 80005fa:	f000 fb95 	bl	8000d28 <CoinLeftUART>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  SPITxRx_readIO();
 80005fe:	f000 f9d1 	bl	80009a4 <SPITxRx_readIO>
	  TikTokGame();
 8000602:	f000 f9f9 	bl	80009f8 <TikTokGame>
	  CoinLeftUART();
 8000606:	f000 fb8f 	bl	8000d28 <CoinLeftUART>
	  LEDdisplay();
 800060a:	f000 fb49 	bl	8000ca0 <LEDdisplay>
  {
 800060e:	e7f6      	b.n	80005fe <main+0x32>
 8000610:	20000174 	.word	0x20000174

08000614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b094      	sub	sp, #80	; 0x50
 8000618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061a:	f107 0318 	add.w	r3, r7, #24
 800061e:	2238      	movs	r2, #56	; 0x38
 8000620:	2100      	movs	r1, #0
 8000622:	4618      	mov	r0, r3
 8000624:	f004 f962 	bl	80048ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	2200      	movs	r2, #0
 800062c:	601a      	str	r2, [r3, #0]
 800062e:	605a      	str	r2, [r3, #4]
 8000630:	609a      	str	r2, [r3, #8]
 8000632:	60da      	str	r2, [r3, #12]
 8000634:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000636:	2000      	movs	r0, #0
 8000638:	f001 f920 	bl	800187c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800063c:	2302      	movs	r3, #2
 800063e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000640:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000644:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000646:	2340      	movs	r3, #64	; 0x40
 8000648:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064a:	2302      	movs	r3, #2
 800064c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800064e:	2302      	movs	r3, #2
 8000650:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000652:	2304      	movs	r3, #4
 8000654:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000656:	2355      	movs	r3, #85	; 0x55
 8000658:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800065a:	2302      	movs	r3, #2
 800065c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800065e:	2302      	movs	r3, #2
 8000660:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000662:	2302      	movs	r3, #2
 8000664:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000666:	f107 0318 	add.w	r3, r7, #24
 800066a:	4618      	mov	r0, r3
 800066c:	f001 f9ba 	bl	80019e4 <HAL_RCC_OscConfig>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000676:	f000 fb87 	bl	8000d88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800067a:	230f      	movs	r3, #15
 800067c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067e:	2303      	movs	r3, #3
 8000680:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000682:	2300      	movs	r3, #0
 8000684:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000686:	2300      	movs	r3, #0
 8000688:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800068a:	2300      	movs	r3, #0
 800068c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800068e:	1d3b      	adds	r3, r7, #4
 8000690:	2104      	movs	r1, #4
 8000692:	4618      	mov	r0, r3
 8000694:	f001 fcb8 	bl	8002008 <HAL_RCC_ClockConfig>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800069e:	f000 fb73 	bl	8000d88 <Error_Handler>
  }
}
 80006a2:	bf00      	nop
 80006a4:	3750      	adds	r7, #80	; 0x50
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
	...

080006ac <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80006b0:	4b21      	ldr	r3, [pc, #132]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006b2:	4a22      	ldr	r2, [pc, #136]	; (800073c <MX_LPUART1_UART_Init+0x90>)
 80006b4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 57600;
 80006b6:	4b20      	ldr	r3, [pc, #128]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006b8:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80006bc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006be:	4b1e      	ldr	r3, [pc, #120]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80006c4:	4b1c      	ldr	r3, [pc, #112]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80006ca:	4b1b      	ldr	r3, [pc, #108]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80006d0:	4b19      	ldr	r3, [pc, #100]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006d2:	220c      	movs	r2, #12
 80006d4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006d6:	4b18      	ldr	r3, [pc, #96]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006dc:	4b16      	ldr	r3, [pc, #88]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006de:	2200      	movs	r2, #0
 80006e0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006e2:	4b15      	ldr	r3, [pc, #84]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006e8:	4b13      	ldr	r3, [pc, #76]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80006ee:	4812      	ldr	r0, [pc, #72]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006f0:	f003 f9e0 	bl	8003ab4 <HAL_UART_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80006fa:	f000 fb45 	bl	8000d88 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006fe:	2100      	movs	r1, #0
 8000700:	480d      	ldr	r0, [pc, #52]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 8000702:	f004 f809 	bl	8004718 <HAL_UARTEx_SetTxFifoThreshold>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 800070c:	f000 fb3c 	bl	8000d88 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000710:	2100      	movs	r1, #0
 8000712:	4809      	ldr	r0, [pc, #36]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 8000714:	f004 f83e 	bl	8004794 <HAL_UARTEx_SetRxFifoThreshold>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800071e:	f000 fb33 	bl	8000d88 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000722:	4805      	ldr	r0, [pc, #20]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 8000724:	f003 ffbf 	bl	80046a6 <HAL_UARTEx_DisableFifoMode>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800072e:	f000 fb2b 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000732:	bf00      	nop
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	2000007c 	.word	0x2000007c
 800073c:	40008000 	.word	0x40008000

08000740 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000744:	4b1b      	ldr	r3, [pc, #108]	; (80007b4 <MX_SPI3_Init+0x74>)
 8000746:	4a1c      	ldr	r2, [pc, #112]	; (80007b8 <MX_SPI3_Init+0x78>)
 8000748:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800074a:	4b1a      	ldr	r3, [pc, #104]	; (80007b4 <MX_SPI3_Init+0x74>)
 800074c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000750:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000752:	4b18      	ldr	r3, [pc, #96]	; (80007b4 <MX_SPI3_Init+0x74>)
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000758:	4b16      	ldr	r3, [pc, #88]	; (80007b4 <MX_SPI3_Init+0x74>)
 800075a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800075e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000760:	4b14      	ldr	r3, [pc, #80]	; (80007b4 <MX_SPI3_Init+0x74>)
 8000762:	2200      	movs	r2, #0
 8000764:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000766:	4b13      	ldr	r3, [pc, #76]	; (80007b4 <MX_SPI3_Init+0x74>)
 8000768:	2200      	movs	r2, #0
 800076a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800076c:	4b11      	ldr	r3, [pc, #68]	; (80007b4 <MX_SPI3_Init+0x74>)
 800076e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000772:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000774:	4b0f      	ldr	r3, [pc, #60]	; (80007b4 <MX_SPI3_Init+0x74>)
 8000776:	2238      	movs	r2, #56	; 0x38
 8000778:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800077a:	4b0e      	ldr	r3, [pc, #56]	; (80007b4 <MX_SPI3_Init+0x74>)
 800077c:	2200      	movs	r2, #0
 800077e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000780:	4b0c      	ldr	r3, [pc, #48]	; (80007b4 <MX_SPI3_Init+0x74>)
 8000782:	2200      	movs	r2, #0
 8000784:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000786:	4b0b      	ldr	r3, [pc, #44]	; (80007b4 <MX_SPI3_Init+0x74>)
 8000788:	2200      	movs	r2, #0
 800078a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800078c:	4b09      	ldr	r3, [pc, #36]	; (80007b4 <MX_SPI3_Init+0x74>)
 800078e:	2207      	movs	r2, #7
 8000790:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000792:	4b08      	ldr	r3, [pc, #32]	; (80007b4 <MX_SPI3_Init+0x74>)
 8000794:	2200      	movs	r2, #0
 8000796:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000798:	4b06      	ldr	r3, [pc, #24]	; (80007b4 <MX_SPI3_Init+0x74>)
 800079a:	2208      	movs	r2, #8
 800079c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800079e:	4805      	ldr	r0, [pc, #20]	; (80007b4 <MX_SPI3_Init+0x74>)
 80007a0:	f002 f89c 	bl	80028dc <HAL_SPI_Init>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80007aa:	f000 faed 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	20000110 	.word	0x20000110
 80007b8:	40003c00 	.word	0x40003c00

080007bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b088      	sub	sp, #32
 80007c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007c2:	f107 0310 	add.w	r3, r7, #16
 80007c6:	2200      	movs	r2, #0
 80007c8:	601a      	str	r2, [r3, #0]
 80007ca:	605a      	str	r2, [r3, #4]
 80007cc:	609a      	str	r2, [r3, #8]
 80007ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007d0:	1d3b      	adds	r3, r7, #4
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	605a      	str	r2, [r3, #4]
 80007d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007da:	4b1d      	ldr	r3, [pc, #116]	; (8000850 <MX_TIM3_Init+0x94>)
 80007dc:	4a1d      	ldr	r2, [pc, #116]	; (8000854 <MX_TIM3_Init+0x98>)
 80007de:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16999;
 80007e0:	4b1b      	ldr	r3, [pc, #108]	; (8000850 <MX_TIM3_Init+0x94>)
 80007e2:	f244 2267 	movw	r2, #16999	; 0x4267
 80007e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007e8:	4b19      	ldr	r3, [pc, #100]	; (8000850 <MX_TIM3_Init+0x94>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80007ee:	4b18      	ldr	r3, [pc, #96]	; (8000850 <MX_TIM3_Init+0x94>)
 80007f0:	2263      	movs	r2, #99	; 0x63
 80007f2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007f4:	4b16      	ldr	r3, [pc, #88]	; (8000850 <MX_TIM3_Init+0x94>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007fa:	4b15      	ldr	r3, [pc, #84]	; (8000850 <MX_TIM3_Init+0x94>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000800:	4813      	ldr	r0, [pc, #76]	; (8000850 <MX_TIM3_Init+0x94>)
 8000802:	f002 fd93 	bl	800332c <HAL_TIM_Base_Init>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800080c:	f000 fabc 	bl	8000d88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000810:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000814:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000816:	f107 0310 	add.w	r3, r7, #16
 800081a:	4619      	mov	r1, r3
 800081c:	480c      	ldr	r0, [pc, #48]	; (8000850 <MX_TIM3_Init+0x94>)
 800081e:	f002 fe4d 	bl	80034bc <HAL_TIM_ConfigClockSource>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000828:	f000 faae 	bl	8000d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800082c:	2300      	movs	r3, #0
 800082e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000830:	2300      	movs	r3, #0
 8000832:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000834:	1d3b      	adds	r3, r7, #4
 8000836:	4619      	mov	r1, r3
 8000838:	4805      	ldr	r0, [pc, #20]	; (8000850 <MX_TIM3_Init+0x94>)
 800083a:	f003 f8a5 	bl	8003988 <HAL_TIMEx_MasterConfigSynchronization>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000844:	f000 faa0 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000848:	bf00      	nop
 800084a:	3720      	adds	r7, #32
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	20000174 	.word	0x20000174
 8000854:	40000400 	.word	0x40000400

08000858 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b08a      	sub	sp, #40	; 0x28
 800085c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085e:	f107 0314 	add.w	r3, r7, #20
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	60da      	str	r2, [r3, #12]
 800086c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800086e:	4b3f      	ldr	r3, [pc, #252]	; (800096c <MX_GPIO_Init+0x114>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000872:	4a3e      	ldr	r2, [pc, #248]	; (800096c <MX_GPIO_Init+0x114>)
 8000874:	f043 0304 	orr.w	r3, r3, #4
 8000878:	64d3      	str	r3, [r2, #76]	; 0x4c
 800087a:	4b3c      	ldr	r3, [pc, #240]	; (800096c <MX_GPIO_Init+0x114>)
 800087c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800087e:	f003 0304 	and.w	r3, r3, #4
 8000882:	613b      	str	r3, [r7, #16]
 8000884:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000886:	4b39      	ldr	r3, [pc, #228]	; (800096c <MX_GPIO_Init+0x114>)
 8000888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800088a:	4a38      	ldr	r2, [pc, #224]	; (800096c <MX_GPIO_Init+0x114>)
 800088c:	f043 0320 	orr.w	r3, r3, #32
 8000890:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000892:	4b36      	ldr	r3, [pc, #216]	; (800096c <MX_GPIO_Init+0x114>)
 8000894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000896:	f003 0320 	and.w	r3, r3, #32
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800089e:	4b33      	ldr	r3, [pc, #204]	; (800096c <MX_GPIO_Init+0x114>)
 80008a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a2:	4a32      	ldr	r2, [pc, #200]	; (800096c <MX_GPIO_Init+0x114>)
 80008a4:	f043 0301 	orr.w	r3, r3, #1
 80008a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008aa:	4b30      	ldr	r3, [pc, #192]	; (800096c <MX_GPIO_Init+0x114>)
 80008ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ae:	f003 0301 	and.w	r3, r3, #1
 80008b2:	60bb      	str	r3, [r7, #8]
 80008b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008b6:	4b2d      	ldr	r3, [pc, #180]	; (800096c <MX_GPIO_Init+0x114>)
 80008b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ba:	4a2c      	ldr	r2, [pc, #176]	; (800096c <MX_GPIO_Init+0x114>)
 80008bc:	f043 0308 	orr.w	r3, r3, #8
 80008c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008c2:	4b2a      	ldr	r3, [pc, #168]	; (800096c <MX_GPIO_Init+0x114>)
 80008c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c6:	f003 0308 	and.w	r3, r3, #8
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ce:	4b27      	ldr	r3, [pc, #156]	; (800096c <MX_GPIO_Init+0x114>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d2:	4a26      	ldr	r2, [pc, #152]	; (800096c <MX_GPIO_Init+0x114>)
 80008d4:	f043 0302 	orr.w	r3, r3, #2
 80008d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008da:	4b24      	ldr	r3, [pc, #144]	; (800096c <MX_GPIO_Init+0x114>)
 80008dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008de:	f003 0302 	and.w	r3, r3, #2
 80008e2:	603b      	str	r3, [r7, #0]
 80008e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2120      	movs	r1, #32
 80008ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ee:	f000 ff89 	bl	8001804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 80008f2:	2201      	movs	r2, #1
 80008f4:	2104      	movs	r1, #4
 80008f6:	481e      	ldr	r0, [pc, #120]	; (8000970 <MX_GPIO_Init+0x118>)
 80008f8:	f000 ff84 	bl	8001804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000900:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000902:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000906:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800090c:	f107 0314 	add.w	r3, r7, #20
 8000910:	4619      	mov	r1, r3
 8000912:	4818      	ldr	r0, [pc, #96]	; (8000974 <MX_GPIO_Init+0x11c>)
 8000914:	f000 fddc 	bl	80014d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000918:	2320      	movs	r3, #32
 800091a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091c:	2301      	movs	r3, #1
 800091e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000924:	2300      	movs	r3, #0
 8000926:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	4619      	mov	r1, r3
 800092e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000932:	f000 fdcd 	bl	80014d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000936:	2304      	movs	r3, #4
 8000938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093a:	2301      	movs	r3, #1
 800093c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000942:	2300      	movs	r3, #0
 8000944:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000946:	f107 0314 	add.w	r3, r7, #20
 800094a:	4619      	mov	r1, r3
 800094c:	4808      	ldr	r0, [pc, #32]	; (8000970 <MX_GPIO_Init+0x118>)
 800094e:	f000 fdbf 	bl	80014d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000952:	2200      	movs	r2, #0
 8000954:	2100      	movs	r1, #0
 8000956:	2028      	movs	r0, #40	; 0x28
 8000958:	f000 fd1f 	bl	800139a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800095c:	2028      	movs	r0, #40	; 0x28
 800095e:	f000 fd36 	bl	80013ce <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000962:	bf00      	nop
 8000964:	3728      	adds	r7, #40	; 0x28
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40021000 	.word	0x40021000
 8000970:	48000c00 	.word	0x48000c00
 8000974:	48000800 	.word	0x48000800

08000978 <SPITxRx_Setup>:

/* USER CODE BEGIN 4 */

void SPITxRx_Setup()
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
//CS pulse
HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 0); // CS Select
 800097c:	2200      	movs	r2, #0
 800097e:	2104      	movs	r1, #4
 8000980:	4807      	ldr	r0, [pc, #28]	; (80009a0 <SPITxRx_Setup+0x28>)
 8000982:	f000 ff3f 	bl	8001804 <HAL_GPIO_WritePin>
HAL_Delay(5);
 8000986:	2005      	movs	r0, #5
 8000988:	f000 fc0a 	bl	80011a0 <HAL_Delay>
HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 1); // CS deSelect
 800098c:	2201      	movs	r2, #1
 800098e:	2104      	movs	r1, #4
 8000990:	4803      	ldr	r0, [pc, #12]	; (80009a0 <SPITxRx_Setup+0x28>)
 8000992:	f000 ff37 	bl	8001804 <HAL_GPIO_WritePin>
HAL_Delay(5);
 8000996:	2005      	movs	r0, #5
 8000998:	f000 fc02 	bl	80011a0 <HAL_Delay>
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	48000c00 	.word	0x48000c00

080009a4 <SPITxRx_readIO>:

void SPITxRx_readIO()
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_2))
 80009a8:	2104      	movs	r1, #4
 80009aa:	480f      	ldr	r0, [pc, #60]	; (80009e8 <SPITxRx_readIO+0x44>)
 80009ac:	f000 ff12 	bl	80017d4 <HAL_GPIO_ReadPin>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d016      	beq.n	80009e4 <SPITxRx_readIO+0x40>
{
HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 0); // CS Select
 80009b6:	2200      	movs	r2, #0
 80009b8:	2104      	movs	r1, #4
 80009ba:	480b      	ldr	r0, [pc, #44]	; (80009e8 <SPITxRx_readIO+0x44>)
 80009bc:	f000 ff22 	bl	8001804 <HAL_GPIO_WritePin>
SPITx[0] = 0b01000001;
 80009c0:	4b0a      	ldr	r3, [pc, #40]	; (80009ec <SPITxRx_readIO+0x48>)
 80009c2:	2241      	movs	r2, #65	; 0x41
 80009c4:	701a      	strb	r2, [r3, #0]
SPITx[1] = 0x12;
 80009c6:	4b09      	ldr	r3, [pc, #36]	; (80009ec <SPITxRx_readIO+0x48>)
 80009c8:	2212      	movs	r2, #18
 80009ca:	705a      	strb	r2, [r3, #1]
SPITx[2] = 0;
 80009cc:	4b07      	ldr	r3, [pc, #28]	; (80009ec <SPITxRx_readIO+0x48>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	709a      	strb	r2, [r3, #2]
SPITx[3] = 0;
 80009d2:	4b06      	ldr	r3, [pc, #24]	; (80009ec <SPITxRx_readIO+0x48>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	70da      	strb	r2, [r3, #3]
HAL_SPI_TransmitReceive_IT(&hspi3, SPITx, SPIRx, 4);
 80009d8:	2304      	movs	r3, #4
 80009da:	4a05      	ldr	r2, [pc, #20]	; (80009f0 <SPITxRx_readIO+0x4c>)
 80009dc:	4903      	ldr	r1, [pc, #12]	; (80009ec <SPITxRx_readIO+0x48>)
 80009de:	4805      	ldr	r0, [pc, #20]	; (80009f4 <SPITxRx_readIO+0x50>)
 80009e0:	f002 f828 	bl	8002a34 <HAL_SPI_TransmitReceive_IT>
}
}
 80009e4:	bf00      	nop
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	48000c00 	.word	0x48000c00
 80009ec:	200001cc 	.word	0x200001cc
 80009f0:	200001c0 	.word	0x200001c0
 80009f4:	20000110 	.word	0x20000110

080009f8 <TikTokGame>:

void TikTokGame()
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
	// for my reminder
//	int game_winner=0;//0=no 1=ai 2=human
//	int game_turn=0;//0=player 1=ai
//	int game_left=5;//amount of lamp that has left
//	int game_pick=0;//amount of pick for LED
    if(game_turn == 0) // player turn
 80009fc:	4ba3      	ldr	r3, [pc, #652]	; (8000c8c <TikTokGame+0x294>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	f040 8102 	bne.w	8000c0a <TikTokGame+0x212>
    {
    	switch (game_left) {
 8000a06:	4ba2      	ldr	r3, [pc, #648]	; (8000c90 <TikTokGame+0x298>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	3b01      	subs	r3, #1
 8000a0c:	2b04      	cmp	r3, #4
 8000a0e:	f200 8138 	bhi.w	8000c82 <TikTokGame+0x28a>
 8000a12:	a201      	add	r2, pc, #4	; (adr r2, 8000a18 <TikTokGame+0x20>)
 8000a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a18:	08000b93 	.word	0x08000b93
 8000a1c:	08000b1b 	.word	0x08000b1b
 8000a20:	08000aa3 	.word	0x08000aa3
 8000a24:	08000c83 	.word	0x08000c83
 8000a28:	08000a2d 	.word	0x08000a2d
    	    case 5:
    	        // statements
    	        switch (SPIRx[2]) {
 8000a2c:	4b99      	ldr	r3, [pc, #612]	; (8000c94 <TikTokGame+0x29c>)
 8000a2e:	789b      	ldrb	r3, [r3, #2]
 8000a30:	3b03      	subs	r3, #3
 8000a32:	2b04      	cmp	r3, #4
 8000a34:	d833      	bhi.n	8000a9e <TikTokGame+0xa6>
 8000a36:	a201      	add	r2, pc, #4	; (adr r2, 8000a3c <TikTokGame+0x44>)
 8000a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a3c:	08000a85 	.word	0x08000a85
 8000a40:	08000a9f 	.word	0x08000a9f
 8000a44:	08000a6b 	.word	0x08000a6b
 8000a48:	08000a51 	.word	0x08000a51
 8000a4c:	08000a9f 	.word	0x08000a9f
    	            case 6: // Button 1 press pick 1
    	                game_pick = 1; // pick1
 8000a50:	4b91      	ldr	r3, [pc, #580]	; (8000c98 <TikTokGame+0x2a0>)
 8000a52:	2201      	movs	r2, #1
 8000a54:	601a      	str	r2, [r3, #0]
    	                game_left = 4; // coin left 4
 8000a56:	4b8e      	ldr	r3, [pc, #568]	; (8000c90 <TikTokGame+0x298>)
 8000a58:	2204      	movs	r2, #4
 8000a5a:	601a      	str	r2, [r3, #0]
    	                game_winner = 0; // no winner
 8000a5c:	4b8f      	ldr	r3, [pc, #572]	; (8000c9c <TikTokGame+0x2a4>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	601a      	str	r2, [r3, #0]
    	                game_turn = 1; // next is ai turn
 8000a62:	4b8a      	ldr	r3, [pc, #552]	; (8000c8c <TikTokGame+0x294>)
 8000a64:	2201      	movs	r2, #1
 8000a66:	601a      	str	r2, [r3, #0]
    	                break;
 8000a68:	e01a      	b.n	8000aa0 <TikTokGame+0xa8>
    	            case 5: // Button 2 press pick 2
    	                game_pick = 2; // pick2
 8000a6a:	4b8b      	ldr	r3, [pc, #556]	; (8000c98 <TikTokGame+0x2a0>)
 8000a6c:	2202      	movs	r2, #2
 8000a6e:	601a      	str	r2, [r3, #0]
    	                game_left = 3; // coin left 3
 8000a70:	4b87      	ldr	r3, [pc, #540]	; (8000c90 <TikTokGame+0x298>)
 8000a72:	2203      	movs	r2, #3
 8000a74:	601a      	str	r2, [r3, #0]
    	                game_winner = 0; // no winner
 8000a76:	4b89      	ldr	r3, [pc, #548]	; (8000c9c <TikTokGame+0x2a4>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
    	                game_turn = 1; // next is ai turn
 8000a7c:	4b83      	ldr	r3, [pc, #524]	; (8000c8c <TikTokGame+0x294>)
 8000a7e:	2201      	movs	r2, #1
 8000a80:	601a      	str	r2, [r3, #0]
    	                break;
 8000a82:	e00d      	b.n	8000aa0 <TikTokGame+0xa8>
    	            case 7: // Button not press let it loop
    	                break;
    	            case 3: // Button 3 press reset
    	                game_pick = 0; // no pick
 8000a84:	4b84      	ldr	r3, [pc, #528]	; (8000c98 <TikTokGame+0x2a0>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
    	                game_left = 5; // coin left 5
 8000a8a:	4b81      	ldr	r3, [pc, #516]	; (8000c90 <TikTokGame+0x298>)
 8000a8c:	2205      	movs	r2, #5
 8000a8e:	601a      	str	r2, [r3, #0]
    	                game_winner = 0; // no winner
 8000a90:	4b82      	ldr	r3, [pc, #520]	; (8000c9c <TikTokGame+0x2a4>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
    	                game_turn = 0; // human turn
 8000a96:	4b7d      	ldr	r3, [pc, #500]	; (8000c8c <TikTokGame+0x294>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
    	                break;
 8000a9c:	e000      	b.n	8000aa0 <TikTokGame+0xa8>
    	            default: // multi press do nothing
    	                break;
 8000a9e:	bf00      	nop
    	        }
    	        break;
 8000aa0:	e0ef      	b.n	8000c82 <TikTokGame+0x28a>
    	    case 3:
    	        // statements
    	        switch (SPIRx[2]) {
 8000aa2:	4b7c      	ldr	r3, [pc, #496]	; (8000c94 <TikTokGame+0x29c>)
 8000aa4:	789b      	ldrb	r3, [r3, #2]
 8000aa6:	3b03      	subs	r3, #3
 8000aa8:	2b04      	cmp	r3, #4
 8000aaa:	d834      	bhi.n	8000b16 <TikTokGame+0x11e>
 8000aac:	a201      	add	r2, pc, #4	; (adr r2, 8000ab4 <TikTokGame+0xbc>)
 8000aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ab2:	bf00      	nop
 8000ab4:	08000afd 	.word	0x08000afd
 8000ab8:	08000b17 	.word	0x08000b17
 8000abc:	08000ae3 	.word	0x08000ae3
 8000ac0:	08000ac9 	.word	0x08000ac9
 8000ac4:	08000b17 	.word	0x08000b17
    	            case 6: // Button 1 press pick 1
    	                game_pick = 1; // pick1
 8000ac8:	4b73      	ldr	r3, [pc, #460]	; (8000c98 <TikTokGame+0x2a0>)
 8000aca:	2201      	movs	r2, #1
 8000acc:	601a      	str	r2, [r3, #0]
    	                game_left = 2; // coin left 2
 8000ace:	4b70      	ldr	r3, [pc, #448]	; (8000c90 <TikTokGame+0x298>)
 8000ad0:	2202      	movs	r2, #2
 8000ad2:	601a      	str	r2, [r3, #0]
    	                game_winner = 0; // no winner
 8000ad4:	4b71      	ldr	r3, [pc, #452]	; (8000c9c <TikTokGame+0x2a4>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	601a      	str	r2, [r3, #0]
    	                game_turn = 1; // next is ai turn
 8000ada:	4b6c      	ldr	r3, [pc, #432]	; (8000c8c <TikTokGame+0x294>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	601a      	str	r2, [r3, #0]
    	                break;
 8000ae0:	e01a      	b.n	8000b18 <TikTokGame+0x120>
    	            case 5: // Button 2 press pick 2
    	                game_pick = 2; // pick2
 8000ae2:	4b6d      	ldr	r3, [pc, #436]	; (8000c98 <TikTokGame+0x2a0>)
 8000ae4:	2202      	movs	r2, #2
 8000ae6:	601a      	str	r2, [r3, #0]
    	                game_left = 1; // coin left 1
 8000ae8:	4b69      	ldr	r3, [pc, #420]	; (8000c90 <TikTokGame+0x298>)
 8000aea:	2201      	movs	r2, #1
 8000aec:	601a      	str	r2, [r3, #0]
    	                game_winner = 0; // no winner
 8000aee:	4b6b      	ldr	r3, [pc, #428]	; (8000c9c <TikTokGame+0x2a4>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
    	                game_turn = 1; // next is ai turn
 8000af4:	4b65      	ldr	r3, [pc, #404]	; (8000c8c <TikTokGame+0x294>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	601a      	str	r2, [r3, #0]
    	                break;
 8000afa:	e00d      	b.n	8000b18 <TikTokGame+0x120>
    	            case 7: // Button not press let it loop
    	                break;
    	            case 3: // Button 3 press reset
    	                game_pick = 0; // no pick
 8000afc:	4b66      	ldr	r3, [pc, #408]	; (8000c98 <TikTokGame+0x2a0>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
    	                game_left = 5; // coin left 5
 8000b02:	4b63      	ldr	r3, [pc, #396]	; (8000c90 <TikTokGame+0x298>)
 8000b04:	2205      	movs	r2, #5
 8000b06:	601a      	str	r2, [r3, #0]
    	                game_winner = 0; // no winner
 8000b08:	4b64      	ldr	r3, [pc, #400]	; (8000c9c <TikTokGame+0x2a4>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
    	                game_turn = 0; // human turn
 8000b0e:	4b5f      	ldr	r3, [pc, #380]	; (8000c8c <TikTokGame+0x294>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
    	                break;
 8000b14:	e000      	b.n	8000b18 <TikTokGame+0x120>
    	            default: // multi press do nothing
    	                break;
 8000b16:	bf00      	nop
    	        }
    	        break;
 8000b18:	e0b3      	b.n	8000c82 <TikTokGame+0x28a>
    	    case 2:
    	        // statements
    	        switch (SPIRx[2]) {
 8000b1a:	4b5e      	ldr	r3, [pc, #376]	; (8000c94 <TikTokGame+0x29c>)
 8000b1c:	789b      	ldrb	r3, [r3, #2]
 8000b1e:	3b03      	subs	r3, #3
 8000b20:	2b04      	cmp	r3, #4
 8000b22:	d834      	bhi.n	8000b8e <TikTokGame+0x196>
 8000b24:	a201      	add	r2, pc, #4	; (adr r2, 8000b2c <TikTokGame+0x134>)
 8000b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b2a:	bf00      	nop
 8000b2c:	08000b75 	.word	0x08000b75
 8000b30:	08000b8f 	.word	0x08000b8f
 8000b34:	08000b5b 	.word	0x08000b5b
 8000b38:	08000b41 	.word	0x08000b41
 8000b3c:	08000b8f 	.word	0x08000b8f
    	            case 6: // Button 1 press pick 1
    	                game_pick = 1; // pick1
 8000b40:	4b55      	ldr	r3, [pc, #340]	; (8000c98 <TikTokGame+0x2a0>)
 8000b42:	2201      	movs	r2, #1
 8000b44:	601a      	str	r2, [r3, #0]
    	                game_left = 1; // coin left 1
 8000b46:	4b52      	ldr	r3, [pc, #328]	; (8000c90 <TikTokGame+0x298>)
 8000b48:	2201      	movs	r2, #1
 8000b4a:	601a      	str	r2, [r3, #0]
    	                game_winner = 0; // no winner
 8000b4c:	4b53      	ldr	r3, [pc, #332]	; (8000c9c <TikTokGame+0x2a4>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
    	                game_turn = 1; // next is ai turn
 8000b52:	4b4e      	ldr	r3, [pc, #312]	; (8000c8c <TikTokGame+0x294>)
 8000b54:	2201      	movs	r2, #1
 8000b56:	601a      	str	r2, [r3, #0]
    	                break;
 8000b58:	e01a      	b.n	8000b90 <TikTokGame+0x198>
    	            case 5: // Button 2 press pick 2
    	                game_pick = 2; // pick2
 8000b5a:	4b4f      	ldr	r3, [pc, #316]	; (8000c98 <TikTokGame+0x2a0>)
 8000b5c:	2202      	movs	r2, #2
 8000b5e:	601a      	str	r2, [r3, #0]
    	                game_left = 0; // coin left 1
 8000b60:	4b4b      	ldr	r3, [pc, #300]	; (8000c90 <TikTokGame+0x298>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	601a      	str	r2, [r3, #0]
    	                game_winner = 2; // human winner
 8000b66:	4b4d      	ldr	r3, [pc, #308]	; (8000c9c <TikTokGame+0x2a4>)
 8000b68:	2202      	movs	r2, #2
 8000b6a:	601a      	str	r2, [r3, #0]
    	                game_turn = 0; // reset to human
 8000b6c:	4b47      	ldr	r3, [pc, #284]	; (8000c8c <TikTokGame+0x294>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
    	                break;
 8000b72:	e00d      	b.n	8000b90 <TikTokGame+0x198>
    	            case 7: // Button not press let it loop
    	                break;
    	            case 3: // Button 3 press reset
    	                game_pick = 0; // no pick
 8000b74:	4b48      	ldr	r3, [pc, #288]	; (8000c98 <TikTokGame+0x2a0>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
    	                game_left = 5; // coin left 5
 8000b7a:	4b45      	ldr	r3, [pc, #276]	; (8000c90 <TikTokGame+0x298>)
 8000b7c:	2205      	movs	r2, #5
 8000b7e:	601a      	str	r2, [r3, #0]
    	                game_winner = 0; // no winner
 8000b80:	4b46      	ldr	r3, [pc, #280]	; (8000c9c <TikTokGame+0x2a4>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
    	                game_turn = 0; // human turn
 8000b86:	4b41      	ldr	r3, [pc, #260]	; (8000c8c <TikTokGame+0x294>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	601a      	str	r2, [r3, #0]
    	                break;
 8000b8c:	e000      	b.n	8000b90 <TikTokGame+0x198>
    	            default: // multi press do nothing
    	                break;
 8000b8e:	bf00      	nop
    	        }
    	        break;
 8000b90:	e077      	b.n	8000c82 <TikTokGame+0x28a>
    	    case 1:
    	        // statements
    	        switch (SPIRx[2]) {
 8000b92:	4b40      	ldr	r3, [pc, #256]	; (8000c94 <TikTokGame+0x29c>)
 8000b94:	789b      	ldrb	r3, [r3, #2]
 8000b96:	3b03      	subs	r3, #3
 8000b98:	2b04      	cmp	r3, #4
 8000b9a:	d834      	bhi.n	8000c06 <TikTokGame+0x20e>
 8000b9c:	a201      	add	r2, pc, #4	; (adr r2, 8000ba4 <TikTokGame+0x1ac>)
 8000b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ba2:	bf00      	nop
 8000ba4:	08000bed 	.word	0x08000bed
 8000ba8:	08000c07 	.word	0x08000c07
 8000bac:	08000bd3 	.word	0x08000bd3
 8000bb0:	08000bb9 	.word	0x08000bb9
 8000bb4:	08000c07 	.word	0x08000c07
    	            case 6: // Button 1 press pick 1
    	                game_pick = 1; // pick1
 8000bb8:	4b37      	ldr	r3, [pc, #220]	; (8000c98 <TikTokGame+0x2a0>)
 8000bba:	2201      	movs	r2, #1
 8000bbc:	601a      	str	r2, [r3, #0]
    	                game_left = 0; // coin left 0
 8000bbe:	4b34      	ldr	r3, [pc, #208]	; (8000c90 <TikTokGame+0x298>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]
    	                game_winner = 2; // human winner
 8000bc4:	4b35      	ldr	r3, [pc, #212]	; (8000c9c <TikTokGame+0x2a4>)
 8000bc6:	2202      	movs	r2, #2
 8000bc8:	601a      	str	r2, [r3, #0]
    	                game_turn = 0; // reset to human
 8000bca:	4b30      	ldr	r3, [pc, #192]	; (8000c8c <TikTokGame+0x294>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
    	                break;
 8000bd0:	e01a      	b.n	8000c08 <TikTokGame+0x210>
    	            case 5: // Button 2 press pick 2
    	                game_pick = 1; // force to pick1
 8000bd2:	4b31      	ldr	r3, [pc, #196]	; (8000c98 <TikTokGame+0x2a0>)
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	601a      	str	r2, [r3, #0]
    	                game_left = 0; // coin left 1
 8000bd8:	4b2d      	ldr	r3, [pc, #180]	; (8000c90 <TikTokGame+0x298>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
    	                game_winner = 2; // human winner
 8000bde:	4b2f      	ldr	r3, [pc, #188]	; (8000c9c <TikTokGame+0x2a4>)
 8000be0:	2202      	movs	r2, #2
 8000be2:	601a      	str	r2, [r3, #0]
    	                game_turn = 0; // reset to human
 8000be4:	4b29      	ldr	r3, [pc, #164]	; (8000c8c <TikTokGame+0x294>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
    	                break;
 8000bea:	e00d      	b.n	8000c08 <TikTokGame+0x210>
    	            case 7: // Button not press let it loop
    	                break;
    	            case 3: // Button 3 press reset
    	                game_pick = 0; // no pick
 8000bec:	4b2a      	ldr	r3, [pc, #168]	; (8000c98 <TikTokGame+0x2a0>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
    	                game_left = 5; // coin left 5
 8000bf2:	4b27      	ldr	r3, [pc, #156]	; (8000c90 <TikTokGame+0x298>)
 8000bf4:	2205      	movs	r2, #5
 8000bf6:	601a      	str	r2, [r3, #0]
    	                game_winner = 0; // no winner
 8000bf8:	4b28      	ldr	r3, [pc, #160]	; (8000c9c <TikTokGame+0x2a4>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
    	                game_turn = 0; // human turn
 8000bfe:	4b23      	ldr	r3, [pc, #140]	; (8000c8c <TikTokGame+0x294>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
    	                break;
 8000c04:	e000      	b.n	8000c08 <TikTokGame+0x210>
    	            default: // multi press do nothing
    	                break;
 8000c06:	bf00      	nop
    	        }
    	        break;
 8000c08:	e03b      	b.n	8000c82 <TikTokGame+0x28a>
    	}
    	//game_turn = 1;//need to put it inside for if not push
    }
    else // ai turn
    {
        switch (game_left)//amount left for ai to think(fix lol)
 8000c0a:	4b21      	ldr	r3, [pc, #132]	; (8000c90 <TikTokGame+0x298>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	3b01      	subs	r3, #1
 8000c10:	2b03      	cmp	r3, #3
 8000c12:	d833      	bhi.n	8000c7c <TikTokGame+0x284>
 8000c14:	a201      	add	r2, pc, #4	; (adr r2, 8000c1c <TikTokGame+0x224>)
 8000c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c1a:	bf00      	nop
 8000c1c:	08000c69 	.word	0x08000c69
 8000c20:	08000c55 	.word	0x08000c55
 8000c24:	08000c41 	.word	0x08000c41
 8000c28:	08000c2d 	.word	0x08000c2d
        {
            case 4:
                // statements
                game_pick = 1; // pick1
 8000c2c:	4b1a      	ldr	r3, [pc, #104]	; (8000c98 <TikTokGame+0x2a0>)
 8000c2e:	2201      	movs	r2, #1
 8000c30:	601a      	str	r2, [r3, #0]
                game_left = 3; // coin left 3
 8000c32:	4b17      	ldr	r3, [pc, #92]	; (8000c90 <TikTokGame+0x298>)
 8000c34:	2203      	movs	r2, #3
 8000c36:	601a      	str	r2, [r3, #0]
                game_winner = 0; // no winner
 8000c38:	4b18      	ldr	r3, [pc, #96]	; (8000c9c <TikTokGame+0x2a4>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
                break;
 8000c3e:	e01d      	b.n	8000c7c <TikTokGame+0x284>
            case 3:
                // statements
                game_pick = 1; // pick1
 8000c40:	4b15      	ldr	r3, [pc, #84]	; (8000c98 <TikTokGame+0x2a0>)
 8000c42:	2201      	movs	r2, #1
 8000c44:	601a      	str	r2, [r3, #0]
                game_left = 2; // coin left 2
 8000c46:	4b12      	ldr	r3, [pc, #72]	; (8000c90 <TikTokGame+0x298>)
 8000c48:	2202      	movs	r2, #2
 8000c4a:	601a      	str	r2, [r3, #0]
                game_winner = 0; // no winner
 8000c4c:	4b13      	ldr	r3, [pc, #76]	; (8000c9c <TikTokGame+0x2a4>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
                break;
 8000c52:	e013      	b.n	8000c7c <TikTokGame+0x284>
            case 2:
                // statements
                game_pick = 2; // pick2
 8000c54:	4b10      	ldr	r3, [pc, #64]	; (8000c98 <TikTokGame+0x2a0>)
 8000c56:	2202      	movs	r2, #2
 8000c58:	601a      	str	r2, [r3, #0]
                game_left = 0; // coin left 0
 8000c5a:	4b0d      	ldr	r3, [pc, #52]	; (8000c90 <TikTokGame+0x298>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
                game_winner = 1; // ai winner
 8000c60:	4b0e      	ldr	r3, [pc, #56]	; (8000c9c <TikTokGame+0x2a4>)
 8000c62:	2201      	movs	r2, #1
 8000c64:	601a      	str	r2, [r3, #0]
                break;
 8000c66:	e009      	b.n	8000c7c <TikTokGame+0x284>
            case 1:
                // statements
                game_pick = 1; // pick1
 8000c68:	4b0b      	ldr	r3, [pc, #44]	; (8000c98 <TikTokGame+0x2a0>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	601a      	str	r2, [r3, #0]
                game_left = 0; // coin left 0
 8000c6e:	4b08      	ldr	r3, [pc, #32]	; (8000c90 <TikTokGame+0x298>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
                game_winner = 1; // ai winner
 8000c74:	4b09      	ldr	r3, [pc, #36]	; (8000c9c <TikTokGame+0x2a4>)
 8000c76:	2201      	movs	r2, #1
 8000c78:	601a      	str	r2, [r3, #0]
                break;
 8000c7a:	bf00      	nop
        }
        game_turn = 0;
 8000c7c:	4b03      	ldr	r3, [pc, #12]	; (8000c8c <TikTokGame+0x294>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]
    }
    HAL_Delay(200);//delay
 8000c82:	20c8      	movs	r0, #200	; 0xc8
 8000c84:	f000 fa8c 	bl	80011a0 <HAL_Delay>
}
 8000c88:	bf00      	nop
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	200001dc 	.word	0x200001dc
 8000c90:	20000000 	.word	0x20000000
 8000c94:	200001c0 	.word	0x200001c0
 8000c98:	200001e0 	.word	0x200001e0
 8000c9c:	200001d8 	.word	0x200001d8

08000ca0 <LEDdisplay>:

void LEDdisplay() {
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
    // Add your code here to control the LEDs
	switch (game_winner) {
 8000ca4:	4b1a      	ldr	r3, [pc, #104]	; (8000d10 <LEDdisplay+0x70>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b02      	cmp	r3, #2
 8000caa:	d01a      	beq.n	8000ce2 <LEDdisplay+0x42>
 8000cac:	2b02      	cmp	r3, #2
 8000cae:	dc2d      	bgt.n	8000d0c <LEDdisplay+0x6c>
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d02a      	beq.n	8000d0a <LEDdisplay+0x6a>
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d000      	beq.n	8000cba <LEDdisplay+0x1a>
                game_turn = 0; // human turn
                // Send the message over UART
                HAL_UART_Transmit(&hlpuart1, (uint8_t *)"Coin left is 5. It's your turn to pick.\n", strlen("Coin left is 5. It's your turn to pick.\n"), HAL_MAX_DELAY);
	            break;
	    }
}
 8000cb8:	e028      	b.n	8000d0c <LEDdisplay+0x6c>
                game_pick = 0; // no pick
 8000cba:	4b16      	ldr	r3, [pc, #88]	; (8000d14 <LEDdisplay+0x74>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
                game_left = 5; // coin left 5
 8000cc0:	4b15      	ldr	r3, [pc, #84]	; (8000d18 <LEDdisplay+0x78>)
 8000cc2:	2205      	movs	r2, #5
 8000cc4:	601a      	str	r2, [r3, #0]
                game_winner = 0; // RESET
 8000cc6:	4b12      	ldr	r3, [pc, #72]	; (8000d10 <LEDdisplay+0x70>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	601a      	str	r2, [r3, #0]
                game_turn = 0; // human turn
 8000ccc:	4b13      	ldr	r3, [pc, #76]	; (8000d1c <LEDdisplay+0x7c>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
                HAL_UART_Transmit(&hlpuart1, (uint8_t *)"Coin left is 5. It's your turn to pick.\n", strlen("Coin left is 5. It's your turn to pick.\n"), HAL_MAX_DELAY);
 8000cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd6:	2228      	movs	r2, #40	; 0x28
 8000cd8:	4911      	ldr	r1, [pc, #68]	; (8000d20 <LEDdisplay+0x80>)
 8000cda:	4812      	ldr	r0, [pc, #72]	; (8000d24 <LEDdisplay+0x84>)
 8000cdc:	f002 ff3a 	bl	8003b54 <HAL_UART_Transmit>
	            break;
 8000ce0:	e014      	b.n	8000d0c <LEDdisplay+0x6c>
                game_pick = 0; // no pick
 8000ce2:	4b0c      	ldr	r3, [pc, #48]	; (8000d14 <LEDdisplay+0x74>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
                game_left = 5; // coin left 5
 8000ce8:	4b0b      	ldr	r3, [pc, #44]	; (8000d18 <LEDdisplay+0x78>)
 8000cea:	2205      	movs	r2, #5
 8000cec:	601a      	str	r2, [r3, #0]
                game_winner = 0; // RESET
 8000cee:	4b08      	ldr	r3, [pc, #32]	; (8000d10 <LEDdisplay+0x70>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
                game_turn = 0; // human turn
 8000cf4:	4b09      	ldr	r3, [pc, #36]	; (8000d1c <LEDdisplay+0x7c>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
                HAL_UART_Transmit(&hlpuart1, (uint8_t *)"Coin left is 5. It's your turn to pick.\n", strlen("Coin left is 5. It's your turn to pick.\n"), HAL_MAX_DELAY);
 8000cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfe:	2228      	movs	r2, #40	; 0x28
 8000d00:	4907      	ldr	r1, [pc, #28]	; (8000d20 <LEDdisplay+0x80>)
 8000d02:	4808      	ldr	r0, [pc, #32]	; (8000d24 <LEDdisplay+0x84>)
 8000d04:	f002 ff26 	bl	8003b54 <HAL_UART_Transmit>
	            break;
 8000d08:	e000      	b.n	8000d0c <LEDdisplay+0x6c>
	            break;
 8000d0a:	bf00      	nop
}
 8000d0c:	bf00      	nop
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	200001d8 	.word	0x200001d8
 8000d14:	200001e0 	.word	0x200001e0
 8000d18:	20000000 	.word	0x20000000
 8000d1c:	200001dc 	.word	0x200001dc
 8000d20:	0800520c 	.word	0x0800520c
 8000d24:	2000007c 	.word	0x2000007c

08000d28 <CoinLeftUART>:
void CoinLeftUART() {
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b088      	sub	sp, #32
 8000d2c:	af00      	add	r7, sp, #0
	 char coin_left_message[30]; // Buffer to store the message
	    sprintf(coin_left_message, "Coin left is %d\r\n", game_left); // Use \r\n for proper newline
 8000d2e:	4b0b      	ldr	r3, [pc, #44]	; (8000d5c <CoinLeftUART+0x34>)
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	463b      	mov	r3, r7
 8000d34:	490a      	ldr	r1, [pc, #40]	; (8000d60 <CoinLeftUART+0x38>)
 8000d36:	4618      	mov	r0, r3
 8000d38:	f003 fdb8 	bl	80048ac <siprintf>
	    HAL_UART_Transmit(&hlpuart1, (uint8_t *)coin_left_message, strlen(coin_left_message), HAL_MAX_DELAY);
 8000d3c:	463b      	mov	r3, r7
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff fa6e 	bl	8000220 <strlen>
 8000d44:	4603      	mov	r3, r0
 8000d46:	b29a      	uxth	r2, r3
 8000d48:	4639      	mov	r1, r7
 8000d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d4e:	4805      	ldr	r0, [pc, #20]	; (8000d64 <CoinLeftUART+0x3c>)
 8000d50:	f002 ff00 	bl	8003b54 <HAL_UART_Transmit>
}
 8000d54:	bf00      	nop
 8000d56:	3720      	adds	r7, #32
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	20000000 	.word	0x20000000
 8000d60:	08005238 	.word	0x08005238
 8000d64:	2000007c 	.word	0x2000007c

08000d68 <HAL_SPI_TxRxCpltCallback>:
//
}
}

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 1); //CS dnSelect
 8000d70:	2201      	movs	r2, #1
 8000d72:	2104      	movs	r1, #4
 8000d74:	4803      	ldr	r0, [pc, #12]	; (8000d84 <HAL_SPI_TxRxCpltCallback+0x1c>)
 8000d76:	f000 fd45 	bl	8001804 <HAL_GPIO_WritePin>
}
 8000d7a:	bf00      	nop
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	48000c00 	.word	0x48000c00

08000d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d8c:	b672      	cpsid	i
}
 8000d8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d90:	e7fe      	b.n	8000d90 <Error_Handler+0x8>
	...

08000d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d9a:	4b0f      	ldr	r3, [pc, #60]	; (8000dd8 <HAL_MspInit+0x44>)
 8000d9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d9e:	4a0e      	ldr	r2, [pc, #56]	; (8000dd8 <HAL_MspInit+0x44>)
 8000da0:	f043 0301 	orr.w	r3, r3, #1
 8000da4:	6613      	str	r3, [r2, #96]	; 0x60
 8000da6:	4b0c      	ldr	r3, [pc, #48]	; (8000dd8 <HAL_MspInit+0x44>)
 8000da8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	607b      	str	r3, [r7, #4]
 8000db0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000db2:	4b09      	ldr	r3, [pc, #36]	; (8000dd8 <HAL_MspInit+0x44>)
 8000db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000db6:	4a08      	ldr	r2, [pc, #32]	; (8000dd8 <HAL_MspInit+0x44>)
 8000db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dbc:	6593      	str	r3, [r2, #88]	; 0x58
 8000dbe:	4b06      	ldr	r3, [pc, #24]	; (8000dd8 <HAL_MspInit+0x44>)
 8000dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dc6:	603b      	str	r3, [r7, #0]
 8000dc8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000dca:	f000 fdfb 	bl	80019c4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40021000 	.word	0x40021000

08000ddc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b09e      	sub	sp, #120	; 0x78
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
 8000df2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000df4:	f107 0310 	add.w	r3, r7, #16
 8000df8:	2254      	movs	r2, #84	; 0x54
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f003 fd75 	bl	80048ec <memset>
  if(huart->Instance==LPUART1)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a1f      	ldr	r2, [pc, #124]	; (8000e84 <HAL_UART_MspInit+0xa8>)
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d136      	bne.n	8000e7a <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000e0c:	2320      	movs	r3, #32
 8000e0e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000e10:	2300      	movs	r3, #0
 8000e12:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e14:	f107 0310 	add.w	r3, r7, #16
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f001 fb11 	bl	8002440 <HAL_RCCEx_PeriphCLKConfig>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000e24:	f7ff ffb0 	bl	8000d88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000e28:	4b17      	ldr	r3, [pc, #92]	; (8000e88 <HAL_UART_MspInit+0xac>)
 8000e2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e2c:	4a16      	ldr	r2, [pc, #88]	; (8000e88 <HAL_UART_MspInit+0xac>)
 8000e2e:	f043 0301 	orr.w	r3, r3, #1
 8000e32:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000e34:	4b14      	ldr	r3, [pc, #80]	; (8000e88 <HAL_UART_MspInit+0xac>)
 8000e36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e38:	f003 0301 	and.w	r3, r3, #1
 8000e3c:	60fb      	str	r3, [r7, #12]
 8000e3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e40:	4b11      	ldr	r3, [pc, #68]	; (8000e88 <HAL_UART_MspInit+0xac>)
 8000e42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e44:	4a10      	ldr	r2, [pc, #64]	; (8000e88 <HAL_UART_MspInit+0xac>)
 8000e46:	f043 0301 	orr.w	r3, r3, #1
 8000e4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e4c:	4b0e      	ldr	r3, [pc, #56]	; (8000e88 <HAL_UART_MspInit+0xac>)
 8000e4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e50:	f003 0301 	and.w	r3, r3, #1
 8000e54:	60bb      	str	r3, [r7, #8]
 8000e56:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000e58:	230c      	movs	r3, #12
 8000e5a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5c:	2302      	movs	r3, #2
 8000e5e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e64:	2300      	movs	r3, #0
 8000e66:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000e68:	230c      	movs	r3, #12
 8000e6a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000e70:	4619      	mov	r1, r3
 8000e72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e76:	f000 fb2b 	bl	80014d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000e7a:	bf00      	nop
 8000e7c:	3778      	adds	r7, #120	; 0x78
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40008000 	.word	0x40008000
 8000e88:	40021000 	.word	0x40021000

08000e8c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08a      	sub	sp, #40	; 0x28
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e94:	f107 0314 	add.w	r3, r7, #20
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a1b      	ldr	r2, [pc, #108]	; (8000f18 <HAL_SPI_MspInit+0x8c>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d130      	bne.n	8000f10 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000eae:	4b1b      	ldr	r3, [pc, #108]	; (8000f1c <HAL_SPI_MspInit+0x90>)
 8000eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eb2:	4a1a      	ldr	r2, [pc, #104]	; (8000f1c <HAL_SPI_MspInit+0x90>)
 8000eb4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000eb8:	6593      	str	r3, [r2, #88]	; 0x58
 8000eba:	4b18      	ldr	r3, [pc, #96]	; (8000f1c <HAL_SPI_MspInit+0x90>)
 8000ebc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ebe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000ec2:	613b      	str	r3, [r7, #16]
 8000ec4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec6:	4b15      	ldr	r3, [pc, #84]	; (8000f1c <HAL_SPI_MspInit+0x90>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eca:	4a14      	ldr	r2, [pc, #80]	; (8000f1c <HAL_SPI_MspInit+0x90>)
 8000ecc:	f043 0304 	orr.w	r3, r3, #4
 8000ed0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ed2:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <HAL_SPI_MspInit+0x90>)
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed6:	f003 0304 	and.w	r3, r3, #4
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000ede:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000ee2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eec:	2300      	movs	r3, #0
 8000eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ef0:	2306      	movs	r3, #6
 8000ef2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ef4:	f107 0314 	add.w	r3, r7, #20
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4809      	ldr	r0, [pc, #36]	; (8000f20 <HAL_SPI_MspInit+0x94>)
 8000efc:	f000 fae8 	bl	80014d0 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8000f00:	2200      	movs	r2, #0
 8000f02:	2100      	movs	r1, #0
 8000f04:	2033      	movs	r0, #51	; 0x33
 8000f06:	f000 fa48 	bl	800139a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8000f0a:	2033      	movs	r0, #51	; 0x33
 8000f0c:	f000 fa5f 	bl	80013ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000f10:	bf00      	nop
 8000f12:	3728      	adds	r7, #40	; 0x28
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40003c00 	.word	0x40003c00
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	48000800 	.word	0x48000800

08000f24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a0a      	ldr	r2, [pc, #40]	; (8000f5c <HAL_TIM_Base_MspInit+0x38>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d10b      	bne.n	8000f4e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f36:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <HAL_TIM_Base_MspInit+0x3c>)
 8000f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f3a:	4a09      	ldr	r2, [pc, #36]	; (8000f60 <HAL_TIM_Base_MspInit+0x3c>)
 8000f3c:	f043 0302 	orr.w	r3, r3, #2
 8000f40:	6593      	str	r3, [r2, #88]	; 0x58
 8000f42:	4b07      	ldr	r3, [pc, #28]	; (8000f60 <HAL_TIM_Base_MspInit+0x3c>)
 8000f44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f46:	f003 0302 	and.w	r3, r3, #2
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000f4e:	bf00      	nop
 8000f50:	3714      	adds	r7, #20
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	40000400 	.word	0x40000400
 8000f60:	40021000 	.word	0x40021000

08000f64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f68:	e7fe      	b.n	8000f68 <NMI_Handler+0x4>

08000f6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f6e:	e7fe      	b.n	8000f6e <HardFault_Handler+0x4>

08000f70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f74:	e7fe      	b.n	8000f74 <MemManage_Handler+0x4>

08000f76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f76:	b480      	push	{r7}
 8000f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f7a:	e7fe      	b.n	8000f7a <BusFault_Handler+0x4>

08000f7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f80:	e7fe      	b.n	8000f80 <UsageFault_Handler+0x4>

08000f82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f82:	b480      	push	{r7}
 8000f84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f86:	bf00      	nop
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr

08000f90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr

08000f9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f9e:	b480      	push	{r7}
 8000fa0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fa2:	bf00      	nop
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr

08000fac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fb0:	f000 f8d8 	bl	8001164 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000fbc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000fc0:	f000 fc38 	bl	8001834 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000fc4:	bf00      	nop
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8000fcc:	4802      	ldr	r0, [pc, #8]	; (8000fd8 <SPI3_IRQHandler+0x10>)
 8000fce:	f001 fddf 	bl	8002b90 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8000fd2:	bf00      	nop
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000110 	.word	0x20000110

08000fdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fe4:	4a14      	ldr	r2, [pc, #80]	; (8001038 <_sbrk+0x5c>)
 8000fe6:	4b15      	ldr	r3, [pc, #84]	; (800103c <_sbrk+0x60>)
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ff0:	4b13      	ldr	r3, [pc, #76]	; (8001040 <_sbrk+0x64>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d102      	bne.n	8000ffe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ff8:	4b11      	ldr	r3, [pc, #68]	; (8001040 <_sbrk+0x64>)
 8000ffa:	4a12      	ldr	r2, [pc, #72]	; (8001044 <_sbrk+0x68>)
 8000ffc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ffe:	4b10      	ldr	r3, [pc, #64]	; (8001040 <_sbrk+0x64>)
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4413      	add	r3, r2
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	429a      	cmp	r2, r3
 800100a:	d207      	bcs.n	800101c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800100c:	f003 fc76 	bl	80048fc <__errno>
 8001010:	4603      	mov	r3, r0
 8001012:	220c      	movs	r2, #12
 8001014:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001016:	f04f 33ff 	mov.w	r3, #4294967295
 800101a:	e009      	b.n	8001030 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800101c:	4b08      	ldr	r3, [pc, #32]	; (8001040 <_sbrk+0x64>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001022:	4b07      	ldr	r3, [pc, #28]	; (8001040 <_sbrk+0x64>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4413      	add	r3, r2
 800102a:	4a05      	ldr	r2, [pc, #20]	; (8001040 <_sbrk+0x64>)
 800102c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800102e:	68fb      	ldr	r3, [r7, #12]
}
 8001030:	4618      	mov	r0, r3
 8001032:	3718      	adds	r7, #24
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	20020000 	.word	0x20020000
 800103c:	00000400 	.word	0x00000400
 8001040:	200001e4 	.word	0x200001e4
 8001044:	20000338 	.word	0x20000338

08001048 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800104c:	4b06      	ldr	r3, [pc, #24]	; (8001068 <SystemInit+0x20>)
 800104e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001052:	4a05      	ldr	r2, [pc, #20]	; (8001068 <SystemInit+0x20>)
 8001054:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001058:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	e000ed00 	.word	0xe000ed00

0800106c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800106c:	480d      	ldr	r0, [pc, #52]	; (80010a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800106e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001070:	f7ff ffea 	bl	8001048 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001074:	480c      	ldr	r0, [pc, #48]	; (80010a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001076:	490d      	ldr	r1, [pc, #52]	; (80010ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001078:	4a0d      	ldr	r2, [pc, #52]	; (80010b0 <LoopForever+0xe>)
  movs r3, #0
 800107a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800107c:	e002      	b.n	8001084 <LoopCopyDataInit>

0800107e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800107e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001080:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001082:	3304      	adds	r3, #4

08001084 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001084:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001086:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001088:	d3f9      	bcc.n	800107e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800108a:	4a0a      	ldr	r2, [pc, #40]	; (80010b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800108c:	4c0a      	ldr	r4, [pc, #40]	; (80010b8 <LoopForever+0x16>)
  movs r3, #0
 800108e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001090:	e001      	b.n	8001096 <LoopFillZerobss>

08001092 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001092:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001094:	3204      	adds	r2, #4

08001096 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001096:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001098:	d3fb      	bcc.n	8001092 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800109a:	f003 fc35 	bl	8004908 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800109e:	f7ff fa95 	bl	80005cc <main>

080010a2 <LoopForever>:

LoopForever:
    b LoopForever
 80010a2:	e7fe      	b.n	80010a2 <LoopForever>
  ldr   r0, =_estack
 80010a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010ac:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80010b0:	080052d0 	.word	0x080052d0
  ldr r2, =_sbss
 80010b4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80010b8:	20000334 	.word	0x20000334

080010bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010bc:	e7fe      	b.n	80010bc <ADC1_2_IRQHandler>

080010be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	b082      	sub	sp, #8
 80010c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010c4:	2300      	movs	r3, #0
 80010c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010c8:	2003      	movs	r0, #3
 80010ca:	f000 f95b 	bl	8001384 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010ce:	2000      	movs	r0, #0
 80010d0:	f000 f80e 	bl	80010f0 <HAL_InitTick>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d002      	beq.n	80010e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	71fb      	strb	r3, [r7, #7]
 80010de:	e001      	b.n	80010e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80010e0:	f7ff fe58 	bl	8000d94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010e4:	79fb      	ldrb	r3, [r7, #7]

}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010f8:	2300      	movs	r3, #0
 80010fa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80010fc:	4b16      	ldr	r3, [pc, #88]	; (8001158 <HAL_InitTick+0x68>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d022      	beq.n	800114a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001104:	4b15      	ldr	r3, [pc, #84]	; (800115c <HAL_InitTick+0x6c>)
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	4b13      	ldr	r3, [pc, #76]	; (8001158 <HAL_InitTick+0x68>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001110:	fbb1 f3f3 	udiv	r3, r1, r3
 8001114:	fbb2 f3f3 	udiv	r3, r2, r3
 8001118:	4618      	mov	r0, r3
 800111a:	f000 f966 	bl	80013ea <HAL_SYSTICK_Config>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d10f      	bne.n	8001144 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2b0f      	cmp	r3, #15
 8001128:	d809      	bhi.n	800113e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800112a:	2200      	movs	r2, #0
 800112c:	6879      	ldr	r1, [r7, #4]
 800112e:	f04f 30ff 	mov.w	r0, #4294967295
 8001132:	f000 f932 	bl	800139a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001136:	4a0a      	ldr	r2, [pc, #40]	; (8001160 <HAL_InitTick+0x70>)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6013      	str	r3, [r2, #0]
 800113c:	e007      	b.n	800114e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	73fb      	strb	r3, [r7, #15]
 8001142:	e004      	b.n	800114e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	73fb      	strb	r3, [r7, #15]
 8001148:	e001      	b.n	800114e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800114e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001150:	4618      	mov	r0, r3
 8001152:	3710      	adds	r7, #16
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	2000000c 	.word	0x2000000c
 800115c:	20000004 	.word	0x20000004
 8001160:	20000008 	.word	0x20000008

08001164 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001168:	4b05      	ldr	r3, [pc, #20]	; (8001180 <HAL_IncTick+0x1c>)
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	4b05      	ldr	r3, [pc, #20]	; (8001184 <HAL_IncTick+0x20>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4413      	add	r3, r2
 8001172:	4a03      	ldr	r2, [pc, #12]	; (8001180 <HAL_IncTick+0x1c>)
 8001174:	6013      	str	r3, [r2, #0]
}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	200001e8 	.word	0x200001e8
 8001184:	2000000c 	.word	0x2000000c

08001188 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  return uwTick;
 800118c:	4b03      	ldr	r3, [pc, #12]	; (800119c <HAL_GetTick+0x14>)
 800118e:	681b      	ldr	r3, [r3, #0]
}
 8001190:	4618      	mov	r0, r3
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	200001e8 	.word	0x200001e8

080011a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011a8:	f7ff ffee 	bl	8001188 <HAL_GetTick>
 80011ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011b8:	d004      	beq.n	80011c4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ba:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <HAL_Delay+0x40>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	68fa      	ldr	r2, [r7, #12]
 80011c0:	4413      	add	r3, r2
 80011c2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011c4:	bf00      	nop
 80011c6:	f7ff ffdf 	bl	8001188 <HAL_GetTick>
 80011ca:	4602      	mov	r2, r0
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	68fa      	ldr	r2, [r7, #12]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d8f7      	bhi.n	80011c6 <HAL_Delay+0x26>
  {
  }
}
 80011d6:	bf00      	nop
 80011d8:	bf00      	nop
 80011da:	3710      	adds	r7, #16
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	2000000c 	.word	0x2000000c

080011e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	f003 0307 	and.w	r3, r3, #7
 80011f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011f4:	4b0c      	ldr	r3, [pc, #48]	; (8001228 <__NVIC_SetPriorityGrouping+0x44>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011fa:	68ba      	ldr	r2, [r7, #8]
 80011fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001200:	4013      	ands	r3, r2
 8001202:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800120c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001210:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001216:	4a04      	ldr	r2, [pc, #16]	; (8001228 <__NVIC_SetPriorityGrouping+0x44>)
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	60d3      	str	r3, [r2, #12]
}
 800121c:	bf00      	nop
 800121e:	3714      	adds	r7, #20
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	e000ed00 	.word	0xe000ed00

0800122c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001230:	4b04      	ldr	r3, [pc, #16]	; (8001244 <__NVIC_GetPriorityGrouping+0x18>)
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	0a1b      	lsrs	r3, r3, #8
 8001236:	f003 0307 	and.w	r3, r3, #7
}
 800123a:	4618      	mov	r0, r3
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001256:	2b00      	cmp	r3, #0
 8001258:	db0b      	blt.n	8001272 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	f003 021f 	and.w	r2, r3, #31
 8001260:	4907      	ldr	r1, [pc, #28]	; (8001280 <__NVIC_EnableIRQ+0x38>)
 8001262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001266:	095b      	lsrs	r3, r3, #5
 8001268:	2001      	movs	r0, #1
 800126a:	fa00 f202 	lsl.w	r2, r0, r2
 800126e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	e000e100 	.word	0xe000e100

08001284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	6039      	str	r1, [r7, #0]
 800128e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001294:	2b00      	cmp	r3, #0
 8001296:	db0a      	blt.n	80012ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	b2da      	uxtb	r2, r3
 800129c:	490c      	ldr	r1, [pc, #48]	; (80012d0 <__NVIC_SetPriority+0x4c>)
 800129e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a2:	0112      	lsls	r2, r2, #4
 80012a4:	b2d2      	uxtb	r2, r2
 80012a6:	440b      	add	r3, r1
 80012a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012ac:	e00a      	b.n	80012c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	b2da      	uxtb	r2, r3
 80012b2:	4908      	ldr	r1, [pc, #32]	; (80012d4 <__NVIC_SetPriority+0x50>)
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	f003 030f 	and.w	r3, r3, #15
 80012ba:	3b04      	subs	r3, #4
 80012bc:	0112      	lsls	r2, r2, #4
 80012be:	b2d2      	uxtb	r2, r2
 80012c0:	440b      	add	r3, r1
 80012c2:	761a      	strb	r2, [r3, #24]
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr
 80012d0:	e000e100 	.word	0xe000e100
 80012d4:	e000ed00 	.word	0xe000ed00

080012d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012d8:	b480      	push	{r7}
 80012da:	b089      	sub	sp, #36	; 0x24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	f1c3 0307 	rsb	r3, r3, #7
 80012f2:	2b04      	cmp	r3, #4
 80012f4:	bf28      	it	cs
 80012f6:	2304      	movcs	r3, #4
 80012f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	3304      	adds	r3, #4
 80012fe:	2b06      	cmp	r3, #6
 8001300:	d902      	bls.n	8001308 <NVIC_EncodePriority+0x30>
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	3b03      	subs	r3, #3
 8001306:	e000      	b.n	800130a <NVIC_EncodePriority+0x32>
 8001308:	2300      	movs	r3, #0
 800130a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800130c:	f04f 32ff 	mov.w	r2, #4294967295
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	fa02 f303 	lsl.w	r3, r2, r3
 8001316:	43da      	mvns	r2, r3
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	401a      	ands	r2, r3
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001320:	f04f 31ff 	mov.w	r1, #4294967295
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	fa01 f303 	lsl.w	r3, r1, r3
 800132a:	43d9      	mvns	r1, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001330:	4313      	orrs	r3, r2
         );
}
 8001332:	4618      	mov	r0, r3
 8001334:	3724      	adds	r7, #36	; 0x24
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
	...

08001340 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	3b01      	subs	r3, #1
 800134c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001350:	d301      	bcc.n	8001356 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001352:	2301      	movs	r3, #1
 8001354:	e00f      	b.n	8001376 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001356:	4a0a      	ldr	r2, [pc, #40]	; (8001380 <SysTick_Config+0x40>)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3b01      	subs	r3, #1
 800135c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800135e:	210f      	movs	r1, #15
 8001360:	f04f 30ff 	mov.w	r0, #4294967295
 8001364:	f7ff ff8e 	bl	8001284 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001368:	4b05      	ldr	r3, [pc, #20]	; (8001380 <SysTick_Config+0x40>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800136e:	4b04      	ldr	r3, [pc, #16]	; (8001380 <SysTick_Config+0x40>)
 8001370:	2207      	movs	r2, #7
 8001372:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	e000e010 	.word	0xe000e010

08001384 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f7ff ff29 	bl	80011e4 <__NVIC_SetPriorityGrouping>
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b086      	sub	sp, #24
 800139e:	af00      	add	r7, sp, #0
 80013a0:	4603      	mov	r3, r0
 80013a2:	60b9      	str	r1, [r7, #8]
 80013a4:	607a      	str	r2, [r7, #4]
 80013a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013a8:	f7ff ff40 	bl	800122c <__NVIC_GetPriorityGrouping>
 80013ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ae:	687a      	ldr	r2, [r7, #4]
 80013b0:	68b9      	ldr	r1, [r7, #8]
 80013b2:	6978      	ldr	r0, [r7, #20]
 80013b4:	f7ff ff90 	bl	80012d8 <NVIC_EncodePriority>
 80013b8:	4602      	mov	r2, r0
 80013ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013be:	4611      	mov	r1, r2
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff ff5f 	bl	8001284 <__NVIC_SetPriority>
}
 80013c6:	bf00      	nop
 80013c8:	3718      	adds	r7, #24
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b082      	sub	sp, #8
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	4603      	mov	r3, r0
 80013d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff ff33 	bl	8001248 <__NVIC_EnableIRQ>
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b082      	sub	sp, #8
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f7ff ffa4 	bl	8001340 <SysTick_Config>
 80013f8:	4603      	mov	r3, r0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	b084      	sub	sp, #16
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800140a:	2300      	movs	r3, #0
 800140c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001414:	b2db      	uxtb	r3, r3
 8001416:	2b02      	cmp	r3, #2
 8001418:	d00d      	beq.n	8001436 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2204      	movs	r2, #4
 800141e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2201      	movs	r2, #1
 8001424:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2200      	movs	r2, #0
 800142c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	73fb      	strb	r3, [r7, #15]
 8001434:	e047      	b.n	80014c6 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f022 020e 	bic.w	r2, r2, #14
 8001444:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f022 0201 	bic.w	r2, r2, #1
 8001454:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001460:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001464:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800146a:	f003 021f 	and.w	r2, r3, #31
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001472:	2101      	movs	r1, #1
 8001474:	fa01 f202 	lsl.w	r2, r1, r2
 8001478:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001482:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001488:	2b00      	cmp	r3, #0
 800148a:	d00c      	beq.n	80014a6 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001496:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800149a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80014a4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2201      	movs	r2, #1
 80014aa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2200      	movs	r2, #0
 80014b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d003      	beq.n	80014c6 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	4798      	blx	r3
    }
  }
  return status;
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3710      	adds	r7, #16
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b087      	sub	sp, #28
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80014da:	2300      	movs	r3, #0
 80014dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80014de:	e15a      	b.n	8001796 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	2101      	movs	r1, #1
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	fa01 f303 	lsl.w	r3, r1, r3
 80014ec:	4013      	ands	r3, r2
 80014ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	f000 814c 	beq.w	8001790 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f003 0303 	and.w	r3, r3, #3
 8001500:	2b01      	cmp	r3, #1
 8001502:	d005      	beq.n	8001510 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800150c:	2b02      	cmp	r3, #2
 800150e:	d130      	bne.n	8001572 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	2203      	movs	r2, #3
 800151c:	fa02 f303 	lsl.w	r3, r2, r3
 8001520:	43db      	mvns	r3, r3
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	4013      	ands	r3, r2
 8001526:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	68da      	ldr	r2, [r3, #12]
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	fa02 f303 	lsl.w	r3, r2, r3
 8001534:	693a      	ldr	r2, [r7, #16]
 8001536:	4313      	orrs	r3, r2
 8001538:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001546:	2201      	movs	r2, #1
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	43db      	mvns	r3, r3
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	4013      	ands	r3, r2
 8001554:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	091b      	lsrs	r3, r3, #4
 800155c:	f003 0201 	and.w	r2, r3, #1
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	fa02 f303 	lsl.w	r3, r2, r3
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	4313      	orrs	r3, r2
 800156a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f003 0303 	and.w	r3, r3, #3
 800157a:	2b03      	cmp	r3, #3
 800157c:	d017      	beq.n	80015ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	68db      	ldr	r3, [r3, #12]
 8001582:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	2203      	movs	r2, #3
 800158a:	fa02 f303 	lsl.w	r3, r2, r3
 800158e:	43db      	mvns	r3, r3
 8001590:	693a      	ldr	r2, [r7, #16]
 8001592:	4013      	ands	r3, r2
 8001594:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	689a      	ldr	r2, [r3, #8]
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	fa02 f303 	lsl.w	r3, r2, r3
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	693a      	ldr	r2, [r7, #16]
 80015ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f003 0303 	and.w	r3, r3, #3
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d123      	bne.n	8001602 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	08da      	lsrs	r2, r3, #3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	3208      	adds	r2, #8
 80015c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	220f      	movs	r2, #15
 80015d2:	fa02 f303 	lsl.w	r3, r2, r3
 80015d6:	43db      	mvns	r3, r3
 80015d8:	693a      	ldr	r2, [r7, #16]
 80015da:	4013      	ands	r3, r2
 80015dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	691a      	ldr	r2, [r3, #16]
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	f003 0307 	and.w	r3, r3, #7
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	fa02 f303 	lsl.w	r3, r2, r3
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	08da      	lsrs	r2, r3, #3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	3208      	adds	r2, #8
 80015fc:	6939      	ldr	r1, [r7, #16]
 80015fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	2203      	movs	r2, #3
 800160e:	fa02 f303 	lsl.w	r3, r2, r3
 8001612:	43db      	mvns	r3, r3
 8001614:	693a      	ldr	r2, [r7, #16]
 8001616:	4013      	ands	r3, r2
 8001618:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f003 0203 	and.w	r2, r3, #3
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	fa02 f303 	lsl.w	r3, r2, r3
 800162a:	693a      	ldr	r2, [r7, #16]
 800162c:	4313      	orrs	r3, r2
 800162e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800163e:	2b00      	cmp	r3, #0
 8001640:	f000 80a6 	beq.w	8001790 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001644:	4b5b      	ldr	r3, [pc, #364]	; (80017b4 <HAL_GPIO_Init+0x2e4>)
 8001646:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001648:	4a5a      	ldr	r2, [pc, #360]	; (80017b4 <HAL_GPIO_Init+0x2e4>)
 800164a:	f043 0301 	orr.w	r3, r3, #1
 800164e:	6613      	str	r3, [r2, #96]	; 0x60
 8001650:	4b58      	ldr	r3, [pc, #352]	; (80017b4 <HAL_GPIO_Init+0x2e4>)
 8001652:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001654:	f003 0301 	and.w	r3, r3, #1
 8001658:	60bb      	str	r3, [r7, #8]
 800165a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800165c:	4a56      	ldr	r2, [pc, #344]	; (80017b8 <HAL_GPIO_Init+0x2e8>)
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	089b      	lsrs	r3, r3, #2
 8001662:	3302      	adds	r3, #2
 8001664:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001668:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	f003 0303 	and.w	r3, r3, #3
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	220f      	movs	r2, #15
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	43db      	mvns	r3, r3
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	4013      	ands	r3, r2
 800167e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001686:	d01f      	beq.n	80016c8 <HAL_GPIO_Init+0x1f8>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4a4c      	ldr	r2, [pc, #304]	; (80017bc <HAL_GPIO_Init+0x2ec>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d019      	beq.n	80016c4 <HAL_GPIO_Init+0x1f4>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a4b      	ldr	r2, [pc, #300]	; (80017c0 <HAL_GPIO_Init+0x2f0>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d013      	beq.n	80016c0 <HAL_GPIO_Init+0x1f0>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	4a4a      	ldr	r2, [pc, #296]	; (80017c4 <HAL_GPIO_Init+0x2f4>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d00d      	beq.n	80016bc <HAL_GPIO_Init+0x1ec>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4a49      	ldr	r2, [pc, #292]	; (80017c8 <HAL_GPIO_Init+0x2f8>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d007      	beq.n	80016b8 <HAL_GPIO_Init+0x1e8>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	4a48      	ldr	r2, [pc, #288]	; (80017cc <HAL_GPIO_Init+0x2fc>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d101      	bne.n	80016b4 <HAL_GPIO_Init+0x1e4>
 80016b0:	2305      	movs	r3, #5
 80016b2:	e00a      	b.n	80016ca <HAL_GPIO_Init+0x1fa>
 80016b4:	2306      	movs	r3, #6
 80016b6:	e008      	b.n	80016ca <HAL_GPIO_Init+0x1fa>
 80016b8:	2304      	movs	r3, #4
 80016ba:	e006      	b.n	80016ca <HAL_GPIO_Init+0x1fa>
 80016bc:	2303      	movs	r3, #3
 80016be:	e004      	b.n	80016ca <HAL_GPIO_Init+0x1fa>
 80016c0:	2302      	movs	r3, #2
 80016c2:	e002      	b.n	80016ca <HAL_GPIO_Init+0x1fa>
 80016c4:	2301      	movs	r3, #1
 80016c6:	e000      	b.n	80016ca <HAL_GPIO_Init+0x1fa>
 80016c8:	2300      	movs	r3, #0
 80016ca:	697a      	ldr	r2, [r7, #20]
 80016cc:	f002 0203 	and.w	r2, r2, #3
 80016d0:	0092      	lsls	r2, r2, #2
 80016d2:	4093      	lsls	r3, r2
 80016d4:	693a      	ldr	r2, [r7, #16]
 80016d6:	4313      	orrs	r3, r2
 80016d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016da:	4937      	ldr	r1, [pc, #220]	; (80017b8 <HAL_GPIO_Init+0x2e8>)
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	089b      	lsrs	r3, r3, #2
 80016e0:	3302      	adds	r3, #2
 80016e2:	693a      	ldr	r2, [r7, #16]
 80016e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016e8:	4b39      	ldr	r3, [pc, #228]	; (80017d0 <HAL_GPIO_Init+0x300>)
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	43db      	mvns	r3, r3
 80016f2:	693a      	ldr	r2, [r7, #16]
 80016f4:	4013      	ands	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d003      	beq.n	800170c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	4313      	orrs	r3, r2
 800170a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800170c:	4a30      	ldr	r2, [pc, #192]	; (80017d0 <HAL_GPIO_Init+0x300>)
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001712:	4b2f      	ldr	r3, [pc, #188]	; (80017d0 <HAL_GPIO_Init+0x300>)
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	43db      	mvns	r3, r3
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	4013      	ands	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d003      	beq.n	8001736 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4313      	orrs	r3, r2
 8001734:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001736:	4a26      	ldr	r2, [pc, #152]	; (80017d0 <HAL_GPIO_Init+0x300>)
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800173c:	4b24      	ldr	r3, [pc, #144]	; (80017d0 <HAL_GPIO_Init+0x300>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	43db      	mvns	r3, r3
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	4013      	ands	r3, r2
 800174a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001754:	2b00      	cmp	r3, #0
 8001756:	d003      	beq.n	8001760 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001758:	693a      	ldr	r2, [r7, #16]
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	4313      	orrs	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001760:	4a1b      	ldr	r2, [pc, #108]	; (80017d0 <HAL_GPIO_Init+0x300>)
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001766:	4b1a      	ldr	r3, [pc, #104]	; (80017d0 <HAL_GPIO_Init+0x300>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	43db      	mvns	r3, r3
 8001770:	693a      	ldr	r2, [r7, #16]
 8001772:	4013      	ands	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d003      	beq.n	800178a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	4313      	orrs	r3, r2
 8001788:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800178a:	4a11      	ldr	r2, [pc, #68]	; (80017d0 <HAL_GPIO_Init+0x300>)
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	3301      	adds	r3, #1
 8001794:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	fa22 f303 	lsr.w	r3, r2, r3
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	f47f ae9d 	bne.w	80014e0 <HAL_GPIO_Init+0x10>
  }
}
 80017a6:	bf00      	nop
 80017a8:	bf00      	nop
 80017aa:	371c      	adds	r7, #28
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr
 80017b4:	40021000 	.word	0x40021000
 80017b8:	40010000 	.word	0x40010000
 80017bc:	48000400 	.word	0x48000400
 80017c0:	48000800 	.word	0x48000800
 80017c4:	48000c00 	.word	0x48000c00
 80017c8:	48001000 	.word	0x48001000
 80017cc:	48001400 	.word	0x48001400
 80017d0:	40010400 	.word	0x40010400

080017d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	460b      	mov	r3, r1
 80017de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	691a      	ldr	r2, [r3, #16]
 80017e4:	887b      	ldrh	r3, [r7, #2]
 80017e6:	4013      	ands	r3, r2
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d002      	beq.n	80017f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80017ec:	2301      	movs	r3, #1
 80017ee:	73fb      	strb	r3, [r7, #15]
 80017f0:	e001      	b.n	80017f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80017f2:	2300      	movs	r3, #0
 80017f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80017f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3714      	adds	r7, #20
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr

08001804 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	460b      	mov	r3, r1
 800180e:	807b      	strh	r3, [r7, #2]
 8001810:	4613      	mov	r3, r2
 8001812:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001814:	787b      	ldrb	r3, [r7, #1]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d003      	beq.n	8001822 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800181a:	887a      	ldrh	r2, [r7, #2]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001820:	e002      	b.n	8001828 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001822:	887a      	ldrh	r2, [r7, #2]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001828:	bf00      	nop
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr

08001834 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	4603      	mov	r3, r0
 800183c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800183e:	4b08      	ldr	r3, [pc, #32]	; (8001860 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001840:	695a      	ldr	r2, [r3, #20]
 8001842:	88fb      	ldrh	r3, [r7, #6]
 8001844:	4013      	ands	r3, r2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d006      	beq.n	8001858 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800184a:	4a05      	ldr	r2, [pc, #20]	; (8001860 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800184c:	88fb      	ldrh	r3, [r7, #6]
 800184e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001850:	88fb      	ldrh	r3, [r7, #6]
 8001852:	4618      	mov	r0, r3
 8001854:	f000 f806 	bl	8001864 <HAL_GPIO_EXTI_Callback>
  }
}
 8001858:	bf00      	nop
 800185a:	3708      	adds	r7, #8
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	40010400 	.word	0x40010400

08001864 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	4603      	mov	r3, r0
 800186c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
	...

0800187c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d141      	bne.n	800190e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800188a:	4b4b      	ldr	r3, [pc, #300]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001892:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001896:	d131      	bne.n	80018fc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001898:	4b47      	ldr	r3, [pc, #284]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800189a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800189e:	4a46      	ldr	r2, [pc, #280]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018a4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80018a8:	4b43      	ldr	r3, [pc, #268]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80018b0:	4a41      	ldr	r2, [pc, #260]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80018b8:	4b40      	ldr	r3, [pc, #256]	; (80019bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2232      	movs	r2, #50	; 0x32
 80018be:	fb02 f303 	mul.w	r3, r2, r3
 80018c2:	4a3f      	ldr	r2, [pc, #252]	; (80019c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80018c4:	fba2 2303 	umull	r2, r3, r2, r3
 80018c8:	0c9b      	lsrs	r3, r3, #18
 80018ca:	3301      	adds	r3, #1
 80018cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018ce:	e002      	b.n	80018d6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	3b01      	subs	r3, #1
 80018d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018d6:	4b38      	ldr	r3, [pc, #224]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018d8:	695b      	ldr	r3, [r3, #20]
 80018da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018e2:	d102      	bne.n	80018ea <HAL_PWREx_ControlVoltageScaling+0x6e>
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d1f2      	bne.n	80018d0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80018ea:	4b33      	ldr	r3, [pc, #204]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018ec:	695b      	ldr	r3, [r3, #20]
 80018ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018f6:	d158      	bne.n	80019aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e057      	b.n	80019ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80018fc:	4b2e      	ldr	r3, [pc, #184]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001902:	4a2d      	ldr	r2, [pc, #180]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001904:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001908:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800190c:	e04d      	b.n	80019aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001914:	d141      	bne.n	800199a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001916:	4b28      	ldr	r3, [pc, #160]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800191e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001922:	d131      	bne.n	8001988 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001924:	4b24      	ldr	r3, [pc, #144]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001926:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800192a:	4a23      	ldr	r2, [pc, #140]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800192c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001930:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001934:	4b20      	ldr	r3, [pc, #128]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800193c:	4a1e      	ldr	r2, [pc, #120]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800193e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001942:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001944:	4b1d      	ldr	r3, [pc, #116]	; (80019bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2232      	movs	r2, #50	; 0x32
 800194a:	fb02 f303 	mul.w	r3, r2, r3
 800194e:	4a1c      	ldr	r2, [pc, #112]	; (80019c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001950:	fba2 2303 	umull	r2, r3, r2, r3
 8001954:	0c9b      	lsrs	r3, r3, #18
 8001956:	3301      	adds	r3, #1
 8001958:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800195a:	e002      	b.n	8001962 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	3b01      	subs	r3, #1
 8001960:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001962:	4b15      	ldr	r3, [pc, #84]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001964:	695b      	ldr	r3, [r3, #20]
 8001966:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800196a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800196e:	d102      	bne.n	8001976 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1f2      	bne.n	800195c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001976:	4b10      	ldr	r3, [pc, #64]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800197e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001982:	d112      	bne.n	80019aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	e011      	b.n	80019ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001988:	4b0b      	ldr	r3, [pc, #44]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800198a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800198e:	4a0a      	ldr	r2, [pc, #40]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001990:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001994:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001998:	e007      	b.n	80019aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800199a:	4b07      	ldr	r3, [pc, #28]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019a2:	4a05      	ldr	r2, [pc, #20]	; (80019b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019a4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019a8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80019aa:	2300      	movs	r3, #0
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3714      	adds	r7, #20
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	40007000 	.word	0x40007000
 80019bc:	20000004 	.word	0x20000004
 80019c0:	431bde83 	.word	0x431bde83

080019c4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80019c8:	4b05      	ldr	r3, [pc, #20]	; (80019e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	4a04      	ldr	r2, [pc, #16]	; (80019e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80019ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019d2:	6093      	str	r3, [r2, #8]
}
 80019d4:	bf00      	nop
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	40007000 	.word	0x40007000

080019e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b088      	sub	sp, #32
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d101      	bne.n	80019f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e2fe      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d075      	beq.n	8001aee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a02:	4b97      	ldr	r3, [pc, #604]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	f003 030c 	and.w	r3, r3, #12
 8001a0a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a0c:	4b94      	ldr	r3, [pc, #592]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	f003 0303 	and.w	r3, r3, #3
 8001a14:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	2b0c      	cmp	r3, #12
 8001a1a:	d102      	bne.n	8001a22 <HAL_RCC_OscConfig+0x3e>
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	2b03      	cmp	r3, #3
 8001a20:	d002      	beq.n	8001a28 <HAL_RCC_OscConfig+0x44>
 8001a22:	69bb      	ldr	r3, [r7, #24]
 8001a24:	2b08      	cmp	r3, #8
 8001a26:	d10b      	bne.n	8001a40 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a28:	4b8d      	ldr	r3, [pc, #564]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d05b      	beq.n	8001aec <HAL_RCC_OscConfig+0x108>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d157      	bne.n	8001aec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e2d9      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a48:	d106      	bne.n	8001a58 <HAL_RCC_OscConfig+0x74>
 8001a4a:	4b85      	ldr	r3, [pc, #532]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a84      	ldr	r2, [pc, #528]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001a50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a54:	6013      	str	r3, [r2, #0]
 8001a56:	e01d      	b.n	8001a94 <HAL_RCC_OscConfig+0xb0>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a60:	d10c      	bne.n	8001a7c <HAL_RCC_OscConfig+0x98>
 8001a62:	4b7f      	ldr	r3, [pc, #508]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a7e      	ldr	r2, [pc, #504]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001a68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a6c:	6013      	str	r3, [r2, #0]
 8001a6e:	4b7c      	ldr	r3, [pc, #496]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a7b      	ldr	r2, [pc, #492]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001a74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a78:	6013      	str	r3, [r2, #0]
 8001a7a:	e00b      	b.n	8001a94 <HAL_RCC_OscConfig+0xb0>
 8001a7c:	4b78      	ldr	r3, [pc, #480]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a77      	ldr	r2, [pc, #476]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001a82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a86:	6013      	str	r3, [r2, #0]
 8001a88:	4b75      	ldr	r3, [pc, #468]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a74      	ldr	r2, [pc, #464]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001a8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d013      	beq.n	8001ac4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a9c:	f7ff fb74 	bl	8001188 <HAL_GetTick>
 8001aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001aa2:	e008      	b.n	8001ab6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aa4:	f7ff fb70 	bl	8001188 <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b64      	cmp	r3, #100	; 0x64
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e29e      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ab6:	4b6a      	ldr	r3, [pc, #424]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d0f0      	beq.n	8001aa4 <HAL_RCC_OscConfig+0xc0>
 8001ac2:	e014      	b.n	8001aee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac4:	f7ff fb60 	bl	8001188 <HAL_GetTick>
 8001ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001aca:	e008      	b.n	8001ade <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001acc:	f7ff fb5c 	bl	8001188 <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b64      	cmp	r3, #100	; 0x64
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e28a      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ade:	4b60      	ldr	r3, [pc, #384]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d1f0      	bne.n	8001acc <HAL_RCC_OscConfig+0xe8>
 8001aea:	e000      	b.n	8001aee <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d075      	beq.n	8001be6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001afa:	4b59      	ldr	r3, [pc, #356]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	f003 030c 	and.w	r3, r3, #12
 8001b02:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b04:	4b56      	ldr	r3, [pc, #344]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	f003 0303 	and.w	r3, r3, #3
 8001b0c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	2b0c      	cmp	r3, #12
 8001b12:	d102      	bne.n	8001b1a <HAL_RCC_OscConfig+0x136>
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d002      	beq.n	8001b20 <HAL_RCC_OscConfig+0x13c>
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	2b04      	cmp	r3, #4
 8001b1e:	d11f      	bne.n	8001b60 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b20:	4b4f      	ldr	r3, [pc, #316]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d005      	beq.n	8001b38 <HAL_RCC_OscConfig+0x154>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d101      	bne.n	8001b38 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e25d      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b38:	4b49      	ldr	r3, [pc, #292]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	691b      	ldr	r3, [r3, #16]
 8001b44:	061b      	lsls	r3, r3, #24
 8001b46:	4946      	ldr	r1, [pc, #280]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001b4c:	4b45      	ldr	r3, [pc, #276]	; (8001c64 <HAL_RCC_OscConfig+0x280>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff facd 	bl	80010f0 <HAL_InitTick>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d043      	beq.n	8001be4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e249      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d023      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b68:	4b3d      	ldr	r3, [pc, #244]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a3c      	ldr	r2, [pc, #240]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001b6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b74:	f7ff fb08 	bl	8001188 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b7c:	f7ff fb04 	bl	8001188 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e232      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b8e:	4b34      	ldr	r3, [pc, #208]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d0f0      	beq.n	8001b7c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b9a:	4b31      	ldr	r3, [pc, #196]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	691b      	ldr	r3, [r3, #16]
 8001ba6:	061b      	lsls	r3, r3, #24
 8001ba8:	492d      	ldr	r1, [pc, #180]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001baa:	4313      	orrs	r3, r2
 8001bac:	604b      	str	r3, [r1, #4]
 8001bae:	e01a      	b.n	8001be6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bb0:	4b2b      	ldr	r3, [pc, #172]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a2a      	ldr	r2, [pc, #168]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001bb6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001bba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bbc:	f7ff fae4 	bl	8001188 <HAL_GetTick>
 8001bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bc2:	e008      	b.n	8001bd6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bc4:	f7ff fae0 	bl	8001188 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d901      	bls.n	8001bd6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e20e      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bd6:	4b22      	ldr	r3, [pc, #136]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d1f0      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x1e0>
 8001be2:	e000      	b.n	8001be6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001be4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0308 	and.w	r3, r3, #8
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d041      	beq.n	8001c76 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	695b      	ldr	r3, [r3, #20]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d01c      	beq.n	8001c34 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bfa:	4b19      	ldr	r3, [pc, #100]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001bfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c00:	4a17      	ldr	r2, [pc, #92]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001c02:	f043 0301 	orr.w	r3, r3, #1
 8001c06:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c0a:	f7ff fabd 	bl	8001188 <HAL_GetTick>
 8001c0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c10:	e008      	b.n	8001c24 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c12:	f7ff fab9 	bl	8001188 <HAL_GetTick>
 8001c16:	4602      	mov	r2, r0
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d901      	bls.n	8001c24 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001c20:	2303      	movs	r3, #3
 8001c22:	e1e7      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c24:	4b0e      	ldr	r3, [pc, #56]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001c26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d0ef      	beq.n	8001c12 <HAL_RCC_OscConfig+0x22e>
 8001c32:	e020      	b.n	8001c76 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c34:	4b0a      	ldr	r3, [pc, #40]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001c36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c3a:	4a09      	ldr	r2, [pc, #36]	; (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001c3c:	f023 0301 	bic.w	r3, r3, #1
 8001c40:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c44:	f7ff faa0 	bl	8001188 <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c4a:	e00d      	b.n	8001c68 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c4c:	f7ff fa9c 	bl	8001188 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d906      	bls.n	8001c68 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e1ca      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
 8001c5e:	bf00      	nop
 8001c60:	40021000 	.word	0x40021000
 8001c64:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c68:	4b8c      	ldr	r3, [pc, #560]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001c6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d1ea      	bne.n	8001c4c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0304 	and.w	r3, r3, #4
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	f000 80a6 	beq.w	8001dd0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c84:	2300      	movs	r3, #0
 8001c86:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001c88:	4b84      	ldr	r3, [pc, #528]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001c8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d101      	bne.n	8001c98 <HAL_RCC_OscConfig+0x2b4>
 8001c94:	2301      	movs	r3, #1
 8001c96:	e000      	b.n	8001c9a <HAL_RCC_OscConfig+0x2b6>
 8001c98:	2300      	movs	r3, #0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d00d      	beq.n	8001cba <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c9e:	4b7f      	ldr	r3, [pc, #508]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ca2:	4a7e      	ldr	r2, [pc, #504]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001ca4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ca8:	6593      	str	r3, [r2, #88]	; 0x58
 8001caa:	4b7c      	ldr	r3, [pc, #496]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cba:	4b79      	ldr	r3, [pc, #484]	; (8001ea0 <HAL_RCC_OscConfig+0x4bc>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d118      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001cc6:	4b76      	ldr	r3, [pc, #472]	; (8001ea0 <HAL_RCC_OscConfig+0x4bc>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a75      	ldr	r2, [pc, #468]	; (8001ea0 <HAL_RCC_OscConfig+0x4bc>)
 8001ccc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cd2:	f7ff fa59 	bl	8001188 <HAL_GetTick>
 8001cd6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cd8:	e008      	b.n	8001cec <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cda:	f7ff fa55 	bl	8001188 <HAL_GetTick>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d901      	bls.n	8001cec <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e183      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cec:	4b6c      	ldr	r3, [pc, #432]	; (8001ea0 <HAL_RCC_OscConfig+0x4bc>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d0f0      	beq.n	8001cda <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d108      	bne.n	8001d12 <HAL_RCC_OscConfig+0x32e>
 8001d00:	4b66      	ldr	r3, [pc, #408]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d06:	4a65      	ldr	r2, [pc, #404]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001d08:	f043 0301 	orr.w	r3, r3, #1
 8001d0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d10:	e024      	b.n	8001d5c <HAL_RCC_OscConfig+0x378>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	2b05      	cmp	r3, #5
 8001d18:	d110      	bne.n	8001d3c <HAL_RCC_OscConfig+0x358>
 8001d1a:	4b60      	ldr	r3, [pc, #384]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d20:	4a5e      	ldr	r2, [pc, #376]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001d22:	f043 0304 	orr.w	r3, r3, #4
 8001d26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d2a:	4b5c      	ldr	r3, [pc, #368]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d30:	4a5a      	ldr	r2, [pc, #360]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001d32:	f043 0301 	orr.w	r3, r3, #1
 8001d36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d3a:	e00f      	b.n	8001d5c <HAL_RCC_OscConfig+0x378>
 8001d3c:	4b57      	ldr	r3, [pc, #348]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d42:	4a56      	ldr	r2, [pc, #344]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001d44:	f023 0301 	bic.w	r3, r3, #1
 8001d48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d4c:	4b53      	ldr	r3, [pc, #332]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d52:	4a52      	ldr	r2, [pc, #328]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001d54:	f023 0304 	bic.w	r3, r3, #4
 8001d58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d016      	beq.n	8001d92 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d64:	f7ff fa10 	bl	8001188 <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d6a:	e00a      	b.n	8001d82 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d6c:	f7ff fa0c 	bl	8001188 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e138      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d82:	4b46      	ldr	r3, [pc, #280]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d0ed      	beq.n	8001d6c <HAL_RCC_OscConfig+0x388>
 8001d90:	e015      	b.n	8001dbe <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d92:	f7ff f9f9 	bl	8001188 <HAL_GetTick>
 8001d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d98:	e00a      	b.n	8001db0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d9a:	f7ff f9f5 	bl	8001188 <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d901      	bls.n	8001db0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001dac:	2303      	movs	r3, #3
 8001dae:	e121      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001db0:	4b3a      	ldr	r3, [pc, #232]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d1ed      	bne.n	8001d9a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001dbe:	7ffb      	ldrb	r3, [r7, #31]
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d105      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dc4:	4b35      	ldr	r3, [pc, #212]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001dc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dc8:	4a34      	ldr	r2, [pc, #208]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001dca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dce:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0320 	and.w	r3, r3, #32
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d03c      	beq.n	8001e56 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d01c      	beq.n	8001e1e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001de4:	4b2d      	ldr	r3, [pc, #180]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001de6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001dea:	4a2c      	ldr	r2, [pc, #176]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001df4:	f7ff f9c8 	bl	8001188 <HAL_GetTick>
 8001df8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001dfa:	e008      	b.n	8001e0e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001dfc:	f7ff f9c4 	bl	8001188 <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d901      	bls.n	8001e0e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	e0f2      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e0e:	4b23      	ldr	r3, [pc, #140]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001e10:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d0ef      	beq.n	8001dfc <HAL_RCC_OscConfig+0x418>
 8001e1c:	e01b      	b.n	8001e56 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001e1e:	4b1f      	ldr	r3, [pc, #124]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001e20:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e24:	4a1d      	ldr	r2, [pc, #116]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001e26:	f023 0301 	bic.w	r3, r3, #1
 8001e2a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e2e:	f7ff f9ab 	bl	8001188 <HAL_GetTick>
 8001e32:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001e34:	e008      	b.n	8001e48 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e36:	f7ff f9a7 	bl	8001188 <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d901      	bls.n	8001e48 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e0d5      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001e48:	4b14      	ldr	r3, [pc, #80]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001e4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e4e:	f003 0302 	and.w	r3, r3, #2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1ef      	bne.n	8001e36 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	69db      	ldr	r3, [r3, #28]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	f000 80c9 	beq.w	8001ff2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e60:	4b0e      	ldr	r3, [pc, #56]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	f003 030c 	and.w	r3, r3, #12
 8001e68:	2b0c      	cmp	r3, #12
 8001e6a:	f000 8083 	beq.w	8001f74 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	69db      	ldr	r3, [r3, #28]
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d15e      	bne.n	8001f34 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e76:	4b09      	ldr	r3, [pc, #36]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a08      	ldr	r2, [pc, #32]	; (8001e9c <HAL_RCC_OscConfig+0x4b8>)
 8001e7c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e82:	f7ff f981 	bl	8001188 <HAL_GetTick>
 8001e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e88:	e00c      	b.n	8001ea4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e8a:	f7ff f97d 	bl	8001188 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d905      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	e0ab      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ea4:	4b55      	ldr	r3, [pc, #340]	; (8001ffc <HAL_RCC_OscConfig+0x618>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d1ec      	bne.n	8001e8a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001eb0:	4b52      	ldr	r3, [pc, #328]	; (8001ffc <HAL_RCC_OscConfig+0x618>)
 8001eb2:	68da      	ldr	r2, [r3, #12]
 8001eb4:	4b52      	ldr	r3, [pc, #328]	; (8002000 <HAL_RCC_OscConfig+0x61c>)
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6a11      	ldr	r1, [r2, #32]
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001ec0:	3a01      	subs	r2, #1
 8001ec2:	0112      	lsls	r2, r2, #4
 8001ec4:	4311      	orrs	r1, r2
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001eca:	0212      	lsls	r2, r2, #8
 8001ecc:	4311      	orrs	r1, r2
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001ed2:	0852      	lsrs	r2, r2, #1
 8001ed4:	3a01      	subs	r2, #1
 8001ed6:	0552      	lsls	r2, r2, #21
 8001ed8:	4311      	orrs	r1, r2
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001ede:	0852      	lsrs	r2, r2, #1
 8001ee0:	3a01      	subs	r2, #1
 8001ee2:	0652      	lsls	r2, r2, #25
 8001ee4:	4311      	orrs	r1, r2
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001eea:	06d2      	lsls	r2, r2, #27
 8001eec:	430a      	orrs	r2, r1
 8001eee:	4943      	ldr	r1, [pc, #268]	; (8001ffc <HAL_RCC_OscConfig+0x618>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ef4:	4b41      	ldr	r3, [pc, #260]	; (8001ffc <HAL_RCC_OscConfig+0x618>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a40      	ldr	r2, [pc, #256]	; (8001ffc <HAL_RCC_OscConfig+0x618>)
 8001efa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001efe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f00:	4b3e      	ldr	r3, [pc, #248]	; (8001ffc <HAL_RCC_OscConfig+0x618>)
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	4a3d      	ldr	r2, [pc, #244]	; (8001ffc <HAL_RCC_OscConfig+0x618>)
 8001f06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f0a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f0c:	f7ff f93c 	bl	8001188 <HAL_GetTick>
 8001f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f12:	e008      	b.n	8001f26 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f14:	f7ff f938 	bl	8001188 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d901      	bls.n	8001f26 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e066      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f26:	4b35      	ldr	r3, [pc, #212]	; (8001ffc <HAL_RCC_OscConfig+0x618>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d0f0      	beq.n	8001f14 <HAL_RCC_OscConfig+0x530>
 8001f32:	e05e      	b.n	8001ff2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f34:	4b31      	ldr	r3, [pc, #196]	; (8001ffc <HAL_RCC_OscConfig+0x618>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a30      	ldr	r2, [pc, #192]	; (8001ffc <HAL_RCC_OscConfig+0x618>)
 8001f3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f40:	f7ff f922 	bl	8001188 <HAL_GetTick>
 8001f44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f46:	e008      	b.n	8001f5a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f48:	f7ff f91e 	bl	8001188 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e04c      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f5a:	4b28      	ldr	r3, [pc, #160]	; (8001ffc <HAL_RCC_OscConfig+0x618>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d1f0      	bne.n	8001f48 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001f66:	4b25      	ldr	r3, [pc, #148]	; (8001ffc <HAL_RCC_OscConfig+0x618>)
 8001f68:	68da      	ldr	r2, [r3, #12]
 8001f6a:	4924      	ldr	r1, [pc, #144]	; (8001ffc <HAL_RCC_OscConfig+0x618>)
 8001f6c:	4b25      	ldr	r3, [pc, #148]	; (8002004 <HAL_RCC_OscConfig+0x620>)
 8001f6e:	4013      	ands	r3, r2
 8001f70:	60cb      	str	r3, [r1, #12]
 8001f72:	e03e      	b.n	8001ff2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	69db      	ldr	r3, [r3, #28]
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d101      	bne.n	8001f80 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e039      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001f80:	4b1e      	ldr	r3, [pc, #120]	; (8001ffc <HAL_RCC_OscConfig+0x618>)
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	f003 0203 	and.w	r2, r3, #3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a1b      	ldr	r3, [r3, #32]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d12c      	bne.n	8001fee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d123      	bne.n	8001fee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d11b      	bne.n	8001fee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fc0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d113      	bne.n	8001fee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd0:	085b      	lsrs	r3, r3, #1
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d109      	bne.n	8001fee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fe4:	085b      	lsrs	r3, r3, #1
 8001fe6:	3b01      	subs	r3, #1
 8001fe8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d001      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e000      	b.n	8001ff4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3720      	adds	r7, #32
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	40021000 	.word	0x40021000
 8002000:	019f800c 	.word	0x019f800c
 8002004:	feeefffc 	.word	0xfeeefffc

08002008 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b086      	sub	sp, #24
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002012:	2300      	movs	r3, #0
 8002014:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d101      	bne.n	8002020 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e11e      	b.n	800225e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002020:	4b91      	ldr	r3, [pc, #580]	; (8002268 <HAL_RCC_ClockConfig+0x260>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 030f 	and.w	r3, r3, #15
 8002028:	683a      	ldr	r2, [r7, #0]
 800202a:	429a      	cmp	r2, r3
 800202c:	d910      	bls.n	8002050 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800202e:	4b8e      	ldr	r3, [pc, #568]	; (8002268 <HAL_RCC_ClockConfig+0x260>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f023 020f 	bic.w	r2, r3, #15
 8002036:	498c      	ldr	r1, [pc, #560]	; (8002268 <HAL_RCC_ClockConfig+0x260>)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	4313      	orrs	r3, r2
 800203c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800203e:	4b8a      	ldr	r3, [pc, #552]	; (8002268 <HAL_RCC_ClockConfig+0x260>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 030f 	and.w	r3, r3, #15
 8002046:	683a      	ldr	r2, [r7, #0]
 8002048:	429a      	cmp	r2, r3
 800204a:	d001      	beq.n	8002050 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e106      	b.n	800225e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0301 	and.w	r3, r3, #1
 8002058:	2b00      	cmp	r3, #0
 800205a:	d073      	beq.n	8002144 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	2b03      	cmp	r3, #3
 8002062:	d129      	bne.n	80020b8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002064:	4b81      	ldr	r3, [pc, #516]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d101      	bne.n	8002074 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e0f4      	b.n	800225e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002074:	f000 f99e 	bl	80023b4 <RCC_GetSysClockFreqFromPLLSource>
 8002078:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	4a7c      	ldr	r2, [pc, #496]	; (8002270 <HAL_RCC_ClockConfig+0x268>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d93f      	bls.n	8002102 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002082:	4b7a      	ldr	r3, [pc, #488]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d009      	beq.n	80020a2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002096:	2b00      	cmp	r3, #0
 8002098:	d033      	beq.n	8002102 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d12f      	bne.n	8002102 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80020a2:	4b72      	ldr	r3, [pc, #456]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80020aa:	4a70      	ldr	r2, [pc, #448]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 80020ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020b0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80020b2:	2380      	movs	r3, #128	; 0x80
 80020b4:	617b      	str	r3, [r7, #20]
 80020b6:	e024      	b.n	8002102 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d107      	bne.n	80020d0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020c0:	4b6a      	ldr	r3, [pc, #424]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d109      	bne.n	80020e0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e0c6      	b.n	800225e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020d0:	4b66      	ldr	r3, [pc, #408]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d101      	bne.n	80020e0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e0be      	b.n	800225e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80020e0:	f000 f8ce 	bl	8002280 <HAL_RCC_GetSysClockFreq>
 80020e4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	4a61      	ldr	r2, [pc, #388]	; (8002270 <HAL_RCC_ClockConfig+0x268>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d909      	bls.n	8002102 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80020ee:	4b5f      	ldr	r3, [pc, #380]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80020f6:	4a5d      	ldr	r2, [pc, #372]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 80020f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020fc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80020fe:	2380      	movs	r3, #128	; 0x80
 8002100:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002102:	4b5a      	ldr	r3, [pc, #360]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f023 0203 	bic.w	r2, r3, #3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	4957      	ldr	r1, [pc, #348]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 8002110:	4313      	orrs	r3, r2
 8002112:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002114:	f7ff f838 	bl	8001188 <HAL_GetTick>
 8002118:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800211a:	e00a      	b.n	8002132 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800211c:	f7ff f834 	bl	8001188 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	f241 3288 	movw	r2, #5000	; 0x1388
 800212a:	4293      	cmp	r3, r2
 800212c:	d901      	bls.n	8002132 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e095      	b.n	800225e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002132:	4b4e      	ldr	r3, [pc, #312]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	f003 020c 	and.w	r2, r3, #12
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	429a      	cmp	r2, r3
 8002142:	d1eb      	bne.n	800211c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d023      	beq.n	8002198 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0304 	and.w	r3, r3, #4
 8002158:	2b00      	cmp	r3, #0
 800215a:	d005      	beq.n	8002168 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800215c:	4b43      	ldr	r3, [pc, #268]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	4a42      	ldr	r2, [pc, #264]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 8002162:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002166:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0308 	and.w	r3, r3, #8
 8002170:	2b00      	cmp	r3, #0
 8002172:	d007      	beq.n	8002184 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002174:	4b3d      	ldr	r3, [pc, #244]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800217c:	4a3b      	ldr	r2, [pc, #236]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 800217e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002182:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002184:	4b39      	ldr	r3, [pc, #228]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	4936      	ldr	r1, [pc, #216]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 8002192:	4313      	orrs	r3, r2
 8002194:	608b      	str	r3, [r1, #8]
 8002196:	e008      	b.n	80021aa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	2b80      	cmp	r3, #128	; 0x80
 800219c:	d105      	bne.n	80021aa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800219e:	4b33      	ldr	r3, [pc, #204]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	4a32      	ldr	r2, [pc, #200]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 80021a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80021a8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021aa:	4b2f      	ldr	r3, [pc, #188]	; (8002268 <HAL_RCC_ClockConfig+0x260>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 030f 	and.w	r3, r3, #15
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d21d      	bcs.n	80021f4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021b8:	4b2b      	ldr	r3, [pc, #172]	; (8002268 <HAL_RCC_ClockConfig+0x260>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f023 020f 	bic.w	r2, r3, #15
 80021c0:	4929      	ldr	r1, [pc, #164]	; (8002268 <HAL_RCC_ClockConfig+0x260>)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80021c8:	f7fe ffde 	bl	8001188 <HAL_GetTick>
 80021cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ce:	e00a      	b.n	80021e6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021d0:	f7fe ffda 	bl	8001188 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	f241 3288 	movw	r2, #5000	; 0x1388
 80021de:	4293      	cmp	r3, r2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e03b      	b.n	800225e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021e6:	4b20      	ldr	r3, [pc, #128]	; (8002268 <HAL_RCC_ClockConfig+0x260>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 030f 	and.w	r3, r3, #15
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d1ed      	bne.n	80021d0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0304 	and.w	r3, r3, #4
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d008      	beq.n	8002212 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002200:	4b1a      	ldr	r3, [pc, #104]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	4917      	ldr	r1, [pc, #92]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 800220e:	4313      	orrs	r3, r2
 8002210:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0308 	and.w	r3, r3, #8
 800221a:	2b00      	cmp	r3, #0
 800221c:	d009      	beq.n	8002232 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800221e:	4b13      	ldr	r3, [pc, #76]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	00db      	lsls	r3, r3, #3
 800222c:	490f      	ldr	r1, [pc, #60]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 800222e:	4313      	orrs	r3, r2
 8002230:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002232:	f000 f825 	bl	8002280 <HAL_RCC_GetSysClockFreq>
 8002236:	4602      	mov	r2, r0
 8002238:	4b0c      	ldr	r3, [pc, #48]	; (800226c <HAL_RCC_ClockConfig+0x264>)
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	091b      	lsrs	r3, r3, #4
 800223e:	f003 030f 	and.w	r3, r3, #15
 8002242:	490c      	ldr	r1, [pc, #48]	; (8002274 <HAL_RCC_ClockConfig+0x26c>)
 8002244:	5ccb      	ldrb	r3, [r1, r3]
 8002246:	f003 031f 	and.w	r3, r3, #31
 800224a:	fa22 f303 	lsr.w	r3, r2, r3
 800224e:	4a0a      	ldr	r2, [pc, #40]	; (8002278 <HAL_RCC_ClockConfig+0x270>)
 8002250:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002252:	4b0a      	ldr	r3, [pc, #40]	; (800227c <HAL_RCC_ClockConfig+0x274>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4618      	mov	r0, r3
 8002258:	f7fe ff4a 	bl	80010f0 <HAL_InitTick>
 800225c:	4603      	mov	r3, r0
}
 800225e:	4618      	mov	r0, r3
 8002260:	3718      	adds	r7, #24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40022000 	.word	0x40022000
 800226c:	40021000 	.word	0x40021000
 8002270:	04c4b400 	.word	0x04c4b400
 8002274:	0800524c 	.word	0x0800524c
 8002278:	20000004 	.word	0x20000004
 800227c:	20000008 	.word	0x20000008

08002280 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002280:	b480      	push	{r7}
 8002282:	b087      	sub	sp, #28
 8002284:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002286:	4b2c      	ldr	r3, [pc, #176]	; (8002338 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	f003 030c 	and.w	r3, r3, #12
 800228e:	2b04      	cmp	r3, #4
 8002290:	d102      	bne.n	8002298 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002292:	4b2a      	ldr	r3, [pc, #168]	; (800233c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002294:	613b      	str	r3, [r7, #16]
 8002296:	e047      	b.n	8002328 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002298:	4b27      	ldr	r3, [pc, #156]	; (8002338 <HAL_RCC_GetSysClockFreq+0xb8>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 030c 	and.w	r3, r3, #12
 80022a0:	2b08      	cmp	r3, #8
 80022a2:	d102      	bne.n	80022aa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80022a4:	4b26      	ldr	r3, [pc, #152]	; (8002340 <HAL_RCC_GetSysClockFreq+0xc0>)
 80022a6:	613b      	str	r3, [r7, #16]
 80022a8:	e03e      	b.n	8002328 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80022aa:	4b23      	ldr	r3, [pc, #140]	; (8002338 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f003 030c 	and.w	r3, r3, #12
 80022b2:	2b0c      	cmp	r3, #12
 80022b4:	d136      	bne.n	8002324 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80022b6:	4b20      	ldr	r3, [pc, #128]	; (8002338 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	f003 0303 	and.w	r3, r3, #3
 80022be:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022c0:	4b1d      	ldr	r3, [pc, #116]	; (8002338 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	091b      	lsrs	r3, r3, #4
 80022c6:	f003 030f 	and.w	r3, r3, #15
 80022ca:	3301      	adds	r3, #1
 80022cc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2b03      	cmp	r3, #3
 80022d2:	d10c      	bne.n	80022ee <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80022d4:	4a1a      	ldr	r2, [pc, #104]	; (8002340 <HAL_RCC_GetSysClockFreq+0xc0>)
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022dc:	4a16      	ldr	r2, [pc, #88]	; (8002338 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022de:	68d2      	ldr	r2, [r2, #12]
 80022e0:	0a12      	lsrs	r2, r2, #8
 80022e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80022e6:	fb02 f303 	mul.w	r3, r2, r3
 80022ea:	617b      	str	r3, [r7, #20]
      break;
 80022ec:	e00c      	b.n	8002308 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80022ee:	4a13      	ldr	r2, [pc, #76]	; (800233c <HAL_RCC_GetSysClockFreq+0xbc>)
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f6:	4a10      	ldr	r2, [pc, #64]	; (8002338 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022f8:	68d2      	ldr	r2, [r2, #12]
 80022fa:	0a12      	lsrs	r2, r2, #8
 80022fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002300:	fb02 f303 	mul.w	r3, r2, r3
 8002304:	617b      	str	r3, [r7, #20]
      break;
 8002306:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002308:	4b0b      	ldr	r3, [pc, #44]	; (8002338 <HAL_RCC_GetSysClockFreq+0xb8>)
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	0e5b      	lsrs	r3, r3, #25
 800230e:	f003 0303 	and.w	r3, r3, #3
 8002312:	3301      	adds	r3, #1
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	e001      	b.n	8002328 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002324:	2300      	movs	r3, #0
 8002326:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002328:	693b      	ldr	r3, [r7, #16]
}
 800232a:	4618      	mov	r0, r3
 800232c:	371c      	adds	r7, #28
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	40021000 	.word	0x40021000
 800233c:	00f42400 	.word	0x00f42400
 8002340:	016e3600 	.word	0x016e3600

08002344 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002348:	4b03      	ldr	r3, [pc, #12]	; (8002358 <HAL_RCC_GetHCLKFreq+0x14>)
 800234a:	681b      	ldr	r3, [r3, #0]
}
 800234c:	4618      	mov	r0, r3
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	20000004 	.word	0x20000004

0800235c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002360:	f7ff fff0 	bl	8002344 <HAL_RCC_GetHCLKFreq>
 8002364:	4602      	mov	r2, r0
 8002366:	4b06      	ldr	r3, [pc, #24]	; (8002380 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	0a1b      	lsrs	r3, r3, #8
 800236c:	f003 0307 	and.w	r3, r3, #7
 8002370:	4904      	ldr	r1, [pc, #16]	; (8002384 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002372:	5ccb      	ldrb	r3, [r1, r3]
 8002374:	f003 031f 	and.w	r3, r3, #31
 8002378:	fa22 f303 	lsr.w	r3, r2, r3
}
 800237c:	4618      	mov	r0, r3
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40021000 	.word	0x40021000
 8002384:	0800525c 	.word	0x0800525c

08002388 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800238c:	f7ff ffda 	bl	8002344 <HAL_RCC_GetHCLKFreq>
 8002390:	4602      	mov	r2, r0
 8002392:	4b06      	ldr	r3, [pc, #24]	; (80023ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	0adb      	lsrs	r3, r3, #11
 8002398:	f003 0307 	and.w	r3, r3, #7
 800239c:	4904      	ldr	r1, [pc, #16]	; (80023b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800239e:	5ccb      	ldrb	r3, [r1, r3]
 80023a0:	f003 031f 	and.w	r3, r3, #31
 80023a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40021000 	.word	0x40021000
 80023b0:	0800525c 	.word	0x0800525c

080023b4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b087      	sub	sp, #28
 80023b8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80023ba:	4b1e      	ldr	r3, [pc, #120]	; (8002434 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	f003 0303 	and.w	r3, r3, #3
 80023c2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023c4:	4b1b      	ldr	r3, [pc, #108]	; (8002434 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	091b      	lsrs	r3, r3, #4
 80023ca:	f003 030f 	and.w	r3, r3, #15
 80023ce:	3301      	adds	r3, #1
 80023d0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	2b03      	cmp	r3, #3
 80023d6:	d10c      	bne.n	80023f2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023d8:	4a17      	ldr	r2, [pc, #92]	; (8002438 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80023e0:	4a14      	ldr	r2, [pc, #80]	; (8002434 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023e2:	68d2      	ldr	r2, [r2, #12]
 80023e4:	0a12      	lsrs	r2, r2, #8
 80023e6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80023ea:	fb02 f303 	mul.w	r3, r2, r3
 80023ee:	617b      	str	r3, [r7, #20]
    break;
 80023f0:	e00c      	b.n	800240c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023f2:	4a12      	ldr	r2, [pc, #72]	; (800243c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023fa:	4a0e      	ldr	r2, [pc, #56]	; (8002434 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023fc:	68d2      	ldr	r2, [r2, #12]
 80023fe:	0a12      	lsrs	r2, r2, #8
 8002400:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002404:	fb02 f303 	mul.w	r3, r2, r3
 8002408:	617b      	str	r3, [r7, #20]
    break;
 800240a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800240c:	4b09      	ldr	r3, [pc, #36]	; (8002434 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	0e5b      	lsrs	r3, r3, #25
 8002412:	f003 0303 	and.w	r3, r3, #3
 8002416:	3301      	adds	r3, #1
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800241c:	697a      	ldr	r2, [r7, #20]
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	fbb2 f3f3 	udiv	r3, r2, r3
 8002424:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002426:	687b      	ldr	r3, [r7, #4]
}
 8002428:	4618      	mov	r0, r3
 800242a:	371c      	adds	r7, #28
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	40021000 	.word	0x40021000
 8002438:	016e3600 	.word	0x016e3600
 800243c:	00f42400 	.word	0x00f42400

08002440 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002448:	2300      	movs	r3, #0
 800244a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800244c:	2300      	movs	r3, #0
 800244e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002458:	2b00      	cmp	r3, #0
 800245a:	f000 8098 	beq.w	800258e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800245e:	2300      	movs	r3, #0
 8002460:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002462:	4b43      	ldr	r3, [pc, #268]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d10d      	bne.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800246e:	4b40      	ldr	r3, [pc, #256]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002470:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002472:	4a3f      	ldr	r2, [pc, #252]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002474:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002478:	6593      	str	r3, [r2, #88]	; 0x58
 800247a:	4b3d      	ldr	r3, [pc, #244]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800247c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800247e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002482:	60bb      	str	r3, [r7, #8]
 8002484:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002486:	2301      	movs	r3, #1
 8002488:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800248a:	4b3a      	ldr	r3, [pc, #232]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a39      	ldr	r2, [pc, #228]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002490:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002494:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002496:	f7fe fe77 	bl	8001188 <HAL_GetTick>
 800249a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800249c:	e009      	b.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800249e:	f7fe fe73 	bl	8001188 <HAL_GetTick>
 80024a2:	4602      	mov	r2, r0
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d902      	bls.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80024ac:	2303      	movs	r3, #3
 80024ae:	74fb      	strb	r3, [r7, #19]
        break;
 80024b0:	e005      	b.n	80024be <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80024b2:	4b30      	ldr	r3, [pc, #192]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d0ef      	beq.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80024be:	7cfb      	ldrb	r3, [r7, #19]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d159      	bne.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80024c4:	4b2a      	ldr	r3, [pc, #168]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024ce:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d01e      	beq.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024da:	697a      	ldr	r2, [r7, #20]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d019      	beq.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80024e0:	4b23      	ldr	r3, [pc, #140]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024ea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80024ec:	4b20      	ldr	r3, [pc, #128]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024f2:	4a1f      	ldr	r2, [pc, #124]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80024fc:	4b1c      	ldr	r3, [pc, #112]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002502:	4a1b      	ldr	r2, [pc, #108]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002504:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002508:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800250c:	4a18      	ldr	r2, [pc, #96]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b00      	cmp	r3, #0
 800251c:	d016      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800251e:	f7fe fe33 	bl	8001188 <HAL_GetTick>
 8002522:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002524:	e00b      	b.n	800253e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002526:	f7fe fe2f 	bl	8001188 <HAL_GetTick>
 800252a:	4602      	mov	r2, r0
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	f241 3288 	movw	r2, #5000	; 0x1388
 8002534:	4293      	cmp	r3, r2
 8002536:	d902      	bls.n	800253e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	74fb      	strb	r3, [r7, #19]
            break;
 800253c:	e006      	b.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800253e:	4b0c      	ldr	r3, [pc, #48]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002540:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0ec      	beq.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800254c:	7cfb      	ldrb	r3, [r7, #19]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d10b      	bne.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002552:	4b07      	ldr	r3, [pc, #28]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002554:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002558:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002560:	4903      	ldr	r1, [pc, #12]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002562:	4313      	orrs	r3, r2
 8002564:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002568:	e008      	b.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800256a:	7cfb      	ldrb	r3, [r7, #19]
 800256c:	74bb      	strb	r3, [r7, #18]
 800256e:	e005      	b.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002570:	40021000 	.word	0x40021000
 8002574:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002578:	7cfb      	ldrb	r3, [r7, #19]
 800257a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800257c:	7c7b      	ldrb	r3, [r7, #17]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d105      	bne.n	800258e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002582:	4ba7      	ldr	r3, [pc, #668]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002584:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002586:	4aa6      	ldr	r2, [pc, #664]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002588:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800258c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	2b00      	cmp	r3, #0
 8002598:	d00a      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800259a:	4ba1      	ldr	r3, [pc, #644]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800259c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025a0:	f023 0203 	bic.w	r2, r3, #3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	499d      	ldr	r1, [pc, #628]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d00a      	beq.n	80025d2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80025bc:	4b98      	ldr	r3, [pc, #608]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025c2:	f023 020c 	bic.w	r2, r3, #12
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	4995      	ldr	r1, [pc, #596]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0304 	and.w	r3, r3, #4
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d00a      	beq.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80025de:	4b90      	ldr	r3, [pc, #576]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025e4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	498c      	ldr	r1, [pc, #560]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025ee:	4313      	orrs	r3, r2
 80025f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0308 	and.w	r3, r3, #8
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d00a      	beq.n	8002616 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002600:	4b87      	ldr	r3, [pc, #540]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002606:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	4984      	ldr	r1, [pc, #528]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002610:	4313      	orrs	r3, r2
 8002612:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0310 	and.w	r3, r3, #16
 800261e:	2b00      	cmp	r3, #0
 8002620:	d00a      	beq.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002622:	4b7f      	ldr	r3, [pc, #508]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002624:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002628:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	695b      	ldr	r3, [r3, #20]
 8002630:	497b      	ldr	r1, [pc, #492]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002632:	4313      	orrs	r3, r2
 8002634:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0320 	and.w	r3, r3, #32
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00a      	beq.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002644:	4b76      	ldr	r3, [pc, #472]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800264a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	4973      	ldr	r1, [pc, #460]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002654:	4313      	orrs	r3, r2
 8002656:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002662:	2b00      	cmp	r3, #0
 8002664:	d00a      	beq.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002666:	4b6e      	ldr	r3, [pc, #440]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002668:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800266c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	69db      	ldr	r3, [r3, #28]
 8002674:	496a      	ldr	r1, [pc, #424]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002676:	4313      	orrs	r3, r2
 8002678:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00a      	beq.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002688:	4b65      	ldr	r3, [pc, #404]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800268a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800268e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a1b      	ldr	r3, [r3, #32]
 8002696:	4962      	ldr	r1, [pc, #392]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002698:	4313      	orrs	r3, r2
 800269a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d00a      	beq.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80026aa:	4b5d      	ldr	r3, [pc, #372]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b8:	4959      	ldr	r1, [pc, #356]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d00a      	beq.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80026cc:	4b54      	ldr	r3, [pc, #336]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80026d2:	f023 0203 	bic.w	r2, r3, #3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026da:	4951      	ldr	r1, [pc, #324]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026dc:	4313      	orrs	r3, r2
 80026de:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d00a      	beq.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026ee:	4b4c      	ldr	r3, [pc, #304]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026f4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026fc:	4948      	ldr	r1, [pc, #288]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026fe:	4313      	orrs	r3, r2
 8002700:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800270c:	2b00      	cmp	r3, #0
 800270e:	d015      	beq.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002710:	4b43      	ldr	r3, [pc, #268]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002712:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002716:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271e:	4940      	ldr	r1, [pc, #256]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002720:	4313      	orrs	r3, r2
 8002722:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800272e:	d105      	bne.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002730:	4b3b      	ldr	r3, [pc, #236]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	4a3a      	ldr	r2, [pc, #232]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002736:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800273a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002744:	2b00      	cmp	r3, #0
 8002746:	d015      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002748:	4b35      	ldr	r3, [pc, #212]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800274a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800274e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002756:	4932      	ldr	r1, [pc, #200]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002758:	4313      	orrs	r3, r2
 800275a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002762:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002766:	d105      	bne.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002768:	4b2d      	ldr	r3, [pc, #180]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	4a2c      	ldr	r2, [pc, #176]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800276e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002772:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d015      	beq.n	80027ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002780:	4b27      	ldr	r3, [pc, #156]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002782:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002786:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800278e:	4924      	ldr	r1, [pc, #144]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002790:	4313      	orrs	r3, r2
 8002792:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800279a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800279e:	d105      	bne.n	80027ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027a0:	4b1f      	ldr	r3, [pc, #124]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	4a1e      	ldr	r2, [pc, #120]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027aa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d015      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80027b8:	4b19      	ldr	r3, [pc, #100]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027be:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027c6:	4916      	ldr	r1, [pc, #88]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027c8:	4313      	orrs	r3, r2
 80027ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80027d6:	d105      	bne.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027d8:	4b11      	ldr	r3, [pc, #68]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	4a10      	ldr	r2, [pc, #64]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027e2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d019      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80027f0:	4b0b      	ldr	r3, [pc, #44]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027f6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fe:	4908      	ldr	r1, [pc, #32]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002800:	4313      	orrs	r3, r2
 8002802:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800280e:	d109      	bne.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002810:	4b03      	ldr	r3, [pc, #12]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	4a02      	ldr	r2, [pc, #8]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002816:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800281a:	60d3      	str	r3, [r2, #12]
 800281c:	e002      	b.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800281e:	bf00      	nop
 8002820:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800282c:	2b00      	cmp	r3, #0
 800282e:	d015      	beq.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002830:	4b29      	ldr	r3, [pc, #164]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002836:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283e:	4926      	ldr	r1, [pc, #152]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002840:	4313      	orrs	r3, r2
 8002842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800284a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800284e:	d105      	bne.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002850:	4b21      	ldr	r3, [pc, #132]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	4a20      	ldr	r2, [pc, #128]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002856:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800285a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d015      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002868:	4b1b      	ldr	r3, [pc, #108]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800286a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800286e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002876:	4918      	ldr	r1, [pc, #96]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002878:	4313      	orrs	r3, r2
 800287a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002886:	d105      	bne.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002888:	4b13      	ldr	r3, [pc, #76]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	4a12      	ldr	r2, [pc, #72]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800288e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002892:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d015      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80028a0:	4b0d      	ldr	r3, [pc, #52]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80028a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80028a6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ae:	490a      	ldr	r1, [pc, #40]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80028be:	d105      	bne.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028c0:	4b05      	ldr	r3, [pc, #20]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	4a04      	ldr	r2, [pc, #16]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80028c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028ca:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80028cc:	7cbb      	ldrb	r3, [r7, #18]
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3718      	adds	r7, #24
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	40021000 	.word	0x40021000

080028dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e09d      	b.n	8002a2a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d108      	bne.n	8002908 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80028fe:	d009      	beq.n	8002914 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	61da      	str	r2, [r3, #28]
 8002906:	e005      	b.n	8002914 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002920:	b2db      	uxtb	r3, r3
 8002922:	2b00      	cmp	r3, #0
 8002924:	d106      	bne.n	8002934 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f7fe faac 	bl	8000e8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2202      	movs	r2, #2
 8002938:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800294a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002954:	d902      	bls.n	800295c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002956:	2300      	movs	r3, #0
 8002958:	60fb      	str	r3, [r7, #12]
 800295a:	e002      	b.n	8002962 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800295c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002960:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	68db      	ldr	r3, [r3, #12]
 8002966:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800296a:	d007      	beq.n	800297c <HAL_SPI_Init+0xa0>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002974:	d002      	beq.n	800297c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800298c:	431a      	orrs	r2, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	691b      	ldr	r3, [r3, #16]
 8002992:	f003 0302 	and.w	r3, r3, #2
 8002996:	431a      	orrs	r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	695b      	ldr	r3, [r3, #20]
 800299c:	f003 0301 	and.w	r3, r3, #1
 80029a0:	431a      	orrs	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029aa:	431a      	orrs	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	69db      	ldr	r3, [r3, #28]
 80029b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80029b4:	431a      	orrs	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a1b      	ldr	r3, [r3, #32]
 80029ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029be:	ea42 0103 	orr.w	r1, r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	0c1b      	lsrs	r3, r3, #16
 80029d8:	f003 0204 	and.w	r2, r3, #4
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e0:	f003 0310 	and.w	r3, r3, #16
 80029e4:	431a      	orrs	r2, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029ea:	f003 0308 	and.w	r3, r3, #8
 80029ee:	431a      	orrs	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80029f8:	ea42 0103 	orr.w	r1, r2, r3
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	69da      	ldr	r2, [r3, #28]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a18:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
	...

08002a34 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b087      	sub	sp, #28
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	607a      	str	r2, [r7, #4]
 8002a40:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002a42:	2300      	movs	r3, #0
 8002a44:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002a4c:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002a54:	7dbb      	ldrb	r3, [r7, #22]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d00d      	beq.n	8002a76 <HAL_SPI_TransmitReceive_IT+0x42>
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a60:	d106      	bne.n	8002a70 <HAL_SPI_TransmitReceive_IT+0x3c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d102      	bne.n	8002a70 <HAL_SPI_TransmitReceive_IT+0x3c>
 8002a6a:	7dbb      	ldrb	r3, [r7, #22]
 8002a6c:	2b04      	cmp	r3, #4
 8002a6e:	d002      	beq.n	8002a76 <HAL_SPI_TransmitReceive_IT+0x42>
  {
    errorcode = HAL_BUSY;
 8002a70:	2302      	movs	r3, #2
 8002a72:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002a74:	e07d      	b.n	8002b72 <HAL_SPI_TransmitReceive_IT+0x13e>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d005      	beq.n	8002a88 <HAL_SPI_TransmitReceive_IT+0x54>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d002      	beq.n	8002a88 <HAL_SPI_TransmitReceive_IT+0x54>
 8002a82:	887b      	ldrh	r3, [r7, #2]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d102      	bne.n	8002a8e <HAL_SPI_TransmitReceive_IT+0x5a>
  {
    errorcode = HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002a8c:	e071      	b.n	8002b72 <HAL_SPI_TransmitReceive_IT+0x13e>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d101      	bne.n	8002a9c <HAL_SPI_TransmitReceive_IT+0x68>
 8002a98:	2302      	movs	r3, #2
 8002a9a:	e06b      	b.n	8002b74 <HAL_SPI_TransmitReceive_IT+0x140>
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	2b04      	cmp	r3, #4
 8002aae:	d003      	beq.n	8002ab8 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2205      	movs	r2, #5
 8002ab4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2200      	movs	r2, #0
 8002abc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	68ba      	ldr	r2, [r7, #8]
 8002ac2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	887a      	ldrh	r2, [r7, #2]
 8002ac8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	887a      	ldrh	r2, [r7, #2]
 8002ace:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	887a      	ldrh	r2, [r7, #2]
 8002ada:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	887a      	ldrh	r2, [r7, #2]
 8002ae2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002aee:	d906      	bls.n	8002afe <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	4a23      	ldr	r2, [pc, #140]	; (8002b80 <HAL_SPI_TransmitReceive_IT+0x14c>)
 8002af4:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	4a22      	ldr	r2, [pc, #136]	; (8002b84 <HAL_SPI_TransmitReceive_IT+0x150>)
 8002afa:	651a      	str	r2, [r3, #80]	; 0x50
 8002afc:	e005      	b.n	8002b0a <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	4a21      	ldr	r2, [pc, #132]	; (8002b88 <HAL_SPI_TransmitReceive_IT+0x154>)
 8002b02:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	4a21      	ldr	r2, [pc, #132]	; (8002b8c <HAL_SPI_TransmitReceive_IT+0x158>)
 8002b08:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002b12:	d802      	bhi.n	8002b1a <HAL_SPI_TransmitReceive_IT+0xe6>
 8002b14:	887b      	ldrh	r3, [r7, #2]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d908      	bls.n	8002b2c <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002b28:	605a      	str	r2, [r3, #4]
 8002b2a:	e007      	b.n	8002b3c <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	685a      	ldr	r2, [r3, #4]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002b3a:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b46:	2b40      	cmp	r3, #64	; 0x40
 8002b48:	d007      	beq.n	8002b5a <HAL_SPI_TransmitReceive_IT+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b58:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	685a      	ldr	r2, [r3, #4]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8002b70:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 8002b72:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	371c      	adds	r7, #28
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	08002f1b 	.word	0x08002f1b
 8002b84:	08002f81 	.word	0x08002f81
 8002b88:	08002dcb 	.word	0x08002dcb
 8002b8c:	08002e89 	.word	0x08002e89

08002b90 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b088      	sub	sp, #32
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d10e      	bne.n	8002bd0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d009      	beq.n	8002bd0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d004      	beq.n	8002bd0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	4798      	blx	r3
    return;
 8002bce:	e0ce      	b.n	8002d6e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d009      	beq.n	8002bee <HAL_SPI_IRQHandler+0x5e>
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d004      	beq.n	8002bee <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	4798      	blx	r3
    return;
 8002bec:	e0bf      	b.n	8002d6e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	f003 0320 	and.w	r3, r3, #32
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d10a      	bne.n	8002c0e <HAL_SPI_IRQHandler+0x7e>
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d105      	bne.n	8002c0e <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f000 80b0 	beq.w	8002d6e <HAL_SPI_IRQHandler+0x1de>
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	f003 0320 	and.w	r3, r3, #32
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f000 80aa 	beq.w	8002d6e <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d023      	beq.n	8002c6c <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	2b03      	cmp	r3, #3
 8002c2e:	d011      	beq.n	8002c54 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c34:	f043 0204 	orr.w	r2, r3, #4
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	617b      	str	r3, [r7, #20]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	617b      	str	r3, [r7, #20]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	617b      	str	r3, [r7, #20]
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	e00b      	b.n	8002c6c <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c54:	2300      	movs	r3, #0
 8002c56:	613b      	str	r3, [r7, #16]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	613b      	str	r3, [r7, #16]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	613b      	str	r3, [r7, #16]
 8002c68:	693b      	ldr	r3, [r7, #16]
        return;
 8002c6a:	e080      	b.n	8002d6e <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002c6c:	69bb      	ldr	r3, [r7, #24]
 8002c6e:	f003 0320 	and.w	r3, r3, #32
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d014      	beq.n	8002ca0 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c7a:	f043 0201 	orr.w	r2, r3, #1
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002c82:	2300      	movs	r3, #0
 8002c84:	60fb      	str	r3, [r7, #12]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c9c:	601a      	str	r2, [r3, #0]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00c      	beq.n	8002cc4 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cae:	f043 0208 	orr.w	r2, r3, #8
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60bb      	str	r3, [r7, #8]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	60bb      	str	r3, [r7, #8]
 8002cc2:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d04f      	beq.n	8002d6c <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	685a      	ldr	r2, [r3, #4]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002cda:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	f003 0302 	and.w	r3, r3, #2
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d104      	bne.n	8002cf8 <HAL_SPI_IRQHandler+0x168>
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d034      	beq.n	8002d62 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	685a      	ldr	r2, [r3, #4]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 0203 	bic.w	r2, r2, #3
 8002d06:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d011      	beq.n	8002d34 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d14:	4a17      	ldr	r2, [pc, #92]	; (8002d74 <HAL_SPI_IRQHandler+0x1e4>)
 8002d16:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7fe fb70 	bl	8001402 <HAL_DMA_Abort_IT>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d005      	beq.n	8002d34 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d2c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d016      	beq.n	8002d6a <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d40:	4a0c      	ldr	r2, [pc, #48]	; (8002d74 <HAL_SPI_IRQHandler+0x1e4>)
 8002d42:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7fe fb5a 	bl	8001402 <HAL_DMA_Abort_IT>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00a      	beq.n	8002d6a <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d58:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8002d60:	e003      	b.n	8002d6a <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 f812 	bl	8002d8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002d68:	e000      	b.n	8002d6c <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8002d6a:	bf00      	nop
    return;
 8002d6c:	bf00      	nop
  }
}
 8002d6e:	3720      	adds	r7, #32
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	08002da1 	.word	0x08002da1

08002d78 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8002d80:	bf00      	nop
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dac:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002dbc:	68f8      	ldr	r0, [r7, #12]
 8002dbe:	f7ff ffe5 	bl	8002d8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002dc2:	bf00      	nop
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b082      	sub	sp, #8
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002dd8:	b29b      	uxth	r3, r3
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d923      	bls.n	8002e26 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	68da      	ldr	r2, [r3, #12]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de8:	b292      	uxth	r2, r2
 8002dea:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df0:	1c9a      	adds	r2, r3, #2
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	3b02      	subs	r3, #2
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d11f      	bne.n	8002e54 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685a      	ldr	r2, [r3, #4]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002e22:	605a      	str	r2, [r3, #4]
 8002e24:	e016      	b.n	8002e54 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f103 020c 	add.w	r2, r3, #12
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	7812      	ldrb	r2, [r2, #0]
 8002e34:	b2d2      	uxtb	r2, r2
 8002e36:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3c:	1c5a      	adds	r2, r3, #1
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	b29a      	uxth	r2, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d10f      	bne.n	8002e80 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	685a      	ldr	r2, [r3, #4]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002e6e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d102      	bne.n	8002e80 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 fa14 	bl	80032a8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002e80:	bf00      	nop
 8002e82:	3708      	adds	r7, #8
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d912      	bls.n	8002ec0 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e9e:	881a      	ldrh	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eaa:	1c9a      	adds	r2, r3, #2
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	3b02      	subs	r3, #2
 8002eb8:	b29a      	uxth	r2, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002ebe:	e012      	b.n	8002ee6 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	330c      	adds	r3, #12
 8002eca:	7812      	ldrb	r2, [r2, #0]
 8002ecc:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ed2:	1c5a      	adds	r2, r3, #1
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	b29a      	uxth	r2, r3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d110      	bne.n	8002f12 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685a      	ldr	r2, [r3, #4]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002efe:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d102      	bne.n	8002f12 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f000 f9cb 	bl	80032a8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002f12:	bf00      	nop
 8002f14:	3708      	adds	r7, #8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b082      	sub	sp, #8
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68da      	ldr	r2, [r3, #12]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2c:	b292      	uxth	r2, r2
 8002f2e:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f34:	1c9a      	adds	r2, r3, #2
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	3b01      	subs	r3, #1
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d10f      	bne.n	8002f78 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	685a      	ldr	r2, [r3, #4]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f66:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d102      	bne.n	8002f78 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f000 f998 	bl	80032a8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002f78:	bf00      	nop
 8002f7a:	3708      	adds	r7, #8
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f8c:	881a      	ldrh	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f98:	1c9a      	adds	r2, r3, #2
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	b29a      	uxth	r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d110      	bne.n	8002fd8 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	685a      	ldr	r2, [r3, #4]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fc4:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d102      	bne.n	8002fd8 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 f968 	bl	80032a8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002fd8:	bf00      	nop
 8002fda:	3708      	adds	r7, #8
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b088      	sub	sp, #32
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	603b      	str	r3, [r7, #0]
 8002fec:	4613      	mov	r3, r2
 8002fee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002ff0:	f7fe f8ca 	bl	8001188 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff8:	1a9b      	subs	r3, r3, r2
 8002ffa:	683a      	ldr	r2, [r7, #0]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003000:	f7fe f8c2 	bl	8001188 <HAL_GetTick>
 8003004:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003006:	4b39      	ldr	r3, [pc, #228]	; (80030ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	015b      	lsls	r3, r3, #5
 800300c:	0d1b      	lsrs	r3, r3, #20
 800300e:	69fa      	ldr	r2, [r7, #28]
 8003010:	fb02 f303 	mul.w	r3, r2, r3
 8003014:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003016:	e054      	b.n	80030c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800301e:	d050      	beq.n	80030c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003020:	f7fe f8b2 	bl	8001188 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	69fa      	ldr	r2, [r7, #28]
 800302c:	429a      	cmp	r2, r3
 800302e:	d902      	bls.n	8003036 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d13d      	bne.n	80030b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	685a      	ldr	r2, [r3, #4]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003044:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800304e:	d111      	bne.n	8003074 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003058:	d004      	beq.n	8003064 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003062:	d107      	bne.n	8003074 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003072:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003078:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800307c:	d10f      	bne.n	800309e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800308c:	601a      	str	r2, [r3, #0]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800309c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2201      	movs	r2, #1
 80030a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e017      	b.n	80030e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d101      	bne.n	80030bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80030b8:	2300      	movs	r3, #0
 80030ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	3b01      	subs	r3, #1
 80030c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	689a      	ldr	r2, [r3, #8]
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	4013      	ands	r3, r2
 80030cc:	68ba      	ldr	r2, [r7, #8]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	bf0c      	ite	eq
 80030d2:	2301      	moveq	r3, #1
 80030d4:	2300      	movne	r3, #0
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	461a      	mov	r2, r3
 80030da:	79fb      	ldrb	r3, [r7, #7]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d19b      	bne.n	8003018 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80030e0:	2300      	movs	r3, #0
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3720      	adds	r7, #32
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	20000004 	.word	0x20000004

080030f0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b08a      	sub	sp, #40	; 0x28
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	60b9      	str	r1, [r7, #8]
 80030fa:	607a      	str	r2, [r7, #4]
 80030fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80030fe:	2300      	movs	r3, #0
 8003100:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003102:	f7fe f841 	bl	8001188 <HAL_GetTick>
 8003106:	4602      	mov	r2, r0
 8003108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800310a:	1a9b      	subs	r3, r3, r2
 800310c:	683a      	ldr	r2, [r7, #0]
 800310e:	4413      	add	r3, r2
 8003110:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003112:	f7fe f839 	bl	8001188 <HAL_GetTick>
 8003116:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	330c      	adds	r3, #12
 800311e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003120:	4b3d      	ldr	r3, [pc, #244]	; (8003218 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	4613      	mov	r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	4413      	add	r3, r2
 800312a:	00da      	lsls	r2, r3, #3
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	0d1b      	lsrs	r3, r3, #20
 8003130:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003132:	fb02 f303 	mul.w	r3, r2, r3
 8003136:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003138:	e060      	b.n	80031fc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003140:	d107      	bne.n	8003152 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d104      	bne.n	8003152 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	b2db      	uxtb	r3, r3
 800314e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003150:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003158:	d050      	beq.n	80031fc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800315a:	f7fe f815 	bl	8001188 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	6a3b      	ldr	r3, [r7, #32]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003166:	429a      	cmp	r2, r3
 8003168:	d902      	bls.n	8003170 <SPI_WaitFifoStateUntilTimeout+0x80>
 800316a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800316c:	2b00      	cmp	r3, #0
 800316e:	d13d      	bne.n	80031ec <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	685a      	ldr	r2, [r3, #4]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800317e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003188:	d111      	bne.n	80031ae <SPI_WaitFifoStateUntilTimeout+0xbe>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003192:	d004      	beq.n	800319e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800319c:	d107      	bne.n	80031ae <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031ac:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031b6:	d10f      	bne.n	80031d8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80031c6:	601a      	str	r2, [r3, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031d6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e010      	b.n	800320e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80031f2:	2300      	movs	r3, #0
 80031f4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	3b01      	subs	r3, #1
 80031fa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	689a      	ldr	r2, [r3, #8]
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	4013      	ands	r3, r2
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	429a      	cmp	r2, r3
 800320a:	d196      	bne.n	800313a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3728      	adds	r7, #40	; 0x28
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	20000004 	.word	0x20000004

0800321c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b086      	sub	sp, #24
 8003220:	af02      	add	r7, sp, #8
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	9300      	str	r3, [sp, #0]
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	2200      	movs	r2, #0
 8003230:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003234:	68f8      	ldr	r0, [r7, #12]
 8003236:	f7ff ff5b 	bl	80030f0 <SPI_WaitFifoStateUntilTimeout>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d007      	beq.n	8003250 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003244:	f043 0220 	orr.w	r2, r3, #32
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e027      	b.n	80032a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	9300      	str	r3, [sp, #0]
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	2200      	movs	r2, #0
 8003258:	2180      	movs	r1, #128	; 0x80
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f7ff fec0 	bl	8002fe0 <SPI_WaitFlagStateUntilTimeout>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d007      	beq.n	8003276 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800326a:	f043 0220 	orr.w	r2, r3, #32
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e014      	b.n	80032a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	2200      	movs	r2, #0
 800327e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003282:	68f8      	ldr	r0, [r7, #12]
 8003284:	f7ff ff34 	bl	80030f0 <SPI_WaitFifoStateUntilTimeout>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d007      	beq.n	800329e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003292:	f043 0220 	orr.w	r2, r3, #32
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e000      	b.n	80032a0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80032b0:	f7fd ff6a 	bl	8001188 <HAL_GetTick>
 80032b4:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	685a      	ldr	r2, [r3, #4]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f022 0220 	bic.w	r2, r2, #32
 80032c4:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80032c6:	68fa      	ldr	r2, [r7, #12]
 80032c8:	2164      	movs	r1, #100	; 0x64
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f7ff ffa6 	bl	800321c <SPI_EndRxTxTransaction>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d005      	beq.n	80032e2 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032da:	f043 0220 	orr.w	r2, r3, #32
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d115      	bne.n	8003316 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	2b04      	cmp	r3, #4
 80032f4:	d107      	bne.n	8003306 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f7ff fd3a 	bl	8002d78 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8003304:	e00e      	b.n	8003324 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f7fd fd2a 	bl	8000d68 <HAL_SPI_TxRxCpltCallback>
}
 8003314:	e006      	b.n	8003324 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2201      	movs	r2, #1
 800331a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f7ff fd34 	bl	8002d8c <HAL_SPI_ErrorCallback>
}
 8003324:	bf00      	nop
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d101      	bne.n	800333e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e049      	b.n	80033d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d106      	bne.n	8003358 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f7fd fde6 	bl	8000f24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2202      	movs	r2, #2
 800335c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	3304      	adds	r3, #4
 8003368:	4619      	mov	r1, r3
 800336a:	4610      	mov	r0, r2
 800336c:	f000 f9bc 	bl	80036e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2201      	movs	r2, #1
 8003394:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2201      	movs	r2, #1
 800339c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2201      	movs	r2, #1
 80033c4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
	...

080033dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d001      	beq.n	80033f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e04c      	b.n	800348e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2202      	movs	r2, #2
 80033f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a26      	ldr	r2, [pc, #152]	; (800349c <HAL_TIM_Base_Start+0xc0>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d022      	beq.n	800344c <HAL_TIM_Base_Start+0x70>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800340e:	d01d      	beq.n	800344c <HAL_TIM_Base_Start+0x70>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a22      	ldr	r2, [pc, #136]	; (80034a0 <HAL_TIM_Base_Start+0xc4>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d018      	beq.n	800344c <HAL_TIM_Base_Start+0x70>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a21      	ldr	r2, [pc, #132]	; (80034a4 <HAL_TIM_Base_Start+0xc8>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d013      	beq.n	800344c <HAL_TIM_Base_Start+0x70>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a1f      	ldr	r2, [pc, #124]	; (80034a8 <HAL_TIM_Base_Start+0xcc>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d00e      	beq.n	800344c <HAL_TIM_Base_Start+0x70>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a1e      	ldr	r2, [pc, #120]	; (80034ac <HAL_TIM_Base_Start+0xd0>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d009      	beq.n	800344c <HAL_TIM_Base_Start+0x70>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a1c      	ldr	r2, [pc, #112]	; (80034b0 <HAL_TIM_Base_Start+0xd4>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d004      	beq.n	800344c <HAL_TIM_Base_Start+0x70>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a1b      	ldr	r2, [pc, #108]	; (80034b4 <HAL_TIM_Base_Start+0xd8>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d115      	bne.n	8003478 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	689a      	ldr	r2, [r3, #8]
 8003452:	4b19      	ldr	r3, [pc, #100]	; (80034b8 <HAL_TIM_Base_Start+0xdc>)
 8003454:	4013      	ands	r3, r2
 8003456:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2b06      	cmp	r3, #6
 800345c:	d015      	beq.n	800348a <HAL_TIM_Base_Start+0xae>
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003464:	d011      	beq.n	800348a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f042 0201 	orr.w	r2, r2, #1
 8003474:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003476:	e008      	b.n	800348a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f042 0201 	orr.w	r2, r2, #1
 8003486:	601a      	str	r2, [r3, #0]
 8003488:	e000      	b.n	800348c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800348a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3714      	adds	r7, #20
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	40012c00 	.word	0x40012c00
 80034a0:	40000400 	.word	0x40000400
 80034a4:	40000800 	.word	0x40000800
 80034a8:	40000c00 	.word	0x40000c00
 80034ac:	40013400 	.word	0x40013400
 80034b0:	40014000 	.word	0x40014000
 80034b4:	40015000 	.word	0x40015000
 80034b8:	00010007 	.word	0x00010007

080034bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034c6:	2300      	movs	r3, #0
 80034c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d101      	bne.n	80034d8 <HAL_TIM_ConfigClockSource+0x1c>
 80034d4:	2302      	movs	r3, #2
 80034d6:	e0f6      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x20a>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2202      	movs	r2, #2
 80034e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80034f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80034fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003502:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68ba      	ldr	r2, [r7, #8]
 800350a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a6f      	ldr	r2, [pc, #444]	; (80036d0 <HAL_TIM_ConfigClockSource+0x214>)
 8003512:	4293      	cmp	r3, r2
 8003514:	f000 80c1 	beq.w	800369a <HAL_TIM_ConfigClockSource+0x1de>
 8003518:	4a6d      	ldr	r2, [pc, #436]	; (80036d0 <HAL_TIM_ConfigClockSource+0x214>)
 800351a:	4293      	cmp	r3, r2
 800351c:	f200 80c6 	bhi.w	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 8003520:	4a6c      	ldr	r2, [pc, #432]	; (80036d4 <HAL_TIM_ConfigClockSource+0x218>)
 8003522:	4293      	cmp	r3, r2
 8003524:	f000 80b9 	beq.w	800369a <HAL_TIM_ConfigClockSource+0x1de>
 8003528:	4a6a      	ldr	r2, [pc, #424]	; (80036d4 <HAL_TIM_ConfigClockSource+0x218>)
 800352a:	4293      	cmp	r3, r2
 800352c:	f200 80be 	bhi.w	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 8003530:	4a69      	ldr	r2, [pc, #420]	; (80036d8 <HAL_TIM_ConfigClockSource+0x21c>)
 8003532:	4293      	cmp	r3, r2
 8003534:	f000 80b1 	beq.w	800369a <HAL_TIM_ConfigClockSource+0x1de>
 8003538:	4a67      	ldr	r2, [pc, #412]	; (80036d8 <HAL_TIM_ConfigClockSource+0x21c>)
 800353a:	4293      	cmp	r3, r2
 800353c:	f200 80b6 	bhi.w	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 8003540:	4a66      	ldr	r2, [pc, #408]	; (80036dc <HAL_TIM_ConfigClockSource+0x220>)
 8003542:	4293      	cmp	r3, r2
 8003544:	f000 80a9 	beq.w	800369a <HAL_TIM_ConfigClockSource+0x1de>
 8003548:	4a64      	ldr	r2, [pc, #400]	; (80036dc <HAL_TIM_ConfigClockSource+0x220>)
 800354a:	4293      	cmp	r3, r2
 800354c:	f200 80ae 	bhi.w	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 8003550:	4a63      	ldr	r2, [pc, #396]	; (80036e0 <HAL_TIM_ConfigClockSource+0x224>)
 8003552:	4293      	cmp	r3, r2
 8003554:	f000 80a1 	beq.w	800369a <HAL_TIM_ConfigClockSource+0x1de>
 8003558:	4a61      	ldr	r2, [pc, #388]	; (80036e0 <HAL_TIM_ConfigClockSource+0x224>)
 800355a:	4293      	cmp	r3, r2
 800355c:	f200 80a6 	bhi.w	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 8003560:	4a60      	ldr	r2, [pc, #384]	; (80036e4 <HAL_TIM_ConfigClockSource+0x228>)
 8003562:	4293      	cmp	r3, r2
 8003564:	f000 8099 	beq.w	800369a <HAL_TIM_ConfigClockSource+0x1de>
 8003568:	4a5e      	ldr	r2, [pc, #376]	; (80036e4 <HAL_TIM_ConfigClockSource+0x228>)
 800356a:	4293      	cmp	r3, r2
 800356c:	f200 809e 	bhi.w	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 8003570:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003574:	f000 8091 	beq.w	800369a <HAL_TIM_ConfigClockSource+0x1de>
 8003578:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800357c:	f200 8096 	bhi.w	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 8003580:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003584:	f000 8089 	beq.w	800369a <HAL_TIM_ConfigClockSource+0x1de>
 8003588:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800358c:	f200 808e 	bhi.w	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 8003590:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003594:	d03e      	beq.n	8003614 <HAL_TIM_ConfigClockSource+0x158>
 8003596:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800359a:	f200 8087 	bhi.w	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 800359e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035a2:	f000 8086 	beq.w	80036b2 <HAL_TIM_ConfigClockSource+0x1f6>
 80035a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035aa:	d87f      	bhi.n	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 80035ac:	2b70      	cmp	r3, #112	; 0x70
 80035ae:	d01a      	beq.n	80035e6 <HAL_TIM_ConfigClockSource+0x12a>
 80035b0:	2b70      	cmp	r3, #112	; 0x70
 80035b2:	d87b      	bhi.n	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 80035b4:	2b60      	cmp	r3, #96	; 0x60
 80035b6:	d050      	beq.n	800365a <HAL_TIM_ConfigClockSource+0x19e>
 80035b8:	2b60      	cmp	r3, #96	; 0x60
 80035ba:	d877      	bhi.n	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 80035bc:	2b50      	cmp	r3, #80	; 0x50
 80035be:	d03c      	beq.n	800363a <HAL_TIM_ConfigClockSource+0x17e>
 80035c0:	2b50      	cmp	r3, #80	; 0x50
 80035c2:	d873      	bhi.n	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 80035c4:	2b40      	cmp	r3, #64	; 0x40
 80035c6:	d058      	beq.n	800367a <HAL_TIM_ConfigClockSource+0x1be>
 80035c8:	2b40      	cmp	r3, #64	; 0x40
 80035ca:	d86f      	bhi.n	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 80035cc:	2b30      	cmp	r3, #48	; 0x30
 80035ce:	d064      	beq.n	800369a <HAL_TIM_ConfigClockSource+0x1de>
 80035d0:	2b30      	cmp	r3, #48	; 0x30
 80035d2:	d86b      	bhi.n	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 80035d4:	2b20      	cmp	r3, #32
 80035d6:	d060      	beq.n	800369a <HAL_TIM_ConfigClockSource+0x1de>
 80035d8:	2b20      	cmp	r3, #32
 80035da:	d867      	bhi.n	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d05c      	beq.n	800369a <HAL_TIM_ConfigClockSource+0x1de>
 80035e0:	2b10      	cmp	r3, #16
 80035e2:	d05a      	beq.n	800369a <HAL_TIM_ConfigClockSource+0x1de>
 80035e4:	e062      	b.n	80036ac <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80035f6:	f000 f9a7 	bl	8003948 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003608:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	609a      	str	r2, [r3, #8]
      break;
 8003612:	e04f      	b.n	80036b4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003624:	f000 f990 	bl	8003948 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	689a      	ldr	r2, [r3, #8]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003636:	609a      	str	r2, [r3, #8]
      break;
 8003638:	e03c      	b.n	80036b4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003646:	461a      	mov	r2, r3
 8003648:	f000 f902 	bl	8003850 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2150      	movs	r1, #80	; 0x50
 8003652:	4618      	mov	r0, r3
 8003654:	f000 f95b 	bl	800390e <TIM_ITRx_SetConfig>
      break;
 8003658:	e02c      	b.n	80036b4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003666:	461a      	mov	r2, r3
 8003668:	f000 f921 	bl	80038ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2160      	movs	r1, #96	; 0x60
 8003672:	4618      	mov	r0, r3
 8003674:	f000 f94b 	bl	800390e <TIM_ITRx_SetConfig>
      break;
 8003678:	e01c      	b.n	80036b4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003686:	461a      	mov	r2, r3
 8003688:	f000 f8e2 	bl	8003850 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2140      	movs	r1, #64	; 0x40
 8003692:	4618      	mov	r0, r3
 8003694:	f000 f93b 	bl	800390e <TIM_ITRx_SetConfig>
      break;
 8003698:	e00c      	b.n	80036b4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4619      	mov	r1, r3
 80036a4:	4610      	mov	r0, r2
 80036a6:	f000 f932 	bl	800390e <TIM_ITRx_SetConfig>
      break;
 80036aa:	e003      	b.n	80036b4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	73fb      	strb	r3, [r7, #15]
      break;
 80036b0:	e000      	b.n	80036b4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80036b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80036c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3710      	adds	r7, #16
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	00100070 	.word	0x00100070
 80036d4:	00100060 	.word	0x00100060
 80036d8:	00100050 	.word	0x00100050
 80036dc:	00100040 	.word	0x00100040
 80036e0:	00100030 	.word	0x00100030
 80036e4:	00100020 	.word	0x00100020

080036e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b085      	sub	sp, #20
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a4c      	ldr	r2, [pc, #304]	; (800382c <TIM_Base_SetConfig+0x144>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d017      	beq.n	8003730 <TIM_Base_SetConfig+0x48>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003706:	d013      	beq.n	8003730 <TIM_Base_SetConfig+0x48>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	4a49      	ldr	r2, [pc, #292]	; (8003830 <TIM_Base_SetConfig+0x148>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d00f      	beq.n	8003730 <TIM_Base_SetConfig+0x48>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4a48      	ldr	r2, [pc, #288]	; (8003834 <TIM_Base_SetConfig+0x14c>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d00b      	beq.n	8003730 <TIM_Base_SetConfig+0x48>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4a47      	ldr	r2, [pc, #284]	; (8003838 <TIM_Base_SetConfig+0x150>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d007      	beq.n	8003730 <TIM_Base_SetConfig+0x48>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a46      	ldr	r2, [pc, #280]	; (800383c <TIM_Base_SetConfig+0x154>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d003      	beq.n	8003730 <TIM_Base_SetConfig+0x48>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	4a45      	ldr	r2, [pc, #276]	; (8003840 <TIM_Base_SetConfig+0x158>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d108      	bne.n	8003742 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003736:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	4313      	orrs	r3, r2
 8003740:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a39      	ldr	r2, [pc, #228]	; (800382c <TIM_Base_SetConfig+0x144>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d023      	beq.n	8003792 <TIM_Base_SetConfig+0xaa>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003750:	d01f      	beq.n	8003792 <TIM_Base_SetConfig+0xaa>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a36      	ldr	r2, [pc, #216]	; (8003830 <TIM_Base_SetConfig+0x148>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d01b      	beq.n	8003792 <TIM_Base_SetConfig+0xaa>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a35      	ldr	r2, [pc, #212]	; (8003834 <TIM_Base_SetConfig+0x14c>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d017      	beq.n	8003792 <TIM_Base_SetConfig+0xaa>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a34      	ldr	r2, [pc, #208]	; (8003838 <TIM_Base_SetConfig+0x150>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d013      	beq.n	8003792 <TIM_Base_SetConfig+0xaa>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a33      	ldr	r2, [pc, #204]	; (800383c <TIM_Base_SetConfig+0x154>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d00f      	beq.n	8003792 <TIM_Base_SetConfig+0xaa>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a33      	ldr	r2, [pc, #204]	; (8003844 <TIM_Base_SetConfig+0x15c>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d00b      	beq.n	8003792 <TIM_Base_SetConfig+0xaa>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a32      	ldr	r2, [pc, #200]	; (8003848 <TIM_Base_SetConfig+0x160>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d007      	beq.n	8003792 <TIM_Base_SetConfig+0xaa>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a31      	ldr	r2, [pc, #196]	; (800384c <TIM_Base_SetConfig+0x164>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d003      	beq.n	8003792 <TIM_Base_SetConfig+0xaa>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a2c      	ldr	r2, [pc, #176]	; (8003840 <TIM_Base_SetConfig+0x158>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d108      	bne.n	80037a4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003798:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	68fa      	ldr	r2, [r7, #12]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	68fa      	ldr	r2, [r7, #12]
 80037b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	4a18      	ldr	r2, [pc, #96]	; (800382c <TIM_Base_SetConfig+0x144>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d013      	beq.n	80037f8 <TIM_Base_SetConfig+0x110>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	4a1a      	ldr	r2, [pc, #104]	; (800383c <TIM_Base_SetConfig+0x154>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d00f      	beq.n	80037f8 <TIM_Base_SetConfig+0x110>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a1a      	ldr	r2, [pc, #104]	; (8003844 <TIM_Base_SetConfig+0x15c>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d00b      	beq.n	80037f8 <TIM_Base_SetConfig+0x110>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a19      	ldr	r2, [pc, #100]	; (8003848 <TIM_Base_SetConfig+0x160>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d007      	beq.n	80037f8 <TIM_Base_SetConfig+0x110>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a18      	ldr	r2, [pc, #96]	; (800384c <TIM_Base_SetConfig+0x164>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d003      	beq.n	80037f8 <TIM_Base_SetConfig+0x110>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a13      	ldr	r2, [pc, #76]	; (8003840 <TIM_Base_SetConfig+0x158>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d103      	bne.n	8003800 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	691a      	ldr	r2, [r3, #16]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	2b01      	cmp	r3, #1
 8003810:	d105      	bne.n	800381e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	f023 0201 	bic.w	r2, r3, #1
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	611a      	str	r2, [r3, #16]
  }
}
 800381e:	bf00      	nop
 8003820:	3714      	adds	r7, #20
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	40012c00 	.word	0x40012c00
 8003830:	40000400 	.word	0x40000400
 8003834:	40000800 	.word	0x40000800
 8003838:	40000c00 	.word	0x40000c00
 800383c:	40013400 	.word	0x40013400
 8003840:	40015000 	.word	0x40015000
 8003844:	40014000 	.word	0x40014000
 8003848:	40014400 	.word	0x40014400
 800384c:	40014800 	.word	0x40014800

08003850 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003850:	b480      	push	{r7}
 8003852:	b087      	sub	sp, #28
 8003854:	af00      	add	r7, sp, #0
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	60b9      	str	r1, [r7, #8]
 800385a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6a1b      	ldr	r3, [r3, #32]
 8003860:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6a1b      	ldr	r3, [r3, #32]
 8003866:	f023 0201 	bic.w	r2, r3, #1
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800387a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	011b      	lsls	r3, r3, #4
 8003880:	693a      	ldr	r2, [r7, #16]
 8003882:	4313      	orrs	r3, r2
 8003884:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	f023 030a 	bic.w	r3, r3, #10
 800388c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800388e:	697a      	ldr	r2, [r7, #20]
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	4313      	orrs	r3, r2
 8003894:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	621a      	str	r2, [r3, #32]
}
 80038a2:	bf00      	nop
 80038a4:	371c      	adds	r7, #28
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr

080038ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038ae:	b480      	push	{r7}
 80038b0:	b087      	sub	sp, #28
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	60f8      	str	r0, [r7, #12]
 80038b6:	60b9      	str	r1, [r7, #8]
 80038b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6a1b      	ldr	r3, [r3, #32]
 80038be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6a1b      	ldr	r3, [r3, #32]
 80038c4:	f023 0210 	bic.w	r2, r3, #16
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80038d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	031b      	lsls	r3, r3, #12
 80038de:	693a      	ldr	r2, [r7, #16]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80038ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	011b      	lsls	r3, r3, #4
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	693a      	ldr	r2, [r7, #16]
 80038fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	697a      	ldr	r2, [r7, #20]
 8003900:	621a      	str	r2, [r3, #32]
}
 8003902:	bf00      	nop
 8003904:	371c      	adds	r7, #28
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr

0800390e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800390e:	b480      	push	{r7}
 8003910:	b085      	sub	sp, #20
 8003912:	af00      	add	r7, sp, #0
 8003914:	6078      	str	r0, [r7, #4]
 8003916:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003924:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003928:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	4313      	orrs	r3, r2
 8003930:	f043 0307 	orr.w	r3, r3, #7
 8003934:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	68fa      	ldr	r2, [r7, #12]
 800393a:	609a      	str	r2, [r3, #8]
}
 800393c:	bf00      	nop
 800393e:	3714      	adds	r7, #20
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr

08003948 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003948:	b480      	push	{r7}
 800394a:	b087      	sub	sp, #28
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	60b9      	str	r1, [r7, #8]
 8003952:	607a      	str	r2, [r7, #4]
 8003954:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003962:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	021a      	lsls	r2, r3, #8
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	431a      	orrs	r2, r3
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	4313      	orrs	r3, r2
 8003970:	697a      	ldr	r2, [r7, #20]
 8003972:	4313      	orrs	r3, r2
 8003974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	697a      	ldr	r2, [r7, #20]
 800397a:	609a      	str	r2, [r3, #8]
}
 800397c:	bf00      	nop
 800397e:	371c      	adds	r7, #28
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003998:	2b01      	cmp	r3, #1
 800399a:	d101      	bne.n	80039a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800399c:	2302      	movs	r3, #2
 800399e:	e074      	b.n	8003a8a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2202      	movs	r2, #2
 80039ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a34      	ldr	r2, [pc, #208]	; (8003a98 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d009      	beq.n	80039de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a33      	ldr	r2, [pc, #204]	; (8003a9c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d004      	beq.n	80039de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a31      	ldr	r2, [pc, #196]	; (8003aa0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d108      	bne.n	80039f0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80039e4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80039f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	68fa      	ldr	r2, [r7, #12]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a21      	ldr	r2, [pc, #132]	; (8003a98 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d022      	beq.n	8003a5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a20:	d01d      	beq.n	8003a5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a1f      	ldr	r2, [pc, #124]	; (8003aa4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d018      	beq.n	8003a5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a1d      	ldr	r2, [pc, #116]	; (8003aa8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d013      	beq.n	8003a5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a1c      	ldr	r2, [pc, #112]	; (8003aac <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d00e      	beq.n	8003a5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a15      	ldr	r2, [pc, #84]	; (8003a9c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d009      	beq.n	8003a5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a18      	ldr	r2, [pc, #96]	; (8003ab0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d004      	beq.n	8003a5e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a11      	ldr	r2, [pc, #68]	; (8003aa0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d10c      	bne.n	8003a78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	68ba      	ldr	r2, [r7, #8]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68ba      	ldr	r2, [r7, #8]
 8003a76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3714      	adds	r7, #20
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop
 8003a98:	40012c00 	.word	0x40012c00
 8003a9c:	40013400 	.word	0x40013400
 8003aa0:	40015000 	.word	0x40015000
 8003aa4:	40000400 	.word	0x40000400
 8003aa8:	40000800 	.word	0x40000800
 8003aac:	40000c00 	.word	0x40000c00
 8003ab0:	40014000 	.word	0x40014000

08003ab4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d101      	bne.n	8003ac6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e042      	b.n	8003b4c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d106      	bne.n	8003ade <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f7fd f97f 	bl	8000ddc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2224      	movs	r2, #36	; 0x24
 8003ae2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f022 0201 	bic.w	r2, r2, #1
 8003af4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d002      	beq.n	8003b04 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 fbb2 	bl	8004268 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 f8b3 	bl	8003c70 <UART_SetConfig>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d101      	bne.n	8003b14 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e01b      	b.n	8003b4c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	685a      	ldr	r2, [r3, #4]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	689a      	ldr	r2, [r3, #8]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f042 0201 	orr.w	r2, r2, #1
 8003b42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f000 fc31 	bl	80043ac <UART_CheckIdleState>
 8003b4a:	4603      	mov	r3, r0
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3708      	adds	r7, #8
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b08a      	sub	sp, #40	; 0x28
 8003b58:	af02      	add	r7, sp, #8
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	603b      	str	r3, [r7, #0]
 8003b60:	4613      	mov	r3, r2
 8003b62:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b6a:	2b20      	cmp	r3, #32
 8003b6c:	d17b      	bne.n	8003c66 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d002      	beq.n	8003b7a <HAL_UART_Transmit+0x26>
 8003b74:	88fb      	ldrh	r3, [r7, #6]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d101      	bne.n	8003b7e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e074      	b.n	8003c68 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2221      	movs	r2, #33	; 0x21
 8003b8a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b8e:	f7fd fafb 	bl	8001188 <HAL_GetTick>
 8003b92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	88fa      	ldrh	r2, [r7, #6]
 8003b98:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	88fa      	ldrh	r2, [r7, #6]
 8003ba0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bac:	d108      	bne.n	8003bc0 <HAL_UART_Transmit+0x6c>
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d104      	bne.n	8003bc0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	61bb      	str	r3, [r7, #24]
 8003bbe:	e003      	b.n	8003bc8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003bc8:	e030      	b.n	8003c2c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	9300      	str	r3, [sp, #0]
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	2180      	movs	r1, #128	; 0x80
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f000 fc93 	bl	8004500 <UART_WaitOnFlagUntilTimeout>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d005      	beq.n	8003bec <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2220      	movs	r2, #32
 8003be4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e03d      	b.n	8003c68 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d10b      	bne.n	8003c0a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	881b      	ldrh	r3, [r3, #0]
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c00:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003c02:	69bb      	ldr	r3, [r7, #24]
 8003c04:	3302      	adds	r3, #2
 8003c06:	61bb      	str	r3, [r7, #24]
 8003c08:	e007      	b.n	8003c1a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	781a      	ldrb	r2, [r3, #0]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	3301      	adds	r3, #1
 8003c18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	3b01      	subs	r3, #1
 8003c24:	b29a      	uxth	r2, r3
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d1c8      	bne.n	8003bca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	9300      	str	r3, [sp, #0]
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	2140      	movs	r1, #64	; 0x40
 8003c42:	68f8      	ldr	r0, [r7, #12]
 8003c44:	f000 fc5c 	bl	8004500 <UART_WaitOnFlagUntilTimeout>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d005      	beq.n	8003c5a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2220      	movs	r2, #32
 8003c52:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e006      	b.n	8003c68 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2220      	movs	r2, #32
 8003c5e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8003c62:	2300      	movs	r3, #0
 8003c64:	e000      	b.n	8003c68 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003c66:	2302      	movs	r3, #2
  }
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3720      	adds	r7, #32
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c74:	b08c      	sub	sp, #48	; 0x30
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	689a      	ldr	r2, [r3, #8]
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	431a      	orrs	r2, r3
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	431a      	orrs	r2, r3
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	69db      	ldr	r3, [r3, #28]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	4baa      	ldr	r3, [pc, #680]	; (8003f48 <UART_SetConfig+0x2d8>)
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	697a      	ldr	r2, [r7, #20]
 8003ca4:	6812      	ldr	r2, [r2, #0]
 8003ca6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ca8:	430b      	orrs	r3, r1
 8003caa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	68da      	ldr	r2, [r3, #12]
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	430a      	orrs	r2, r1
 8003cc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	699b      	ldr	r3, [r3, #24]
 8003cc6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a9f      	ldr	r2, [pc, #636]	; (8003f4c <UART_SetConfig+0x2dc>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d004      	beq.n	8003cdc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003ce6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003cea:	697a      	ldr	r2, [r7, #20]
 8003cec:	6812      	ldr	r2, [r2, #0]
 8003cee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003cf0:	430b      	orrs	r3, r1
 8003cf2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cfa:	f023 010f 	bic.w	r1, r3, #15
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	430a      	orrs	r2, r1
 8003d08:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a90      	ldr	r2, [pc, #576]	; (8003f50 <UART_SetConfig+0x2e0>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d125      	bne.n	8003d60 <UART_SetConfig+0xf0>
 8003d14:	4b8f      	ldr	r3, [pc, #572]	; (8003f54 <UART_SetConfig+0x2e4>)
 8003d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d1a:	f003 0303 	and.w	r3, r3, #3
 8003d1e:	2b03      	cmp	r3, #3
 8003d20:	d81a      	bhi.n	8003d58 <UART_SetConfig+0xe8>
 8003d22:	a201      	add	r2, pc, #4	; (adr r2, 8003d28 <UART_SetConfig+0xb8>)
 8003d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d28:	08003d39 	.word	0x08003d39
 8003d2c:	08003d49 	.word	0x08003d49
 8003d30:	08003d41 	.word	0x08003d41
 8003d34:	08003d51 	.word	0x08003d51
 8003d38:	2301      	movs	r3, #1
 8003d3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d3e:	e116      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003d40:	2302      	movs	r3, #2
 8003d42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d46:	e112      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003d48:	2304      	movs	r3, #4
 8003d4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d4e:	e10e      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003d50:	2308      	movs	r3, #8
 8003d52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d56:	e10a      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003d58:	2310      	movs	r3, #16
 8003d5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d5e:	e106      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a7c      	ldr	r2, [pc, #496]	; (8003f58 <UART_SetConfig+0x2e8>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d138      	bne.n	8003ddc <UART_SetConfig+0x16c>
 8003d6a:	4b7a      	ldr	r3, [pc, #488]	; (8003f54 <UART_SetConfig+0x2e4>)
 8003d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d70:	f003 030c 	and.w	r3, r3, #12
 8003d74:	2b0c      	cmp	r3, #12
 8003d76:	d82d      	bhi.n	8003dd4 <UART_SetConfig+0x164>
 8003d78:	a201      	add	r2, pc, #4	; (adr r2, 8003d80 <UART_SetConfig+0x110>)
 8003d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d7e:	bf00      	nop
 8003d80:	08003db5 	.word	0x08003db5
 8003d84:	08003dd5 	.word	0x08003dd5
 8003d88:	08003dd5 	.word	0x08003dd5
 8003d8c:	08003dd5 	.word	0x08003dd5
 8003d90:	08003dc5 	.word	0x08003dc5
 8003d94:	08003dd5 	.word	0x08003dd5
 8003d98:	08003dd5 	.word	0x08003dd5
 8003d9c:	08003dd5 	.word	0x08003dd5
 8003da0:	08003dbd 	.word	0x08003dbd
 8003da4:	08003dd5 	.word	0x08003dd5
 8003da8:	08003dd5 	.word	0x08003dd5
 8003dac:	08003dd5 	.word	0x08003dd5
 8003db0:	08003dcd 	.word	0x08003dcd
 8003db4:	2300      	movs	r3, #0
 8003db6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003dba:	e0d8      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003dbc:	2302      	movs	r3, #2
 8003dbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003dc2:	e0d4      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003dc4:	2304      	movs	r3, #4
 8003dc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003dca:	e0d0      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003dcc:	2308      	movs	r3, #8
 8003dce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003dd2:	e0cc      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003dd4:	2310      	movs	r3, #16
 8003dd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003dda:	e0c8      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a5e      	ldr	r2, [pc, #376]	; (8003f5c <UART_SetConfig+0x2ec>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d125      	bne.n	8003e32 <UART_SetConfig+0x1c2>
 8003de6:	4b5b      	ldr	r3, [pc, #364]	; (8003f54 <UART_SetConfig+0x2e4>)
 8003de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dec:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003df0:	2b30      	cmp	r3, #48	; 0x30
 8003df2:	d016      	beq.n	8003e22 <UART_SetConfig+0x1b2>
 8003df4:	2b30      	cmp	r3, #48	; 0x30
 8003df6:	d818      	bhi.n	8003e2a <UART_SetConfig+0x1ba>
 8003df8:	2b20      	cmp	r3, #32
 8003dfa:	d00a      	beq.n	8003e12 <UART_SetConfig+0x1a2>
 8003dfc:	2b20      	cmp	r3, #32
 8003dfe:	d814      	bhi.n	8003e2a <UART_SetConfig+0x1ba>
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d002      	beq.n	8003e0a <UART_SetConfig+0x19a>
 8003e04:	2b10      	cmp	r3, #16
 8003e06:	d008      	beq.n	8003e1a <UART_SetConfig+0x1aa>
 8003e08:	e00f      	b.n	8003e2a <UART_SetConfig+0x1ba>
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e10:	e0ad      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003e12:	2302      	movs	r3, #2
 8003e14:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e18:	e0a9      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003e1a:	2304      	movs	r3, #4
 8003e1c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e20:	e0a5      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003e22:	2308      	movs	r3, #8
 8003e24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e28:	e0a1      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003e2a:	2310      	movs	r3, #16
 8003e2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e30:	e09d      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a4a      	ldr	r2, [pc, #296]	; (8003f60 <UART_SetConfig+0x2f0>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d125      	bne.n	8003e88 <UART_SetConfig+0x218>
 8003e3c:	4b45      	ldr	r3, [pc, #276]	; (8003f54 <UART_SetConfig+0x2e4>)
 8003e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e42:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003e46:	2bc0      	cmp	r3, #192	; 0xc0
 8003e48:	d016      	beq.n	8003e78 <UART_SetConfig+0x208>
 8003e4a:	2bc0      	cmp	r3, #192	; 0xc0
 8003e4c:	d818      	bhi.n	8003e80 <UART_SetConfig+0x210>
 8003e4e:	2b80      	cmp	r3, #128	; 0x80
 8003e50:	d00a      	beq.n	8003e68 <UART_SetConfig+0x1f8>
 8003e52:	2b80      	cmp	r3, #128	; 0x80
 8003e54:	d814      	bhi.n	8003e80 <UART_SetConfig+0x210>
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d002      	beq.n	8003e60 <UART_SetConfig+0x1f0>
 8003e5a:	2b40      	cmp	r3, #64	; 0x40
 8003e5c:	d008      	beq.n	8003e70 <UART_SetConfig+0x200>
 8003e5e:	e00f      	b.n	8003e80 <UART_SetConfig+0x210>
 8003e60:	2300      	movs	r3, #0
 8003e62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e66:	e082      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003e68:	2302      	movs	r3, #2
 8003e6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e6e:	e07e      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003e70:	2304      	movs	r3, #4
 8003e72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e76:	e07a      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003e78:	2308      	movs	r3, #8
 8003e7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e7e:	e076      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003e80:	2310      	movs	r3, #16
 8003e82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e86:	e072      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a35      	ldr	r2, [pc, #212]	; (8003f64 <UART_SetConfig+0x2f4>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d12a      	bne.n	8003ee8 <UART_SetConfig+0x278>
 8003e92:	4b30      	ldr	r3, [pc, #192]	; (8003f54 <UART_SetConfig+0x2e4>)
 8003e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e9c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ea0:	d01a      	beq.n	8003ed8 <UART_SetConfig+0x268>
 8003ea2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ea6:	d81b      	bhi.n	8003ee0 <UART_SetConfig+0x270>
 8003ea8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003eac:	d00c      	beq.n	8003ec8 <UART_SetConfig+0x258>
 8003eae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003eb2:	d815      	bhi.n	8003ee0 <UART_SetConfig+0x270>
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d003      	beq.n	8003ec0 <UART_SetConfig+0x250>
 8003eb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ebc:	d008      	beq.n	8003ed0 <UART_SetConfig+0x260>
 8003ebe:	e00f      	b.n	8003ee0 <UART_SetConfig+0x270>
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ec6:	e052      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003ec8:	2302      	movs	r3, #2
 8003eca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ece:	e04e      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003ed0:	2304      	movs	r3, #4
 8003ed2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ed6:	e04a      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003ed8:	2308      	movs	r3, #8
 8003eda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ede:	e046      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003ee0:	2310      	movs	r3, #16
 8003ee2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ee6:	e042      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a17      	ldr	r2, [pc, #92]	; (8003f4c <UART_SetConfig+0x2dc>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d13a      	bne.n	8003f68 <UART_SetConfig+0x2f8>
 8003ef2:	4b18      	ldr	r3, [pc, #96]	; (8003f54 <UART_SetConfig+0x2e4>)
 8003ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ef8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003efc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f00:	d01a      	beq.n	8003f38 <UART_SetConfig+0x2c8>
 8003f02:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f06:	d81b      	bhi.n	8003f40 <UART_SetConfig+0x2d0>
 8003f08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f0c:	d00c      	beq.n	8003f28 <UART_SetConfig+0x2b8>
 8003f0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f12:	d815      	bhi.n	8003f40 <UART_SetConfig+0x2d0>
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d003      	beq.n	8003f20 <UART_SetConfig+0x2b0>
 8003f18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f1c:	d008      	beq.n	8003f30 <UART_SetConfig+0x2c0>
 8003f1e:	e00f      	b.n	8003f40 <UART_SetConfig+0x2d0>
 8003f20:	2300      	movs	r3, #0
 8003f22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f26:	e022      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003f28:	2302      	movs	r3, #2
 8003f2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f2e:	e01e      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003f30:	2304      	movs	r3, #4
 8003f32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f36:	e01a      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003f38:	2308      	movs	r3, #8
 8003f3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f3e:	e016      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003f40:	2310      	movs	r3, #16
 8003f42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f46:	e012      	b.n	8003f6e <UART_SetConfig+0x2fe>
 8003f48:	cfff69f3 	.word	0xcfff69f3
 8003f4c:	40008000 	.word	0x40008000
 8003f50:	40013800 	.word	0x40013800
 8003f54:	40021000 	.word	0x40021000
 8003f58:	40004400 	.word	0x40004400
 8003f5c:	40004800 	.word	0x40004800
 8003f60:	40004c00 	.word	0x40004c00
 8003f64:	40005000 	.word	0x40005000
 8003f68:	2310      	movs	r3, #16
 8003f6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4aae      	ldr	r2, [pc, #696]	; (800422c <UART_SetConfig+0x5bc>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	f040 8097 	bne.w	80040a8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f7a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003f7e:	2b08      	cmp	r3, #8
 8003f80:	d823      	bhi.n	8003fca <UART_SetConfig+0x35a>
 8003f82:	a201      	add	r2, pc, #4	; (adr r2, 8003f88 <UART_SetConfig+0x318>)
 8003f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f88:	08003fad 	.word	0x08003fad
 8003f8c:	08003fcb 	.word	0x08003fcb
 8003f90:	08003fb5 	.word	0x08003fb5
 8003f94:	08003fcb 	.word	0x08003fcb
 8003f98:	08003fbb 	.word	0x08003fbb
 8003f9c:	08003fcb 	.word	0x08003fcb
 8003fa0:	08003fcb 	.word	0x08003fcb
 8003fa4:	08003fcb 	.word	0x08003fcb
 8003fa8:	08003fc3 	.word	0x08003fc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fac:	f7fe f9d6 	bl	800235c <HAL_RCC_GetPCLK1Freq>
 8003fb0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003fb2:	e010      	b.n	8003fd6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fb4:	4b9e      	ldr	r3, [pc, #632]	; (8004230 <UART_SetConfig+0x5c0>)
 8003fb6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003fb8:	e00d      	b.n	8003fd6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fba:	f7fe f961 	bl	8002280 <HAL_RCC_GetSysClockFreq>
 8003fbe:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003fc0:	e009      	b.n	8003fd6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fc6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003fc8:	e005      	b.n	8003fd6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003fd4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	f000 8130 	beq.w	800423e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe2:	4a94      	ldr	r2, [pc, #592]	; (8004234 <UART_SetConfig+0x5c4>)
 8003fe4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003fe8:	461a      	mov	r2, r3
 8003fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fec:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ff0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	685a      	ldr	r2, [r3, #4]
 8003ff6:	4613      	mov	r3, r2
 8003ff8:	005b      	lsls	r3, r3, #1
 8003ffa:	4413      	add	r3, r2
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d305      	bcc.n	800400e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004008:	69ba      	ldr	r2, [r7, #24]
 800400a:	429a      	cmp	r2, r3
 800400c:	d903      	bls.n	8004016 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004014:	e113      	b.n	800423e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004018:	2200      	movs	r2, #0
 800401a:	60bb      	str	r3, [r7, #8]
 800401c:	60fa      	str	r2, [r7, #12]
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004022:	4a84      	ldr	r2, [pc, #528]	; (8004234 <UART_SetConfig+0x5c4>)
 8004024:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004028:	b29b      	uxth	r3, r3
 800402a:	2200      	movs	r2, #0
 800402c:	603b      	str	r3, [r7, #0]
 800402e:	607a      	str	r2, [r7, #4]
 8004030:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004034:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004038:	f7fc f94a 	bl	80002d0 <__aeabi_uldivmod>
 800403c:	4602      	mov	r2, r0
 800403e:	460b      	mov	r3, r1
 8004040:	4610      	mov	r0, r2
 8004042:	4619      	mov	r1, r3
 8004044:	f04f 0200 	mov.w	r2, #0
 8004048:	f04f 0300 	mov.w	r3, #0
 800404c:	020b      	lsls	r3, r1, #8
 800404e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004052:	0202      	lsls	r2, r0, #8
 8004054:	6979      	ldr	r1, [r7, #20]
 8004056:	6849      	ldr	r1, [r1, #4]
 8004058:	0849      	lsrs	r1, r1, #1
 800405a:	2000      	movs	r0, #0
 800405c:	460c      	mov	r4, r1
 800405e:	4605      	mov	r5, r0
 8004060:	eb12 0804 	adds.w	r8, r2, r4
 8004064:	eb43 0905 	adc.w	r9, r3, r5
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	469a      	mov	sl, r3
 8004070:	4693      	mov	fp, r2
 8004072:	4652      	mov	r2, sl
 8004074:	465b      	mov	r3, fp
 8004076:	4640      	mov	r0, r8
 8004078:	4649      	mov	r1, r9
 800407a:	f7fc f929 	bl	80002d0 <__aeabi_uldivmod>
 800407e:	4602      	mov	r2, r0
 8004080:	460b      	mov	r3, r1
 8004082:	4613      	mov	r3, r2
 8004084:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004086:	6a3b      	ldr	r3, [r7, #32]
 8004088:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800408c:	d308      	bcc.n	80040a0 <UART_SetConfig+0x430>
 800408e:	6a3b      	ldr	r3, [r7, #32]
 8004090:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004094:	d204      	bcs.n	80040a0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	6a3a      	ldr	r2, [r7, #32]
 800409c:	60da      	str	r2, [r3, #12]
 800409e:	e0ce      	b.n	800423e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80040a6:	e0ca      	b.n	800423e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	69db      	ldr	r3, [r3, #28]
 80040ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040b0:	d166      	bne.n	8004180 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80040b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80040b6:	2b08      	cmp	r3, #8
 80040b8:	d827      	bhi.n	800410a <UART_SetConfig+0x49a>
 80040ba:	a201      	add	r2, pc, #4	; (adr r2, 80040c0 <UART_SetConfig+0x450>)
 80040bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c0:	080040e5 	.word	0x080040e5
 80040c4:	080040ed 	.word	0x080040ed
 80040c8:	080040f5 	.word	0x080040f5
 80040cc:	0800410b 	.word	0x0800410b
 80040d0:	080040fb 	.word	0x080040fb
 80040d4:	0800410b 	.word	0x0800410b
 80040d8:	0800410b 	.word	0x0800410b
 80040dc:	0800410b 	.word	0x0800410b
 80040e0:	08004103 	.word	0x08004103
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040e4:	f7fe f93a 	bl	800235c <HAL_RCC_GetPCLK1Freq>
 80040e8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80040ea:	e014      	b.n	8004116 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040ec:	f7fe f94c 	bl	8002388 <HAL_RCC_GetPCLK2Freq>
 80040f0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80040f2:	e010      	b.n	8004116 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040f4:	4b4e      	ldr	r3, [pc, #312]	; (8004230 <UART_SetConfig+0x5c0>)
 80040f6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80040f8:	e00d      	b.n	8004116 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040fa:	f7fe f8c1 	bl	8002280 <HAL_RCC_GetSysClockFreq>
 80040fe:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004100:	e009      	b.n	8004116 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004102:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004106:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004108:	e005      	b.n	8004116 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800410a:	2300      	movs	r3, #0
 800410c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004114:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004118:	2b00      	cmp	r3, #0
 800411a:	f000 8090 	beq.w	800423e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004122:	4a44      	ldr	r2, [pc, #272]	; (8004234 <UART_SetConfig+0x5c4>)
 8004124:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004128:	461a      	mov	r2, r3
 800412a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004130:	005a      	lsls	r2, r3, #1
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	085b      	lsrs	r3, r3, #1
 8004138:	441a      	add	r2, r3
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004142:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004144:	6a3b      	ldr	r3, [r7, #32]
 8004146:	2b0f      	cmp	r3, #15
 8004148:	d916      	bls.n	8004178 <UART_SetConfig+0x508>
 800414a:	6a3b      	ldr	r3, [r7, #32]
 800414c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004150:	d212      	bcs.n	8004178 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004152:	6a3b      	ldr	r3, [r7, #32]
 8004154:	b29b      	uxth	r3, r3
 8004156:	f023 030f 	bic.w	r3, r3, #15
 800415a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800415c:	6a3b      	ldr	r3, [r7, #32]
 800415e:	085b      	lsrs	r3, r3, #1
 8004160:	b29b      	uxth	r3, r3
 8004162:	f003 0307 	and.w	r3, r3, #7
 8004166:	b29a      	uxth	r2, r3
 8004168:	8bfb      	ldrh	r3, [r7, #30]
 800416a:	4313      	orrs	r3, r2
 800416c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	8bfa      	ldrh	r2, [r7, #30]
 8004174:	60da      	str	r2, [r3, #12]
 8004176:	e062      	b.n	800423e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800417e:	e05e      	b.n	800423e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004180:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004184:	2b08      	cmp	r3, #8
 8004186:	d828      	bhi.n	80041da <UART_SetConfig+0x56a>
 8004188:	a201      	add	r2, pc, #4	; (adr r2, 8004190 <UART_SetConfig+0x520>)
 800418a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800418e:	bf00      	nop
 8004190:	080041b5 	.word	0x080041b5
 8004194:	080041bd 	.word	0x080041bd
 8004198:	080041c5 	.word	0x080041c5
 800419c:	080041db 	.word	0x080041db
 80041a0:	080041cb 	.word	0x080041cb
 80041a4:	080041db 	.word	0x080041db
 80041a8:	080041db 	.word	0x080041db
 80041ac:	080041db 	.word	0x080041db
 80041b0:	080041d3 	.word	0x080041d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041b4:	f7fe f8d2 	bl	800235c <HAL_RCC_GetPCLK1Freq>
 80041b8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80041ba:	e014      	b.n	80041e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041bc:	f7fe f8e4 	bl	8002388 <HAL_RCC_GetPCLK2Freq>
 80041c0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80041c2:	e010      	b.n	80041e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041c4:	4b1a      	ldr	r3, [pc, #104]	; (8004230 <UART_SetConfig+0x5c0>)
 80041c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80041c8:	e00d      	b.n	80041e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041ca:	f7fe f859 	bl	8002280 <HAL_RCC_GetSysClockFreq>
 80041ce:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80041d0:	e009      	b.n	80041e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80041d8:	e005      	b.n	80041e6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80041da:	2300      	movs	r3, #0
 80041dc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80041e4:	bf00      	nop
    }

    if (pclk != 0U)
 80041e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d028      	beq.n	800423e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f0:	4a10      	ldr	r2, [pc, #64]	; (8004234 <UART_SetConfig+0x5c4>)
 80041f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80041f6:	461a      	mov	r2, r3
 80041f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	085b      	lsrs	r3, r3, #1
 8004204:	441a      	add	r2, r3
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	fbb2 f3f3 	udiv	r3, r2, r3
 800420e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004210:	6a3b      	ldr	r3, [r7, #32]
 8004212:	2b0f      	cmp	r3, #15
 8004214:	d910      	bls.n	8004238 <UART_SetConfig+0x5c8>
 8004216:	6a3b      	ldr	r3, [r7, #32]
 8004218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800421c:	d20c      	bcs.n	8004238 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800421e:	6a3b      	ldr	r3, [r7, #32]
 8004220:	b29a      	uxth	r2, r3
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	60da      	str	r2, [r3, #12]
 8004228:	e009      	b.n	800423e <UART_SetConfig+0x5ce>
 800422a:	bf00      	nop
 800422c:	40008000 	.word	0x40008000
 8004230:	00f42400 	.word	0x00f42400
 8004234:	08005264 	.word	0x08005264
      }
      else
      {
        ret = HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	2201      	movs	r2, #1
 8004242:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	2201      	movs	r2, #1
 800424a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	2200      	movs	r2, #0
 8004252:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	2200      	movs	r2, #0
 8004258:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800425a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800425e:	4618      	mov	r0, r3
 8004260:	3730      	adds	r7, #48	; 0x30
 8004262:	46bd      	mov	sp, r7
 8004264:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004268 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004274:	f003 0308 	and.w	r3, r3, #8
 8004278:	2b00      	cmp	r3, #0
 800427a:	d00a      	beq.n	8004292 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	430a      	orrs	r2, r1
 8004290:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004296:	f003 0301 	and.w	r3, r3, #1
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00a      	beq.n	80042b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	430a      	orrs	r2, r1
 80042b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d00a      	beq.n	80042d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	430a      	orrs	r2, r1
 80042d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042da:	f003 0304 	and.w	r3, r3, #4
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d00a      	beq.n	80042f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	430a      	orrs	r2, r1
 80042f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042fc:	f003 0310 	and.w	r3, r3, #16
 8004300:	2b00      	cmp	r3, #0
 8004302:	d00a      	beq.n	800431a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	430a      	orrs	r2, r1
 8004318:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800431e:	f003 0320 	and.w	r3, r3, #32
 8004322:	2b00      	cmp	r3, #0
 8004324:	d00a      	beq.n	800433c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	430a      	orrs	r2, r1
 800433a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004340:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004344:	2b00      	cmp	r3, #0
 8004346:	d01a      	beq.n	800437e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	430a      	orrs	r2, r1
 800435c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004362:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004366:	d10a      	bne.n	800437e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	430a      	orrs	r2, r1
 800437c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004382:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00a      	beq.n	80043a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	430a      	orrs	r2, r1
 800439e:	605a      	str	r2, [r3, #4]
  }
}
 80043a0:	bf00      	nop
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b098      	sub	sp, #96	; 0x60
 80043b0:	af02      	add	r7, sp, #8
 80043b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80043bc:	f7fc fee4 	bl	8001188 <HAL_GetTick>
 80043c0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0308 	and.w	r3, r3, #8
 80043cc:	2b08      	cmp	r3, #8
 80043ce:	d12f      	bne.n	8004430 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043d0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043d4:	9300      	str	r3, [sp, #0]
 80043d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80043d8:	2200      	movs	r2, #0
 80043da:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 f88e 	bl	8004500 <UART_WaitOnFlagUntilTimeout>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d022      	beq.n	8004430 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043f2:	e853 3f00 	ldrex	r3, [r3]
 80043f6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80043f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043fe:	653b      	str	r3, [r7, #80]	; 0x50
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	461a      	mov	r2, r3
 8004406:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004408:	647b      	str	r3, [r7, #68]	; 0x44
 800440a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800440c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800440e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004410:	e841 2300 	strex	r3, r2, [r1]
 8004414:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004416:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004418:	2b00      	cmp	r3, #0
 800441a:	d1e6      	bne.n	80043ea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2220      	movs	r2, #32
 8004420:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e063      	b.n	80044f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0304 	and.w	r3, r3, #4
 800443a:	2b04      	cmp	r3, #4
 800443c:	d149      	bne.n	80044d2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800443e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004442:	9300      	str	r3, [sp, #0]
 8004444:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004446:	2200      	movs	r2, #0
 8004448:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f000 f857 	bl	8004500 <UART_WaitOnFlagUntilTimeout>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d03c      	beq.n	80044d2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800445e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004460:	e853 3f00 	ldrex	r3, [r3]
 8004464:	623b      	str	r3, [r7, #32]
   return(result);
 8004466:	6a3b      	ldr	r3, [r7, #32]
 8004468:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800446c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	461a      	mov	r2, r3
 8004474:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004476:	633b      	str	r3, [r7, #48]	; 0x30
 8004478:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800447a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800447c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800447e:	e841 2300 	strex	r3, r2, [r1]
 8004482:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1e6      	bne.n	8004458 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	3308      	adds	r3, #8
 8004490:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	e853 3f00 	ldrex	r3, [r3]
 8004498:	60fb      	str	r3, [r7, #12]
   return(result);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f023 0301 	bic.w	r3, r3, #1
 80044a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	3308      	adds	r3, #8
 80044a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044aa:	61fa      	str	r2, [r7, #28]
 80044ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ae:	69b9      	ldr	r1, [r7, #24]
 80044b0:	69fa      	ldr	r2, [r7, #28]
 80044b2:	e841 2300 	strex	r3, r2, [r1]
 80044b6:	617b      	str	r3, [r7, #20]
   return(result);
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d1e5      	bne.n	800448a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2220      	movs	r2, #32
 80044c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e012      	b.n	80044f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2220      	movs	r2, #32
 80044d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2220      	movs	r2, #32
 80044de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80044f6:	2300      	movs	r3, #0
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3758      	adds	r7, #88	; 0x58
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}

08004500 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b084      	sub	sp, #16
 8004504:	af00      	add	r7, sp, #0
 8004506:	60f8      	str	r0, [r7, #12]
 8004508:	60b9      	str	r1, [r7, #8]
 800450a:	603b      	str	r3, [r7, #0]
 800450c:	4613      	mov	r3, r2
 800450e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004510:	e04f      	b.n	80045b2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004518:	d04b      	beq.n	80045b2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800451a:	f7fc fe35 	bl	8001188 <HAL_GetTick>
 800451e:	4602      	mov	r2, r0
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	69ba      	ldr	r2, [r7, #24]
 8004526:	429a      	cmp	r2, r3
 8004528:	d302      	bcc.n	8004530 <UART_WaitOnFlagUntilTimeout+0x30>
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d101      	bne.n	8004534 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004530:	2303      	movs	r3, #3
 8004532:	e04e      	b.n	80045d2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0304 	and.w	r3, r3, #4
 800453e:	2b00      	cmp	r3, #0
 8004540:	d037      	beq.n	80045b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	2b80      	cmp	r3, #128	; 0x80
 8004546:	d034      	beq.n	80045b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	2b40      	cmp	r3, #64	; 0x40
 800454c:	d031      	beq.n	80045b2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	69db      	ldr	r3, [r3, #28]
 8004554:	f003 0308 	and.w	r3, r3, #8
 8004558:	2b08      	cmp	r3, #8
 800455a:	d110      	bne.n	800457e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2208      	movs	r2, #8
 8004562:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004564:	68f8      	ldr	r0, [r7, #12]
 8004566:	f000 f838 	bl	80045da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2208      	movs	r2, #8
 800456e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e029      	b.n	80045d2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	69db      	ldr	r3, [r3, #28]
 8004584:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004588:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800458c:	d111      	bne.n	80045b2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004596:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f000 f81e 	bl	80045da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2220      	movs	r2, #32
 80045a2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	e00f      	b.n	80045d2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	69da      	ldr	r2, [r3, #28]
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	4013      	ands	r3, r2
 80045bc:	68ba      	ldr	r2, [r7, #8]
 80045be:	429a      	cmp	r2, r3
 80045c0:	bf0c      	ite	eq
 80045c2:	2301      	moveq	r3, #1
 80045c4:	2300      	movne	r3, #0
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	461a      	mov	r2, r3
 80045ca:	79fb      	ldrb	r3, [r7, #7]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d0a0      	beq.n	8004512 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045d0:	2300      	movs	r3, #0
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3710      	adds	r7, #16
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}

080045da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045da:	b480      	push	{r7}
 80045dc:	b095      	sub	sp, #84	; 0x54
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ea:	e853 3f00 	ldrex	r3, [r3]
 80045ee:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80045f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80045f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	461a      	mov	r2, r3
 80045fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004600:	643b      	str	r3, [r7, #64]	; 0x40
 8004602:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004604:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004606:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004608:	e841 2300 	strex	r3, r2, [r1]
 800460c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800460e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004610:	2b00      	cmp	r3, #0
 8004612:	d1e6      	bne.n	80045e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	3308      	adds	r3, #8
 800461a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800461c:	6a3b      	ldr	r3, [r7, #32]
 800461e:	e853 3f00 	ldrex	r3, [r3]
 8004622:	61fb      	str	r3, [r7, #28]
   return(result);
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800462a:	f023 0301 	bic.w	r3, r3, #1
 800462e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	3308      	adds	r3, #8
 8004636:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004638:	62fa      	str	r2, [r7, #44]	; 0x2c
 800463a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800463c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800463e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004640:	e841 2300 	strex	r3, r2, [r1]
 8004644:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004648:	2b00      	cmp	r3, #0
 800464a:	d1e3      	bne.n	8004614 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004650:	2b01      	cmp	r3, #1
 8004652:	d118      	bne.n	8004686 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	e853 3f00 	ldrex	r3, [r3]
 8004660:	60bb      	str	r3, [r7, #8]
   return(result);
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	f023 0310 	bic.w	r3, r3, #16
 8004668:	647b      	str	r3, [r7, #68]	; 0x44
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	461a      	mov	r2, r3
 8004670:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004672:	61bb      	str	r3, [r7, #24]
 8004674:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004676:	6979      	ldr	r1, [r7, #20]
 8004678:	69ba      	ldr	r2, [r7, #24]
 800467a:	e841 2300 	strex	r3, r2, [r1]
 800467e:	613b      	str	r3, [r7, #16]
   return(result);
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1e6      	bne.n	8004654 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2220      	movs	r2, #32
 800468a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	675a      	str	r2, [r3, #116]	; 0x74
}
 800469a:	bf00      	nop
 800469c:	3754      	adds	r7, #84	; 0x54
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr

080046a6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80046a6:	b480      	push	{r7}
 80046a8:	b085      	sub	sp, #20
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d101      	bne.n	80046bc <HAL_UARTEx_DisableFifoMode+0x16>
 80046b8:	2302      	movs	r3, #2
 80046ba:	e027      	b.n	800470c <HAL_UARTEx_DisableFifoMode+0x66>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2224      	movs	r2, #36	; 0x24
 80046c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f022 0201 	bic.w	r2, r2, #1
 80046e2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80046ea:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2220      	movs	r2, #32
 80046fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3714      	adds	r7, #20
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004728:	2b01      	cmp	r3, #1
 800472a:	d101      	bne.n	8004730 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800472c:	2302      	movs	r3, #2
 800472e:	e02d      	b.n	800478c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2224      	movs	r2, #36	; 0x24
 800473c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f022 0201 	bic.w	r2, r2, #1
 8004756:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	683a      	ldr	r2, [r7, #0]
 8004768:	430a      	orrs	r2, r1
 800476a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 f84f 	bl	8004810 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2220      	movs	r2, #32
 800477e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3710      	adds	r7, #16
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d101      	bne.n	80047ac <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80047a8:	2302      	movs	r3, #2
 80047aa:	e02d      	b.n	8004808 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2224      	movs	r2, #36	; 0x24
 80047b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f022 0201 	bic.w	r2, r2, #1
 80047d2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	430a      	orrs	r2, r1
 80047e6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f000 f811 	bl	8004810 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	68fa      	ldr	r2, [r7, #12]
 80047f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2220      	movs	r2, #32
 80047fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004806:	2300      	movs	r3, #0
}
 8004808:	4618      	mov	r0, r3
 800480a:	3710      	adds	r7, #16
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}

08004810 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004810:	b480      	push	{r7}
 8004812:	b085      	sub	sp, #20
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800481c:	2b00      	cmp	r3, #0
 800481e:	d108      	bne.n	8004832 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004830:	e031      	b.n	8004896 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004832:	2308      	movs	r3, #8
 8004834:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004836:	2308      	movs	r3, #8
 8004838:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	0e5b      	lsrs	r3, r3, #25
 8004842:	b2db      	uxtb	r3, r3
 8004844:	f003 0307 	and.w	r3, r3, #7
 8004848:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	0f5b      	lsrs	r3, r3, #29
 8004852:	b2db      	uxtb	r3, r3
 8004854:	f003 0307 	and.w	r3, r3, #7
 8004858:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800485a:	7bbb      	ldrb	r3, [r7, #14]
 800485c:	7b3a      	ldrb	r2, [r7, #12]
 800485e:	4911      	ldr	r1, [pc, #68]	; (80048a4 <UARTEx_SetNbDataToProcess+0x94>)
 8004860:	5c8a      	ldrb	r2, [r1, r2]
 8004862:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004866:	7b3a      	ldrb	r2, [r7, #12]
 8004868:	490f      	ldr	r1, [pc, #60]	; (80048a8 <UARTEx_SetNbDataToProcess+0x98>)
 800486a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800486c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004870:	b29a      	uxth	r2, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004878:	7bfb      	ldrb	r3, [r7, #15]
 800487a:	7b7a      	ldrb	r2, [r7, #13]
 800487c:	4909      	ldr	r1, [pc, #36]	; (80048a4 <UARTEx_SetNbDataToProcess+0x94>)
 800487e:	5c8a      	ldrb	r2, [r1, r2]
 8004880:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004884:	7b7a      	ldrb	r2, [r7, #13]
 8004886:	4908      	ldr	r1, [pc, #32]	; (80048a8 <UARTEx_SetNbDataToProcess+0x98>)
 8004888:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800488a:	fb93 f3f2 	sdiv	r3, r3, r2
 800488e:	b29a      	uxth	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004896:	bf00      	nop
 8004898:	3714      	adds	r7, #20
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	0800527c 	.word	0x0800527c
 80048a8:	08005284 	.word	0x08005284

080048ac <siprintf>:
 80048ac:	b40e      	push	{r1, r2, r3}
 80048ae:	b500      	push	{lr}
 80048b0:	b09c      	sub	sp, #112	; 0x70
 80048b2:	ab1d      	add	r3, sp, #116	; 0x74
 80048b4:	9002      	str	r0, [sp, #8]
 80048b6:	9006      	str	r0, [sp, #24]
 80048b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80048bc:	4809      	ldr	r0, [pc, #36]	; (80048e4 <siprintf+0x38>)
 80048be:	9107      	str	r1, [sp, #28]
 80048c0:	9104      	str	r1, [sp, #16]
 80048c2:	4909      	ldr	r1, [pc, #36]	; (80048e8 <siprintf+0x3c>)
 80048c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80048c8:	9105      	str	r1, [sp, #20]
 80048ca:	6800      	ldr	r0, [r0, #0]
 80048cc:	9301      	str	r3, [sp, #4]
 80048ce:	a902      	add	r1, sp, #8
 80048d0:	f000 f992 	bl	8004bf8 <_svfiprintf_r>
 80048d4:	9b02      	ldr	r3, [sp, #8]
 80048d6:	2200      	movs	r2, #0
 80048d8:	701a      	strb	r2, [r3, #0]
 80048da:	b01c      	add	sp, #112	; 0x70
 80048dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80048e0:	b003      	add	sp, #12
 80048e2:	4770      	bx	lr
 80048e4:	2000005c 	.word	0x2000005c
 80048e8:	ffff0208 	.word	0xffff0208

080048ec <memset>:
 80048ec:	4402      	add	r2, r0
 80048ee:	4603      	mov	r3, r0
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d100      	bne.n	80048f6 <memset+0xa>
 80048f4:	4770      	bx	lr
 80048f6:	f803 1b01 	strb.w	r1, [r3], #1
 80048fa:	e7f9      	b.n	80048f0 <memset+0x4>

080048fc <__errno>:
 80048fc:	4b01      	ldr	r3, [pc, #4]	; (8004904 <__errno+0x8>)
 80048fe:	6818      	ldr	r0, [r3, #0]
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	2000005c 	.word	0x2000005c

08004908 <__libc_init_array>:
 8004908:	b570      	push	{r4, r5, r6, lr}
 800490a:	4d0d      	ldr	r5, [pc, #52]	; (8004940 <__libc_init_array+0x38>)
 800490c:	4c0d      	ldr	r4, [pc, #52]	; (8004944 <__libc_init_array+0x3c>)
 800490e:	1b64      	subs	r4, r4, r5
 8004910:	10a4      	asrs	r4, r4, #2
 8004912:	2600      	movs	r6, #0
 8004914:	42a6      	cmp	r6, r4
 8004916:	d109      	bne.n	800492c <__libc_init_array+0x24>
 8004918:	4d0b      	ldr	r5, [pc, #44]	; (8004948 <__libc_init_array+0x40>)
 800491a:	4c0c      	ldr	r4, [pc, #48]	; (800494c <__libc_init_array+0x44>)
 800491c:	f000 fc6a 	bl	80051f4 <_init>
 8004920:	1b64      	subs	r4, r4, r5
 8004922:	10a4      	asrs	r4, r4, #2
 8004924:	2600      	movs	r6, #0
 8004926:	42a6      	cmp	r6, r4
 8004928:	d105      	bne.n	8004936 <__libc_init_array+0x2e>
 800492a:	bd70      	pop	{r4, r5, r6, pc}
 800492c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004930:	4798      	blx	r3
 8004932:	3601      	adds	r6, #1
 8004934:	e7ee      	b.n	8004914 <__libc_init_array+0xc>
 8004936:	f855 3b04 	ldr.w	r3, [r5], #4
 800493a:	4798      	blx	r3
 800493c:	3601      	adds	r6, #1
 800493e:	e7f2      	b.n	8004926 <__libc_init_array+0x1e>
 8004940:	080052c8 	.word	0x080052c8
 8004944:	080052c8 	.word	0x080052c8
 8004948:	080052c8 	.word	0x080052c8
 800494c:	080052cc 	.word	0x080052cc

08004950 <__retarget_lock_acquire_recursive>:
 8004950:	4770      	bx	lr

08004952 <__retarget_lock_release_recursive>:
 8004952:	4770      	bx	lr

08004954 <_free_r>:
 8004954:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004956:	2900      	cmp	r1, #0
 8004958:	d044      	beq.n	80049e4 <_free_r+0x90>
 800495a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800495e:	9001      	str	r0, [sp, #4]
 8004960:	2b00      	cmp	r3, #0
 8004962:	f1a1 0404 	sub.w	r4, r1, #4
 8004966:	bfb8      	it	lt
 8004968:	18e4      	addlt	r4, r4, r3
 800496a:	f000 f8df 	bl	8004b2c <__malloc_lock>
 800496e:	4a1e      	ldr	r2, [pc, #120]	; (80049e8 <_free_r+0x94>)
 8004970:	9801      	ldr	r0, [sp, #4]
 8004972:	6813      	ldr	r3, [r2, #0]
 8004974:	b933      	cbnz	r3, 8004984 <_free_r+0x30>
 8004976:	6063      	str	r3, [r4, #4]
 8004978:	6014      	str	r4, [r2, #0]
 800497a:	b003      	add	sp, #12
 800497c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004980:	f000 b8da 	b.w	8004b38 <__malloc_unlock>
 8004984:	42a3      	cmp	r3, r4
 8004986:	d908      	bls.n	800499a <_free_r+0x46>
 8004988:	6825      	ldr	r5, [r4, #0]
 800498a:	1961      	adds	r1, r4, r5
 800498c:	428b      	cmp	r3, r1
 800498e:	bf01      	itttt	eq
 8004990:	6819      	ldreq	r1, [r3, #0]
 8004992:	685b      	ldreq	r3, [r3, #4]
 8004994:	1949      	addeq	r1, r1, r5
 8004996:	6021      	streq	r1, [r4, #0]
 8004998:	e7ed      	b.n	8004976 <_free_r+0x22>
 800499a:	461a      	mov	r2, r3
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	b10b      	cbz	r3, 80049a4 <_free_r+0x50>
 80049a0:	42a3      	cmp	r3, r4
 80049a2:	d9fa      	bls.n	800499a <_free_r+0x46>
 80049a4:	6811      	ldr	r1, [r2, #0]
 80049a6:	1855      	adds	r5, r2, r1
 80049a8:	42a5      	cmp	r5, r4
 80049aa:	d10b      	bne.n	80049c4 <_free_r+0x70>
 80049ac:	6824      	ldr	r4, [r4, #0]
 80049ae:	4421      	add	r1, r4
 80049b0:	1854      	adds	r4, r2, r1
 80049b2:	42a3      	cmp	r3, r4
 80049b4:	6011      	str	r1, [r2, #0]
 80049b6:	d1e0      	bne.n	800497a <_free_r+0x26>
 80049b8:	681c      	ldr	r4, [r3, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	6053      	str	r3, [r2, #4]
 80049be:	440c      	add	r4, r1
 80049c0:	6014      	str	r4, [r2, #0]
 80049c2:	e7da      	b.n	800497a <_free_r+0x26>
 80049c4:	d902      	bls.n	80049cc <_free_r+0x78>
 80049c6:	230c      	movs	r3, #12
 80049c8:	6003      	str	r3, [r0, #0]
 80049ca:	e7d6      	b.n	800497a <_free_r+0x26>
 80049cc:	6825      	ldr	r5, [r4, #0]
 80049ce:	1961      	adds	r1, r4, r5
 80049d0:	428b      	cmp	r3, r1
 80049d2:	bf04      	itt	eq
 80049d4:	6819      	ldreq	r1, [r3, #0]
 80049d6:	685b      	ldreq	r3, [r3, #4]
 80049d8:	6063      	str	r3, [r4, #4]
 80049da:	bf04      	itt	eq
 80049dc:	1949      	addeq	r1, r1, r5
 80049de:	6021      	streq	r1, [r4, #0]
 80049e0:	6054      	str	r4, [r2, #4]
 80049e2:	e7ca      	b.n	800497a <_free_r+0x26>
 80049e4:	b003      	add	sp, #12
 80049e6:	bd30      	pop	{r4, r5, pc}
 80049e8:	2000032c 	.word	0x2000032c

080049ec <sbrk_aligned>:
 80049ec:	b570      	push	{r4, r5, r6, lr}
 80049ee:	4e0e      	ldr	r6, [pc, #56]	; (8004a28 <sbrk_aligned+0x3c>)
 80049f0:	460c      	mov	r4, r1
 80049f2:	6831      	ldr	r1, [r6, #0]
 80049f4:	4605      	mov	r5, r0
 80049f6:	b911      	cbnz	r1, 80049fe <sbrk_aligned+0x12>
 80049f8:	f000 fba6 	bl	8005148 <_sbrk_r>
 80049fc:	6030      	str	r0, [r6, #0]
 80049fe:	4621      	mov	r1, r4
 8004a00:	4628      	mov	r0, r5
 8004a02:	f000 fba1 	bl	8005148 <_sbrk_r>
 8004a06:	1c43      	adds	r3, r0, #1
 8004a08:	d00a      	beq.n	8004a20 <sbrk_aligned+0x34>
 8004a0a:	1cc4      	adds	r4, r0, #3
 8004a0c:	f024 0403 	bic.w	r4, r4, #3
 8004a10:	42a0      	cmp	r0, r4
 8004a12:	d007      	beq.n	8004a24 <sbrk_aligned+0x38>
 8004a14:	1a21      	subs	r1, r4, r0
 8004a16:	4628      	mov	r0, r5
 8004a18:	f000 fb96 	bl	8005148 <_sbrk_r>
 8004a1c:	3001      	adds	r0, #1
 8004a1e:	d101      	bne.n	8004a24 <sbrk_aligned+0x38>
 8004a20:	f04f 34ff 	mov.w	r4, #4294967295
 8004a24:	4620      	mov	r0, r4
 8004a26:	bd70      	pop	{r4, r5, r6, pc}
 8004a28:	20000330 	.word	0x20000330

08004a2c <_malloc_r>:
 8004a2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a30:	1ccd      	adds	r5, r1, #3
 8004a32:	f025 0503 	bic.w	r5, r5, #3
 8004a36:	3508      	adds	r5, #8
 8004a38:	2d0c      	cmp	r5, #12
 8004a3a:	bf38      	it	cc
 8004a3c:	250c      	movcc	r5, #12
 8004a3e:	2d00      	cmp	r5, #0
 8004a40:	4607      	mov	r7, r0
 8004a42:	db01      	blt.n	8004a48 <_malloc_r+0x1c>
 8004a44:	42a9      	cmp	r1, r5
 8004a46:	d905      	bls.n	8004a54 <_malloc_r+0x28>
 8004a48:	230c      	movs	r3, #12
 8004a4a:	603b      	str	r3, [r7, #0]
 8004a4c:	2600      	movs	r6, #0
 8004a4e:	4630      	mov	r0, r6
 8004a50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a54:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004b28 <_malloc_r+0xfc>
 8004a58:	f000 f868 	bl	8004b2c <__malloc_lock>
 8004a5c:	f8d8 3000 	ldr.w	r3, [r8]
 8004a60:	461c      	mov	r4, r3
 8004a62:	bb5c      	cbnz	r4, 8004abc <_malloc_r+0x90>
 8004a64:	4629      	mov	r1, r5
 8004a66:	4638      	mov	r0, r7
 8004a68:	f7ff ffc0 	bl	80049ec <sbrk_aligned>
 8004a6c:	1c43      	adds	r3, r0, #1
 8004a6e:	4604      	mov	r4, r0
 8004a70:	d155      	bne.n	8004b1e <_malloc_r+0xf2>
 8004a72:	f8d8 4000 	ldr.w	r4, [r8]
 8004a76:	4626      	mov	r6, r4
 8004a78:	2e00      	cmp	r6, #0
 8004a7a:	d145      	bne.n	8004b08 <_malloc_r+0xdc>
 8004a7c:	2c00      	cmp	r4, #0
 8004a7e:	d048      	beq.n	8004b12 <_malloc_r+0xe6>
 8004a80:	6823      	ldr	r3, [r4, #0]
 8004a82:	4631      	mov	r1, r6
 8004a84:	4638      	mov	r0, r7
 8004a86:	eb04 0903 	add.w	r9, r4, r3
 8004a8a:	f000 fb5d 	bl	8005148 <_sbrk_r>
 8004a8e:	4581      	cmp	r9, r0
 8004a90:	d13f      	bne.n	8004b12 <_malloc_r+0xe6>
 8004a92:	6821      	ldr	r1, [r4, #0]
 8004a94:	1a6d      	subs	r5, r5, r1
 8004a96:	4629      	mov	r1, r5
 8004a98:	4638      	mov	r0, r7
 8004a9a:	f7ff ffa7 	bl	80049ec <sbrk_aligned>
 8004a9e:	3001      	adds	r0, #1
 8004aa0:	d037      	beq.n	8004b12 <_malloc_r+0xe6>
 8004aa2:	6823      	ldr	r3, [r4, #0]
 8004aa4:	442b      	add	r3, r5
 8004aa6:	6023      	str	r3, [r4, #0]
 8004aa8:	f8d8 3000 	ldr.w	r3, [r8]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d038      	beq.n	8004b22 <_malloc_r+0xf6>
 8004ab0:	685a      	ldr	r2, [r3, #4]
 8004ab2:	42a2      	cmp	r2, r4
 8004ab4:	d12b      	bne.n	8004b0e <_malloc_r+0xe2>
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	605a      	str	r2, [r3, #4]
 8004aba:	e00f      	b.n	8004adc <_malloc_r+0xb0>
 8004abc:	6822      	ldr	r2, [r4, #0]
 8004abe:	1b52      	subs	r2, r2, r5
 8004ac0:	d41f      	bmi.n	8004b02 <_malloc_r+0xd6>
 8004ac2:	2a0b      	cmp	r2, #11
 8004ac4:	d917      	bls.n	8004af6 <_malloc_r+0xca>
 8004ac6:	1961      	adds	r1, r4, r5
 8004ac8:	42a3      	cmp	r3, r4
 8004aca:	6025      	str	r5, [r4, #0]
 8004acc:	bf18      	it	ne
 8004ace:	6059      	strne	r1, [r3, #4]
 8004ad0:	6863      	ldr	r3, [r4, #4]
 8004ad2:	bf08      	it	eq
 8004ad4:	f8c8 1000 	streq.w	r1, [r8]
 8004ad8:	5162      	str	r2, [r4, r5]
 8004ada:	604b      	str	r3, [r1, #4]
 8004adc:	4638      	mov	r0, r7
 8004ade:	f104 060b 	add.w	r6, r4, #11
 8004ae2:	f000 f829 	bl	8004b38 <__malloc_unlock>
 8004ae6:	f026 0607 	bic.w	r6, r6, #7
 8004aea:	1d23      	adds	r3, r4, #4
 8004aec:	1af2      	subs	r2, r6, r3
 8004aee:	d0ae      	beq.n	8004a4e <_malloc_r+0x22>
 8004af0:	1b9b      	subs	r3, r3, r6
 8004af2:	50a3      	str	r3, [r4, r2]
 8004af4:	e7ab      	b.n	8004a4e <_malloc_r+0x22>
 8004af6:	42a3      	cmp	r3, r4
 8004af8:	6862      	ldr	r2, [r4, #4]
 8004afa:	d1dd      	bne.n	8004ab8 <_malloc_r+0x8c>
 8004afc:	f8c8 2000 	str.w	r2, [r8]
 8004b00:	e7ec      	b.n	8004adc <_malloc_r+0xb0>
 8004b02:	4623      	mov	r3, r4
 8004b04:	6864      	ldr	r4, [r4, #4]
 8004b06:	e7ac      	b.n	8004a62 <_malloc_r+0x36>
 8004b08:	4634      	mov	r4, r6
 8004b0a:	6876      	ldr	r6, [r6, #4]
 8004b0c:	e7b4      	b.n	8004a78 <_malloc_r+0x4c>
 8004b0e:	4613      	mov	r3, r2
 8004b10:	e7cc      	b.n	8004aac <_malloc_r+0x80>
 8004b12:	230c      	movs	r3, #12
 8004b14:	603b      	str	r3, [r7, #0]
 8004b16:	4638      	mov	r0, r7
 8004b18:	f000 f80e 	bl	8004b38 <__malloc_unlock>
 8004b1c:	e797      	b.n	8004a4e <_malloc_r+0x22>
 8004b1e:	6025      	str	r5, [r4, #0]
 8004b20:	e7dc      	b.n	8004adc <_malloc_r+0xb0>
 8004b22:	605b      	str	r3, [r3, #4]
 8004b24:	deff      	udf	#255	; 0xff
 8004b26:	bf00      	nop
 8004b28:	2000032c 	.word	0x2000032c

08004b2c <__malloc_lock>:
 8004b2c:	4801      	ldr	r0, [pc, #4]	; (8004b34 <__malloc_lock+0x8>)
 8004b2e:	f7ff bf0f 	b.w	8004950 <__retarget_lock_acquire_recursive>
 8004b32:	bf00      	nop
 8004b34:	20000328 	.word	0x20000328

08004b38 <__malloc_unlock>:
 8004b38:	4801      	ldr	r0, [pc, #4]	; (8004b40 <__malloc_unlock+0x8>)
 8004b3a:	f7ff bf0a 	b.w	8004952 <__retarget_lock_release_recursive>
 8004b3e:	bf00      	nop
 8004b40:	20000328 	.word	0x20000328

08004b44 <__ssputs_r>:
 8004b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b48:	688e      	ldr	r6, [r1, #8]
 8004b4a:	461f      	mov	r7, r3
 8004b4c:	42be      	cmp	r6, r7
 8004b4e:	680b      	ldr	r3, [r1, #0]
 8004b50:	4682      	mov	sl, r0
 8004b52:	460c      	mov	r4, r1
 8004b54:	4690      	mov	r8, r2
 8004b56:	d82c      	bhi.n	8004bb2 <__ssputs_r+0x6e>
 8004b58:	898a      	ldrh	r2, [r1, #12]
 8004b5a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004b5e:	d026      	beq.n	8004bae <__ssputs_r+0x6a>
 8004b60:	6965      	ldr	r5, [r4, #20]
 8004b62:	6909      	ldr	r1, [r1, #16]
 8004b64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b68:	eba3 0901 	sub.w	r9, r3, r1
 8004b6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004b70:	1c7b      	adds	r3, r7, #1
 8004b72:	444b      	add	r3, r9
 8004b74:	106d      	asrs	r5, r5, #1
 8004b76:	429d      	cmp	r5, r3
 8004b78:	bf38      	it	cc
 8004b7a:	461d      	movcc	r5, r3
 8004b7c:	0553      	lsls	r3, r2, #21
 8004b7e:	d527      	bpl.n	8004bd0 <__ssputs_r+0x8c>
 8004b80:	4629      	mov	r1, r5
 8004b82:	f7ff ff53 	bl	8004a2c <_malloc_r>
 8004b86:	4606      	mov	r6, r0
 8004b88:	b360      	cbz	r0, 8004be4 <__ssputs_r+0xa0>
 8004b8a:	6921      	ldr	r1, [r4, #16]
 8004b8c:	464a      	mov	r2, r9
 8004b8e:	f000 faeb 	bl	8005168 <memcpy>
 8004b92:	89a3      	ldrh	r3, [r4, #12]
 8004b94:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004b98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b9c:	81a3      	strh	r3, [r4, #12]
 8004b9e:	6126      	str	r6, [r4, #16]
 8004ba0:	6165      	str	r5, [r4, #20]
 8004ba2:	444e      	add	r6, r9
 8004ba4:	eba5 0509 	sub.w	r5, r5, r9
 8004ba8:	6026      	str	r6, [r4, #0]
 8004baa:	60a5      	str	r5, [r4, #8]
 8004bac:	463e      	mov	r6, r7
 8004bae:	42be      	cmp	r6, r7
 8004bb0:	d900      	bls.n	8004bb4 <__ssputs_r+0x70>
 8004bb2:	463e      	mov	r6, r7
 8004bb4:	6820      	ldr	r0, [r4, #0]
 8004bb6:	4632      	mov	r2, r6
 8004bb8:	4641      	mov	r1, r8
 8004bba:	f000 faab 	bl	8005114 <memmove>
 8004bbe:	68a3      	ldr	r3, [r4, #8]
 8004bc0:	1b9b      	subs	r3, r3, r6
 8004bc2:	60a3      	str	r3, [r4, #8]
 8004bc4:	6823      	ldr	r3, [r4, #0]
 8004bc6:	4433      	add	r3, r6
 8004bc8:	6023      	str	r3, [r4, #0]
 8004bca:	2000      	movs	r0, #0
 8004bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bd0:	462a      	mov	r2, r5
 8004bd2:	f000 fad7 	bl	8005184 <_realloc_r>
 8004bd6:	4606      	mov	r6, r0
 8004bd8:	2800      	cmp	r0, #0
 8004bda:	d1e0      	bne.n	8004b9e <__ssputs_r+0x5a>
 8004bdc:	6921      	ldr	r1, [r4, #16]
 8004bde:	4650      	mov	r0, sl
 8004be0:	f7ff feb8 	bl	8004954 <_free_r>
 8004be4:	230c      	movs	r3, #12
 8004be6:	f8ca 3000 	str.w	r3, [sl]
 8004bea:	89a3      	ldrh	r3, [r4, #12]
 8004bec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004bf0:	81a3      	strh	r3, [r4, #12]
 8004bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8004bf6:	e7e9      	b.n	8004bcc <__ssputs_r+0x88>

08004bf8 <_svfiprintf_r>:
 8004bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bfc:	4698      	mov	r8, r3
 8004bfe:	898b      	ldrh	r3, [r1, #12]
 8004c00:	061b      	lsls	r3, r3, #24
 8004c02:	b09d      	sub	sp, #116	; 0x74
 8004c04:	4607      	mov	r7, r0
 8004c06:	460d      	mov	r5, r1
 8004c08:	4614      	mov	r4, r2
 8004c0a:	d50e      	bpl.n	8004c2a <_svfiprintf_r+0x32>
 8004c0c:	690b      	ldr	r3, [r1, #16]
 8004c0e:	b963      	cbnz	r3, 8004c2a <_svfiprintf_r+0x32>
 8004c10:	2140      	movs	r1, #64	; 0x40
 8004c12:	f7ff ff0b 	bl	8004a2c <_malloc_r>
 8004c16:	6028      	str	r0, [r5, #0]
 8004c18:	6128      	str	r0, [r5, #16]
 8004c1a:	b920      	cbnz	r0, 8004c26 <_svfiprintf_r+0x2e>
 8004c1c:	230c      	movs	r3, #12
 8004c1e:	603b      	str	r3, [r7, #0]
 8004c20:	f04f 30ff 	mov.w	r0, #4294967295
 8004c24:	e0d0      	b.n	8004dc8 <_svfiprintf_r+0x1d0>
 8004c26:	2340      	movs	r3, #64	; 0x40
 8004c28:	616b      	str	r3, [r5, #20]
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	9309      	str	r3, [sp, #36]	; 0x24
 8004c2e:	2320      	movs	r3, #32
 8004c30:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004c34:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c38:	2330      	movs	r3, #48	; 0x30
 8004c3a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004de0 <_svfiprintf_r+0x1e8>
 8004c3e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004c42:	f04f 0901 	mov.w	r9, #1
 8004c46:	4623      	mov	r3, r4
 8004c48:	469a      	mov	sl, r3
 8004c4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c4e:	b10a      	cbz	r2, 8004c54 <_svfiprintf_r+0x5c>
 8004c50:	2a25      	cmp	r2, #37	; 0x25
 8004c52:	d1f9      	bne.n	8004c48 <_svfiprintf_r+0x50>
 8004c54:	ebba 0b04 	subs.w	fp, sl, r4
 8004c58:	d00b      	beq.n	8004c72 <_svfiprintf_r+0x7a>
 8004c5a:	465b      	mov	r3, fp
 8004c5c:	4622      	mov	r2, r4
 8004c5e:	4629      	mov	r1, r5
 8004c60:	4638      	mov	r0, r7
 8004c62:	f7ff ff6f 	bl	8004b44 <__ssputs_r>
 8004c66:	3001      	adds	r0, #1
 8004c68:	f000 80a9 	beq.w	8004dbe <_svfiprintf_r+0x1c6>
 8004c6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c6e:	445a      	add	r2, fp
 8004c70:	9209      	str	r2, [sp, #36]	; 0x24
 8004c72:	f89a 3000 	ldrb.w	r3, [sl]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	f000 80a1 	beq.w	8004dbe <_svfiprintf_r+0x1c6>
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	f04f 32ff 	mov.w	r2, #4294967295
 8004c82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c86:	f10a 0a01 	add.w	sl, sl, #1
 8004c8a:	9304      	str	r3, [sp, #16]
 8004c8c:	9307      	str	r3, [sp, #28]
 8004c8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004c92:	931a      	str	r3, [sp, #104]	; 0x68
 8004c94:	4654      	mov	r4, sl
 8004c96:	2205      	movs	r2, #5
 8004c98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c9c:	4850      	ldr	r0, [pc, #320]	; (8004de0 <_svfiprintf_r+0x1e8>)
 8004c9e:	f7fb fac7 	bl	8000230 <memchr>
 8004ca2:	9a04      	ldr	r2, [sp, #16]
 8004ca4:	b9d8      	cbnz	r0, 8004cde <_svfiprintf_r+0xe6>
 8004ca6:	06d0      	lsls	r0, r2, #27
 8004ca8:	bf44      	itt	mi
 8004caa:	2320      	movmi	r3, #32
 8004cac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004cb0:	0711      	lsls	r1, r2, #28
 8004cb2:	bf44      	itt	mi
 8004cb4:	232b      	movmi	r3, #43	; 0x2b
 8004cb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004cba:	f89a 3000 	ldrb.w	r3, [sl]
 8004cbe:	2b2a      	cmp	r3, #42	; 0x2a
 8004cc0:	d015      	beq.n	8004cee <_svfiprintf_r+0xf6>
 8004cc2:	9a07      	ldr	r2, [sp, #28]
 8004cc4:	4654      	mov	r4, sl
 8004cc6:	2000      	movs	r0, #0
 8004cc8:	f04f 0c0a 	mov.w	ip, #10
 8004ccc:	4621      	mov	r1, r4
 8004cce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004cd2:	3b30      	subs	r3, #48	; 0x30
 8004cd4:	2b09      	cmp	r3, #9
 8004cd6:	d94d      	bls.n	8004d74 <_svfiprintf_r+0x17c>
 8004cd8:	b1b0      	cbz	r0, 8004d08 <_svfiprintf_r+0x110>
 8004cda:	9207      	str	r2, [sp, #28]
 8004cdc:	e014      	b.n	8004d08 <_svfiprintf_r+0x110>
 8004cde:	eba0 0308 	sub.w	r3, r0, r8
 8004ce2:	fa09 f303 	lsl.w	r3, r9, r3
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	9304      	str	r3, [sp, #16]
 8004cea:	46a2      	mov	sl, r4
 8004cec:	e7d2      	b.n	8004c94 <_svfiprintf_r+0x9c>
 8004cee:	9b03      	ldr	r3, [sp, #12]
 8004cf0:	1d19      	adds	r1, r3, #4
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	9103      	str	r1, [sp, #12]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	bfbb      	ittet	lt
 8004cfa:	425b      	neglt	r3, r3
 8004cfc:	f042 0202 	orrlt.w	r2, r2, #2
 8004d00:	9307      	strge	r3, [sp, #28]
 8004d02:	9307      	strlt	r3, [sp, #28]
 8004d04:	bfb8      	it	lt
 8004d06:	9204      	strlt	r2, [sp, #16]
 8004d08:	7823      	ldrb	r3, [r4, #0]
 8004d0a:	2b2e      	cmp	r3, #46	; 0x2e
 8004d0c:	d10c      	bne.n	8004d28 <_svfiprintf_r+0x130>
 8004d0e:	7863      	ldrb	r3, [r4, #1]
 8004d10:	2b2a      	cmp	r3, #42	; 0x2a
 8004d12:	d134      	bne.n	8004d7e <_svfiprintf_r+0x186>
 8004d14:	9b03      	ldr	r3, [sp, #12]
 8004d16:	1d1a      	adds	r2, r3, #4
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	9203      	str	r2, [sp, #12]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	bfb8      	it	lt
 8004d20:	f04f 33ff 	movlt.w	r3, #4294967295
 8004d24:	3402      	adds	r4, #2
 8004d26:	9305      	str	r3, [sp, #20]
 8004d28:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004df0 <_svfiprintf_r+0x1f8>
 8004d2c:	7821      	ldrb	r1, [r4, #0]
 8004d2e:	2203      	movs	r2, #3
 8004d30:	4650      	mov	r0, sl
 8004d32:	f7fb fa7d 	bl	8000230 <memchr>
 8004d36:	b138      	cbz	r0, 8004d48 <_svfiprintf_r+0x150>
 8004d38:	9b04      	ldr	r3, [sp, #16]
 8004d3a:	eba0 000a 	sub.w	r0, r0, sl
 8004d3e:	2240      	movs	r2, #64	; 0x40
 8004d40:	4082      	lsls	r2, r0
 8004d42:	4313      	orrs	r3, r2
 8004d44:	3401      	adds	r4, #1
 8004d46:	9304      	str	r3, [sp, #16]
 8004d48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d4c:	4825      	ldr	r0, [pc, #148]	; (8004de4 <_svfiprintf_r+0x1ec>)
 8004d4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004d52:	2206      	movs	r2, #6
 8004d54:	f7fb fa6c 	bl	8000230 <memchr>
 8004d58:	2800      	cmp	r0, #0
 8004d5a:	d038      	beq.n	8004dce <_svfiprintf_r+0x1d6>
 8004d5c:	4b22      	ldr	r3, [pc, #136]	; (8004de8 <_svfiprintf_r+0x1f0>)
 8004d5e:	bb1b      	cbnz	r3, 8004da8 <_svfiprintf_r+0x1b0>
 8004d60:	9b03      	ldr	r3, [sp, #12]
 8004d62:	3307      	adds	r3, #7
 8004d64:	f023 0307 	bic.w	r3, r3, #7
 8004d68:	3308      	adds	r3, #8
 8004d6a:	9303      	str	r3, [sp, #12]
 8004d6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d6e:	4433      	add	r3, r6
 8004d70:	9309      	str	r3, [sp, #36]	; 0x24
 8004d72:	e768      	b.n	8004c46 <_svfiprintf_r+0x4e>
 8004d74:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d78:	460c      	mov	r4, r1
 8004d7a:	2001      	movs	r0, #1
 8004d7c:	e7a6      	b.n	8004ccc <_svfiprintf_r+0xd4>
 8004d7e:	2300      	movs	r3, #0
 8004d80:	3401      	adds	r4, #1
 8004d82:	9305      	str	r3, [sp, #20]
 8004d84:	4619      	mov	r1, r3
 8004d86:	f04f 0c0a 	mov.w	ip, #10
 8004d8a:	4620      	mov	r0, r4
 8004d8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d90:	3a30      	subs	r2, #48	; 0x30
 8004d92:	2a09      	cmp	r2, #9
 8004d94:	d903      	bls.n	8004d9e <_svfiprintf_r+0x1a6>
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d0c6      	beq.n	8004d28 <_svfiprintf_r+0x130>
 8004d9a:	9105      	str	r1, [sp, #20]
 8004d9c:	e7c4      	b.n	8004d28 <_svfiprintf_r+0x130>
 8004d9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004da2:	4604      	mov	r4, r0
 8004da4:	2301      	movs	r3, #1
 8004da6:	e7f0      	b.n	8004d8a <_svfiprintf_r+0x192>
 8004da8:	ab03      	add	r3, sp, #12
 8004daa:	9300      	str	r3, [sp, #0]
 8004dac:	462a      	mov	r2, r5
 8004dae:	4b0f      	ldr	r3, [pc, #60]	; (8004dec <_svfiprintf_r+0x1f4>)
 8004db0:	a904      	add	r1, sp, #16
 8004db2:	4638      	mov	r0, r7
 8004db4:	f3af 8000 	nop.w
 8004db8:	1c42      	adds	r2, r0, #1
 8004dba:	4606      	mov	r6, r0
 8004dbc:	d1d6      	bne.n	8004d6c <_svfiprintf_r+0x174>
 8004dbe:	89ab      	ldrh	r3, [r5, #12]
 8004dc0:	065b      	lsls	r3, r3, #25
 8004dc2:	f53f af2d 	bmi.w	8004c20 <_svfiprintf_r+0x28>
 8004dc6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004dc8:	b01d      	add	sp, #116	; 0x74
 8004dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dce:	ab03      	add	r3, sp, #12
 8004dd0:	9300      	str	r3, [sp, #0]
 8004dd2:	462a      	mov	r2, r5
 8004dd4:	4b05      	ldr	r3, [pc, #20]	; (8004dec <_svfiprintf_r+0x1f4>)
 8004dd6:	a904      	add	r1, sp, #16
 8004dd8:	4638      	mov	r0, r7
 8004dda:	f000 f879 	bl	8004ed0 <_printf_i>
 8004dde:	e7eb      	b.n	8004db8 <_svfiprintf_r+0x1c0>
 8004de0:	0800528c 	.word	0x0800528c
 8004de4:	08005296 	.word	0x08005296
 8004de8:	00000000 	.word	0x00000000
 8004dec:	08004b45 	.word	0x08004b45
 8004df0:	08005292 	.word	0x08005292

08004df4 <_printf_common>:
 8004df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004df8:	4616      	mov	r6, r2
 8004dfa:	4699      	mov	r9, r3
 8004dfc:	688a      	ldr	r2, [r1, #8]
 8004dfe:	690b      	ldr	r3, [r1, #16]
 8004e00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e04:	4293      	cmp	r3, r2
 8004e06:	bfb8      	it	lt
 8004e08:	4613      	movlt	r3, r2
 8004e0a:	6033      	str	r3, [r6, #0]
 8004e0c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004e10:	4607      	mov	r7, r0
 8004e12:	460c      	mov	r4, r1
 8004e14:	b10a      	cbz	r2, 8004e1a <_printf_common+0x26>
 8004e16:	3301      	adds	r3, #1
 8004e18:	6033      	str	r3, [r6, #0]
 8004e1a:	6823      	ldr	r3, [r4, #0]
 8004e1c:	0699      	lsls	r1, r3, #26
 8004e1e:	bf42      	ittt	mi
 8004e20:	6833      	ldrmi	r3, [r6, #0]
 8004e22:	3302      	addmi	r3, #2
 8004e24:	6033      	strmi	r3, [r6, #0]
 8004e26:	6825      	ldr	r5, [r4, #0]
 8004e28:	f015 0506 	ands.w	r5, r5, #6
 8004e2c:	d106      	bne.n	8004e3c <_printf_common+0x48>
 8004e2e:	f104 0a19 	add.w	sl, r4, #25
 8004e32:	68e3      	ldr	r3, [r4, #12]
 8004e34:	6832      	ldr	r2, [r6, #0]
 8004e36:	1a9b      	subs	r3, r3, r2
 8004e38:	42ab      	cmp	r3, r5
 8004e3a:	dc26      	bgt.n	8004e8a <_printf_common+0x96>
 8004e3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e40:	1e13      	subs	r3, r2, #0
 8004e42:	6822      	ldr	r2, [r4, #0]
 8004e44:	bf18      	it	ne
 8004e46:	2301      	movne	r3, #1
 8004e48:	0692      	lsls	r2, r2, #26
 8004e4a:	d42b      	bmi.n	8004ea4 <_printf_common+0xb0>
 8004e4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e50:	4649      	mov	r1, r9
 8004e52:	4638      	mov	r0, r7
 8004e54:	47c0      	blx	r8
 8004e56:	3001      	adds	r0, #1
 8004e58:	d01e      	beq.n	8004e98 <_printf_common+0xa4>
 8004e5a:	6823      	ldr	r3, [r4, #0]
 8004e5c:	6922      	ldr	r2, [r4, #16]
 8004e5e:	f003 0306 	and.w	r3, r3, #6
 8004e62:	2b04      	cmp	r3, #4
 8004e64:	bf02      	ittt	eq
 8004e66:	68e5      	ldreq	r5, [r4, #12]
 8004e68:	6833      	ldreq	r3, [r6, #0]
 8004e6a:	1aed      	subeq	r5, r5, r3
 8004e6c:	68a3      	ldr	r3, [r4, #8]
 8004e6e:	bf0c      	ite	eq
 8004e70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e74:	2500      	movne	r5, #0
 8004e76:	4293      	cmp	r3, r2
 8004e78:	bfc4      	itt	gt
 8004e7a:	1a9b      	subgt	r3, r3, r2
 8004e7c:	18ed      	addgt	r5, r5, r3
 8004e7e:	2600      	movs	r6, #0
 8004e80:	341a      	adds	r4, #26
 8004e82:	42b5      	cmp	r5, r6
 8004e84:	d11a      	bne.n	8004ebc <_printf_common+0xc8>
 8004e86:	2000      	movs	r0, #0
 8004e88:	e008      	b.n	8004e9c <_printf_common+0xa8>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	4652      	mov	r2, sl
 8004e8e:	4649      	mov	r1, r9
 8004e90:	4638      	mov	r0, r7
 8004e92:	47c0      	blx	r8
 8004e94:	3001      	adds	r0, #1
 8004e96:	d103      	bne.n	8004ea0 <_printf_common+0xac>
 8004e98:	f04f 30ff 	mov.w	r0, #4294967295
 8004e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ea0:	3501      	adds	r5, #1
 8004ea2:	e7c6      	b.n	8004e32 <_printf_common+0x3e>
 8004ea4:	18e1      	adds	r1, r4, r3
 8004ea6:	1c5a      	adds	r2, r3, #1
 8004ea8:	2030      	movs	r0, #48	; 0x30
 8004eaa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004eae:	4422      	add	r2, r4
 8004eb0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004eb4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004eb8:	3302      	adds	r3, #2
 8004eba:	e7c7      	b.n	8004e4c <_printf_common+0x58>
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	4622      	mov	r2, r4
 8004ec0:	4649      	mov	r1, r9
 8004ec2:	4638      	mov	r0, r7
 8004ec4:	47c0      	blx	r8
 8004ec6:	3001      	adds	r0, #1
 8004ec8:	d0e6      	beq.n	8004e98 <_printf_common+0xa4>
 8004eca:	3601      	adds	r6, #1
 8004ecc:	e7d9      	b.n	8004e82 <_printf_common+0x8e>
	...

08004ed0 <_printf_i>:
 8004ed0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ed4:	7e0f      	ldrb	r7, [r1, #24]
 8004ed6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004ed8:	2f78      	cmp	r7, #120	; 0x78
 8004eda:	4691      	mov	r9, r2
 8004edc:	4680      	mov	r8, r0
 8004ede:	460c      	mov	r4, r1
 8004ee0:	469a      	mov	sl, r3
 8004ee2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004ee6:	d807      	bhi.n	8004ef8 <_printf_i+0x28>
 8004ee8:	2f62      	cmp	r7, #98	; 0x62
 8004eea:	d80a      	bhi.n	8004f02 <_printf_i+0x32>
 8004eec:	2f00      	cmp	r7, #0
 8004eee:	f000 80d4 	beq.w	800509a <_printf_i+0x1ca>
 8004ef2:	2f58      	cmp	r7, #88	; 0x58
 8004ef4:	f000 80c0 	beq.w	8005078 <_printf_i+0x1a8>
 8004ef8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004efc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004f00:	e03a      	b.n	8004f78 <_printf_i+0xa8>
 8004f02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004f06:	2b15      	cmp	r3, #21
 8004f08:	d8f6      	bhi.n	8004ef8 <_printf_i+0x28>
 8004f0a:	a101      	add	r1, pc, #4	; (adr r1, 8004f10 <_printf_i+0x40>)
 8004f0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f10:	08004f69 	.word	0x08004f69
 8004f14:	08004f7d 	.word	0x08004f7d
 8004f18:	08004ef9 	.word	0x08004ef9
 8004f1c:	08004ef9 	.word	0x08004ef9
 8004f20:	08004ef9 	.word	0x08004ef9
 8004f24:	08004ef9 	.word	0x08004ef9
 8004f28:	08004f7d 	.word	0x08004f7d
 8004f2c:	08004ef9 	.word	0x08004ef9
 8004f30:	08004ef9 	.word	0x08004ef9
 8004f34:	08004ef9 	.word	0x08004ef9
 8004f38:	08004ef9 	.word	0x08004ef9
 8004f3c:	08005081 	.word	0x08005081
 8004f40:	08004fa9 	.word	0x08004fa9
 8004f44:	0800503b 	.word	0x0800503b
 8004f48:	08004ef9 	.word	0x08004ef9
 8004f4c:	08004ef9 	.word	0x08004ef9
 8004f50:	080050a3 	.word	0x080050a3
 8004f54:	08004ef9 	.word	0x08004ef9
 8004f58:	08004fa9 	.word	0x08004fa9
 8004f5c:	08004ef9 	.word	0x08004ef9
 8004f60:	08004ef9 	.word	0x08004ef9
 8004f64:	08005043 	.word	0x08005043
 8004f68:	682b      	ldr	r3, [r5, #0]
 8004f6a:	1d1a      	adds	r2, r3, #4
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	602a      	str	r2, [r5, #0]
 8004f70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e09f      	b.n	80050bc <_printf_i+0x1ec>
 8004f7c:	6820      	ldr	r0, [r4, #0]
 8004f7e:	682b      	ldr	r3, [r5, #0]
 8004f80:	0607      	lsls	r7, r0, #24
 8004f82:	f103 0104 	add.w	r1, r3, #4
 8004f86:	6029      	str	r1, [r5, #0]
 8004f88:	d501      	bpl.n	8004f8e <_printf_i+0xbe>
 8004f8a:	681e      	ldr	r6, [r3, #0]
 8004f8c:	e003      	b.n	8004f96 <_printf_i+0xc6>
 8004f8e:	0646      	lsls	r6, r0, #25
 8004f90:	d5fb      	bpl.n	8004f8a <_printf_i+0xba>
 8004f92:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004f96:	2e00      	cmp	r6, #0
 8004f98:	da03      	bge.n	8004fa2 <_printf_i+0xd2>
 8004f9a:	232d      	movs	r3, #45	; 0x2d
 8004f9c:	4276      	negs	r6, r6
 8004f9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fa2:	485a      	ldr	r0, [pc, #360]	; (800510c <_printf_i+0x23c>)
 8004fa4:	230a      	movs	r3, #10
 8004fa6:	e012      	b.n	8004fce <_printf_i+0xfe>
 8004fa8:	682b      	ldr	r3, [r5, #0]
 8004faa:	6820      	ldr	r0, [r4, #0]
 8004fac:	1d19      	adds	r1, r3, #4
 8004fae:	6029      	str	r1, [r5, #0]
 8004fb0:	0605      	lsls	r5, r0, #24
 8004fb2:	d501      	bpl.n	8004fb8 <_printf_i+0xe8>
 8004fb4:	681e      	ldr	r6, [r3, #0]
 8004fb6:	e002      	b.n	8004fbe <_printf_i+0xee>
 8004fb8:	0641      	lsls	r1, r0, #25
 8004fba:	d5fb      	bpl.n	8004fb4 <_printf_i+0xe4>
 8004fbc:	881e      	ldrh	r6, [r3, #0]
 8004fbe:	4853      	ldr	r0, [pc, #332]	; (800510c <_printf_i+0x23c>)
 8004fc0:	2f6f      	cmp	r7, #111	; 0x6f
 8004fc2:	bf0c      	ite	eq
 8004fc4:	2308      	moveq	r3, #8
 8004fc6:	230a      	movne	r3, #10
 8004fc8:	2100      	movs	r1, #0
 8004fca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004fce:	6865      	ldr	r5, [r4, #4]
 8004fd0:	60a5      	str	r5, [r4, #8]
 8004fd2:	2d00      	cmp	r5, #0
 8004fd4:	bfa2      	ittt	ge
 8004fd6:	6821      	ldrge	r1, [r4, #0]
 8004fd8:	f021 0104 	bicge.w	r1, r1, #4
 8004fdc:	6021      	strge	r1, [r4, #0]
 8004fde:	b90e      	cbnz	r6, 8004fe4 <_printf_i+0x114>
 8004fe0:	2d00      	cmp	r5, #0
 8004fe2:	d04b      	beq.n	800507c <_printf_i+0x1ac>
 8004fe4:	4615      	mov	r5, r2
 8004fe6:	fbb6 f1f3 	udiv	r1, r6, r3
 8004fea:	fb03 6711 	mls	r7, r3, r1, r6
 8004fee:	5dc7      	ldrb	r7, [r0, r7]
 8004ff0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004ff4:	4637      	mov	r7, r6
 8004ff6:	42bb      	cmp	r3, r7
 8004ff8:	460e      	mov	r6, r1
 8004ffa:	d9f4      	bls.n	8004fe6 <_printf_i+0x116>
 8004ffc:	2b08      	cmp	r3, #8
 8004ffe:	d10b      	bne.n	8005018 <_printf_i+0x148>
 8005000:	6823      	ldr	r3, [r4, #0]
 8005002:	07de      	lsls	r6, r3, #31
 8005004:	d508      	bpl.n	8005018 <_printf_i+0x148>
 8005006:	6923      	ldr	r3, [r4, #16]
 8005008:	6861      	ldr	r1, [r4, #4]
 800500a:	4299      	cmp	r1, r3
 800500c:	bfde      	ittt	le
 800500e:	2330      	movle	r3, #48	; 0x30
 8005010:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005014:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005018:	1b52      	subs	r2, r2, r5
 800501a:	6122      	str	r2, [r4, #16]
 800501c:	f8cd a000 	str.w	sl, [sp]
 8005020:	464b      	mov	r3, r9
 8005022:	aa03      	add	r2, sp, #12
 8005024:	4621      	mov	r1, r4
 8005026:	4640      	mov	r0, r8
 8005028:	f7ff fee4 	bl	8004df4 <_printf_common>
 800502c:	3001      	adds	r0, #1
 800502e:	d14a      	bne.n	80050c6 <_printf_i+0x1f6>
 8005030:	f04f 30ff 	mov.w	r0, #4294967295
 8005034:	b004      	add	sp, #16
 8005036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800503a:	6823      	ldr	r3, [r4, #0]
 800503c:	f043 0320 	orr.w	r3, r3, #32
 8005040:	6023      	str	r3, [r4, #0]
 8005042:	4833      	ldr	r0, [pc, #204]	; (8005110 <_printf_i+0x240>)
 8005044:	2778      	movs	r7, #120	; 0x78
 8005046:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800504a:	6823      	ldr	r3, [r4, #0]
 800504c:	6829      	ldr	r1, [r5, #0]
 800504e:	061f      	lsls	r7, r3, #24
 8005050:	f851 6b04 	ldr.w	r6, [r1], #4
 8005054:	d402      	bmi.n	800505c <_printf_i+0x18c>
 8005056:	065f      	lsls	r7, r3, #25
 8005058:	bf48      	it	mi
 800505a:	b2b6      	uxthmi	r6, r6
 800505c:	07df      	lsls	r7, r3, #31
 800505e:	bf48      	it	mi
 8005060:	f043 0320 	orrmi.w	r3, r3, #32
 8005064:	6029      	str	r1, [r5, #0]
 8005066:	bf48      	it	mi
 8005068:	6023      	strmi	r3, [r4, #0]
 800506a:	b91e      	cbnz	r6, 8005074 <_printf_i+0x1a4>
 800506c:	6823      	ldr	r3, [r4, #0]
 800506e:	f023 0320 	bic.w	r3, r3, #32
 8005072:	6023      	str	r3, [r4, #0]
 8005074:	2310      	movs	r3, #16
 8005076:	e7a7      	b.n	8004fc8 <_printf_i+0xf8>
 8005078:	4824      	ldr	r0, [pc, #144]	; (800510c <_printf_i+0x23c>)
 800507a:	e7e4      	b.n	8005046 <_printf_i+0x176>
 800507c:	4615      	mov	r5, r2
 800507e:	e7bd      	b.n	8004ffc <_printf_i+0x12c>
 8005080:	682b      	ldr	r3, [r5, #0]
 8005082:	6826      	ldr	r6, [r4, #0]
 8005084:	6961      	ldr	r1, [r4, #20]
 8005086:	1d18      	adds	r0, r3, #4
 8005088:	6028      	str	r0, [r5, #0]
 800508a:	0635      	lsls	r5, r6, #24
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	d501      	bpl.n	8005094 <_printf_i+0x1c4>
 8005090:	6019      	str	r1, [r3, #0]
 8005092:	e002      	b.n	800509a <_printf_i+0x1ca>
 8005094:	0670      	lsls	r0, r6, #25
 8005096:	d5fb      	bpl.n	8005090 <_printf_i+0x1c0>
 8005098:	8019      	strh	r1, [r3, #0]
 800509a:	2300      	movs	r3, #0
 800509c:	6123      	str	r3, [r4, #16]
 800509e:	4615      	mov	r5, r2
 80050a0:	e7bc      	b.n	800501c <_printf_i+0x14c>
 80050a2:	682b      	ldr	r3, [r5, #0]
 80050a4:	1d1a      	adds	r2, r3, #4
 80050a6:	602a      	str	r2, [r5, #0]
 80050a8:	681d      	ldr	r5, [r3, #0]
 80050aa:	6862      	ldr	r2, [r4, #4]
 80050ac:	2100      	movs	r1, #0
 80050ae:	4628      	mov	r0, r5
 80050b0:	f7fb f8be 	bl	8000230 <memchr>
 80050b4:	b108      	cbz	r0, 80050ba <_printf_i+0x1ea>
 80050b6:	1b40      	subs	r0, r0, r5
 80050b8:	6060      	str	r0, [r4, #4]
 80050ba:	6863      	ldr	r3, [r4, #4]
 80050bc:	6123      	str	r3, [r4, #16]
 80050be:	2300      	movs	r3, #0
 80050c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050c4:	e7aa      	b.n	800501c <_printf_i+0x14c>
 80050c6:	6923      	ldr	r3, [r4, #16]
 80050c8:	462a      	mov	r2, r5
 80050ca:	4649      	mov	r1, r9
 80050cc:	4640      	mov	r0, r8
 80050ce:	47d0      	blx	sl
 80050d0:	3001      	adds	r0, #1
 80050d2:	d0ad      	beq.n	8005030 <_printf_i+0x160>
 80050d4:	6823      	ldr	r3, [r4, #0]
 80050d6:	079b      	lsls	r3, r3, #30
 80050d8:	d413      	bmi.n	8005102 <_printf_i+0x232>
 80050da:	68e0      	ldr	r0, [r4, #12]
 80050dc:	9b03      	ldr	r3, [sp, #12]
 80050de:	4298      	cmp	r0, r3
 80050e0:	bfb8      	it	lt
 80050e2:	4618      	movlt	r0, r3
 80050e4:	e7a6      	b.n	8005034 <_printf_i+0x164>
 80050e6:	2301      	movs	r3, #1
 80050e8:	4632      	mov	r2, r6
 80050ea:	4649      	mov	r1, r9
 80050ec:	4640      	mov	r0, r8
 80050ee:	47d0      	blx	sl
 80050f0:	3001      	adds	r0, #1
 80050f2:	d09d      	beq.n	8005030 <_printf_i+0x160>
 80050f4:	3501      	adds	r5, #1
 80050f6:	68e3      	ldr	r3, [r4, #12]
 80050f8:	9903      	ldr	r1, [sp, #12]
 80050fa:	1a5b      	subs	r3, r3, r1
 80050fc:	42ab      	cmp	r3, r5
 80050fe:	dcf2      	bgt.n	80050e6 <_printf_i+0x216>
 8005100:	e7eb      	b.n	80050da <_printf_i+0x20a>
 8005102:	2500      	movs	r5, #0
 8005104:	f104 0619 	add.w	r6, r4, #25
 8005108:	e7f5      	b.n	80050f6 <_printf_i+0x226>
 800510a:	bf00      	nop
 800510c:	0800529d 	.word	0x0800529d
 8005110:	080052ae 	.word	0x080052ae

08005114 <memmove>:
 8005114:	4288      	cmp	r0, r1
 8005116:	b510      	push	{r4, lr}
 8005118:	eb01 0402 	add.w	r4, r1, r2
 800511c:	d902      	bls.n	8005124 <memmove+0x10>
 800511e:	4284      	cmp	r4, r0
 8005120:	4623      	mov	r3, r4
 8005122:	d807      	bhi.n	8005134 <memmove+0x20>
 8005124:	1e43      	subs	r3, r0, #1
 8005126:	42a1      	cmp	r1, r4
 8005128:	d008      	beq.n	800513c <memmove+0x28>
 800512a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800512e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005132:	e7f8      	b.n	8005126 <memmove+0x12>
 8005134:	4402      	add	r2, r0
 8005136:	4601      	mov	r1, r0
 8005138:	428a      	cmp	r2, r1
 800513a:	d100      	bne.n	800513e <memmove+0x2a>
 800513c:	bd10      	pop	{r4, pc}
 800513e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005142:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005146:	e7f7      	b.n	8005138 <memmove+0x24>

08005148 <_sbrk_r>:
 8005148:	b538      	push	{r3, r4, r5, lr}
 800514a:	4d06      	ldr	r5, [pc, #24]	; (8005164 <_sbrk_r+0x1c>)
 800514c:	2300      	movs	r3, #0
 800514e:	4604      	mov	r4, r0
 8005150:	4608      	mov	r0, r1
 8005152:	602b      	str	r3, [r5, #0]
 8005154:	f7fb ff42 	bl	8000fdc <_sbrk>
 8005158:	1c43      	adds	r3, r0, #1
 800515a:	d102      	bne.n	8005162 <_sbrk_r+0x1a>
 800515c:	682b      	ldr	r3, [r5, #0]
 800515e:	b103      	cbz	r3, 8005162 <_sbrk_r+0x1a>
 8005160:	6023      	str	r3, [r4, #0]
 8005162:	bd38      	pop	{r3, r4, r5, pc}
 8005164:	20000324 	.word	0x20000324

08005168 <memcpy>:
 8005168:	440a      	add	r2, r1
 800516a:	4291      	cmp	r1, r2
 800516c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005170:	d100      	bne.n	8005174 <memcpy+0xc>
 8005172:	4770      	bx	lr
 8005174:	b510      	push	{r4, lr}
 8005176:	f811 4b01 	ldrb.w	r4, [r1], #1
 800517a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800517e:	4291      	cmp	r1, r2
 8005180:	d1f9      	bne.n	8005176 <memcpy+0xe>
 8005182:	bd10      	pop	{r4, pc}

08005184 <_realloc_r>:
 8005184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005188:	4680      	mov	r8, r0
 800518a:	4614      	mov	r4, r2
 800518c:	460e      	mov	r6, r1
 800518e:	b921      	cbnz	r1, 800519a <_realloc_r+0x16>
 8005190:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005194:	4611      	mov	r1, r2
 8005196:	f7ff bc49 	b.w	8004a2c <_malloc_r>
 800519a:	b92a      	cbnz	r2, 80051a8 <_realloc_r+0x24>
 800519c:	f7ff fbda 	bl	8004954 <_free_r>
 80051a0:	4625      	mov	r5, r4
 80051a2:	4628      	mov	r0, r5
 80051a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051a8:	f000 f81b 	bl	80051e2 <_malloc_usable_size_r>
 80051ac:	4284      	cmp	r4, r0
 80051ae:	4607      	mov	r7, r0
 80051b0:	d802      	bhi.n	80051b8 <_realloc_r+0x34>
 80051b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80051b6:	d812      	bhi.n	80051de <_realloc_r+0x5a>
 80051b8:	4621      	mov	r1, r4
 80051ba:	4640      	mov	r0, r8
 80051bc:	f7ff fc36 	bl	8004a2c <_malloc_r>
 80051c0:	4605      	mov	r5, r0
 80051c2:	2800      	cmp	r0, #0
 80051c4:	d0ed      	beq.n	80051a2 <_realloc_r+0x1e>
 80051c6:	42bc      	cmp	r4, r7
 80051c8:	4622      	mov	r2, r4
 80051ca:	4631      	mov	r1, r6
 80051cc:	bf28      	it	cs
 80051ce:	463a      	movcs	r2, r7
 80051d0:	f7ff ffca 	bl	8005168 <memcpy>
 80051d4:	4631      	mov	r1, r6
 80051d6:	4640      	mov	r0, r8
 80051d8:	f7ff fbbc 	bl	8004954 <_free_r>
 80051dc:	e7e1      	b.n	80051a2 <_realloc_r+0x1e>
 80051de:	4635      	mov	r5, r6
 80051e0:	e7df      	b.n	80051a2 <_realloc_r+0x1e>

080051e2 <_malloc_usable_size_r>:
 80051e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051e6:	1f18      	subs	r0, r3, #4
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	bfbc      	itt	lt
 80051ec:	580b      	ldrlt	r3, [r1, r0]
 80051ee:	18c0      	addlt	r0, r0, r3
 80051f0:	4770      	bx	lr
	...

080051f4 <_init>:
 80051f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051f6:	bf00      	nop
 80051f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051fa:	bc08      	pop	{r3}
 80051fc:	469e      	mov	lr, r3
 80051fe:	4770      	bx	lr

08005200 <_fini>:
 8005200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005202:	bf00      	nop
 8005204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005206:	bc08      	pop	{r3}
 8005208:	469e      	mov	lr, r3
 800520a:	4770      	bx	lr
