#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Sep 15 15:31:32 2015
# Process ID: 15863
# Log file: /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/impl_1/trigger_logic_AXI.vdi
# Journal file: /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source trigger_logic_AXI.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'backend_logic/prescaler_delay_buffer/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'backend_logic/pulser_delay_buffer/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[0].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[1].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[2].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[3].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[4].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[5].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[6].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[7].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[8].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[9].inputX/delaymem'
INFO: [Netlist 29-17] Analyzing 227 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc]
Finished Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  OBUFDS => OBUFDS: 9 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1332.285 ; gain = 327.152 ; free physical = 3802 ; free virtual = 27434
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1354.316 ; gain = 12.027 ; free physical = 3798 ; free virtual = 27430
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dc26832a

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1896.988 ; gain = 0.000 ; free physical = 3347 ; free virtual = 26980

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 31 cells.
Phase 2 Constant Propagation | Checksum: 1401c82bd

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1896.988 ; gain = 0.000 ; free physical = 3347 ; free virtual = 26979

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 489 unconnected nets.
INFO: [Opt 31-11] Eliminated 38 unconnected cells.
Phase 3 Sweep | Checksum: 1d8f6bf42

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1896.988 ; gain = 0.000 ; free physical = 3347 ; free virtual = 26979

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1896.988 ; gain = 0.000 ; free physical = 3347 ; free virtual = 26979
Ending Logic Optimization Task | Checksum: 1d8f6bf42

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1896.988 ; gain = 0.000 ; free physical = 3347 ; free virtual = 26979
Implement Debug Cores | Checksum: 1fde976af
Logic Optimization | Checksum: 1fde976af

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 1d8f6bf42

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1960.996 ; gain = 0.000 ; free physical = 3320 ; free virtual = 26953
Ending Power Optimization Task | Checksum: 1d8f6bf42

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1960.996 ; gain = 64.008 ; free physical = 3320 ; free virtual = 26953
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1960.996 ; gain = 628.711 ; free physical = 3320 ; free virtual = 26953
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2001.004 ; gain = 0.000 ; free physical = 3320 ; free virtual = 26953
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/impl_1/trigger_logic_AXI_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1772f3c4e

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2001.004 ; gain = 0.000 ; free physical = 3316 ; free virtual = 26949

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.004 ; gain = 0.000 ; free physical = 3316 ; free virtual = 26949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.004 ; gain = 0.000 ; free physical = 3316 ; free virtual = 26949

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 84dc2c83

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2001.004 ; gain = 0.000 ; free physical = 3316 ; free virtual = 26949
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 84dc2c83

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2061.027 ; gain = 60.023 ; free physical = 3266 ; free virtual = 26899

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 84dc2c83

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2061.027 ; gain = 60.023 ; free physical = 3266 ; free virtual = 26899

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 44486054

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2061.027 ; gain = 60.023 ; free physical = 3266 ; free virtual = 26899
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6f064b5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2061.027 ; gain = 60.023 ; free physical = 3266 ; free virtual = 26899

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design
Phase 2.2.1 Place Init Design | Checksum: 9da41993

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2061.027 ; gain = 60.023 ; free physical = 3266 ; free virtual = 26899
Phase 2.2 Build Placer Netlist Model | Checksum: 9da41993

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2061.027 ; gain = 60.023 ; free physical = 3266 ; free virtual = 26899

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 9da41993

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2061.027 ; gain = 60.023 ; free physical = 3266 ; free virtual = 26899
Phase 2.3 Constrain Clocks/Macros | Checksum: 9da41993

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2061.027 ; gain = 60.023 ; free physical = 3266 ; free virtual = 26899
Phase 2 Placer Initialization | Checksum: 9da41993

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2061.027 ; gain = 60.023 ; free physical = 3266 ; free virtual = 26899

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 149df8332

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 149df8332

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 19f7baacb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 16954d5a2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: c8b6fab2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: c8b6fab2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: c8b6fab2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: c8b6fab2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897
Phase 4.4 Small Shape Detail Placement | Checksum: c8b6fab2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: c8b6fab2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897
Phase 4 Detail Placement | Checksum: c8b6fab2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 22536d253

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: 22536d253

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 22536d253

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 22536d253

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: 22536d253

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 151d2f9bb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 151d2f9bb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897
Ending Placer Task | Checksum: a6190090

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2113.043 ; gain = 112.039 ; free physical = 3264 ; free virtual = 26897
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2113.043 ; gain = 0.000 ; free physical = 3260 ; free virtual = 26897
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2113.043 ; gain = 0.000 ; free physical = 3263 ; free virtual = 26897
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2113.043 ; gain = 0.000 ; free physical = 3261 ; free virtual = 26895
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2113.043 ; gain = 0.000 ; free physical = 3262 ; free virtual = 26896
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 3781915a

Time (s): cpu = 00:01:23 ; elapsed = 00:01:06 . Memory (MB): peak = 2194.086 ; gain = 81.043 ; free physical = 3104 ; free virtual = 26738

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 3781915a

Time (s): cpu = 00:01:23 ; elapsed = 00:01:06 . Memory (MB): peak = 2194.086 ; gain = 81.043 ; free physical = 3069 ; free virtual = 26703
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: e2a6aff6

Time (s): cpu = 00:01:24 ; elapsed = 00:01:07 . Memory (MB): peak = 2227.586 ; gain = 114.543 ; free physical = 3030 ; free virtual = 26664

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16778030f

Time (s): cpu = 00:01:26 ; elapsed = 00:01:08 . Memory (MB): peak = 2227.586 ; gain = 114.543 ; free physical = 3030 ; free virtual = 26664

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 148870252

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 2227.586 ; gain = 114.543 ; free physical = 3029 ; free virtual = 26663
Phase 4 Rip-up And Reroute | Checksum: 148870252

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 2227.586 ; gain = 114.543 ; free physical = 3029 ; free virtual = 26663

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 148870252

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 2227.586 ; gain = 114.543 ; free physical = 3029 ; free virtual = 26663

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 148870252

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 2227.586 ; gain = 114.543 ; free physical = 3029 ; free virtual = 26663

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.201194 %
  Global Horizontal Routing Utilization  = 0.371778 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 33.3333%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
Phase 7 Route finalize | Checksum: 148870252

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 2227.586 ; gain = 114.543 ; free physical = 3029 ; free virtual = 26663

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 148870252

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 2227.586 ; gain = 114.543 ; free physical = 3029 ; free virtual = 26663

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e3237ec5

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2227.586 ; gain = 114.543 ; free physical = 3029 ; free virtual = 26663
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2227.586 ; gain = 114.543 ; free physical = 3029 ; free virtual = 26663

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:10 . Memory (MB): peak = 2227.586 ; gain = 114.543 ; free physical = 3029 ; free virtual = 26663
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2237.590 ; gain = 0.000 ; free physical = 3025 ; free virtual = 26663
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/impl_1/trigger_logic_AXI_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Sep 15 15:33:40 2015...
