
---------- Begin Simulation Statistics ----------
final_tick                               1234153557000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61534                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701956                       # Number of bytes of host memory used
host_op_rate                                    61714                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23346.77                       # Real time elapsed on the host
host_tick_rate                               52861861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436611781                       # Number of instructions simulated
sim_ops                                    1440815549                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.234154                       # Number of seconds simulated
sim_ticks                                1234153557000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.762565                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              180264116                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           210189745                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13307438                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        280708139                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23632247                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24805303                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1173056                       # Number of indirect misses.
system.cpu0.branchPred.lookups              356354423                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188000                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100287                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8737742                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329548045                       # Number of branches committed
system.cpu0.commit.bw_lim_events             48563262                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309785                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       94339777                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316561652                       # Number of instructions committed
system.cpu0.commit.committedOps            1318665236                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2303922745                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.572357                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.429492                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1719292421     74.62%     74.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    334967640     14.54%     89.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     80287293      3.48%     92.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     79413676      3.45%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27189390      1.18%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3256299      0.14%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5332517      0.23%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5620247      0.24%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     48563262      2.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2303922745                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143879                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273933211                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173342                       # Number of loads committed
system.cpu0.commit.membars                    4203741                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203750      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742070190     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273617     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185965     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318665236                       # Class of committed instruction
system.cpu0.commit.refs                     558459617                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316561652                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318665236                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.867475                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.867475                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            470382139                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4621180                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177550926                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1435807758                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               837308185                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                997430762                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8749145                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12322348                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7764202                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  356354423                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                258333419                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1478126535                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4063813                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          235                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1465666074                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26637684                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144939                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         830188798                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         203896363                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.596127                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2321634433                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.632629                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.872588                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1266084980     54.53%     54.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               784772315     33.80%     88.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               165286231      7.12%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                83414353      3.59%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11848117      0.51%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7726033      0.33%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  397113      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101632      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3659      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2321634433                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      31                       # number of floating regfile writes
system.cpu0.idleCycles                      137011363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8873341                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               341087162                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.568268                       # Inst execution rate
system.cpu0.iew.exec_refs                   605778089                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 161778857                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              373256485                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            442541956                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2457260                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5710622                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           163115746                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1412942120                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            443999232                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9811368                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1397170072                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2213717                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8875385                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8749145                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13660296                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       503321                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26510330                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        38587                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10977                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6765267                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37368614                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9829471                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10977                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       757723                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8115618                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                626183140                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1383648195                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.852139                       # average fanout of values written-back
system.cpu0.iew.wb_producers                533595139                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.562768                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1383751233                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1715171569                       # number of integer regfile reads
system.cpu0.int_regfile_writes              890627399                       # number of integer regfile writes
system.cpu0.ipc                              0.535482                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.535482                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205628      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            781416738     55.54%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834744      0.84%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100433      0.15%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           447606127     31.81%     88.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          159817705     11.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             12      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1406981441                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     69                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                135                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                67                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3492749                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002482                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 759034     21.73%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2169597     62.12%     83.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               564115     16.15%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1406268493                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5139370076                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1383648129                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1507229035                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1405579396                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1406981441                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7362724                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       94276880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           280148                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1052939                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     24168000                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2321634433                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.606031                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.826330                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1302024398     56.08%     56.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          715350316     30.81%     86.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          248588125     10.71%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39411730      1.70%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10184663      0.44%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2006890      0.09%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3263243      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             573419      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             231649      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2321634433                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.572259                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19215177                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4229770                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           442541956                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          163115746                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1912                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2458645796                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9661382                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              401978628                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845204728                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14216071                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               849223960                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14475048                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12341                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1750350645                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1426371293                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          925069231                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                991161715                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              39975627                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8749145                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             70140822                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                79864498                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1750350588                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        380163                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5884                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33312371                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5882                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3668340251                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2843765360                       # The number of ROB writes
system.cpu0.timesIdled                       20618736                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1868                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.482129                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21357570                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23604186                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2836151                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31567254                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1085854                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1109206                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           23352                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36321240                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48387                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2009332                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28116301                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4448910                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300697                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19095464                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120050129                       # Number of instructions committed
system.cpu1.commit.committedOps             122150313                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    490166847                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.249201                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.028082                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    442921369     90.36%     90.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     22813676      4.65%     95.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7740740      1.58%     96.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6984364      1.42%     98.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1882556      0.38%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       824251      0.17%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2197561      0.45%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       353420      0.07%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4448910      0.91%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    490166847                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797579                       # Number of function calls committed.
system.cpu1.commit.int_insts                116587714                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173524                       # Number of loads committed
system.cpu1.commit.membars                    4200130                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200130      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76657543     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273526     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018970      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122150313                       # Class of committed instruction
system.cpu1.commit.refs                      41292508                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120050129                       # Number of Instructions Simulated
system.cpu1.committedOps                    122150313                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.123517                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.123517                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            394850882                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               873715                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20273555                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             147934359                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26531092                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65192280                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2011715                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2057762                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5318589                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36321240                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23519527                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    464934191                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               298460                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     153831775                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5677068                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.073372                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          26131813                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22443424                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.310753                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         493904558                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.315713                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.749000                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               394904685     79.96%     79.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63397314     12.84%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19291257      3.91%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12720465      2.58%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2642940      0.54%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  468938      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  478247      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     570      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           493904558                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1124199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2136860                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31006105                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.274320                       # Inst execution rate
system.cpu1.iew.exec_refs                    46395490                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11524417                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              321896296                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35113271                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100645                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1966453                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11930285                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          141195718                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34871073                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1868604                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135796170                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1793500                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5843146                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2011715                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10318468                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       221254                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1119081                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30927                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3145                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        18436                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4939747                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       811301                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3145                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       550463                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1586397                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 81334988                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133903783                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.831058                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 67594089                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.270497                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133989688                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171939505                       # number of integer regfile reads
system.cpu1.int_regfile_writes               90395574                       # number of integer regfile writes
system.cpu1.ipc                              0.242511                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.242511                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200240      3.05%      3.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86522495     62.85%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37439173     27.20%     93.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9502718      6.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             137664774                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3274411                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023785                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 842916     25.74%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1897507     57.95%     83.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               533985     16.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             136738930                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         772803031                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133903771                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        160243546                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134894848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                137664774                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300870                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19045404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           294541                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           173                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7990934                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    493904558                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.278727                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.783659                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          413039126     83.63%     83.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           49022313      9.93%     93.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18774894      3.80%     97.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6245184      1.26%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4117339      0.83%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1125422      0.23%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             966321      0.20%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             448943      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             165016      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      493904558                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.278094                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13932450                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1400805                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35113271                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11930285                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    110                       # number of misc regfile reads
system.cpu1.numCycles                       495028757                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1973271083                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              346539545                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81679310                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14178333                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30182165                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3709102                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                32903                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            185080968                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             145666380                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           98044583                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65275694                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              31196768                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2011715                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             49867125                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16365273                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       185080956                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28314                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               608                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 31389517                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           607                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   626963467                       # The number of ROB reads
system.cpu1.rob.rob_writes                  286240909                       # The number of ROB writes
system.cpu1.timesIdled                          52104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6150595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12198759                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       536072                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        95344                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76410869                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6153854                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    152821445                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6249198                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2532689                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3755240                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2292821                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              375                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3617329                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3617321                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2532689                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            36                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18348769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18348769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    633936000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               633936000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              556                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6150698                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6150698    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6150698                       # Request fanout histogram
system.membus.respLayer1.occupancy        33324127000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29027968502                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1207673250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   897853688.446833                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        87500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2014302500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1229322864000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4830693000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    227726477                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       227726477                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    227726477                       # number of overall hits
system.cpu0.icache.overall_hits::total      227726477                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30606942                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30606942                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30606942                       # number of overall misses
system.cpu0.icache.overall_misses::total     30606942                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 406589442996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 406589442996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 406589442996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 406589442996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    258333419                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    258333419                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    258333419                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    258333419                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.118478                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.118478                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.118478                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.118478                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13284.223004                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13284.223004                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13284.223004                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13284.223004                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3063                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.736842                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29633966                       # number of writebacks
system.cpu0.icache.writebacks::total         29633966                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       972942                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       972942                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       972942                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       972942                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29634000                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29634000                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29634000                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29634000                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 367493180497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 367493180497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 367493180497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 367493180497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.114712                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.114712                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.114712                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.114712                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12401.065685                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12401.065685                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12401.065685                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12401.065685                       # average overall mshr miss latency
system.cpu0.icache.replacements              29633966                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    227726477                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      227726477                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30606942                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30606942                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 406589442996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 406589442996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    258333419                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    258333419                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.118478                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.118478                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13284.223004                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13284.223004                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       972942                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       972942                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29634000                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29634000                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 367493180497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 367493180497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.114712                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.114712                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12401.065685                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12401.065685                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999951                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          257360198                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29633966                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.684636                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999951                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        546300836                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       546300836                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    478515122                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       478515122                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    478515122                       # number of overall hits
system.cpu0.dcache.overall_hits::total      478515122                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     81487099                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      81487099                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     81487099                       # number of overall misses
system.cpu0.dcache.overall_misses::total     81487099                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2230220989934                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2230220989934                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2230220989934                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2230220989934                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    560002221                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    560002221                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    560002221                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    560002221                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.145512                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.145512                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.145512                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.145512                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27369.007086                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27369.007086                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27369.007086                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27369.007086                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     30469539                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       315312                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           540483                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3939                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.374648                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.048743                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43742267                       # number of writebacks
system.cpu0.dcache.writebacks::total         43742267                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38658076                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38658076                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38658076                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38658076                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42829023                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42829023                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42829023                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42829023                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 797228245923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 797228245923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 797228245923                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 797228245923                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076480                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076480                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076480                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076480                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18614.205744                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18614.205744                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18614.205744                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18614.205744                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43742267                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    347556178                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      347556178                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     61263935                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     61263935                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1338022522000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1338022522000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408820113                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408820113                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.149855                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.149855                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21840.296775                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21840.296775                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23772881                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23772881                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37491054                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37491054                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 610390141000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 610390141000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091706                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091706                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16280.954411                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16280.954411                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    130958944                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     130958944                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     20223164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     20223164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 892198467934                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 892198467934                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182108                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182108                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.133767                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.133767                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44117.649836                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44117.649836                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14885195                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14885195                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5337969                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5337969                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 186838104923                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 186838104923                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035308                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035308                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35001.721614                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35001.721614                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2141                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2141                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1792                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1792                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    125326500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    125326500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.455632                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.455632                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 69936.662946                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 69936.662946                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1777                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1777                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       774000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       774000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003814                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003814                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        51600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        51600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       594000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       594000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037123                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037123                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4125                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4125                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       451000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       451000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036865                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036865                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3153.846154                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3153.846154                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186120                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186120                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914167                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914167                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92435971000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92435971000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100287                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100287                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435258                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435258                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101114.972428                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101114.972428                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914167                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914167                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91521804000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91521804000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435258                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435258                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100114.972428                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100114.972428                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999278                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          523449237                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43742897                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.966497                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999278                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1167963569                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1167963569                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29518702                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40085408                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               58248                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              596613                       # number of demand (read+write) hits
system.l2.demand_hits::total                 70258971                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29518702                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40085408                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              58248                       # number of overall hits
system.l2.overall_hits::.cpu1.data             596613                       # number of overall hits
system.l2.overall_hits::total                70258971                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            115297                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3656594                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6783                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2371850                       # number of demand (read+write) misses
system.l2.demand_misses::total                6150524                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           115297                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3656594                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6783                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2371850                       # number of overall misses
system.l2.overall_misses::total               6150524                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9787866000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 372614336500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    615477500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 260270096500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     643287776500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9787866000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 372614336500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    615477500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 260270096500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    643287776500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29633999                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43742002                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           65031                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2968463                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76409495                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29633999                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43742002                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          65031                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2968463                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76409495                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003891                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.083595                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.104304                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.799016                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080494                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003891                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.083595                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.104304                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.799016                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080494                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84892.633807                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101902.025902                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90738.242665                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109732.949596                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104590.726985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84892.633807                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101902.025902                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90738.242665                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109732.949596                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104590.726985                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3755240                       # number of writebacks
system.l2.writebacks::total                   3755240                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            221                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 513                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           221                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                513                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       115251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3656417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2371629                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6150011                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       115251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3656417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2371629                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6150011                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8632769502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 336041426500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    545102000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 236541937500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 581761235502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8632769502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 336041426500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    545102000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 236541937500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 581761235502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.083591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.103243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.798942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080488                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.083591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.103243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.798942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.080488                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74904.074602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91904.568461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81188.859100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99738.170473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94595.153651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74904.074602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91904.568461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81188.859100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99738.170473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94595.153651                       # average overall mshr miss latency
system.l2.replacements                       12293905                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10474790                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10474790                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10474790                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10474790                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     65401822                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         65401822                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     65401822                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     65401822                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 81                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1235000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1235000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.861702                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15246.913580                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15246.913580                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1631500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1631500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.861702                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20141.975309                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20141.975309                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.789474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       304000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       304000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.789474                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20266.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20266.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4115747                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           212938                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4328685                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2135618                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1481703                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3617321                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 224565723000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 164296996500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  388862719500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6251365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1694641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7946006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.341624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.874346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.455238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105152.570825                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110883.892723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107500.196831                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      2135618                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1481703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3617321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 203209543000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 149479966500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 352689509500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.341624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.874346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.455238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95152.570825                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100883.892723                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97500.196831                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29518702                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         58248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29576950                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       115297                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6783                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           122080                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9787866000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    615477500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10403343500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29633999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        65031                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29699030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003891                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.104304                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84892.633807                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90738.242665                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85217.427097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           115                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       115251                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6714                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       121965                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8632769502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    545102000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9177871502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.103243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74904.074602                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81188.859100                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75250.043062                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     35969661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       383675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          36353336                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1520976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       890147                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2411123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 148048613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  95973100000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 244021713500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37490637                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1273822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38764459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.698800                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97337.902439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107817.135821                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101206.663244                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          177                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          221                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          398                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1520799                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       889926                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2410725                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 132831883500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  87061971000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 219893854500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040565                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.698627                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87343.484247                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97830.573553                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91214.823134                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              36                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       526500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       172500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       699000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999922                       # Cycle average of tags in use
system.l2.tags.total_refs                   152285478                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12293905                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.387071                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.926322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.045440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       28.155020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.039181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.833959                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.451974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.047585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.439922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.059906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1230584033                       # Number of tag accesses
system.l2.tags.data_accesses               1230584033                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7376000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     234010688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        429696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     151784256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          393600640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7376000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       429696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7805696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240335360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240335360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         115250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3656417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2371629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6150010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3755240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3755240                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5976566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        189612295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           348171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        122986524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             318923555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5976566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       348171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6324736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194736999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194736999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194736999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5976566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       189612295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          348171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       122986524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            513660554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3708826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    115250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3602200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2364497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005878846000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228062                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228062                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13880680                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3490562                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6150010                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3755240                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6150010                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3755240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  61349                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 46414                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            359142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            349876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            377843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            551262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            441123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            395609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            365035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            347039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            424571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            346393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           364106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           347247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           370882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           346802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           350767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           350964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            227350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            228564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            231638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            239661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232812                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 212489279000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                30443305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            326651672750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34899.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53649.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2408868                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1708466                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6150010                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3755240                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3241515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1648341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  536281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  377613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  185204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   60698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   21701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 162540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 205535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 223709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 234824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 239707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 243843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 245618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 249349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 239452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 231519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 227120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 226082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 231070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5680120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.391426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.619214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   158.250375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4333918     76.30%     76.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1049495     18.48%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        69890      1.23%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31605      0.56%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        27301      0.48%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22567      0.40%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12579      0.22%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11697      0.21%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       121068      2.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5680120                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.697082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.444964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    297.270381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       228057    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228062                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.262244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.247293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.724453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           198953     87.24%     87.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4402      1.93%     89.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19665      8.62%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4219      1.85%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              712      0.31%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               96      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228062                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              389674304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3926336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237363200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               393600640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240335360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       315.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       192.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    318.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1234153467500                       # Total gap between requests
system.mem_ctrls.avgGap                     124595.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7376000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    230540800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       429696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    151327808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237363200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5976565.848037336022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 186800741.846421629190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 348170.612613645790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 122616676.945654988289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 192328741.147079169750                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       115250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3656417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2371629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3755240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3848552000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 184633299500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    262905250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 137906916000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29729919684500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33393.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50495.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39157.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58148.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7916916.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19896009840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10574972430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20718366480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9746293320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     97422898560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     272218006500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     244678750080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       675255297210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.140421                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 631999558250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41211040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 560942958750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20660096940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10981082970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22754673060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9613642680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     97422898560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     467030058600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      80626495680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       709088948490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.554880                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 203739624250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41211040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 989202892750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                181                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           91                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10837854620.879122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   55828853860.999237                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           87     95.60%     95.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.10%     96.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.10%     97.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.10%     98.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.10%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 470508645500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             91                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   247908786500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 986244770500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23443823                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23443823                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23443823                       # number of overall hits
system.cpu1.icache.overall_hits::total       23443823                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75704                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75704                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75704                       # number of overall misses
system.cpu1.icache.overall_misses::total        75704                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1579102499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1579102499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1579102499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1579102499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23519527                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23519527                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23519527                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23519527                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003219                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003219                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003219                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003219                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20858.904404                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20858.904404                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20858.904404                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20858.904404                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          643                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   321.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        64999                       # number of writebacks
system.cpu1.icache.writebacks::total            64999                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10673                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10673                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10673                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10673                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        65031                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        65031                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        65031                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        65031                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1366300000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1366300000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1366300000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1366300000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002765                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002765                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002765                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002765                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21009.979856                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21009.979856                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21009.979856                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21009.979856                       # average overall mshr miss latency
system.cpu1.icache.replacements                 64999                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23443823                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23443823                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75704                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75704                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1579102499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1579102499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23519527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23519527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003219                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003219                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20858.904404                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20858.904404                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10673                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10673                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        65031                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        65031                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1366300000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1366300000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002765                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002765                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21009.979856                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21009.979856                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.226374                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21395275                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            64999                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           329.163141                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        394469000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.226374                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975824                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975824                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47104085                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47104085                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31160023                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31160023                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31160023                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31160023                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10768600                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10768600                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10768600                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10768600                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1009273268075                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1009273268075                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1009273268075                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1009273268075                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41928623                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41928623                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41928623                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41928623                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.256832                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.256832                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.256832                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.256832                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93723.721568                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93723.721568                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93723.721568                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93723.721568                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     16047318                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       213367                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           228161                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3120                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.333308                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.386859                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2968289                       # number of writebacks
system.cpu1.dcache.writebacks::total          2968289                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8574728                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8574728                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8574728                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8574728                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2193872                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2193872                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2193872                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2193872                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 197737203557                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 197737203557                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 197737203557                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 197737203557                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052324                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052324                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052324                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052324                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90131.604559                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90131.604559                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90131.604559                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90131.604559                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2968289                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26660476                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26660476                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6249620                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6249620                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 470689575000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 470689575000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32910096                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32910096                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.189900                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.189900                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75314.911147                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75314.911147                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4975316                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4975316                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1274304                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1274304                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 103378453500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 103378453500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038721                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038721                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81125.424938                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81125.424938                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4499547                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4499547                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4518980                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4518980                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 538583693075                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 538583693075                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018527                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018527                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.501077                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.501077                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 119182.579492                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 119182.579492                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3599412                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3599412                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       919568                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       919568                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  94358750057                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  94358750057                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101964                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101964                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102612.041803                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102612.041803                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5688000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5688000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.341719                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.341719                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34895.705521                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34895.705521                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          160                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          160                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          319                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          319                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          133                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          133                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1002000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1002000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.294248                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.294248                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7533.834586                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7533.834586                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          133                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          133                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       870000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       870000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.294248                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.294248                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6541.353383                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6541.353383                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324464                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324464                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775538                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775538                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76758621500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76758621500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369303                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369303                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98974.675000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98974.675000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775538                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775538                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75983083500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75983083500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369303                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369303                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97974.675000                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97974.675000                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.933424                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35454040                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2969272                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.940314                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        394480500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.933424                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.935420                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935420                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91028410                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91028410                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1234153557000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68464346                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14230030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     65934731                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8538665                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             388                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            663                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7946877                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7946877                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29699030                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38765317                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           36                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           36                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88901963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131227736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       195061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8906330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             229231090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3793149696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5598993216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8321920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    379952128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9780416960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12296183                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240446080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         88705829                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077583                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.271509                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81919286     92.35%     92.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6691047      7.54%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  95493      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           88705829                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       152820244498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65617565509                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44485518305                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4455390845                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          97688202                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4453276135500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80212                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703540                       # Number of bytes of host memory used
host_op_rate                                    80300                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 61656.68                       # Real time elapsed on the host
host_tick_rate                               52210440                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945627557                       # Number of instructions simulated
sim_ops                                    4951011603                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.219123                       # Number of seconds simulated
sim_ticks                                3219122578500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.526040                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              406733125                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           408670059                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         50802139                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        493692279                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            995045                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1004743                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9698                       # Number of indirect misses.
system.cpu0.branchPred.lookups              525636379                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6878                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        593468                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         50792622                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224916123                       # Number of branches committed
system.cpu0.commit.bw_lim_events             98496897                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1784741                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1107995351                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1762316928                       # Number of instructions committed
system.cpu0.commit.committedOps            1762910498                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6247280937                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.282188                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.252164                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   5774417306     92.43%     92.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    171749670      2.75%     95.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     62173809      1.00%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     35991803      0.58%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     28701665      0.46%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     19019407      0.30%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     36153730      0.58%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     20576650      0.33%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     98496897      1.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6247280937                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 667743142                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1826175                       # Number of function calls committed.
system.cpu0.commit.int_insts               1405082542                       # Number of committed integer instructions.
system.cpu0.commit.loads                    445601521                       # Number of loads committed
system.cpu0.commit.membars                    1185204                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1185783      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       814493777     46.20%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6959      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     206016393     11.69%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112904661      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26941903      1.53%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37709658      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      278111738     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1368109      0.08%     86.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    168083251      9.53%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78602361      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1762910498                       # Class of committed instruction
system.cpu0.commit.refs                     526165459                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1762316928                       # Number of Instructions Simulated
system.cpu0.committedOps                   1762910498                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.650929                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.650929                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           4979629135                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 9680                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           326827279                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3272334533                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               289986098                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                976498414                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              56373433                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                14872                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            122177108                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  525636379                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                272972790                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6077670399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4850435                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          176                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4013999485                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          432                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              112766020                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.081695                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         290610095                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         407728170                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.623864                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6424664188                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.624944                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.284249                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4300315088     66.93%     66.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1457683302     22.69%     89.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127539855      1.99%     91.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               307395793      4.78%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26049489      0.41%     96.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2973768      0.05%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               157920210      2.46%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                44778100      0.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8583      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6424664188                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                781658987                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               659575476                       # number of floating regfile writes
system.cpu0.idleCycles                        9429392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57278282                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               321316919                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.410951                       # Inst execution rate
system.cpu0.iew.exec_refs                  1066779145                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85305002                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             3066075660                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            736084662                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            884506                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         68489551                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           110240986                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2867320598                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            981474143                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         54606503                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2644094011                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              27534871                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            482276082                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              56373433                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            534546168                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     61294594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1182590                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6004181                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    290483141                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29677048                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6004181                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25460703                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      31817579                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1780490665                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2182260828                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.762669                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1357924555                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.339171                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2196105135                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2688141189                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1131275696                       # number of integer regfile writes
system.cpu0.ipc                              0.273903                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.273903                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1187519      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1130544905     41.89%     41.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7187      0.00%     41.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  993      0.00%     41.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          223853026      8.29%     50.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                578      0.00%     50.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          153942469      5.70%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27191458      1.01%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.39%     58.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41023343      1.52%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           676718799     25.08%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1377696      0.05%     84.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      321881183     11.93%     96.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83487004      3.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2698700513                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1082695562                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1976325028                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    742180377                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1517415518                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  257542559                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.095432                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                6970457      2.71%      2.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                60943      0.02%      2.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               352765      0.14%      2.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3657      0.00%      2.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            175483703     68.14%     71.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              316409      0.12%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              56734099     22.03%     93.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5855      0.00%     93.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17594290      6.83%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           20381      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1872359991                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10131668572                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1440080451                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2460317668                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2864681814                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2698700513                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2638784                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1104410103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         28385826                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        854043                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    963228488                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6424664188                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.420053                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.092851                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5208554349     81.07%     81.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          562171999      8.75%     89.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          262623546      4.09%     93.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          138239782      2.15%     96.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          147728319      2.30%     98.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           58667460      0.91%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           24447387      0.38%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           12223590      0.19%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           10007756      0.16%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6424664188                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.419438                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         61909931                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40228102                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           736084662                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          110240986                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              805467777                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             421057530                       # number of misc regfile writes
system.cpu0.numCycles                      6434093580                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4151707                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4361535319                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1458051148                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             218824666                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               368735660                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             422503713                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             39285016                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4351331917                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3088273626                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2578524342                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                970425949                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13340285                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              56373433                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            667256434                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1120473199                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1351621257                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2999710660                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        337393                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7006                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                661084661                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6980                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9019473140                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5919695442                       # The number of ROB writes
system.cpu0.timesIdled                          94955                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1664                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.518222                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              402168196                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           404115135                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         50165331                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        488236096                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            964745                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         968503                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3758                       # Number of indirect misses.
system.cpu1.branchPred.lookups              519694279                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1606                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        585255                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         50160870                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 222656903                       # Number of branches committed
system.cpu1.commit.bw_lim_events             97435372                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1761634                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1096159852                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1746698848                       # Number of instructions committed
system.cpu1.commit.committedOps            1747285556                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6251496255                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.279499                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.246115                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   5782548816     92.50%     92.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    170182788      2.72%     95.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     61558811      0.98%     96.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     36586855      0.59%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     28093268      0.45%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18824148      0.30%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     35615586      0.57%     98.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     20650611      0.33%     98.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     97435372      1.56%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6251496255                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 661823265                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1769434                       # Number of function calls committed.
system.cpu1.commit.int_insts               1393182597                       # Number of committed integer instructions.
system.cpu1.commit.loads                    441676845                       # Number of loads committed
system.cpu1.commit.membars                    1170978                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1170978      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       807452930     46.21%     46.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            536      0.00%     46.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     203665687     11.66%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112002690      6.41%     64.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26627921      1.52%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.15%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37259017      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      275629599     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1207864      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166632501      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78151321      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1747285556                       # Class of committed instruction
system.cpu1.commit.refs                     521621285                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1746698848                       # Number of Instructions Simulated
system.cpu1.committedOps                   1747285556                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.680311                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.680311                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5006270811                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 4481                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           323457623                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3239896859                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               285150460                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                957968214                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              55678896                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                10896                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            121880288                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  519694279                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                269531921                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6086001004                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4763388                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    3971402886                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles              111366714                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.080844                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         285264308                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         403132941                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.617791                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6426948669                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.618091                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.278642                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4324819939     67.29%     67.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1442207957     22.44%     89.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               126804671      1.97%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               304018550      4.73%     96.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                25694509      0.40%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2932733      0.05%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               156168753      2.43%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                44299064      0.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2493      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6426948669                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                774846410                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               654167212                       # number of floating regfile writes
system.cpu1.idleCycles                        1446933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            56574054                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               317995412                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.407183                       # Inst execution rate
system.cpu1.iew.exec_refs                  1054407392                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  84697159                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             3098629714                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            729055065                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            870336                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         67734247                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           109317181                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2839899660                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            969710233                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         53979660                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2617530862                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              27992950                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            479500902                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              55678896                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            532277461                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     60433405                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1165048                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      5933539                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    287378220                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     29372741                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       5933539                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25160653                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31413401                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1765794166                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2163056496                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.763168                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1347597829                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.336485                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2176785251                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2661013384                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1121252936                       # number of integer regfile writes
system.cpu1.ipc                              0.271716                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.271716                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1172252      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1120150603     41.93%     41.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 539      0.00%     41.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          221524499      8.29%     50.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          152760687      5.72%     55.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          26875887      1.01%     56.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.40%     58.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          40661059      1.52%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           668331443     25.02%     84.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1211678      0.05%     84.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      318286648     11.91%     96.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      83050715      3.11%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2671510522                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1071931504                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1957251179                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    736324397                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1502679577                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  253937314                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.095054                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                6978042      2.75%      2.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                63573      0.03%      2.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               336620      0.13%      2.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3557      0.00%      2.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            173236440     68.22%     71.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              320774      0.13%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              55671247     21.92%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  144      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         17306236      6.82%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           20681      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1852344080                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10094546761                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1426732099                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2435766171                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2837301181                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2671510522                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2598479                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1092614104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         27890913                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        836845                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    951754472                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6426948669                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.415673                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.089112                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5224899098     81.30%     81.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          554797336      8.63%     89.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          259865227      4.04%     93.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          136311936      2.12%     96.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          146039010      2.27%     98.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           58448365      0.91%     99.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           24584645      0.38%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11883227      0.18%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           10119825      0.16%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6426948669                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.415580                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61101257                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        39695773                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           729055065                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          109317181                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              798660910                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             417039443                       # number of misc regfile writes
system.cpu1.numCycles                      6428395602                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     9719037                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4390432313                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1445279042                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             219207911                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               363250332                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             419258833                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             38934474                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4308793615                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3058183643                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2553534488                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                952758337                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13365723                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              55678896                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            664583830                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1108255446                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1337895579                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      2970898036                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        244961                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6455                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                663766330                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6447                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  8997302412                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5862838479                       # The number of ROB writes
system.cpu1.timesIdled                          17391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    184368504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     364969065                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8263411                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3823240                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    198539111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    144484501                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    396974530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      148307741                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          176557874                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12291715                       # Transaction distribution
system.membus.trans_dist::CleanEvict        168309560                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           694930                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2868                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7112117                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7108113                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     176557875                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    548635052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              548635052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  12541292928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             12541292928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           607838                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         184367790                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               184367790    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           184367790                       # Request fanout histogram
system.membus.respLayer1.occupancy       989946093748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             30.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        467903654458                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1002                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          501                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4143920.159681                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5217428.068178                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          501    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     21937500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            501                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3217046474500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2076104000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    272873336                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       272873336                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    272873336                       # number of overall hits
system.cpu0.icache.overall_hits::total      272873336                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        99454                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         99454                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        99454                       # number of overall misses
system.cpu0.icache.overall_misses::total        99454                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7282103996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7282103996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7282103996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7282103996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    272972790                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    272972790                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    272972790                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    272972790                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000364                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000364                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000364                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000364                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73220.825668                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73220.825668                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73220.825668                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73220.825668                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4334                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               94                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.106383                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        89196                       # number of writebacks
system.cpu0.icache.writebacks::total            89196                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10258                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10258                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10258                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10258                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        89196                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        89196                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        89196                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        89196                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6577185000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6577185000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6577185000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6577185000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000327                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000327                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000327                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000327                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73738.564510                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73738.564510                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73738.564510                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73738.564510                       # average overall mshr miss latency
system.cpu0.icache.replacements                 89196                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    272873336                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      272873336                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        99454                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        99454                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7282103996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7282103996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    272972790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    272972790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73220.825668                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73220.825668                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10258                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10258                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        89196                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        89196                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6577185000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6577185000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73738.564510                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73738.564510                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          272962809                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            89228                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3059.160902                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        546034776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       546034776                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    375786340                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       375786340                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    375786340                       # number of overall hits
system.cpu0.dcache.overall_hits::total      375786340                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    288076880                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     288076880                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    288076880                       # number of overall misses
system.cpu0.dcache.overall_misses::total    288076880                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 23000396535659                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 23000396535659                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 23000396535659                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 23000396535659                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    663863220                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    663863220                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    663863220                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    663863220                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.433940                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.433940                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.433940                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.433940                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 79841.174813                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79841.174813                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 79841.174813                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79841.174813                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3699719005                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1034097                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         63477645                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          20099                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.283810                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    51.450172                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     98989564                       # number of writebacks
system.cpu0.dcache.writebacks::total         98989564                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    188583715                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    188583715                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    188583715                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    188583715                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99493165                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99493165                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99493165                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99493165                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 10338054633586                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10338054633586                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 10338054633586                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10338054633586                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103907.184313                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103907.184313                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103907.184313                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103907.184313                       # average overall mshr miss latency
system.cpu0.dcache.replacements              98989466                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    328891055                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      328891055                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    255005521                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    255005521                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 20818539092000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 20818539092000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    583896576                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    583896576                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.436731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.436731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81639.562196                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81639.562196                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    159685322                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    159685322                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95320199                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95320199                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 9931079169500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 9931079169500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.163248                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.163248                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 104186.513181                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104186.513181                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     46895285                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      46895285                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     33071359                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     33071359                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2181857443659                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2181857443659                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79966644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79966644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.413564                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.413564                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65974.229957                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65974.229957                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     28898393                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     28898393                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4172966                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4172966                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 406975464086                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 406975464086                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052184                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052184                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 97526.666665                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 97526.666665                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1095                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1095                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     38687000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     38687000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.260342                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.260342                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35330.593607                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35330.593607                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1071                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1071                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       355000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       355000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005706                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005706                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14791.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14791.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2576                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2576                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1243                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1243                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8533000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8533000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3819                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3819                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.325478                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.325478                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6864.843121                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6864.843121                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1240                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1240                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7293000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7293000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.324692                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.324692                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5881.451613                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5881.451613                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3133                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3133                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       590335                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       590335                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  22415688000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  22415688000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       593468                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       593468                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994721                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994721                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37971.131646                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37971.131646                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       590335                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       590335                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  21825353000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  21825353000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994721                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994721                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36971.131646                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36971.131646                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.945788                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          476108255                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99702601                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.775284                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.945788                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998306                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998306                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1428631995                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1428631995                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12714                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             6565385                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7129                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             6568573                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13153801                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12714                       # number of overall hits
system.l2.overall_hits::.cpu0.data            6565385                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7129                       # number of overall hits
system.l2.overall_hits::.cpu1.data            6568573                       # number of overall hits
system.l2.overall_hits::total                13153801                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             76483                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          92431589                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12969                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          91691216                       # number of demand (read+write) misses
system.l2.demand_misses::total              184212257                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            76483                       # number of overall misses
system.l2.overall_misses::.cpu0.data         92431589                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12969                       # number of overall misses
system.l2.overall_misses::.cpu1.data         91691216                       # number of overall misses
system.l2.overall_misses::total             184212257                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6291787000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10082451444999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1101733000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10021932729499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     20111777694498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6291787000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10082451444999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1101733000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10021932729499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    20111777694498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           89197                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        98996974                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           20098                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98259789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197366058                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          89197                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       98996974                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          20098                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98259789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197366058                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.857462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.933681                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.645288                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.933151                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.933353                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.857462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.933681                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.645288                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.933151                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.933353                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82263.862558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109080.148400                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84951.268409                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109300.903257                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109177.196035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82263.862558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109080.148400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84951.268409                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109300.903257                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109177.196035                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            12291715                       # number of writebacks
system.l2.writebacks::total                  12291715                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            280                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         271182                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            302                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         273265                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              545029                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           280                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        271182                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           302                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        273265                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             545029                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        76203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     92160407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     91417951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         183667228                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        76203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     92160407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     91417951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        183667228                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5507371504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9144582719360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    960041001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9091247283370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 18242297415235                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5507371504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9144582719360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    960041001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9091247283370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 18242297415235                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.854322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.930942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.630262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.930370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.930592                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.854322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.930942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.630262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.930370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.930592                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72272.371219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99224.634711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75790.716113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99447.069027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99322.549885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72272.371219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99224.634711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75790.716113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99447.069027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99322.549885                       # average overall mshr miss latency
system.l2.replacements                      328331174                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14272161                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14272161                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14272161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14272161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    176519563                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176519563                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    176519563                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176519563                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data           98059                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           88565                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               186624                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         45427                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         47190                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              92617                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    313032500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    337975000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    651007500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       143486                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       135755                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           279241                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.316595                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.347612                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.331674                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6890.890880                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7162.004662                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7029.028148                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          338                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          386                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             724                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        45089                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        46804                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         91893                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    919875701                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    956479702                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1876355403                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.314240                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.344768                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.329081                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20401.332942                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20435.853816                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20418.915510                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 62                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          108                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           89                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              197                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       568500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       167500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       736000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          113                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            259                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.739726                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.787611                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.760618                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5263.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1882.022472                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3736.040609                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          105                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           88                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          193                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2233500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1775000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4008500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.719178                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.778761                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.745174                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21271.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20170.454545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20769.430052                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           529913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           499382                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1029295                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3553949                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3555317                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7109266                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 406841723000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 420122186000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  826963909000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4083862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4054699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8138561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.870242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.876839                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.873529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114475.959841                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118167.293099                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116321.981622                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           19                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               32                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3553936                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3555298                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        7109234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 371302038000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 384568654000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 755870692000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.870239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.876834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.873525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104476.287136                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108167.769340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106322.381849                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12714                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7129                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        76483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12969                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            89452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6291787000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1101733000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7393520000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        89197                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        20098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109295                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.857462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.645288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.818445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82263.862558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84951.268409                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82653.490140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          280                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          302                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           582                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        76203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        88870                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5507371504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    960041001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6467412505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.854322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.630262                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.813120                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72272.371219                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75790.716113                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72773.855125                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      6035472                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      6069191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12104663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     88877640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     88135899                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       177013539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 9675609721999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 9601810543499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 19277420265498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94913112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94205090                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189118202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.936411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.935575                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.935994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108864.386161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108943.241658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108903.648695                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       271169                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       273246                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       544415                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     88606471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     87862653                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    176469124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 8773280681360                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 8706678629370                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 17479959310730                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.933554                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.932674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.933115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99013.995054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99094.192266                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99053.924644                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   387819909                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 328331238                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.181185                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.406040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.047355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.388137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       18.152718                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.428219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.287315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.283636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3435829518                       # Number of tag accesses
system.l2.tags.data_accesses               3435829518                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4876992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5898224576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        810688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5850710912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        11754623168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4876992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       810688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5687680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    786669760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       786669760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          76203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       92159759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       91417358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           183665987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12291715                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12291715                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1515007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1832246034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           251835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1817486215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3651499091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1515007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       251835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1766842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      244373969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            244373969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      244373969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1515007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1832246034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          251835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1817486215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3895873059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10285123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     76204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  91072457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  90309370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000276124750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       642149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       642149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           284225764                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9683338                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   183665988                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12291715                       # Number of write requests accepted
system.mem_ctrls.readBursts                 183665988                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12291715                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2195290                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2006592                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          10186596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          10337834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          11028877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          12278721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          11664245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          11725252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          11502878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          11315141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          15537488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          10844447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         10863564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11460430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         10618211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         10870706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         10608004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         10628304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            613227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            611308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            588861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            739481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            632773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            637743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            613087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            613292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            783280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            614592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           769113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           615147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           613186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           613302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           613605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           613134                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 7237013694502                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               907353490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            10639589282002                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39879.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58629.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 54688274                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9465929                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             183665988                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12291715                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12509903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                27672643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                39051952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                41903796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                32538818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                19114644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 7160076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1518846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 359376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 514656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 600225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 640041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 658119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 670726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 680198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 678544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 674759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 678205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 671184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 658191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 656331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 656185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 657077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 660754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  77921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  24770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    127601630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     96.177249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    79.500392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   111.586027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     99528885     78.00%     78.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     22934989     17.97%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2647714      2.07%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       618166      0.48%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       247002      0.19%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       156107      0.12%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       155846      0.12%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       194016      0.15%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1118905      0.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    127601630                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       642149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     282.599132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    163.198441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.268813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         166185     25.88%     25.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       156025     24.30%     50.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4041      0.63%     50.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         4339      0.68%     51.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         8653      1.35%     52.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        24945      3.88%     56.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447        52207      8.13%     64.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511        70169     10.93%     75.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575        67832     10.56%     86.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639        49448      7.70%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703        25639      3.99%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767         9119      1.42%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831         2433      0.38%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          521      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          177      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           49      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           41      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           38      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           70      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           48      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            5      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            6      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471           49      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535           57      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599           35      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663           17      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        642149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       642149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.183545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           635955     99.04%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2455      0.38%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3076      0.48%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              527      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              121      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        642149                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            11614124672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               140498560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               658248384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             11754623232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            786669760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3607.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3651.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    244.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3219122644500                       # Total gap between requests
system.mem_ctrls.avgGap                      16427.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4877056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5828637248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       810688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5779799680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    658248384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1515026.495907011908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1810629171.727888584137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 251835.082458323974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1795458091.158860921860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204480683.151469498873                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        76204                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     92159759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     91417358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12291715                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2357364750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5329509308001                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    433185000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5307289424251                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 80647509273250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30934.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57829.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34197.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58055.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6561127.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    33.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         457667017080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         243255792285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        652818439560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        27328573980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     254114917680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1454184437760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11566701600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3100935879945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        963.286052                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4218222500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 107493620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3107410736000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         453408585420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         240992393565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        642882337020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        26359809840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     254114917680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1454114735880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11625397920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3083498177325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        957.869140                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3773336000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 107493620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3107855622500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1376                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          689                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7148216.981132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10079995.818791                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          689    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68897500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            689                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3214197457000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4925121500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    269510000                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       269510000                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    269510000                       # number of overall hits
system.cpu1.icache.overall_hits::total      269510000                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        21921                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         21921                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        21921                       # number of overall misses
system.cpu1.icache.overall_misses::total        21921                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1343800500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1343800500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1343800500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1343800500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    269531921                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    269531921                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    269531921                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    269531921                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000081                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000081                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000081                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000081                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61301.970713                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61301.970713                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61301.970713                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61301.970713                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           83                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    13.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        20098                       # number of writebacks
system.cpu1.icache.writebacks::total            20098                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1823                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1823                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1823                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1823                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        20098                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        20098                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        20098                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        20098                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1214320500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1214320500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1214320500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1214320500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60419.967161                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60419.967161                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60419.967161                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60419.967161                       # average overall mshr miss latency
system.cpu1.icache.replacements                 20098                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    269510000                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      269510000                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        21921                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        21921                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1343800500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1343800500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    269531921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    269531921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61301.970713                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61301.970713                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1823                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1823                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        20098                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        20098                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1214320500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1214320500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60419.967161                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60419.967161                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          271643677                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            20130                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13494.469796                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        539083940                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       539083940                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    366086100                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       366086100                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    366086100                       # number of overall hits
system.cpu1.dcache.overall_hits::total      366086100                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    292123110                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     292123110                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    292123110                       # number of overall misses
system.cpu1.dcache.overall_misses::total    292123110                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 23275824760106                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 23275824760106                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 23275824760106                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 23275824760106                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    658209210                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    658209210                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    658209210                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    658209210                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.443815                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.443815                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.443815                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.443815                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79678.135565                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79678.135565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79678.135565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79678.135565                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3629034609                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1080191                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         62565838                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          20585                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.003452                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    52.474666                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98221531                       # number of writebacks
system.cpu1.dcache.writebacks::total         98221531                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    193373558                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    193373558                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    193373558                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    193373558                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     98749552                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     98749552                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     98749552                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     98749552                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 10275627987334                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 10275627987334                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 10275627987334                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 10275627987334                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150028                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150028                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150028                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150028                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104057.464355                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104057.464355                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104057.464355                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104057.464355                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98221456                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    323042844                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      323042844                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    255811308                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    255811308                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 20826146198000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 20826146198000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    578854152                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    578854152                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.441927                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.441927                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81412.140694                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81412.140694                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    161191613                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    161191613                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94619695                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94619695                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 9856288229000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 9856288229000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163460                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163460                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104167.406469                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104167.406469                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     43043256                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      43043256                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     36311802                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     36311802                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2449678562106                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2449678562106                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79355058                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79355058                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.457586                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.457586                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67462.324291                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67462.324291                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     32181945                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     32181945                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4129857                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4129857                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 419339758334                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 419339758334                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052043                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052043                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101538.566186                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101538.566186                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3992                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3992                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          791                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          791                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     30860000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     30860000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.165377                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.165377                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39013.906448                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39013.906448                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          752                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          752                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       166500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       166500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008154                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008154                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4269.230769                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4269.230769                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2417                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2417                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1690                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1690                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9599000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9599000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.411493                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.411493                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5679.881657                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5679.881657                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1690                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1690                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      7909000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7909000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.411493                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.411493                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4679.881657                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4679.881657                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2084                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2084                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       583171                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       583171                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  23018648500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  23018648500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       585255                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       585255                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996439                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996439                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 39471.524647                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 39471.524647                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       583169                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       583169                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  22435477500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  22435477500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996436                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996436                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 38471.656587                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 38471.656587                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.932534                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          465653238                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         98959679                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.705485                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.932534                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997892                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997892                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1416566359                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1416566359                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3219122578500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190043148                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     26563876                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183047345                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       316039459                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          880404                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2930                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         883334                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8728537                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8728537                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109295                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    189933854                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       267589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    298277642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        60294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    296014558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             594620083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11417088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12671105344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2572544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12574781056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25259876032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       330340636                       # Total snoops (count)
system.tol2bus.snoopTraffic                 876629952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        527986197                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.306046                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.476303                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              370221239     70.12%     70.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1              153941718     29.16%     99.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3823240      0.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          527986197                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       395833822289                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      149957559696                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         133952682                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      148840056814                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30309175                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
