{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693784932214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693784932214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 20:48:51 2023 " "Processing started: Sun Sep 03 20:48:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693784932214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784932214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TESTES -c TESTES " "Command: quartus_map --read_settings_files=on --write_settings_files=off TESTES -c TESTES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784932214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693784932889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693784932889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes.v 1 1 " "Found 1 design units, including 1 entities, in source file testes.v" { { "Info" "ISGN_ENTITY_NAME" "1 TESTES " "Found entity 1: TESTES" {  } { { "TESTES.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/TESTES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693784954257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "associado.v 1 1 " "Found 1 design units, including 1 entities, in source file associado.v" { { "Info" "ISGN_ENTITY_NAME" "1 associado " "Found entity 1: associado" {  } { { "associado.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/associado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693784954257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletorfun.v 1 1 " "Found 1 design units, including 1 entities, in source file seletorfun.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletorFUN " "Found entity 1: seletorFUN" {  } { { "seletorFUN.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/seletorFUN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693784954273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693784954289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_perfil_binario.v 1 1 " "Found 1 design units, including 1 entities, in source file conversor_perfil_binario.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_perfil_binario " "Found entity 1: conversor_perfil_binario" {  } { { "conversor_perfil_binario.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/conversor_perfil_binario.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693784954289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorprioridade.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorprioridade.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorPrioridade " "Found entity 1: controladorPrioridade" {  } { { "controladorPrioridade.sv" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/controladorPrioridade.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693784954289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_fun.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_fun.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_FUN " "Found entity 1: comp_FUN" {  } { { "comp_FUN.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/comp_FUN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693784954289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selec_fun2.v 1 1 " "Found 1 design units, including 1 entities, in source file selec_fun2.v" { { "Info" "ISGN_ENTITY_NAME" "1 selec_FUN2 " "Found entity 1: selec_FUN2" {  } { { "selec_FUN2.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/selec_FUN2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693784954305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc_fun.v 1 1 " "Found 1 design units, including 1 entities, in source file enc_fun.v" { { "Info" "ISGN_ENTITY_NAME" "1 enc_FUN " "Found entity 1: enc_FUN" {  } { { "enc_FUN.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/enc_FUN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693784954305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trat_perfil.v 0 0 " "Found 0 design units, including 0 entities, in source file trat_perfil.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contr_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file contr_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 contr_7SEG " "Found entity 1: contr_7SEG" {  } { { "contr_7SEG.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/contr_7SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693784954320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fil_7seg.v 0 0 " "Found 0 design units, including 0 entities, in source file fil_7seg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atv_prio.v 1 1 " "Found 1 design units, including 1 entities, in source file atv_prio.v" { { "Info" "ISGN_ENTITY_NAME" "1 atv_PRIO " "Found entity 1: atv_PRIO" {  } { { "atv_PRIO.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/atv_PRIO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693784954320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fun2_p_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file fun2_p_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FUN2_P_S " "Found entity 1: FUN2_P_S" {  } { { "FUN2_P_S.sv" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/FUN2_P_S.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693784954320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/tristate_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693784954336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_matriz_de_led.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_matriz_de_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_Matriz_De_Led " "Found entity 1: decodificador_Matriz_De_Led" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693784954336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D_not seletorFUN.v(12) " "Verilog HDL Implicit Net warning at seletorFUN.v(12): created implicit net for \"D_not\"" {  } { { "seletorFUN.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/seletorFUN.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E_not seletorFUN.v(13) " "Verilog HDL Implicit Net warning at seletorFUN.v(13): created implicit net for \"E_not\"" {  } { { "seletorFUN.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/seletorFUN.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F_not seletorFUN.v(14) " "Verilog HDL Implicit Net warning at seletorFUN.v(14): created implicit net for \"F_not\"" {  } { { "seletorFUN.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/seletorFUN.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nB100 decodificador_Matriz_De_Led.v(10) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(10): created implicit net for \"nB100\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA300 decodificador_Matriz_De_Led.v(12) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(12): created implicit net for \"nA300\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nB200 decodificador_Matriz_De_Led.v(16) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(16): created implicit net for \"nB200\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nB301 decodificador_Matriz_De_Led.v(17) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(17): created implicit net for \"nB301\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA201 decodificador_Matriz_De_Led.v(19) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(19): created implicit net for \"nA201\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA302 decodificador_Matriz_De_Led.v(20) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(20): created implicit net for \"nA302\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nB101 decodificador_Matriz_De_Led.v(24) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(24): created implicit net for \"nB101\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA100 decodificador_Matriz_De_Led.v(26) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(26): created implicit net for \"nA100\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nB103 decodificador_Matriz_De_Led.v(30) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(30): created implicit net for \"nB103\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nB302 decodificador_Matriz_De_Led.v(31) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(31): created implicit net for \"nB302\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA101 decodificador_Matriz_De_Led.v(33) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(33): created implicit net for \"nA101\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA303 decodificador_Matriz_De_Led.v(34) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(34): created implicit net for \"nA303\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nB104 decodificador_Matriz_De_Led.v(38) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(38): created implicit net for \"nB104\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nB201 decodificador_Matriz_De_Led.v(39) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(39): created implicit net for \"nB201\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA102 decodificador_Matriz_De_Led.v(41) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(41): created implicit net for \"nA102\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA202 decodificador_Matriz_De_Led.v(42) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(42): created implicit net for \"nA202\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nB105 decodificador_Matriz_De_Led.v(46) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(46): created implicit net for \"nB105\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nB202 decodificador_Matriz_De_Led.v(47) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(47): created implicit net for \"nB202\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nB303 decodificador_Matriz_De_Led.v(48) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(48): created implicit net for \"nB303\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA103 decodificador_Matriz_De_Led.v(50) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(50): created implicit net for \"nA103\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA203 decodificador_Matriz_De_Led.v(51) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(51): created implicit net for \"nA203\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA304 decodificador_Matriz_De_Led.v(52) " "Verilog HDL Implicit Net warning at decodificador_Matriz_De_Led.v(52): created implicit net for \"nA304\"" {  } { { "decodificador_Matriz_De_Led.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/decodificador_Matriz_De_Led.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TESTES " "Elaborating entity \"TESTES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693784954430 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M_LED6 TESTES.v(12) " "Output port \"M_LED6\" at TESTES.v(12) has no driver" {  } { { "TESTES.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/TESTES.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693784954493 "|TESTES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_perfil_binario conversor_perfil_binario:CONV_IE01 " "Elaborating entity \"conversor_perfil_binario\" for hierarchy \"conversor_perfil_binario:CONV_IE01\"" {  } { { "TESTES.v" "CONV_IE01" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/TESTES.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletorFUN seletorFUN:seletorIE01 " "Elaborating entity \"seletorFUN\" for hierarchy \"seletorFUN:seletorIE01\"" {  } { { "TESTES.v" "seletorIE01" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/TESTES.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_FUN comp_FUN:comp_FUN " "Elaborating entity \"comp_FUN\" for hierarchy \"comp_FUN:comp_FUN\"" {  } { { "TESTES.v" "comp_FUN" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/TESTES.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorPrioridade controladorPrioridade:CON_PRIO " "Elaborating entity \"controladorPrioridade\" for hierarchy \"controladorPrioridade:CON_PRIO\"" {  } { { "TESTES.v" "CON_PRIO" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/TESTES.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954588 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_r controladorPrioridade.sv(3) " "Output port \"LED_r\" at controladorPrioridade.sv(3) has no driver" {  } { { "controladorPrioridade.sv" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/controladorPrioridade.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693784954603 "|TESTES|controladorPrioridade:CON_PRIO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_g controladorPrioridade.sv(3) " "Output port \"LED_g\" at controladorPrioridade.sv(3) has no driver" {  } { { "controladorPrioridade.sv" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/controladorPrioridade.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693784954603 "|TESTES|controladorPrioridade:CON_PRIO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_b controladorPrioridade.sv(3) " "Output port \"LED_b\" at controladorPrioridade.sv(3) has no driver" {  } { { "controladorPrioridade.sv" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/controladorPrioridade.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693784954603 "|TESTES|controladorPrioridade:CON_PRIO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atv_PRIO atv_PRIO:atv_PRIO0 " "Elaborating entity \"atv_PRIO\" for hierarchy \"atv_PRIO:atv_PRIO0\"" {  } { { "TESTES.v" "atv_PRIO0" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/TESTES.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc_FUN enc_FUN:enc_IE01 " "Elaborating entity \"enc_FUN\" for hierarchy \"enc_FUN:enc_IE01\"" {  } { { "TESTES.v" "enc_IE01" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/TESTES.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693784954619 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "M_LED6 GND " "Pin \"M_LED6\" is stuck at GND" {  } { { "TESTES.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/TESTES.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693784956115 "|TESTES|M_LED6"} { "Warning" "WMLS_MLS_STUCK_PIN" "MCOL_LED0 VCC " "Pin \"MCOL_LED0\" is stuck at VCC" {  } { { "TESTES.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/TESTES.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693784956115 "|TESTES|MCOL_LED0"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB_r GND " "Pin \"RGB_r\" is stuck at GND" {  } { { "TESTES.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/TESTES.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693784956115 "|TESTES|RGB_r"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB_g GND " "Pin \"RGB_g\" is stuck at GND" {  } { { "TESTES.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/TESTES.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693784956115 "|TESTES|RGB_g"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB_b GND " "Pin \"RGB_b\" is stuck at GND" {  } { { "TESTES.v" "" { Text "C:/Users/teus_/Desktop/CD/Circuitos-Digitais/Zona_Testes/TESTES.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693784956115 "|TESTES|RGB_b"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693784956115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693784956717 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693784956717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693784956717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693784956717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693784957757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 20:49:17 2023 " "Processing ended: Sun Sep 03 20:49:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693784957757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693784957757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693784957757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693784957757 ""}
