/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for MIPI_DSI
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_MIPI_DSI.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for MIPI_DSI
 *
 * CMSIS Peripheral Access Layer for MIPI_DSI
 */

#if !defined(PERI_MIPI_DSI_H_)
#define PERI_MIPI_DSI_H_                         /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- MIPI_DSI Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup MIPI_DSI_Peripheral_Access_Layer MIPI_DSI Peripheral Access Layer
 * @{
 */

/** MIPI_DSI - Register Layout Typedef */
typedef struct {
  __I  uint32_t VERSION;                           /**< Core Version, offset: 0x0 */
  __IO uint32_t PWR_UP;                            /**< Power up, offset: 0x4 */
  __IO uint32_t CLKMGR_CFG;                        /**< Factor for internal dividers, offset: 0x8 */
  __IO uint32_t DPI_VCID;                          /**< DPI Virtual Channel ID, offset: 0xC */
  __IO uint32_t DPI_COLOR_CODING;                  /**< DPI color coding, offset: 0x10 */
  __IO uint32_t DPI_CFG_POL;                       /**< DPI signals polarity, offset: 0x14 */
  __IO uint32_t DPI_LP_CMD_TIM;                    /**< Low Power commands' timing, offset: 0x18 */
       uint8_t RESERVED_0[16];
  __IO uint32_t PCKHDL_CFG;                        /**< EoTp, BTA, CRC and ECC Configuration, offset: 0x2C */
  __IO uint32_t GEN_VCID;                          /**< Read responses Virtual Channel ID, offset: 0x30 */
  __IO uint32_t MODE_CFG;                          /**< Operation mode, offset: 0x34 */
  __IO uint32_t VID_MODE_CFG;                      /**< Video mode configuration, offset: 0x38 */
  __IO uint32_t VID_PKT_SIZE;                      /**< Video Packets size, offset: 0x3C */
  __IO uint32_t VID_NUM_CHUNKS;                    /**< Number of Chunks, offset: 0x40 */
  __IO uint32_t VID_NULL_SIZE;                     /**< Null Packets size, offset: 0x44 */
  __IO uint32_t VID_HSA_TIME;                      /**< HSA time, offset: 0x48 */
  __IO uint32_t VID_HBP_TIME;                      /**< HBP time, offset: 0x4C */
  __IO uint32_t VID_HLINE_TIME;                    /**< Overall video line time, offset: 0x50 */
  __IO uint32_t VID_VSA_LINES;                     /**< VSA period, offset: 0x54 */
  __IO uint32_t VID_VBP_LINES;                     /**< VBP period, offset: 0x58 */
  __IO uint32_t VID_VFP_LINES;                     /**< VFP period, offset: 0x5C */
  __IO uint32_t VID_VACTIVE_LINES;                 /**< Video vertical resolution, offset: 0x60 */
  __IO uint32_t EDPI_CMD_SIZE;                     /**< eDPI packets size, offset: 0x64 */
  __IO uint32_t CMD_MODE_CFG;                      /**< Command Mode operation configuration, offset: 0x68 */
  __IO uint32_t GEN_HDR;                           /**< Generic Interface Packet Header, offset: 0x6C */
  __IO uint32_t GEN_PLD_DATA;                      /**< Generic Interface Packets Payload, offset: 0x70 */
  __I  uint32_t CMD_PKT_STATUS;                    /**< Generic Interface and DBI FIFO status, offset: 0x74 */
  __IO uint32_t TO_CNT_CFG;                        /**< Timeout Trigger Configuration, offset: 0x78 */
  __IO uint32_t HS_RD_TO_CNT;                      /**< Peripheral timeout after HS read operations, offset: 0x7C */
  __IO uint32_t LP_RD_TO_CNT;                      /**< Peripheral timeout after LP read operations, offset: 0x80 */
  __IO uint32_t HS_WR_TO_CNT;                      /**< Peripheral timeout after HS write operations, offset: 0x84 */
  __IO uint32_t LP_WR_TO_CNT;                      /**< Peripheral timeout after LP write operations, offset: 0x88 */
  __IO uint32_t BTA_TO_CNT;                        /**< Peripheral timeout after BTA completion, offset: 0x8C */
  __IO uint32_t SDF_3D;                            /**< 3D information for VSS packets, offset: 0x90 */
  __IO uint32_t LPCLK_CTRL;                        /**< Non-continuous Clock configuration, offset: 0x94 */
  __IO uint32_t PHY_TMR_LPCLK_CFG;                 /**< Time configuration for (clock lane) transitions between HS and LP, offset: 0x98 */
  __IO uint32_t PHY_TMR_CFG;                       /**< Time configuration for (data lanes) transitions between HS and LP, offset: 0x9C */
  __IO uint32_t PHY_RSTZ;                          /**< D-PHY's PLL and Resets, offset: 0xA0 */
  __IO uint32_t PHY_IF_CFG;                        /**< Active lanes and Stop State minimum time in Stop State, offset: 0xA4 */
  __IO uint32_t PHY_ULPS_CTRL;                     /**< Transitions from and to ULPS, using D-PHY, offset: 0xA8 */
  __IO uint32_t PHY_TX_TRIGGERS;                   /**< Pins related to D-PHY triggers, offset: 0xAC */
  __I  uint32_t PHY_STATUS;                        /**< D-PHY Status, offset: 0xB0 */
  __IO uint32_t PHY_TST_CTRL0;                     /**< D-PHY control and clear pins, offset: 0xB4 */
  __IO uint32_t PHY_TST_CTRL1;                     /**< D-PHY data and enable pins, offset: 0xB8 */
  __I  uint32_t INT_ST0;                           /**< Interrupts status 0, offset: 0xBC */
  __I  uint32_t INT_ST1;                           /**< Interrupts Status 1, offset: 0xC0 */
  __IO uint32_t INT_MSK0;                          /**< INT_ST0 mask, offset: 0xC4 */
  __IO uint32_t INT_MSK1;                          /**< INT_ST1 mask, offset: 0xC8 */
  __IO uint32_t PHY_CAL;                           /**< D-PHY skew calibration, offset: 0xCC */
       uint8_t RESERVED_1[8];
  __IO uint32_t INT_FORCE0;                        /**< Force INT_ST0, offset: 0xD8 */
  __IO uint32_t INT_FORCE1;                        /**< Force INT_ST1, offset: 0xDC */
  __IO uint32_t AUTO_ULPS_MODE;                    /**< Automatic ULPS control, offset: 0xE0 */
  __IO uint32_t AUTO_ULPS_ENTRY_DELAY;             /**< ULPS transition delay, offset: 0xE4 */
  __IO uint32_t AUTO_ULPS_WAKEUP_TIME;             /**< D-PHY wakeup time, offset: 0xE8 */
       uint8_t RESERVED_2[4];
  __IO uint32_t DSC_PARAMETER;                     /**< Display Stream Compression, offset: 0xF0 */
  __IO uint32_t PHY_TMR_RD_CFG;                    /**< PHY timings, offset: 0xF4 */
  __IO uint32_t AUTO_ULPS_MIN_TIME;                /**< PHY Timings - Transition between ulpsactivenot and ulpsexitreq, offset: 0xF8 */
       uint8_t RESERVED_3[4];
  __IO uint32_t VID_SHADOW_CTRL;                   /**< DPI Shadow Feature, offset: 0x100 */
       uint8_t RESERVED_4[8];
  __I  uint32_t DPI_VCID_ACT;                      /**< Actual DPI Virtual Channel ID, offset: 0x10C */
  __I  uint32_t DPI_COLOR_CODING_ACT;              /**< Actual DPI Color Coding, offset: 0x110 */
       uint8_t RESERVED_5[4];
  __I  uint32_t DPI_LP_CMD_TIM_ACT;                /**< Actual DPI Low Power Commands' Timing, offset: 0x118 */
  __IO uint32_t EDPI_TE_HW_CFG;                    /**< TE for Hardware operations, offset: 0x11C */
       uint8_t RESERVED_6[24];
  __I  uint32_t VID_MODE_CFG_ACT;                  /**< VID_MODE_CFG, offset: 0x138 */
  __I  uint32_t VID_PKT_SIZE_ACT;                  /**< Actual VID_PKT_SIZE, offset: 0x13C */
  __I  uint32_t VID_NUM_CHUNKS_ACT;                /**< Actual VID_NUM_CHUNKS, offset: 0x140 */
  __I  uint32_t VID_NULL_SIZE_ACT;                 /**< Actual VID_NULL_SIZE, offset: 0x144 */
  __I  uint32_t VID_HSA_TIME_ACT;                  /**< Actual VID_HSA_TIME, offset: 0x148 */
  __I  uint32_t VID_HBP_TIME_ACT;                  /**< Actual VID_HBP_TIME, offset: 0x14C */
  __I  uint32_t VID_HLINE_TIME_ACT;                /**< Actual VID_HLINE_TIME, offset: 0x150 */
  __I  uint32_t VID_VSA_LINES_ACT;                 /**< Actual VID_VSA_LINES, offset: 0x154 */
  __I  uint32_t VID_VBP_LINES_ACT;                 /**< VID_VBP_LINES, offset: 0x158 */
  __I  uint32_t VID_VFP_LINES_ACT;                 /**< Actual VID_VFP_LINES, offset: 0x15C */
  __I  uint32_t VID_VACTIVE_LINES_ACT;             /**< Actual VID_VACTIVE_LINES, offset: 0x160 */
       uint8_t RESERVED_7[4];
  __I  uint32_t VID_PKT_STATUS;                    /**< eDPI and DPI FIFOs status, offset: 0x168 */
       uint8_t RESERVED_8[36];
  __I  uint32_t SDF_3D_ACT;                        /**< SDF_3D, offset: 0x190 */
} MIPI_DSI_Type;

/* ----------------------------------------------------------------------------
   -- MIPI_DSI Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup MIPI_DSI_Register_Masks MIPI_DSI Register Masks
 * @{
 */

/*! @name VERSION - Core Version */
/*! @{ */

#define MIPI_DSI_VERSION_version_MASK            (0xFFFFFFFFU)
#define MIPI_DSI_VERSION_version_SHIFT           (0U)
/*! version - This field indicates the version of the MIPI DSI host */
#define MIPI_DSI_VERSION_version(x)              (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VERSION_version_SHIFT)) & MIPI_DSI_VERSION_version_MASK)
/*! @} */

/*! @name PWR_UP - Power up */
/*! @{ */

#define MIPI_DSI_PWR_UP_shutdownz_MASK           (0x1U)
#define MIPI_DSI_PWR_UP_shutdownz_SHIFT          (0U)
/*! shutdownz - This bit configures the controller either to power up or to reset
 *  0b0..Reset the controller
 *  0b1..Power up the controller
 */
#define MIPI_DSI_PWR_UP_shutdownz(x)             (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PWR_UP_shutdownz_SHIFT)) & MIPI_DSI_PWR_UP_shutdownz_MASK)
/*! @} */

/*! @name CLKMGR_CFG - Factor for internal dividers */
/*! @{ */

#define MIPI_DSI_CLKMGR_CFG_tx_esc_clk_division_MASK (0xFFU)
#define MIPI_DSI_CLKMGR_CFG_tx_esc_clk_division_SHIFT (0U)
/*! tx_esc_clk_division - This field indicates the division factor for the TX Escape clock source (lanebyteclk) */
#define MIPI_DSI_CLKMGR_CFG_tx_esc_clk_division(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CLKMGR_CFG_tx_esc_clk_division_SHIFT)) & MIPI_DSI_CLKMGR_CFG_tx_esc_clk_division_MASK)

#define MIPI_DSI_CLKMGR_CFG_to_clk_division_MASK (0xFF00U)
#define MIPI_DSI_CLKMGR_CFG_to_clk_division_SHIFT (8U)
/*! to_clk_division - Time out clock division */
#define MIPI_DSI_CLKMGR_CFG_to_clk_division(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CLKMGR_CFG_to_clk_division_SHIFT)) & MIPI_DSI_CLKMGR_CFG_to_clk_division_MASK)
/*! @} */

/*! @name DPI_VCID - DPI Virtual Channel ID */
/*! @{ */

#define MIPI_DSI_DPI_VCID_dpi_vcid_MASK          (0x3U)
#define MIPI_DSI_DPI_VCID_dpi_vcid_SHIFT         (0U)
/*! dpi_vcid - This field configures the DPI virtual channel id that is indexed to the Video mode packets */
#define MIPI_DSI_DPI_VCID_dpi_vcid(x)            (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_VCID_dpi_vcid_SHIFT)) & MIPI_DSI_DPI_VCID_dpi_vcid_MASK)
/*! @} */

/*! @name DPI_COLOR_CODING - DPI color coding */
/*! @{ */

#define MIPI_DSI_DPI_COLOR_CODING_dpi_color_coding_MASK (0xFU)
#define MIPI_DSI_DPI_COLOR_CODING_dpi_color_coding_SHIFT (0U)
/*! dpi_color_coding - This field configures the DPI color for Video Mode/eDPI Command Mode coding as follows:
 *  0b0000..16-bit configuration 1
 *  0b0001..16-bit configuration 2
 *  0b0010..16-bit configuration 3
 *  0b0011..18-bit configuration 1
 *  0b0100..18-bit configuration 2
 *  0b0101..24-bit
 *  0b0110..20-bit YCbCr 4:2:2 loosely packed / Reserved for eDPI Command Mode
 *  0b0111..24-bit YCbCr 4:2:2 / Reserved for eDPI Command Mode
 *  0b1000..16-bit YCbCr 4:2:2 / Reserved for eDPI Command Mode
 *  0b1001..30-bit - DSC_ENC 10bit / Reserved for eDPI Command Mode
 *  0b1010..36-bit / Reserved for eDPI Command Mode
 *  0b1011..12-bit YCbCr 4:2:0 / Reserved for eDPI Command Mode
 *  0b1100..DSC24 compressed Data
 *  0b1101..Reserved
 *  0b1110..Reserved
 *  0b1111..Reserved
 */
#define MIPI_DSI_DPI_COLOR_CODING_dpi_color_coding(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_COLOR_CODING_dpi_color_coding_SHIFT)) & MIPI_DSI_DPI_COLOR_CODING_dpi_color_coding_MASK)

#define MIPI_DSI_DPI_COLOR_CODING_loosely18_en_MASK (0x100U)
#define MIPI_DSI_DPI_COLOR_CODING_loosely18_en_SHIFT (8U)
/*! loosely18_en - When set to 1, this bit activates loosely packed variant to 18-bit configurations */
#define MIPI_DSI_DPI_COLOR_CODING_loosely18_en(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_COLOR_CODING_loosely18_en_SHIFT)) & MIPI_DSI_DPI_COLOR_CODING_loosely18_en_MASK)
/*! @} */

/*! @name DPI_CFG_POL - DPI signals polarity */
/*! @{ */

#define MIPI_DSI_DPI_CFG_POL_dataen_active_low_MASK (0x1U)
#define MIPI_DSI_DPI_CFG_POL_dataen_active_low_SHIFT (0U)
/*! dataen_active_low - When set to 1, this bit configures the data enable pin (dpidataen) as active low */
#define MIPI_DSI_DPI_CFG_POL_dataen_active_low(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_CFG_POL_dataen_active_low_SHIFT)) & MIPI_DSI_DPI_CFG_POL_dataen_active_low_MASK)

#define MIPI_DSI_DPI_CFG_POL_vsync_active_low_MASK (0x2U)
#define MIPI_DSI_DPI_CFG_POL_vsync_active_low_SHIFT (1U)
/*! vsync_active_low - When set to 1, this bit configures the vertical synchronism pin (dpivsync) as active low */
#define MIPI_DSI_DPI_CFG_POL_vsync_active_low(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_CFG_POL_vsync_active_low_SHIFT)) & MIPI_DSI_DPI_CFG_POL_vsync_active_low_MASK)

#define MIPI_DSI_DPI_CFG_POL_hsync_active_low_MASK (0x4U)
#define MIPI_DSI_DPI_CFG_POL_hsync_active_low_SHIFT (2U)
/*! hsync_active_low - When set to 1, this bit configures the horizontal synchronism pin (dpihsync) as active low */
#define MIPI_DSI_DPI_CFG_POL_hsync_active_low(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_CFG_POL_hsync_active_low_SHIFT)) & MIPI_DSI_DPI_CFG_POL_hsync_active_low_MASK)

#define MIPI_DSI_DPI_CFG_POL_shutd_active_low_MASK (0x8U)
#define MIPI_DSI_DPI_CFG_POL_shutd_active_low_SHIFT (3U)
/*! shutd_active_low - When set to 1, this bit configures the shutdown pin (dpishutdn) as active low */
#define MIPI_DSI_DPI_CFG_POL_shutd_active_low(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_CFG_POL_shutd_active_low_SHIFT)) & MIPI_DSI_DPI_CFG_POL_shutd_active_low_MASK)

#define MIPI_DSI_DPI_CFG_POL_colorm_active_low_MASK (0x10U)
#define MIPI_DSI_DPI_CFG_POL_colorm_active_low_SHIFT (4U)
/*! colorm_active_low - When set to 1, this bit configures the color mode pin (dpicolorm) as active low */
#define MIPI_DSI_DPI_CFG_POL_colorm_active_low(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_CFG_POL_colorm_active_low_SHIFT)) & MIPI_DSI_DPI_CFG_POL_colorm_active_low_MASK)
/*! @} */

/*! @name DPI_LP_CMD_TIM - Low Power commands' timing */
/*! @{ */

#define MIPI_DSI_DPI_LP_CMD_TIM_invact_lpcmd_time_MASK (0xFFU)
#define MIPI_DSI_DPI_LP_CMD_TIM_invact_lpcmd_time_SHIFT (0U)
/*! invact_lpcmd_time - This field is used for the transmission of commands in low-power mode */
#define MIPI_DSI_DPI_LP_CMD_TIM_invact_lpcmd_time(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_LP_CMD_TIM_invact_lpcmd_time_SHIFT)) & MIPI_DSI_DPI_LP_CMD_TIM_invact_lpcmd_time_MASK)

#define MIPI_DSI_DPI_LP_CMD_TIM_outvact_lpcmd_time_MASK (0xFF0000U)
#define MIPI_DSI_DPI_LP_CMD_TIM_outvact_lpcmd_time_SHIFT (16U)
/*! outvact_lpcmd_time - This field is used for the transmission of commands in low-power mode */
#define MIPI_DSI_DPI_LP_CMD_TIM_outvact_lpcmd_time(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_LP_CMD_TIM_outvact_lpcmd_time_SHIFT)) & MIPI_DSI_DPI_LP_CMD_TIM_outvact_lpcmd_time_MASK)
/*! @} */

/*! @name PCKHDL_CFG - EoTp, BTA, CRC and ECC Configuration */
/*! @{ */

#define MIPI_DSI_PCKHDL_CFG_eotp_tx_en_MASK      (0x1U)
#define MIPI_DSI_PCKHDL_CFG_eotp_tx_en_SHIFT     (0U)
/*! eotp_tx_en - When set to 1, this bit enables the EoTp transmission in high-speed */
#define MIPI_DSI_PCKHDL_CFG_eotp_tx_en(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PCKHDL_CFG_eotp_tx_en_SHIFT)) & MIPI_DSI_PCKHDL_CFG_eotp_tx_en_MASK)

#define MIPI_DSI_PCKHDL_CFG_eotp_rx_en_MASK      (0x2U)
#define MIPI_DSI_PCKHDL_CFG_eotp_rx_en_SHIFT     (1U)
/*! eotp_rx_en - When set to 1, this bit enables the EoTp reception */
#define MIPI_DSI_PCKHDL_CFG_eotp_rx_en(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PCKHDL_CFG_eotp_rx_en_SHIFT)) & MIPI_DSI_PCKHDL_CFG_eotp_rx_en_MASK)

#define MIPI_DSI_PCKHDL_CFG_bta_en_MASK          (0x4U)
#define MIPI_DSI_PCKHDL_CFG_bta_en_SHIFT         (2U)
/*! bta_en - When set to 1, this bit enables the Bus Turn-Around (BTA) request */
#define MIPI_DSI_PCKHDL_CFG_bta_en(x)            (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PCKHDL_CFG_bta_en_SHIFT)) & MIPI_DSI_PCKHDL_CFG_bta_en_MASK)

#define MIPI_DSI_PCKHDL_CFG_ecc_rx_en_MASK       (0x8U)
#define MIPI_DSI_PCKHDL_CFG_ecc_rx_en_SHIFT      (3U)
/*! ecc_rx_en - When set to 1, this bit enables the ECC reception, error correction, and reporting */
#define MIPI_DSI_PCKHDL_CFG_ecc_rx_en(x)         (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PCKHDL_CFG_ecc_rx_en_SHIFT)) & MIPI_DSI_PCKHDL_CFG_ecc_rx_en_MASK)

#define MIPI_DSI_PCKHDL_CFG_crc_rx_en_MASK       (0x10U)
#define MIPI_DSI_PCKHDL_CFG_crc_rx_en_SHIFT      (4U)
/*! crc_rx_en - When set to 1, this bit enables the CRC reception and error reporting */
#define MIPI_DSI_PCKHDL_CFG_crc_rx_en(x)         (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PCKHDL_CFG_crc_rx_en_SHIFT)) & MIPI_DSI_PCKHDL_CFG_crc_rx_en_MASK)

#define MIPI_DSI_PCKHDL_CFG_eotp_tx_lp_en_MASK   (0x20U)
#define MIPI_DSI_PCKHDL_CFG_eotp_tx_lp_en_SHIFT  (5U)
/*! eotp_tx_lp_en - When set to 1, this bit enables the EoTp transmission in low-power */
#define MIPI_DSI_PCKHDL_CFG_eotp_tx_lp_en(x)     (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PCKHDL_CFG_eotp_tx_lp_en_SHIFT)) & MIPI_DSI_PCKHDL_CFG_eotp_tx_lp_en_MASK)
/*! @} */

/*! @name GEN_VCID - Read responses Virtual Channel ID */
/*! @{ */

#define MIPI_DSI_GEN_VCID_gen_vcid_rx_MASK       (0x3U)
#define MIPI_DSI_GEN_VCID_gen_vcid_rx_SHIFT      (0U)
/*! gen_vcid_rx - This field indicates the Generic interface read-back virtual channel identification */
#define MIPI_DSI_GEN_VCID_gen_vcid_rx(x)         (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_GEN_VCID_gen_vcid_rx_SHIFT)) & MIPI_DSI_GEN_VCID_gen_vcid_rx_MASK)

#define MIPI_DSI_GEN_VCID_gen_vcid_tear_auto_MASK (0x300U)
#define MIPI_DSI_GEN_VCID_gen_vcid_tear_auto_SHIFT (8U)
/*! gen_vcid_tear_auto - This field indicates the virtual channel identification for tear effect by hardware */
#define MIPI_DSI_GEN_VCID_gen_vcid_tear_auto(x)  (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_GEN_VCID_gen_vcid_tear_auto_SHIFT)) & MIPI_DSI_GEN_VCID_gen_vcid_tear_auto_MASK)

#define MIPI_DSI_GEN_VCID_gen_vcid_tx_auto_MASK  (0x30000U)
#define MIPI_DSI_GEN_VCID_gen_vcid_tx_auto_SHIFT (16U)
/*! gen_vcid_tx_auto - This field indicates the Generic interface virtual channel identification
 *    where generic packet is automatically generated & transmitted
 */
#define MIPI_DSI_GEN_VCID_gen_vcid_tx_auto(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_GEN_VCID_gen_vcid_tx_auto_SHIFT)) & MIPI_DSI_GEN_VCID_gen_vcid_tx_auto_MASK)
/*! @} */

/*! @name MODE_CFG - Operation mode */
/*! @{ */

#define MIPI_DSI_MODE_CFG_cmd_video_mode_MASK    (0x1U)
#define MIPI_DSI_MODE_CFG_cmd_video_mode_SHIFT   (0U)
/*! cmd_video_mode - This bit configures the operation mode:
 *  0b0..video mode
 *  0b1..command mode
 */
#define MIPI_DSI_MODE_CFG_cmd_video_mode(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_MODE_CFG_cmd_video_mode_SHIFT)) & MIPI_DSI_MODE_CFG_cmd_video_mode_MASK)
/*! @} */

/*! @name VID_MODE_CFG - Video mode configuration */
/*! @{ */

#define MIPI_DSI_VID_MODE_CFG_vid_mode_type_MASK (0x3U)
#define MIPI_DSI_VID_MODE_CFG_vid_mode_type_SHIFT (0U)
/*! vid_mode_type - This field indicates the video mode transmission type as follows:
 *  0b00..Non-burst with sync pulses
 *  0b01..Non-burst with sync events
 *  0b10..Burst mode
 *  0b11..Burst mode
 */
#define MIPI_DSI_VID_MODE_CFG_vid_mode_type(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_vid_mode_type_SHIFT)) & MIPI_DSI_VID_MODE_CFG_vid_mode_type_MASK)

#define MIPI_DSI_VID_MODE_CFG_lp_vsa_en_MASK     (0x100U)
#define MIPI_DSI_VID_MODE_CFG_lp_vsa_en_SHIFT    (8U)
/*! lp_vsa_en - When set to 1, this bit enables the return to low-power inside the VSA period when timing allows */
#define MIPI_DSI_VID_MODE_CFG_lp_vsa_en(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_lp_vsa_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_lp_vsa_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_lp_vbp_en_MASK     (0x200U)
#define MIPI_DSI_VID_MODE_CFG_lp_vbp_en_SHIFT    (9U)
/*! lp_vbp_en - When set to 1, this bit enables the return to low-power inside the VBP period when timing allows */
#define MIPI_DSI_VID_MODE_CFG_lp_vbp_en(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_lp_vbp_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_lp_vbp_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_lp_vfp_en_MASK     (0x400U)
#define MIPI_DSI_VID_MODE_CFG_lp_vfp_en_SHIFT    (10U)
/*! lp_vfp_en - When set to 1, this bit enables the return to low-power inside the VFP period when timing allows */
#define MIPI_DSI_VID_MODE_CFG_lp_vfp_en(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_lp_vfp_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_lp_vfp_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_lp_vact_en_MASK    (0x800U)
#define MIPI_DSI_VID_MODE_CFG_lp_vact_en_SHIFT   (11U)
/*! lp_vact_en - When set to 1, this bit enables the return to low-power inside the VACT period when timing allows */
#define MIPI_DSI_VID_MODE_CFG_lp_vact_en(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_lp_vact_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_lp_vact_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_lp_hbp_en_MASK     (0x1000U)
#define MIPI_DSI_VID_MODE_CFG_lp_hbp_en_SHIFT    (12U)
/*! lp_hbp_en - When set to 1, this bit enables the return to low-power inside the HBP period when timing allows */
#define MIPI_DSI_VID_MODE_CFG_lp_hbp_en(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_lp_hbp_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_lp_hbp_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_lp_hfp_en_MASK     (0x2000U)
#define MIPI_DSI_VID_MODE_CFG_lp_hfp_en_SHIFT    (13U)
/*! lp_hfp_en - When set to 1, this bit enables the return to low-power inside the HFP period when timing allows */
#define MIPI_DSI_VID_MODE_CFG_lp_hfp_en(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_lp_hfp_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_lp_hfp_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_frame_bta_ack_en_MASK (0x4000U)
#define MIPI_DSI_VID_MODE_CFG_frame_bta_ack_en_SHIFT (14U)
/*! frame_bta_ack_en - When set to 1, this bit enables the request for an acknowledge response at the end of a frame */
#define MIPI_DSI_VID_MODE_CFG_frame_bta_ack_en(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_frame_bta_ack_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_frame_bta_ack_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_lp_cmd_en_MASK     (0x8000U)
#define MIPI_DSI_VID_MODE_CFG_lp_cmd_en_SHIFT    (15U)
/*! lp_cmd_en - When set to 1, this bit enables the command transmission only in low-power mode */
#define MIPI_DSI_VID_MODE_CFG_lp_cmd_en(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_lp_cmd_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_lp_cmd_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_vpg_en_MASK        (0x10000U)
#define MIPI_DSI_VID_MODE_CFG_vpg_en_SHIFT       (16U)
/*! vpg_en - When set to 1, this bit enables the video mode pattern generator */
#define MIPI_DSI_VID_MODE_CFG_vpg_en(x)          (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_vpg_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_vpg_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_vpg_mode_MASK      (0x100000U)
#define MIPI_DSI_VID_MODE_CFG_vpg_mode_SHIFT     (20U)
/*! vpg_mode - This field is to select the pattern:
 *  0b0..horizontal or vertical
 *  0b1..vertical only
 */
#define MIPI_DSI_VID_MODE_CFG_vpg_mode(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_vpg_mode_SHIFT)) & MIPI_DSI_VID_MODE_CFG_vpg_mode_MASK)

#define MIPI_DSI_VID_MODE_CFG_vpg_orientation_MASK (0x1000000U)
#define MIPI_DSI_VID_MODE_CFG_vpg_orientation_SHIFT (24U)
/*! vpg_orientation - This field indicates the color bar orientation as follows:
 *  0b0..Vertical mode
 *  0b1..Horizontal mode
 */
#define MIPI_DSI_VID_MODE_CFG_vpg_orientation(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_vpg_orientation_SHIFT)) & MIPI_DSI_VID_MODE_CFG_vpg_orientation_MASK)
/*! @} */

/*! @name VID_PKT_SIZE - Video Packets size */
/*! @{ */

#define MIPI_DSI_VID_PKT_SIZE_vid_pkt_size_MASK  (0x3FFFU)
#define MIPI_DSI_VID_PKT_SIZE_vid_pkt_size_SHIFT (0U)
/*! vid_pkt_size - This field configures the number of pixels in a single video packet */
#define MIPI_DSI_VID_PKT_SIZE_vid_pkt_size(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_SIZE_vid_pkt_size_SHIFT)) & MIPI_DSI_VID_PKT_SIZE_vid_pkt_size_MASK)
/*! @} */

/*! @name VID_NUM_CHUNKS - Number of Chunks */
/*! @{ */

#define MIPI_DSI_VID_NUM_CHUNKS_vid_num_chunks_MASK (0x1FFFU)
#define MIPI_DSI_VID_NUM_CHUNKS_vid_num_chunks_SHIFT (0U)
/*! vid_num_chunks - This register configures the number of chunks to be transmitted during a Line
 *    period (a chunk is pair made of a video packet and a null packet)
 */
#define MIPI_DSI_VID_NUM_CHUNKS_vid_num_chunks(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_NUM_CHUNKS_vid_num_chunks_SHIFT)) & MIPI_DSI_VID_NUM_CHUNKS_vid_num_chunks_MASK)
/*! @} */

/*! @name VID_NULL_SIZE - Null Packets size */
/*! @{ */

#define MIPI_DSI_VID_NULL_SIZE_vid_null_size_MASK (0x1FFFU)
#define MIPI_DSI_VID_NULL_SIZE_vid_null_size_SHIFT (0U)
/*! vid_null_size - This register configures the number of bytes inside a null packet */
#define MIPI_DSI_VID_NULL_SIZE_vid_null_size(x)  (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_NULL_SIZE_vid_null_size_SHIFT)) & MIPI_DSI_VID_NULL_SIZE_vid_null_size_MASK)
/*! @} */

/*! @name VID_HSA_TIME - HSA time */
/*! @{ */

#define MIPI_DSI_VID_HSA_TIME_vid_hsa_time_MASK  (0xFFFU)
#define MIPI_DSI_VID_HSA_TIME_vid_hsa_time_SHIFT (0U)
/*! vid_hsa_time - This field configures the Horizontal Synchronism Active period in lane byte clock cycles */
#define MIPI_DSI_VID_HSA_TIME_vid_hsa_time(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_HSA_TIME_vid_hsa_time_SHIFT)) & MIPI_DSI_VID_HSA_TIME_vid_hsa_time_MASK)
/*! @} */

/*! @name VID_HBP_TIME - HBP time */
/*! @{ */

#define MIPI_DSI_VID_HBP_TIME_vid_hbp_time_MASK  (0xFFFU)
#define MIPI_DSI_VID_HBP_TIME_vid_hbp_time_SHIFT (0U)
/*! vid_hbp_time - This field configures the Horizontal Back Porch period in lane byte clock cycles */
#define MIPI_DSI_VID_HBP_TIME_vid_hbp_time(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_HBP_TIME_vid_hbp_time_SHIFT)) & MIPI_DSI_VID_HBP_TIME_vid_hbp_time_MASK)
/*! @} */

/*! @name VID_HLINE_TIME - Overall video line time */
/*! @{ */

#define MIPI_DSI_VID_HLINE_TIME_vid_hline_time_MASK (0x7FFFU)
#define MIPI_DSI_VID_HLINE_TIME_vid_hline_time_SHIFT (0U)
/*! vid_hline_time - This field configures the size of the total line time (HSA+HBP+HACT+HFP) counted in lane byte clock cycles */
#define MIPI_DSI_VID_HLINE_TIME_vid_hline_time(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_HLINE_TIME_vid_hline_time_SHIFT)) & MIPI_DSI_VID_HLINE_TIME_vid_hline_time_MASK)
/*! @} */

/*! @name VID_VSA_LINES - VSA period */
/*! @{ */

#define MIPI_DSI_VID_VSA_LINES_vsa_lines_MASK    (0x3FFU)
#define MIPI_DSI_VID_VSA_LINES_vsa_lines_SHIFT   (0U)
/*! vsa_lines - This field configures the Vertical Synchronism Active period measured in number of horizontal lines */
#define MIPI_DSI_VID_VSA_LINES_vsa_lines(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_VSA_LINES_vsa_lines_SHIFT)) & MIPI_DSI_VID_VSA_LINES_vsa_lines_MASK)
/*! @} */

/*! @name VID_VBP_LINES - VBP period */
/*! @{ */

#define MIPI_DSI_VID_VBP_LINES_vbp_lines_MASK    (0x3FFU)
#define MIPI_DSI_VID_VBP_LINES_vbp_lines_SHIFT   (0U)
/*! vbp_lines - This field configures the Vertical Back Porch period measured in number of horizontal lines */
#define MIPI_DSI_VID_VBP_LINES_vbp_lines(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_VBP_LINES_vbp_lines_SHIFT)) & MIPI_DSI_VID_VBP_LINES_vbp_lines_MASK)
/*! @} */

/*! @name VID_VFP_LINES - VFP period */
/*! @{ */

#define MIPI_DSI_VID_VFP_LINES_vfp_lines_MASK    (0x3FFU)
#define MIPI_DSI_VID_VFP_LINES_vfp_lines_SHIFT   (0U)
/*! vfp_lines - This field configures the Vertical Front Porch period measured in number of horizontal lines */
#define MIPI_DSI_VID_VFP_LINES_vfp_lines(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_VFP_LINES_vfp_lines_SHIFT)) & MIPI_DSI_VID_VFP_LINES_vfp_lines_MASK)
/*! @} */

/*! @name VID_VACTIVE_LINES - Video vertical resolution */
/*! @{ */

#define MIPI_DSI_VID_VACTIVE_LINES_v_active_lines_MASK (0x3FFFU)
#define MIPI_DSI_VID_VACTIVE_LINES_v_active_lines_SHIFT (0U)
/*! v_active_lines - This field configures the Vertical Active period measured in number of horizontal lines */
#define MIPI_DSI_VID_VACTIVE_LINES_v_active_lines(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_VACTIVE_LINES_v_active_lines_SHIFT)) & MIPI_DSI_VID_VACTIVE_LINES_v_active_lines_MASK)
/*! @} */

/*! @name EDPI_CMD_SIZE - eDPI packets size */
/*! @{ */

#define MIPI_DSI_EDPI_CMD_SIZE_edpi_allowed_cmd_size_MASK (0xFFFFU)
#define MIPI_DSI_EDPI_CMD_SIZE_edpi_allowed_cmd_size_SHIFT (0U)
/*! edpi_allowed_cmd_size - This field configures the maximum allowed size for an eDPI write memory command, measured in pixels */
#define MIPI_DSI_EDPI_CMD_SIZE_edpi_allowed_cmd_size(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_EDPI_CMD_SIZE_edpi_allowed_cmd_size_SHIFT)) & MIPI_DSI_EDPI_CMD_SIZE_edpi_allowed_cmd_size_MASK)
/*! @} */

/*! @name CMD_MODE_CFG - Command Mode operation configuration */
/*! @{ */

#define MIPI_DSI_CMD_MODE_CFG_tear_fx_en_MASK    (0x1U)
#define MIPI_DSI_CMD_MODE_CFG_tear_fx_en_SHIFT   (0U)
/*! tear_fx_en - When set to 1, this bit enables the tearing effect acknowledge request */
#define MIPI_DSI_CMD_MODE_CFG_tear_fx_en(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_MODE_CFG_tear_fx_en_SHIFT)) & MIPI_DSI_CMD_MODE_CFG_tear_fx_en_MASK)

#define MIPI_DSI_CMD_MODE_CFG_ack_rqst_en_MASK   (0x2U)
#define MIPI_DSI_CMD_MODE_CFG_ack_rqst_en_SHIFT  (1U)
/*! ack_rqst_en - When set to 1, this bit enables the acknowledge request after each packet transmission */
#define MIPI_DSI_CMD_MODE_CFG_ack_rqst_en(x)     (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_MODE_CFG_ack_rqst_en_SHIFT)) & MIPI_DSI_CMD_MODE_CFG_ack_rqst_en_MASK)

#define MIPI_DSI_CMD_MODE_CFG_gen_sw_0p_tx_MASK  (0x100U)
#define MIPI_DSI_CMD_MODE_CFG_gen_sw_0p_tx_SHIFT (8U)
/*! gen_sw_0p_tx - This bit configures the Generic short write packet with zero parameter command transmission type:
 *  0b0..Transition type is high-speed
 *  0b1..Transition type is low-power
 */
#define MIPI_DSI_CMD_MODE_CFG_gen_sw_0p_tx(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_MODE_CFG_gen_sw_0p_tx_SHIFT)) & MIPI_DSI_CMD_MODE_CFG_gen_sw_0p_tx_MASK)

#define MIPI_DSI_CMD_MODE_CFG_gen_sw_1p_tx_MASK  (0x200U)
#define MIPI_DSI_CMD_MODE_CFG_gen_sw_1p_tx_SHIFT (9U)
/*! gen_sw_1p_tx - This bit configures the Generic short write packet with one parameter command transmission type:
 *  0b0..Transition type is high-speed
 *  0b1..Transition type is low-power
 */
#define MIPI_DSI_CMD_MODE_CFG_gen_sw_1p_tx(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_MODE_CFG_gen_sw_1p_tx_SHIFT)) & MIPI_DSI_CMD_MODE_CFG_gen_sw_1p_tx_MASK)

#define MIPI_DSI_CMD_MODE_CFG_gen_sw_2p_tx_MASK  (0x400U)
#define MIPI_DSI_CMD_MODE_CFG_gen_sw_2p_tx_SHIFT (10U)
/*! gen_sw_2p_tx - This bit configures the Generic short write packet with two parameters command transmission type:
 *  0b0..Transition type is high-speed
 *  0b1..Transition type is low-power
 */
#define MIPI_DSI_CMD_MODE_CFG_gen_sw_2p_tx(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_MODE_CFG_gen_sw_2p_tx_SHIFT)) & MIPI_DSI_CMD_MODE_CFG_gen_sw_2p_tx_MASK)

#define MIPI_DSI_CMD_MODE_CFG_gen_sr_0p_tx_MASK  (0x800U)
#define MIPI_DSI_CMD_MODE_CFG_gen_sr_0p_tx_SHIFT (11U)
/*! gen_sr_0p_tx - This bit configures the Generic short read packet with zero parameter command transmission type:
 *  0b0..Transition type is high-speed
 *  0b1..Transition type is low-power
 */
#define MIPI_DSI_CMD_MODE_CFG_gen_sr_0p_tx(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_MODE_CFG_gen_sr_0p_tx_SHIFT)) & MIPI_DSI_CMD_MODE_CFG_gen_sr_0p_tx_MASK)

#define MIPI_DSI_CMD_MODE_CFG_gen_sr_1p_tx_MASK  (0x1000U)
#define MIPI_DSI_CMD_MODE_CFG_gen_sr_1p_tx_SHIFT (12U)
/*! gen_sr_1p_tx - This bit configures the Generic short read packet with one parameter command transmission type:
 *  0b0..Transition type is high-speed
 *  0b1..Transition type is low-power
 */
#define MIPI_DSI_CMD_MODE_CFG_gen_sr_1p_tx(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_MODE_CFG_gen_sr_1p_tx_SHIFT)) & MIPI_DSI_CMD_MODE_CFG_gen_sr_1p_tx_MASK)

#define MIPI_DSI_CMD_MODE_CFG_gen_sr_2p_tx_MASK  (0x2000U)
#define MIPI_DSI_CMD_MODE_CFG_gen_sr_2p_tx_SHIFT (13U)
/*! gen_sr_2p_tx - This bit configures the Generic short read packet with two parameters command transmission type:
 *  0b0..Transition type is high-speed
 *  0b1..Transition type is low-power
 */
#define MIPI_DSI_CMD_MODE_CFG_gen_sr_2p_tx(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_MODE_CFG_gen_sr_2p_tx_SHIFT)) & MIPI_DSI_CMD_MODE_CFG_gen_sr_2p_tx_MASK)

#define MIPI_DSI_CMD_MODE_CFG_gen_lw_tx_MASK     (0x4000U)
#define MIPI_DSI_CMD_MODE_CFG_gen_lw_tx_SHIFT    (14U)
/*! gen_lw_tx - This bit configures the Generic long write packet command transmission type:
 *  0b0..Transition type is high-speed
 *  0b1..Transition type is low-power
 */
#define MIPI_DSI_CMD_MODE_CFG_gen_lw_tx(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_MODE_CFG_gen_lw_tx_SHIFT)) & MIPI_DSI_CMD_MODE_CFG_gen_lw_tx_MASK)

#define MIPI_DSI_CMD_MODE_CFG_dcs_sw_0p_tx_MASK  (0x10000U)
#define MIPI_DSI_CMD_MODE_CFG_dcs_sw_0p_tx_SHIFT (16U)
/*! dcs_sw_0p_tx - This bit configures the DCS short write packet with zero parameter command transmission type:
 *  0b0..Transition type is high-speed
 *  0b1..Transition type is low-power
 */
#define MIPI_DSI_CMD_MODE_CFG_dcs_sw_0p_tx(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_MODE_CFG_dcs_sw_0p_tx_SHIFT)) & MIPI_DSI_CMD_MODE_CFG_dcs_sw_0p_tx_MASK)

#define MIPI_DSI_CMD_MODE_CFG_dcs_sw_1p_tx_MASK  (0x20000U)
#define MIPI_DSI_CMD_MODE_CFG_dcs_sw_1p_tx_SHIFT (17U)
/*! dcs_sw_1p_tx - This bit configures the DCS short write packet with one parameter command transmission type:
 *  0b0..Transition type is high-speed
 *  0b1..Transition type is low-power
 */
#define MIPI_DSI_CMD_MODE_CFG_dcs_sw_1p_tx(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_MODE_CFG_dcs_sw_1p_tx_SHIFT)) & MIPI_DSI_CMD_MODE_CFG_dcs_sw_1p_tx_MASK)

#define MIPI_DSI_CMD_MODE_CFG_dcs_sr_0p_tx_MASK  (0x40000U)
#define MIPI_DSI_CMD_MODE_CFG_dcs_sr_0p_tx_SHIFT (18U)
/*! dcs_sr_0p_tx - This bit configures the DCS short read packet with zero parameter command transmission type:
 *  0b0..Transition type is high-speed
 *  0b1..Transition type is low-power
 */
#define MIPI_DSI_CMD_MODE_CFG_dcs_sr_0p_tx(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_MODE_CFG_dcs_sr_0p_tx_SHIFT)) & MIPI_DSI_CMD_MODE_CFG_dcs_sr_0p_tx_MASK)

#define MIPI_DSI_CMD_MODE_CFG_dcs_lw_tx_MASK     (0x80000U)
#define MIPI_DSI_CMD_MODE_CFG_dcs_lw_tx_SHIFT    (19U)
/*! dcs_lw_tx - This bit configures the DCS long write packet command transmission type:
 *  0b0..Transition type is high-speed
 *  0b1..Transition type is low-power
 */
#define MIPI_DSI_CMD_MODE_CFG_dcs_lw_tx(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_MODE_CFG_dcs_lw_tx_SHIFT)) & MIPI_DSI_CMD_MODE_CFG_dcs_lw_tx_MASK)

#define MIPI_DSI_CMD_MODE_CFG_max_rd_pkt_size_MASK (0x1000000U)
#define MIPI_DSI_CMD_MODE_CFG_max_rd_pkt_size_SHIFT (24U)
/*! max_rd_pkt_size - This bit configures the maximum read packet size command transmission type:
 *  0b0..Transition type is high-speed
 *  0b1..Transition type is low-power
 */
#define MIPI_DSI_CMD_MODE_CFG_max_rd_pkt_size(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_MODE_CFG_max_rd_pkt_size_SHIFT)) & MIPI_DSI_CMD_MODE_CFG_max_rd_pkt_size_MASK)
/*! @} */

/*! @name GEN_HDR - Generic Interface Packet Header */
/*! @{ */

#define MIPI_DSI_GEN_HDR_gen_dt_MASK             (0x3FU)
#define MIPI_DSI_GEN_HDR_gen_dt_SHIFT            (0U)
/*! gen_dt - This field configures the packet Data Type of the header packet */
#define MIPI_DSI_GEN_HDR_gen_dt(x)               (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_GEN_HDR_gen_dt_SHIFT)) & MIPI_DSI_GEN_HDR_gen_dt_MASK)

#define MIPI_DSI_GEN_HDR_gen_vc_MASK             (0xC0U)
#define MIPI_DSI_GEN_HDR_gen_vc_SHIFT            (6U)
/*! gen_vc - This field configures the Virtual Channel ID of the header packet */
#define MIPI_DSI_GEN_HDR_gen_vc(x)               (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_GEN_HDR_gen_vc_SHIFT)) & MIPI_DSI_GEN_HDR_gen_vc_MASK)

#define MIPI_DSI_GEN_HDR_gen_wc_lsbyte_MASK      (0xFF00U)
#define MIPI_DSI_GEN_HDR_gen_wc_lsbyte_SHIFT     (8U)
/*! gen_wc_lsbyte - This field configures the least significant byte of the header packet's Word
 *    count for long packets or data 0 for short packets
 */
#define MIPI_DSI_GEN_HDR_gen_wc_lsbyte(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_GEN_HDR_gen_wc_lsbyte_SHIFT)) & MIPI_DSI_GEN_HDR_gen_wc_lsbyte_MASK)

#define MIPI_DSI_GEN_HDR_gen_wc_msbyte_MASK      (0xFF0000U)
#define MIPI_DSI_GEN_HDR_gen_wc_msbyte_SHIFT     (16U)
/*! gen_wc_msbyte - This field configures the most significant byte of the header packet's word
 *    count for long packets or data 1 for short packets
 */
#define MIPI_DSI_GEN_HDR_gen_wc_msbyte(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_GEN_HDR_gen_wc_msbyte_SHIFT)) & MIPI_DSI_GEN_HDR_gen_wc_msbyte_MASK)
/*! @} */

/*! @name GEN_PLD_DATA - Generic Interface Packets Payload */
/*! @{ */

#define MIPI_DSI_GEN_PLD_DATA_gen_pld_b1_MASK    (0xFFU)
#define MIPI_DSI_GEN_PLD_DATA_gen_pld_b1_SHIFT   (0U)
/*! gen_pld_b1 - This field indicates byte 1 of the packet payload */
#define MIPI_DSI_GEN_PLD_DATA_gen_pld_b1(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_GEN_PLD_DATA_gen_pld_b1_SHIFT)) & MIPI_DSI_GEN_PLD_DATA_gen_pld_b1_MASK)

#define MIPI_DSI_GEN_PLD_DATA_gen_pld_b2_MASK    (0xFF00U)
#define MIPI_DSI_GEN_PLD_DATA_gen_pld_b2_SHIFT   (8U)
/*! gen_pld_b2 - This field indicates byte 2 of the packet payload */
#define MIPI_DSI_GEN_PLD_DATA_gen_pld_b2(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_GEN_PLD_DATA_gen_pld_b2_SHIFT)) & MIPI_DSI_GEN_PLD_DATA_gen_pld_b2_MASK)

#define MIPI_DSI_GEN_PLD_DATA_gen_pld_b3_MASK    (0xFF0000U)
#define MIPI_DSI_GEN_PLD_DATA_gen_pld_b3_SHIFT   (16U)
/*! gen_pld_b3 - This field indicates byte 3 of the packet payload */
#define MIPI_DSI_GEN_PLD_DATA_gen_pld_b3(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_GEN_PLD_DATA_gen_pld_b3_SHIFT)) & MIPI_DSI_GEN_PLD_DATA_gen_pld_b3_MASK)

#define MIPI_DSI_GEN_PLD_DATA_gen_pld_b4_MASK    (0xFF000000U)
#define MIPI_DSI_GEN_PLD_DATA_gen_pld_b4_SHIFT   (24U)
/*! gen_pld_b4 - This field indicates byte 4 of the packet payload */
#define MIPI_DSI_GEN_PLD_DATA_gen_pld_b4(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_GEN_PLD_DATA_gen_pld_b4_SHIFT)) & MIPI_DSI_GEN_PLD_DATA_gen_pld_b4_MASK)
/*! @} */

/*! @name CMD_PKT_STATUS - Generic Interface and DBI FIFO status */
/*! @{ */

#define MIPI_DSI_CMD_PKT_STATUS_gen_cmd_empty_MASK (0x1U)
#define MIPI_DSI_CMD_PKT_STATUS_gen_cmd_empty_SHIFT (0U)
/*! gen_cmd_empty - This bit indicates the empty status of the generic command FIFO */
#define MIPI_DSI_CMD_PKT_STATUS_gen_cmd_empty(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_PKT_STATUS_gen_cmd_empty_SHIFT)) & MIPI_DSI_CMD_PKT_STATUS_gen_cmd_empty_MASK)

#define MIPI_DSI_CMD_PKT_STATUS_gen_cmd_full_MASK (0x2U)
#define MIPI_DSI_CMD_PKT_STATUS_gen_cmd_full_SHIFT (1U)
/*! gen_cmd_full - This bit indicates the full status of the generic command FIFO */
#define MIPI_DSI_CMD_PKT_STATUS_gen_cmd_full(x)  (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_PKT_STATUS_gen_cmd_full_SHIFT)) & MIPI_DSI_CMD_PKT_STATUS_gen_cmd_full_MASK)

#define MIPI_DSI_CMD_PKT_STATUS_gen_pld_w_empty_MASK (0x4U)
#define MIPI_DSI_CMD_PKT_STATUS_gen_pld_w_empty_SHIFT (2U)
/*! gen_pld_w_empty - This bit indicates the empty status of the generic write payload FIFO */
#define MIPI_DSI_CMD_PKT_STATUS_gen_pld_w_empty(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_PKT_STATUS_gen_pld_w_empty_SHIFT)) & MIPI_DSI_CMD_PKT_STATUS_gen_pld_w_empty_MASK)

#define MIPI_DSI_CMD_PKT_STATUS_gen_pld_w_full_MASK (0x8U)
#define MIPI_DSI_CMD_PKT_STATUS_gen_pld_w_full_SHIFT (3U)
/*! gen_pld_w_full - This bit indicates the full status of the generic write payload FIFO */
#define MIPI_DSI_CMD_PKT_STATUS_gen_pld_w_full(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_PKT_STATUS_gen_pld_w_full_SHIFT)) & MIPI_DSI_CMD_PKT_STATUS_gen_pld_w_full_MASK)

#define MIPI_DSI_CMD_PKT_STATUS_gen_pld_r_empty_MASK (0x10U)
#define MIPI_DSI_CMD_PKT_STATUS_gen_pld_r_empty_SHIFT (4U)
/*! gen_pld_r_empty - This bit indicates the empty status of the generic read payload FIFO */
#define MIPI_DSI_CMD_PKT_STATUS_gen_pld_r_empty(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_PKT_STATUS_gen_pld_r_empty_SHIFT)) & MIPI_DSI_CMD_PKT_STATUS_gen_pld_r_empty_MASK)

#define MIPI_DSI_CMD_PKT_STATUS_gen_pld_r_full_MASK (0x20U)
#define MIPI_DSI_CMD_PKT_STATUS_gen_pld_r_full_SHIFT (5U)
/*! gen_pld_r_full - This bit indicates the full status of the generic read payload FIFO */
#define MIPI_DSI_CMD_PKT_STATUS_gen_pld_r_full(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_PKT_STATUS_gen_pld_r_full_SHIFT)) & MIPI_DSI_CMD_PKT_STATUS_gen_pld_r_full_MASK)

#define MIPI_DSI_CMD_PKT_STATUS_gen_rd_cmd_busy_MASK (0x40U)
#define MIPI_DSI_CMD_PKT_STATUS_gen_rd_cmd_busy_SHIFT (6U)
/*! gen_rd_cmd_busy - This bit is set when a read command is issued and cleared when the entire
 *    response is stored in the FIFO for GENERIC interface
 */
#define MIPI_DSI_CMD_PKT_STATUS_gen_rd_cmd_busy(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_PKT_STATUS_gen_rd_cmd_busy_SHIFT)) & MIPI_DSI_CMD_PKT_STATUS_gen_rd_cmd_busy_MASK)

#define MIPI_DSI_CMD_PKT_STATUS_gen_buff_cmd_empty_MASK (0x10000U)
#define MIPI_DSI_CMD_PKT_STATUS_gen_buff_cmd_empty_SHIFT (16U)
/*! gen_buff_cmd_empty - This bit indicates the empty status of the generic command internal buffer */
#define MIPI_DSI_CMD_PKT_STATUS_gen_buff_cmd_empty(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_PKT_STATUS_gen_buff_cmd_empty_SHIFT)) & MIPI_DSI_CMD_PKT_STATUS_gen_buff_cmd_empty_MASK)

#define MIPI_DSI_CMD_PKT_STATUS_gen_buff_cmd_full_MASK (0x20000U)
#define MIPI_DSI_CMD_PKT_STATUS_gen_buff_cmd_full_SHIFT (17U)
/*! gen_buff_cmd_full - This bit indicates the full status of the generic command internal buffer */
#define MIPI_DSI_CMD_PKT_STATUS_gen_buff_cmd_full(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_PKT_STATUS_gen_buff_cmd_full_SHIFT)) & MIPI_DSI_CMD_PKT_STATUS_gen_buff_cmd_full_MASK)

#define MIPI_DSI_CMD_PKT_STATUS_gen_buff_pld_empty_MASK (0x40000U)
#define MIPI_DSI_CMD_PKT_STATUS_gen_buff_pld_empty_SHIFT (18U)
/*! gen_buff_pld_empty - This bit indicates the empty status of the generic payload internal buffer */
#define MIPI_DSI_CMD_PKT_STATUS_gen_buff_pld_empty(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_PKT_STATUS_gen_buff_pld_empty_SHIFT)) & MIPI_DSI_CMD_PKT_STATUS_gen_buff_pld_empty_MASK)

#define MIPI_DSI_CMD_PKT_STATUS_gen_buff_pld_full_MASK (0x80000U)
#define MIPI_DSI_CMD_PKT_STATUS_gen_buff_pld_full_SHIFT (19U)
/*! gen_buff_pld_full - This bit indicates the full status of the generic payload internal buffer */
#define MIPI_DSI_CMD_PKT_STATUS_gen_buff_pld_full(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_CMD_PKT_STATUS_gen_buff_pld_full_SHIFT)) & MIPI_DSI_CMD_PKT_STATUS_gen_buff_pld_full_MASK)
/*! @} */

/*! @name TO_CNT_CFG - Timeout Trigger Configuration */
/*! @{ */

#define MIPI_DSI_TO_CNT_CFG_lprx_to_cnt_MASK     (0xFFFFU)
#define MIPI_DSI_TO_CNT_CFG_lprx_to_cnt_SHIFT    (0U)
/*! lprx_to_cnt - This field configures the timeout counter that triggers a low-power reception
 *    timeout contention detection (measured in TO_CLK_DIVISION cycles)
 */
#define MIPI_DSI_TO_CNT_CFG_lprx_to_cnt(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_TO_CNT_CFG_lprx_to_cnt_SHIFT)) & MIPI_DSI_TO_CNT_CFG_lprx_to_cnt_MASK)

#define MIPI_DSI_TO_CNT_CFG_hstx_to_cnt_MASK     (0xFFFF0000U)
#define MIPI_DSI_TO_CNT_CFG_hstx_to_cnt_SHIFT    (16U)
/*! hstx_to_cnt - This field configures the timeout counter that triggers a high-speed transmission
 *    timeout contention detection (measured in TO_CLK_DIVISION cycles)
 */
#define MIPI_DSI_TO_CNT_CFG_hstx_to_cnt(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_TO_CNT_CFG_hstx_to_cnt_SHIFT)) & MIPI_DSI_TO_CNT_CFG_hstx_to_cnt_MASK)
/*! @} */

/*! @name HS_RD_TO_CNT - Peripheral timeout after HS read operations */
/*! @{ */

#define MIPI_DSI_HS_RD_TO_CNT_hs_rd_to_cnt_MASK  (0xFFFFU)
#define MIPI_DSI_HS_RD_TO_CNT_hs_rd_to_cnt_SHIFT (0U)
/*! hs_rd_to_cnt - This field sets a period for which MIPI DSI host keeps the link still, after sending a high-speed Read operation */
#define MIPI_DSI_HS_RD_TO_CNT_hs_rd_to_cnt(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_HS_RD_TO_CNT_hs_rd_to_cnt_SHIFT)) & MIPI_DSI_HS_RD_TO_CNT_hs_rd_to_cnt_MASK)
/*! @} */

/*! @name LP_RD_TO_CNT - Peripheral timeout after LP read operations */
/*! @{ */

#define MIPI_DSI_LP_RD_TO_CNT_lp_rd_to_cnt_MASK  (0xFFFFU)
#define MIPI_DSI_LP_RD_TO_CNT_lp_rd_to_cnt_SHIFT (0U)
/*! lp_rd_to_cnt - This field sets a period for which MIPI DSI host keeps the link still, after sending a low-power Read operation */
#define MIPI_DSI_LP_RD_TO_CNT_lp_rd_to_cnt(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_LP_RD_TO_CNT_lp_rd_to_cnt_SHIFT)) & MIPI_DSI_LP_RD_TO_CNT_lp_rd_to_cnt_MASK)
/*! @} */

/*! @name HS_WR_TO_CNT - Peripheral timeout after HS write operations */
/*! @{ */

#define MIPI_DSI_HS_WR_TO_CNT_hs_wr_to_cnt_MASK  (0xFFFFU)
#define MIPI_DSI_HS_WR_TO_CNT_hs_wr_to_cnt_SHIFT (0U)
/*! hs_wr_to_cnt - This field sets a period for which MIPI DSI host keeps the link still, after sending a high-speed Write operation */
#define MIPI_DSI_HS_WR_TO_CNT_hs_wr_to_cnt(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_HS_WR_TO_CNT_hs_wr_to_cnt_SHIFT)) & MIPI_DSI_HS_WR_TO_CNT_hs_wr_to_cnt_MASK)

#define MIPI_DSI_HS_WR_TO_CNT_presp_to_mode_MASK (0x1000000U)
#define MIPI_DSI_HS_WR_TO_CNT_presp_to_mode_SHIFT (24U)
/*! presp_to_mode - presp_to_mode */
#define MIPI_DSI_HS_WR_TO_CNT_presp_to_mode(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_HS_WR_TO_CNT_presp_to_mode_SHIFT)) & MIPI_DSI_HS_WR_TO_CNT_presp_to_mode_MASK)
/*! @} */

/*! @name LP_WR_TO_CNT - Peripheral timeout after LP write operations */
/*! @{ */

#define MIPI_DSI_LP_WR_TO_CNT_lp_wr_to_cnt_MASK  (0xFFFFU)
#define MIPI_DSI_LP_WR_TO_CNT_lp_wr_to_cnt_SHIFT (0U)
/*! lp_wr_to_cnt - This field sets a period for which MIPI DSI host keeps the link still, after sending a low-power Write operation */
#define MIPI_DSI_LP_WR_TO_CNT_lp_wr_to_cnt(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_LP_WR_TO_CNT_lp_wr_to_cnt_SHIFT)) & MIPI_DSI_LP_WR_TO_CNT_lp_wr_to_cnt_MASK)
/*! @} */

/*! @name BTA_TO_CNT - Peripheral timeout after BTA completion */
/*! @{ */

#define MIPI_DSI_BTA_TO_CNT_bta_to_cnt_MASK      (0xFFFFU)
#define MIPI_DSI_BTA_TO_CNT_bta_to_cnt_SHIFT     (0U)
/*! bta_to_cnt - This field sets a period for which MIPI DSI host keeps the link still, after completing a Bus Turnaround */
#define MIPI_DSI_BTA_TO_CNT_bta_to_cnt(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_BTA_TO_CNT_bta_to_cnt_SHIFT)) & MIPI_DSI_BTA_TO_CNT_bta_to_cnt_MASK)
/*! @} */

/*! @name SDF_3D - 3D information for VSS packets */
/*! @{ */

#define MIPI_DSI_SDF_3D_mode_3d_MASK             (0x3U)
#define MIPI_DSI_SDF_3D_mode_3d_SHIFT            (0U)
/*! mode_3d - This field defines 3D Mode On/Off and Display Orientation:
 *  0b00..3D Mode Off , 2D Mode On
 *  0b01..3D Mode On, Portrait Orientation
 *  0b10..3D Mode On, Landscape Orientation
 *  0b11..Reserved, not used
 */
#define MIPI_DSI_SDF_3D_mode_3d(x)               (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_SDF_3D_mode_3d_SHIFT)) & MIPI_DSI_SDF_3D_mode_3d_MASK)

#define MIPI_DSI_SDF_3D_format_3d_MASK           (0xCU)
#define MIPI_DSI_SDF_3D_format_3d_SHIFT          (2U)
/*! format_3d - This field defines 3D Image Format:
 *  0b00..Alternating lines of left and right data
 *  0b01..Alternating frames of left and right data
 *  0b10..Alternating pixels of left and right data
 *  0b11..Reserved, not used
 */
#define MIPI_DSI_SDF_3D_format_3d(x)             (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_SDF_3D_format_3d_SHIFT)) & MIPI_DSI_SDF_3D_format_3d_MASK)

#define MIPI_DSI_SDF_3D_second_vsync_MASK        (0x10U)
#define MIPI_DSI_SDF_3D_second_vsync_SHIFT       (4U)
/*! second_vsync - This field defines whether there is a second VSYNC pulse between Left and Right
 *    Images, when 3D Image Format is Frame-based:
 *  0b0..No sync pulses between left and right data
 *  0b1..Sync pulse HSYNC, VSYNC, blanking between left and right data
 */
#define MIPI_DSI_SDF_3D_second_vsync(x)          (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_SDF_3D_second_vsync_SHIFT)) & MIPI_DSI_SDF_3D_second_vsync_MASK)

#define MIPI_DSI_SDF_3D_right_first_MASK         (0x20U)
#define MIPI_DSI_SDF_3D_right_first_SHIFT        (5U)
/*! right_first - This bit defines the left/right order:
 *  0b0..left eye is sent first, then right eye
 *  0b1..right eye data is sent first, then left eye
 */
#define MIPI_DSI_SDF_3D_right_first(x)           (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_SDF_3D_right_first_SHIFT)) & MIPI_DSI_SDF_3D_right_first_MASK)

#define MIPI_DSI_SDF_3D_send_3d_cfg_MASK         (0x10000U)
#define MIPI_DSI_SDF_3D_send_3d_cfg_SHIFT        (16U)
/*! send_3d_cfg - When set, causes the next VSS packet to include 3D control payload in every VSS packet */
#define MIPI_DSI_SDF_3D_send_3d_cfg(x)           (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_SDF_3D_send_3d_cfg_SHIFT)) & MIPI_DSI_SDF_3D_send_3d_cfg_MASK)
/*! @} */

/*! @name LPCLK_CTRL - Non-continuous Clock configuration */
/*! @{ */

#define MIPI_DSI_LPCLK_CTRL_phy_txrequestclkhs_MASK (0x1U)
#define MIPI_DSI_LPCLK_CTRL_phy_txrequestclkhs_SHIFT (0U)
/*! phy_txrequestclkhs - This bit controls the D-PHY PPI txrequestclkhs signal */
#define MIPI_DSI_LPCLK_CTRL_phy_txrequestclkhs(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_LPCLK_CTRL_phy_txrequestclkhs_SHIFT)) & MIPI_DSI_LPCLK_CTRL_phy_txrequestclkhs_MASK)

#define MIPI_DSI_LPCLK_CTRL_auto_clklane_ctrl_MASK (0x2U)
#define MIPI_DSI_LPCLK_CTRL_auto_clklane_ctrl_SHIFT (1U)
/*! auto_clklane_ctrl - This bit enables the automatic mechanism to stop providing clock in the clock lane when time allows */
#define MIPI_DSI_LPCLK_CTRL_auto_clklane_ctrl(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_LPCLK_CTRL_auto_clklane_ctrl_SHIFT)) & MIPI_DSI_LPCLK_CTRL_auto_clklane_ctrl_MASK)
/*! @} */

/*! @name PHY_TMR_LPCLK_CFG - Time configuration for (clock lane) transitions between HS and LP */
/*! @{ */

#define MIPI_DSI_PHY_TMR_LPCLK_CFG_phy_clklp2hs_time_MASK (0x3FFU)
#define MIPI_DSI_PHY_TMR_LPCLK_CFG_phy_clklp2hs_time_SHIFT (0U)
/*! phy_clklp2hs_time - Low-Power to High speed transmission time for D-PHY clock lane */
#define MIPI_DSI_PHY_TMR_LPCLK_CFG_phy_clklp2hs_time(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_TMR_LPCLK_CFG_phy_clklp2hs_time_SHIFT)) & MIPI_DSI_PHY_TMR_LPCLK_CFG_phy_clklp2hs_time_MASK)

#define MIPI_DSI_PHY_TMR_LPCLK_CFG_phy_clkhs2lp_time_MASK (0x3FF0000U)
#define MIPI_DSI_PHY_TMR_LPCLK_CFG_phy_clkhs2lp_time_SHIFT (16U)
/*! phy_clkhs2lp_time - High speed to low-power transmission time for D-PHY clock lane */
#define MIPI_DSI_PHY_TMR_LPCLK_CFG_phy_clkhs2lp_time(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_TMR_LPCLK_CFG_phy_clkhs2lp_time_SHIFT)) & MIPI_DSI_PHY_TMR_LPCLK_CFG_phy_clkhs2lp_time_MASK)
/*! @} */

/*! @name PHY_TMR_CFG - Time configuration for (data lanes) transitions between HS and LP */
/*! @{ */

#define MIPI_DSI_PHY_TMR_CFG_phy_lp2hs_time_MASK (0x3FFU)
#define MIPI_DSI_PHY_TMR_CFG_phy_lp2hs_time_SHIFT (0U)
/*! phy_lp2hs_time - Low-power to high-speed transmission time for D-PHY data lanes */
#define MIPI_DSI_PHY_TMR_CFG_phy_lp2hs_time(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_TMR_CFG_phy_lp2hs_time_SHIFT)) & MIPI_DSI_PHY_TMR_CFG_phy_lp2hs_time_MASK)

#define MIPI_DSI_PHY_TMR_CFG_phy_hs2lp_time_MASK (0x3FF0000U)
#define MIPI_DSI_PHY_TMR_CFG_phy_hs2lp_time_SHIFT (16U)
/*! phy_hs2lp_time - High-speed to low-power transmission time for D-PHY data lanes */
#define MIPI_DSI_PHY_TMR_CFG_phy_hs2lp_time(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_TMR_CFG_phy_hs2lp_time_SHIFT)) & MIPI_DSI_PHY_TMR_CFG_phy_hs2lp_time_MASK)
/*! @} */

/*! @name PHY_RSTZ - D-PHY's PLL and Resets */
/*! @{ */

#define MIPI_DSI_PHY_RSTZ_phy_shutdownz_MASK     (0x1U)
#define MIPI_DSI_PHY_RSTZ_phy_shutdownz_SHIFT    (0U)
/*! phy_shutdownz - When set to 0, this bit places the complete D-PHY macro in power-down state */
#define MIPI_DSI_PHY_RSTZ_phy_shutdownz(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_RSTZ_phy_shutdownz_SHIFT)) & MIPI_DSI_PHY_RSTZ_phy_shutdownz_MASK)

#define MIPI_DSI_PHY_RSTZ_phy_rstz_MASK          (0x2U)
#define MIPI_DSI_PHY_RSTZ_phy_rstz_SHIFT         (1U)
/*! phy_rstz - When set to 0, this bit places the digital section of the D-PHY in the reset state */
#define MIPI_DSI_PHY_RSTZ_phy_rstz(x)            (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_RSTZ_phy_rstz_SHIFT)) & MIPI_DSI_PHY_RSTZ_phy_rstz_MASK)

#define MIPI_DSI_PHY_RSTZ_phy_enableclk_MASK     (0x4U)
#define MIPI_DSI_PHY_RSTZ_phy_enableclk_SHIFT    (2U)
/*! phy_enableclk - When set to 1, this bit enables the D-PHY Clock Lane Module */
#define MIPI_DSI_PHY_RSTZ_phy_enableclk(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_RSTZ_phy_enableclk_SHIFT)) & MIPI_DSI_PHY_RSTZ_phy_enableclk_MASK)

#define MIPI_DSI_PHY_RSTZ_phy_forcepll_MASK      (0x8U)
#define MIPI_DSI_PHY_RSTZ_phy_forcepll_SHIFT     (3U)
/*! phy_forcepll - When the D-PHY is in ULPS, this bit enables the D-PHY PLL */
#define MIPI_DSI_PHY_RSTZ_phy_forcepll(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_RSTZ_phy_forcepll_SHIFT)) & MIPI_DSI_PHY_RSTZ_phy_forcepll_MASK)
/*! @} */

/*! @name PHY_IF_CFG - Active lanes and Stop State minimum time in Stop State */
/*! @{ */

#define MIPI_DSI_PHY_IF_CFG_n_lanes_MASK         (0x3U)
#define MIPI_DSI_PHY_IF_CFG_n_lanes_SHIFT        (0U)
/*! n_lanes - This field configures the number of active data lanes:
 *  0b00..lane 0
 *  0b01..lanes 0 and 1
 *  0b10..lanes 0, 1, and 2
 *  0b11..lanes 0, 1, 2, and 3
 */
#define MIPI_DSI_PHY_IF_CFG_n_lanes(x)           (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_IF_CFG_n_lanes_SHIFT)) & MIPI_DSI_PHY_IF_CFG_n_lanes_MASK)

#define MIPI_DSI_PHY_IF_CFG_phy_stop_wait_time_MASK (0xFF00U)
#define MIPI_DSI_PHY_IF_CFG_phy_stop_wait_time_SHIFT (8U)
/*! phy_stop_wait_time - This field configures the minimum time PHY needs to stay in StopState before requesting an high-speed transmission */
#define MIPI_DSI_PHY_IF_CFG_phy_stop_wait_time(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_IF_CFG_phy_stop_wait_time_SHIFT)) & MIPI_DSI_PHY_IF_CFG_phy_stop_wait_time_MASK)
/*! @} */

/*! @name PHY_ULPS_CTRL - Transitions from and to ULPS, using D-PHY */
/*! @{ */

#define MIPI_DSI_PHY_ULPS_CTRL_phy_txrequlpsclk_MASK (0x1U)
#define MIPI_DSI_PHY_ULPS_CTRL_phy_txrequlpsclk_SHIFT (0U)
/*! phy_txrequlpsclk - ULPS mode Request on clock lane */
#define MIPI_DSI_PHY_ULPS_CTRL_phy_txrequlpsclk(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_ULPS_CTRL_phy_txrequlpsclk_SHIFT)) & MIPI_DSI_PHY_ULPS_CTRL_phy_txrequlpsclk_MASK)

#define MIPI_DSI_PHY_ULPS_CTRL_phy_txexitulpsclk_MASK (0x2U)
#define MIPI_DSI_PHY_ULPS_CTRL_phy_txexitulpsclk_SHIFT (1U)
/*! phy_txexitulpsclk - ULPS mode Exit on clock lane */
#define MIPI_DSI_PHY_ULPS_CTRL_phy_txexitulpsclk(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_ULPS_CTRL_phy_txexitulpsclk_SHIFT)) & MIPI_DSI_PHY_ULPS_CTRL_phy_txexitulpsclk_MASK)

#define MIPI_DSI_PHY_ULPS_CTRL_phy_txrequlpslan_MASK (0x4U)
#define MIPI_DSI_PHY_ULPS_CTRL_phy_txrequlpslan_SHIFT (2U)
/*! phy_txrequlpslan - ULPS mode Request on all active data lanes */
#define MIPI_DSI_PHY_ULPS_CTRL_phy_txrequlpslan(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_ULPS_CTRL_phy_txrequlpslan_SHIFT)) & MIPI_DSI_PHY_ULPS_CTRL_phy_txrequlpslan_MASK)

#define MIPI_DSI_PHY_ULPS_CTRL_phy_txexitulpslan_MASK (0x8U)
#define MIPI_DSI_PHY_ULPS_CTRL_phy_txexitulpslan_SHIFT (3U)
/*! phy_txexitulpslan - ULPS mode Exit on all active data lanes */
#define MIPI_DSI_PHY_ULPS_CTRL_phy_txexitulpslan(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_ULPS_CTRL_phy_txexitulpslan_SHIFT)) & MIPI_DSI_PHY_ULPS_CTRL_phy_txexitulpslan_MASK)
/*! @} */

/*! @name PHY_TX_TRIGGERS - Pins related to D-PHY triggers */
/*! @{ */

#define MIPI_DSI_PHY_TX_TRIGGERS_phy_tx_triggers_MASK (0xFU)
#define MIPI_DSI_PHY_TX_TRIGGERS_phy_tx_triggers_SHIFT (0U)
/*! phy_tx_triggers - This field controls the trigger transmissions */
#define MIPI_DSI_PHY_TX_TRIGGERS_phy_tx_triggers(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_TX_TRIGGERS_phy_tx_triggers_SHIFT)) & MIPI_DSI_PHY_TX_TRIGGERS_phy_tx_triggers_MASK)
/*! @} */

/*! @name PHY_STATUS - D-PHY Status */
/*! @{ */

#define MIPI_DSI_PHY_STATUS_phy_lock_MASK        (0x1U)
#define MIPI_DSI_PHY_STATUS_phy_lock_SHIFT       (0U)
/*! phy_lock - This bit indicates the status of phylock D-PHY signal */
#define MIPI_DSI_PHY_STATUS_phy_lock(x)          (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_STATUS_phy_lock_SHIFT)) & MIPI_DSI_PHY_STATUS_phy_lock_MASK)

#define MIPI_DSI_PHY_STATUS_phy_direction_MASK   (0x2U)
#define MIPI_DSI_PHY_STATUS_phy_direction_SHIFT  (1U)
/*! phy_direction - This bit indicates the status of phydirection D-PHY signal */
#define MIPI_DSI_PHY_STATUS_phy_direction(x)     (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_STATUS_phy_direction_SHIFT)) & MIPI_DSI_PHY_STATUS_phy_direction_MASK)

#define MIPI_DSI_PHY_STATUS_phy_stopstateclklane_MASK (0x4U)
#define MIPI_DSI_PHY_STATUS_phy_stopstateclklane_SHIFT (2U)
/*! phy_stopstateclklane - This bit indicates the status of phystopstateclklane D-PHY signal */
#define MIPI_DSI_PHY_STATUS_phy_stopstateclklane(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_STATUS_phy_stopstateclklane_SHIFT)) & MIPI_DSI_PHY_STATUS_phy_stopstateclklane_MASK)

#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenotclk_MASK (0x8U)
#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenotclk_SHIFT (3U)
/*! phy_ulpsactivenotclk - This bit indicates the status of phyulpsactivenotclk D-PHY signal */
#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenotclk(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_STATUS_phy_ulpsactivenotclk_SHIFT)) & MIPI_DSI_PHY_STATUS_phy_ulpsactivenotclk_MASK)

#define MIPI_DSI_PHY_STATUS_phy_stopstate0lane_MASK (0x10U)
#define MIPI_DSI_PHY_STATUS_phy_stopstate0lane_SHIFT (4U)
/*! phy_stopstate0lane - This bit indicates the status of phystopstate0lane D-PHY signal */
#define MIPI_DSI_PHY_STATUS_phy_stopstate0lane(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_STATUS_phy_stopstate0lane_SHIFT)) & MIPI_DSI_PHY_STATUS_phy_stopstate0lane_MASK)

#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenot0lane_MASK (0x20U)
#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenot0lane_SHIFT (5U)
/*! phy_ulpsactivenot0lane - This bit indicates the status of ulpsactivenot0lane D-PHY signal */
#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenot0lane(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_STATUS_phy_ulpsactivenot0lane_SHIFT)) & MIPI_DSI_PHY_STATUS_phy_ulpsactivenot0lane_MASK)

#define MIPI_DSI_PHY_STATUS_phy_rxulpsesc0lane_MASK (0x40U)
#define MIPI_DSI_PHY_STATUS_phy_rxulpsesc0lane_SHIFT (6U)
/*! phy_rxulpsesc0lane - This bit indicates the status of rxulpsesc0lane D-PHY signal */
#define MIPI_DSI_PHY_STATUS_phy_rxulpsesc0lane(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_STATUS_phy_rxulpsesc0lane_SHIFT)) & MIPI_DSI_PHY_STATUS_phy_rxulpsesc0lane_MASK)

#define MIPI_DSI_PHY_STATUS_phy_stopstate1lane_MASK (0x80U)
#define MIPI_DSI_PHY_STATUS_phy_stopstate1lane_SHIFT (7U)
/*! phy_stopstate1lane - This bit indicates the status of phystopstate1lane D-PHY signal */
#define MIPI_DSI_PHY_STATUS_phy_stopstate1lane(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_STATUS_phy_stopstate1lane_SHIFT)) & MIPI_DSI_PHY_STATUS_phy_stopstate1lane_MASK)

#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenot1lane_MASK (0x100U)
#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenot1lane_SHIFT (8U)
/*! phy_ulpsactivenot1lane - This bit indicates the status of ulpsactivenot1lane D-PHY signal */
#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenot1lane(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_STATUS_phy_ulpsactivenot1lane_SHIFT)) & MIPI_DSI_PHY_STATUS_phy_ulpsactivenot1lane_MASK)

#define MIPI_DSI_PHY_STATUS_phy_stopstate2lane_MASK (0x200U)
#define MIPI_DSI_PHY_STATUS_phy_stopstate2lane_SHIFT (9U)
/*! phy_stopstate2lane - This bit indicates the status of phystopstate2lane D-PHY signal */
#define MIPI_DSI_PHY_STATUS_phy_stopstate2lane(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_STATUS_phy_stopstate2lane_SHIFT)) & MIPI_DSI_PHY_STATUS_phy_stopstate2lane_MASK)

#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenot2lane_MASK (0x400U)
#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenot2lane_SHIFT (10U)
/*! phy_ulpsactivenot2lane - This bit indicates the status of ulpsactivenot2lane D-PHY signal */
#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenot2lane(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_STATUS_phy_ulpsactivenot2lane_SHIFT)) & MIPI_DSI_PHY_STATUS_phy_ulpsactivenot2lane_MASK)

#define MIPI_DSI_PHY_STATUS_phy_stopstate3lane_MASK (0x800U)
#define MIPI_DSI_PHY_STATUS_phy_stopstate3lane_SHIFT (11U)
/*! phy_stopstate3lane - This bit indicates the status of phystopstate3lane D-PHY signal */
#define MIPI_DSI_PHY_STATUS_phy_stopstate3lane(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_STATUS_phy_stopstate3lane_SHIFT)) & MIPI_DSI_PHY_STATUS_phy_stopstate3lane_MASK)

#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenot3lane_MASK (0x1000U)
#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenot3lane_SHIFT (12U)
/*! phy_ulpsactivenot3lane - This bit indicates the status of ulpsactivenot3lane D-PHY signal */
#define MIPI_DSI_PHY_STATUS_phy_ulpsactivenot3lane(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_STATUS_phy_ulpsactivenot3lane_SHIFT)) & MIPI_DSI_PHY_STATUS_phy_ulpsactivenot3lane_MASK)
/*! @} */

/*! @name PHY_TST_CTRL0 - D-PHY control and clear pins */
/*! @{ */

#define MIPI_DSI_PHY_TST_CTRL0_phy_testclr_MASK  (0x1U)
#define MIPI_DSI_PHY_TST_CTRL0_phy_testclr_SHIFT (0U)
/*! phy_testclr - Bi-Dir D-PHY TX test interface clear (active high) */
#define MIPI_DSI_PHY_TST_CTRL0_phy_testclr(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_TST_CTRL0_phy_testclr_SHIFT)) & MIPI_DSI_PHY_TST_CTRL0_phy_testclr_MASK)

#define MIPI_DSI_PHY_TST_CTRL0_phy_testclk_MASK  (0x2U)
#define MIPI_DSI_PHY_TST_CTRL0_phy_testclk_SHIFT (1U)
/*! phy_testclk - This bit is used to clock the TX TESTDIN bus into the D-PHY */
#define MIPI_DSI_PHY_TST_CTRL0_phy_testclk(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_TST_CTRL0_phy_testclk_SHIFT)) & MIPI_DSI_PHY_TST_CTRL0_phy_testclk_MASK)
/*! @} */

/*! @name PHY_TST_CTRL1 - D-PHY data and enable pins */
/*! @{ */

#define MIPI_DSI_PHY_TST_CTRL1_phy_testdin_MASK  (0xFFU)
#define MIPI_DSI_PHY_TST_CTRL1_phy_testdin_SHIFT (0U)
/*! phy_testdin - PHY test interface input 8-bit data bus for internal register programming and test functionalities access */
#define MIPI_DSI_PHY_TST_CTRL1_phy_testdin(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_TST_CTRL1_phy_testdin_SHIFT)) & MIPI_DSI_PHY_TST_CTRL1_phy_testdin_MASK)

#define MIPI_DSI_PHY_TST_CTRL1_pht_testdout_MASK (0xFF00U)
#define MIPI_DSI_PHY_TST_CTRL1_pht_testdout_SHIFT (8U)
/*! pht_testdout - PHY output 8-bit data bus for read-back and internal probing functionalities */
#define MIPI_DSI_PHY_TST_CTRL1_pht_testdout(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_TST_CTRL1_pht_testdout_SHIFT)) & MIPI_DSI_PHY_TST_CTRL1_pht_testdout_MASK)

#define MIPI_DSI_PHY_TST_CTRL1_phy_testen_MASK   (0x10000U)
#define MIPI_DSI_PHY_TST_CTRL1_phy_testen_SHIFT  (16U)
/*! phy_testen - PHY test interface operation selector:
 *  0b0..the data write operation is set on the rising edge of the testclk signal
 *  0b1..the address write operation is set on the falling edge of the testclk signal
 */
#define MIPI_DSI_PHY_TST_CTRL1_phy_testen(x)     (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_TST_CTRL1_phy_testen_SHIFT)) & MIPI_DSI_PHY_TST_CTRL1_phy_testen_MASK)
/*! @} */

/*! @name INT_ST0 - Interrupts status 0 */
/*! @{ */

#define MIPI_DSI_INT_ST0_ack_with_err_0_MASK     (0x1U)
#define MIPI_DSI_INT_ST0_ack_with_err_0_SHIFT    (0U)
/*! ack_with_err_0 - This bit retrieves the SoT error from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_0(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_0_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_0_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_1_MASK     (0x2U)
#define MIPI_DSI_INT_ST0_ack_with_err_1_SHIFT    (1U)
/*! ack_with_err_1 - This bit retrieves the SoT Sync error from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_1(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_1_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_1_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_2_MASK     (0x4U)
#define MIPI_DSI_INT_ST0_ack_with_err_2_SHIFT    (2U)
/*! ack_with_err_2 - This bit retrieves the EoT Sync error from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_2(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_2_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_2_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_3_MASK     (0x8U)
#define MIPI_DSI_INT_ST0_ack_with_err_3_SHIFT    (3U)
/*! ack_with_err_3 - This bit retrieves the Escape Mode Entry Command error from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_3(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_3_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_3_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_4_MASK     (0x10U)
#define MIPI_DSI_INT_ST0_ack_with_err_4_SHIFT    (4U)
/*! ack_with_err_4 - This bit retrieves the low-power Transmit Sync error from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_4(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_4_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_4_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_5_MASK     (0x20U)
#define MIPI_DSI_INT_ST0_ack_with_err_5_SHIFT    (5U)
/*! ack_with_err_5 - This bit retrieves the Peripheral Timeout error from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_5(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_5_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_5_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_6_MASK     (0x40U)
#define MIPI_DSI_INT_ST0_ack_with_err_6_SHIFT    (6U)
/*! ack_with_err_6 - This bit retrieves the False Control error from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_6(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_6_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_6_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_7_MASK     (0x80U)
#define MIPI_DSI_INT_ST0_ack_with_err_7_SHIFT    (7U)
/*! ack_with_err_7 - This bit retrieves the Contention Detected error from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_7(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_7_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_7_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_8_MASK     (0x100U)
#define MIPI_DSI_INT_ST0_ack_with_err_8_SHIFT    (8U)
/*! ack_with_err_8 - This bit retrieves the ECC error, single-bit (detected and corrected) from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_8(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_8_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_8_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_9_MASK     (0x200U)
#define MIPI_DSI_INT_ST0_ack_with_err_9_SHIFT    (9U)
/*! ack_with_err_9 - This bit retrieves the ECC error, multi-bit (detected, not corrected) from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_9(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_9_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_9_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_10_MASK    (0x400U)
#define MIPI_DSI_INT_ST0_ack_with_err_10_SHIFT   (10U)
/*! ack_with_err_10 - This bit retrieves the checksum error (long packet only) from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_10(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_10_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_10_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_11_MASK    (0x800U)
#define MIPI_DSI_INT_ST0_ack_with_err_11_SHIFT   (11U)
/*! ack_with_err_11 - This bit retrieves the not recognized DSI data type from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_11(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_11_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_11_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_12_MASK    (0x1000U)
#define MIPI_DSI_INT_ST0_ack_with_err_12_SHIFT   (12U)
/*! ack_with_err_12 - This bit retrieves the DSI VC ID Invalid from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_12(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_12_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_12_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_13_MASK    (0x2000U)
#define MIPI_DSI_INT_ST0_ack_with_err_13_SHIFT   (13U)
/*! ack_with_err_13 - This bit retrieves the invalid transmission length from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_13(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_13_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_13_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_14_MASK    (0x4000U)
#define MIPI_DSI_INT_ST0_ack_with_err_14_SHIFT   (14U)
/*! ack_with_err_14 - This bit retrieves the reserved (specific to device) from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_14(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_14_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_14_MASK)

#define MIPI_DSI_INT_ST0_ack_with_err_15_MASK    (0x8000U)
#define MIPI_DSI_INT_ST0_ack_with_err_15_SHIFT   (15U)
/*! ack_with_err_15 - This bit retrieves the DSI protocol violation from the Acknowledge error report */
#define MIPI_DSI_INT_ST0_ack_with_err_15(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_ack_with_err_15_SHIFT)) & MIPI_DSI_INT_ST0_ack_with_err_15_MASK)

#define MIPI_DSI_INT_ST0_dphy_errors_0_MASK      (0x10000U)
#define MIPI_DSI_INT_ST0_dphy_errors_0_SHIFT     (16U)
/*! dphy_errors_0 - This bit indicates ErrEsc escape entry error from Lane 0 */
#define MIPI_DSI_INT_ST0_dphy_errors_0(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_dphy_errors_0_SHIFT)) & MIPI_DSI_INT_ST0_dphy_errors_0_MASK)

#define MIPI_DSI_INT_ST0_dphy_errors_1_MASK      (0x20000U)
#define MIPI_DSI_INT_ST0_dphy_errors_1_SHIFT     (17U)
/*! dphy_errors_1 - This bit indicates ErrSyncEsc low-power data transmission synchronization error from Lane 0 */
#define MIPI_DSI_INT_ST0_dphy_errors_1(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_dphy_errors_1_SHIFT)) & MIPI_DSI_INT_ST0_dphy_errors_1_MASK)

#define MIPI_DSI_INT_ST0_dphy_errors_2_MASK      (0x40000U)
#define MIPI_DSI_INT_ST0_dphy_errors_2_SHIFT     (18U)
/*! dphy_errors_2 - This bit indicates control error ErrControl from Lane 0 */
#define MIPI_DSI_INT_ST0_dphy_errors_2(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_dphy_errors_2_SHIFT)) & MIPI_DSI_INT_ST0_dphy_errors_2_MASK)

#define MIPI_DSI_INT_ST0_dphy_errors_3_MASK      (0x80000U)
#define MIPI_DSI_INT_ST0_dphy_errors_3_SHIFT     (19U)
/*! dphy_errors_3 - This bit indicates LP0 contention error ErrContentionLP0 from Lane 0 */
#define MIPI_DSI_INT_ST0_dphy_errors_3(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_dphy_errors_3_SHIFT)) & MIPI_DSI_INT_ST0_dphy_errors_3_MASK)

#define MIPI_DSI_INT_ST0_dphy_errors_4_MASK      (0x100000U)
#define MIPI_DSI_INT_ST0_dphy_errors_4_SHIFT     (20U)
/*! dphy_errors_4 - This bit indicates LP1 contention error ErrContentionLP1 from Lane 0 */
#define MIPI_DSI_INT_ST0_dphy_errors_4(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST0_dphy_errors_4_SHIFT)) & MIPI_DSI_INT_ST0_dphy_errors_4_MASK)
/*! @} */

/*! @name INT_ST1 - Interrupts Status 1 */
/*! @{ */

#define MIPI_DSI_INT_ST1_to_hs_tx_MASK           (0x1U)
#define MIPI_DSI_INT_ST1_to_hs_tx_SHIFT          (0U)
/*! to_hs_tx - This bit indicates that the high-speed transmission timeout counter reached the end and contention has been detected */
#define MIPI_DSI_INT_ST1_to_hs_tx(x)             (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_to_hs_tx_SHIFT)) & MIPI_DSI_INT_ST1_to_hs_tx_MASK)

#define MIPI_DSI_INT_ST1_to_lp_rx_MASK           (0x2U)
#define MIPI_DSI_INT_ST1_to_lp_rx_SHIFT          (1U)
/*! to_lp_rx - This bit indicates that the low-power reception timeout counter reached the end and contention has been detected */
#define MIPI_DSI_INT_ST1_to_lp_rx(x)             (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_to_lp_rx_SHIFT)) & MIPI_DSI_INT_ST1_to_lp_rx_MASK)

#define MIPI_DSI_INT_ST1_ecc_single_err_MASK     (0x4U)
#define MIPI_DSI_INT_ST1_ecc_single_err_SHIFT    (2U)
/*! ecc_single_err - This bit indicates that the ECC single error has been detected and corrected in a received packet */
#define MIPI_DSI_INT_ST1_ecc_single_err(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_ecc_single_err_SHIFT)) & MIPI_DSI_INT_ST1_ecc_single_err_MASK)

#define MIPI_DSI_INT_ST1_ecc_multpl_err_MASK     (0x8U)
#define MIPI_DSI_INT_ST1_ecc_multpl_err_SHIFT    (3U)
/*! ecc_multpl_err - This bit indicates that the ECC multiple error has been detected in a received packet */
#define MIPI_DSI_INT_ST1_ecc_multpl_err(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_ecc_multpl_err_SHIFT)) & MIPI_DSI_INT_ST1_ecc_multpl_err_MASK)

#define MIPI_DSI_INT_ST1_crc_err_MASK            (0x10U)
#define MIPI_DSI_INT_ST1_crc_err_SHIFT           (4U)
/*! crc_err - This bit indicates that the CRC error has been detected in the received packet payload */
#define MIPI_DSI_INT_ST1_crc_err(x)              (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_crc_err_SHIFT)) & MIPI_DSI_INT_ST1_crc_err_MASK)

#define MIPI_DSI_INT_ST1_pkt_size_err_MASK       (0x20U)
#define MIPI_DSI_INT_ST1_pkt_size_err_SHIFT      (5U)
/*! pkt_size_err - This bit indicates that the packet size error has been detected during the packet reception */
#define MIPI_DSI_INT_ST1_pkt_size_err(x)         (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_pkt_size_err_SHIFT)) & MIPI_DSI_INT_ST1_pkt_size_err_MASK)

#define MIPI_DSI_INT_ST1_eopt_err_MASK           (0x40U)
#define MIPI_DSI_INT_ST1_eopt_err_SHIFT          (6U)
/*! eopt_err - This bit indicates that the EoTp packet has not been received at the end of the incoming peripheral transmission */
#define MIPI_DSI_INT_ST1_eopt_err(x)             (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_eopt_err_SHIFT)) & MIPI_DSI_INT_ST1_eopt_err_MASK)

#define MIPI_DSI_INT_ST1_dpi_pld_wr_err_MASK     (0x80U)
#define MIPI_DSI_INT_ST1_dpi_pld_wr_err_SHIFT    (7U)
/*! dpi_pld_wr_err - This bit indicates that during a DPI pixel line storage, the payload FIFO becomes full and the data stored is corrupted */
#define MIPI_DSI_INT_ST1_dpi_pld_wr_err(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_dpi_pld_wr_err_SHIFT)) & MIPI_DSI_INT_ST1_dpi_pld_wr_err_MASK)

#define MIPI_DSI_INT_ST1_gen_cmd_wr_err_MASK     (0x100U)
#define MIPI_DSI_INT_ST1_gen_cmd_wr_err_SHIFT    (8U)
/*! gen_cmd_wr_err - This bit indicates that the system tried to write a command through the Generic interface and the FIFO is full */
#define MIPI_DSI_INT_ST1_gen_cmd_wr_err(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_gen_cmd_wr_err_SHIFT)) & MIPI_DSI_INT_ST1_gen_cmd_wr_err_MASK)

#define MIPI_DSI_INT_ST1_gen_pld_wr_err_MASK     (0x200U)
#define MIPI_DSI_INT_ST1_gen_pld_wr_err_SHIFT    (9U)
/*! gen_pld_wr_err - This bit indicates that the system tried to write a payload data through the Generic interface and the FIFO is full */
#define MIPI_DSI_INT_ST1_gen_pld_wr_err(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_gen_pld_wr_err_SHIFT)) & MIPI_DSI_INT_ST1_gen_pld_wr_err_MASK)

#define MIPI_DSI_INT_ST1_gen_pld_send_err_MASK   (0x400U)
#define MIPI_DSI_INT_ST1_gen_pld_send_err_SHIFT  (10U)
/*! gen_pld_send_err - This bit indicates that during a Generic interface packet build, the payload FIFO becomes empty and corrupt data is sent */
#define MIPI_DSI_INT_ST1_gen_pld_send_err(x)     (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_gen_pld_send_err_SHIFT)) & MIPI_DSI_INT_ST1_gen_pld_send_err_MASK)

#define MIPI_DSI_INT_ST1_gen_pld_rd_err_MASK     (0x800U)
#define MIPI_DSI_INT_ST1_gen_pld_rd_err_SHIFT    (11U)
/*! gen_pld_rd_err - This bit indicates that during a DCS read data, the payload FIFO becomes empty
 *    and the data sent to the interface is corrupted
 */
#define MIPI_DSI_INT_ST1_gen_pld_rd_err(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_gen_pld_rd_err_SHIFT)) & MIPI_DSI_INT_ST1_gen_pld_rd_err_MASK)

#define MIPI_DSI_INT_ST1_gen_pld_recev_err_MASK  (0x1000U)
#define MIPI_DSI_INT_ST1_gen_pld_recev_err_SHIFT (12U)
/*! gen_pld_recev_err - This bit indicates that during a generic interface packet read back, the
 *    payload FIFO becomes full and the received data is corrupted
 */
#define MIPI_DSI_INT_ST1_gen_pld_recev_err(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_gen_pld_recev_err_SHIFT)) & MIPI_DSI_INT_ST1_gen_pld_recev_err_MASK)

#define MIPI_DSI_INT_ST1_dpi_buff_pld_under_MASK (0x80000U)
#define MIPI_DSI_INT_ST1_dpi_buff_pld_under_SHIFT (19U)
/*! dpi_buff_pld_under - This bit indicates that an underflow has occurred when reading payload to build DSI packet for video mode */
#define MIPI_DSI_INT_ST1_dpi_buff_pld_under(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_dpi_buff_pld_under_SHIFT)) & MIPI_DSI_INT_ST1_dpi_buff_pld_under_MASK)

#define MIPI_DSI_INT_ST1_tear_request_err_MASK   (0x100000U)
#define MIPI_DSI_INT_ST1_tear_request_err_SHIFT  (20U)
/*! tear_request_err - This bit indicates that tear_request has occurred but tear effect is not active in DSI host and device */
#define MIPI_DSI_INT_ST1_tear_request_err(x)     (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_ST1_tear_request_err_SHIFT)) & MIPI_DSI_INT_ST1_tear_request_err_MASK)
/*! @} */

/*! @name INT_MSK0 - INT_ST0 mask */
/*! @{ */

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_0_MASK (0x1U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_0_SHIFT (0U)
/*! mask_ack_with_err_0 - Mask for ack_with_err_0 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_0(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_0_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_0_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_1_MASK (0x2U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_1_SHIFT (1U)
/*! mask_ack_with_err_1 - Mask for ack_with_err_1 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_1(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_1_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_1_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_2_MASK (0x4U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_2_SHIFT (2U)
/*! mask_ack_with_err_2 - Mask for ack_with_err_2 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_2(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_2_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_2_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_3_MASK (0x8U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_3_SHIFT (3U)
/*! mask_ack_with_err_3 - Mask for ack_with_err_3 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_3(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_3_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_3_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_4_MASK (0x10U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_4_SHIFT (4U)
/*! mask_ack_with_err_4 - Mask for ack_with_err_4 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_4(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_4_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_4_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_5_MASK (0x20U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_5_SHIFT (5U)
/*! mask_ack_with_err_5 - Mask for ack_with_err_5 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_5(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_5_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_5_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_6_MASK (0x40U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_6_SHIFT (6U)
/*! mask_ack_with_err_6 - Mask for ack_with_err_6 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_6(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_6_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_6_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_7_MASK (0x80U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_7_SHIFT (7U)
/*! mask_ack_with_err_7 - Mask for ack_with_err_7 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_7(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_7_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_7_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_8_MASK (0x100U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_8_SHIFT (8U)
/*! mask_ack_with_err_8 - Mask for ack_with_err_8 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_8(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_8_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_8_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_9_MASK (0x200U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_9_SHIFT (9U)
/*! mask_ack_with_err_9 - Mask for ack_with_err_9 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_9(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_9_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_9_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_10_MASK (0x400U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_10_SHIFT (10U)
/*! mask_ack_with_err_10 - Mask for ack_with_err_10 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_10(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_10_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_10_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_11_MASK (0x800U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_11_SHIFT (11U)
/*! mask_ack_with_err_11 - Mask for ack_with_err_11 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_11(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_11_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_11_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_12_MASK (0x1000U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_12_SHIFT (12U)
/*! mask_ack_with_err_12 - Mask for ack_with_err_12 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_12(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_12_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_12_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_13_MASK (0x2000U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_13_SHIFT (13U)
/*! mask_ack_with_err_13 - Mask for ack_with_err_13 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_13(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_13_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_13_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_14_MASK (0x4000U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_14_SHIFT (14U)
/*! mask_ack_with_err_14 - Mask for ack_with_err_14 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_14(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_14_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_14_MASK)

#define MIPI_DSI_INT_MSK0_mask_ack_with_err_15_MASK (0x8000U)
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_15_SHIFT (15U)
/*! mask_ack_with_err_15 - Mask for ack_with_err_15 */
#define MIPI_DSI_INT_MSK0_mask_ack_with_err_15(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_ack_with_err_15_SHIFT)) & MIPI_DSI_INT_MSK0_mask_ack_with_err_15_MASK)

#define MIPI_DSI_INT_MSK0_mask_dphy_errors_0_MASK (0x10000U)
#define MIPI_DSI_INT_MSK0_mask_dphy_errors_0_SHIFT (16U)
/*! mask_dphy_errors_0 - Mask for dphy_errors_0 */
#define MIPI_DSI_INT_MSK0_mask_dphy_errors_0(x)  (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_dphy_errors_0_SHIFT)) & MIPI_DSI_INT_MSK0_mask_dphy_errors_0_MASK)

#define MIPI_DSI_INT_MSK0_mask_dphy_errors_1_MASK (0x20000U)
#define MIPI_DSI_INT_MSK0_mask_dphy_errors_1_SHIFT (17U)
/*! mask_dphy_errors_1 - Mask for dphy_errors_1 */
#define MIPI_DSI_INT_MSK0_mask_dphy_errors_1(x)  (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_dphy_errors_1_SHIFT)) & MIPI_DSI_INT_MSK0_mask_dphy_errors_1_MASK)

#define MIPI_DSI_INT_MSK0_mask_dphy_errors_2_MASK (0x40000U)
#define MIPI_DSI_INT_MSK0_mask_dphy_errors_2_SHIFT (18U)
/*! mask_dphy_errors_2 - Mask for dphy_errors_2 */
#define MIPI_DSI_INT_MSK0_mask_dphy_errors_2(x)  (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_dphy_errors_2_SHIFT)) & MIPI_DSI_INT_MSK0_mask_dphy_errors_2_MASK)

#define MIPI_DSI_INT_MSK0_mask_dphy_errors_3_MASK (0x80000U)
#define MIPI_DSI_INT_MSK0_mask_dphy_errors_3_SHIFT (19U)
/*! mask_dphy_errors_3 - Mask for dphy_errors_3 */
#define MIPI_DSI_INT_MSK0_mask_dphy_errors_3(x)  (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_dphy_errors_3_SHIFT)) & MIPI_DSI_INT_MSK0_mask_dphy_errors_3_MASK)

#define MIPI_DSI_INT_MSK0_mask_dphy_errors_4_MASK (0x100000U)
#define MIPI_DSI_INT_MSK0_mask_dphy_errors_4_SHIFT (20U)
/*! mask_dphy_errors_4 - Mask for dphy_errors_4 */
#define MIPI_DSI_INT_MSK0_mask_dphy_errors_4(x)  (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK0_mask_dphy_errors_4_SHIFT)) & MIPI_DSI_INT_MSK0_mask_dphy_errors_4_MASK)
/*! @} */

/*! @name INT_MSK1 - INT_ST1 mask */
/*! @{ */

#define MIPI_DSI_INT_MSK1_mask_to_hs_tx_MASK     (0x1U)
#define MIPI_DSI_INT_MSK1_mask_to_hs_tx_SHIFT    (0U)
/*! mask_to_hs_tx - Mask for to_hs_tx */
#define MIPI_DSI_INT_MSK1_mask_to_hs_tx(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_to_hs_tx_SHIFT)) & MIPI_DSI_INT_MSK1_mask_to_hs_tx_MASK)

#define MIPI_DSI_INT_MSK1_mask_to_lp_rx_MASK     (0x2U)
#define MIPI_DSI_INT_MSK1_mask_to_lp_rx_SHIFT    (1U)
/*! mask_to_lp_rx - Mask for to_lp_rx */
#define MIPI_DSI_INT_MSK1_mask_to_lp_rx(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_to_lp_rx_SHIFT)) & MIPI_DSI_INT_MSK1_mask_to_lp_rx_MASK)

#define MIPI_DSI_INT_MSK1_mask_ecc_single_err_MASK (0x4U)
#define MIPI_DSI_INT_MSK1_mask_ecc_single_err_SHIFT (2U)
/*! mask_ecc_single_err - Mask for ecc_single_err */
#define MIPI_DSI_INT_MSK1_mask_ecc_single_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_ecc_single_err_SHIFT)) & MIPI_DSI_INT_MSK1_mask_ecc_single_err_MASK)

#define MIPI_DSI_INT_MSK1_mask_ecc_multpl_err_MASK (0x8U)
#define MIPI_DSI_INT_MSK1_mask_ecc_multpl_err_SHIFT (3U)
/*! mask_ecc_multpl_err - Mask for ecc_multpl_err */
#define MIPI_DSI_INT_MSK1_mask_ecc_multpl_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_ecc_multpl_err_SHIFT)) & MIPI_DSI_INT_MSK1_mask_ecc_multpl_err_MASK)

#define MIPI_DSI_INT_MSK1_mask_crc_err_MASK      (0x10U)
#define MIPI_DSI_INT_MSK1_mask_crc_err_SHIFT     (4U)
/*! mask_crc_err - Mask for crc_err */
#define MIPI_DSI_INT_MSK1_mask_crc_err(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_crc_err_SHIFT)) & MIPI_DSI_INT_MSK1_mask_crc_err_MASK)

#define MIPI_DSI_INT_MSK1_mask_pkt_size_err_MASK (0x20U)
#define MIPI_DSI_INT_MSK1_mask_pkt_size_err_SHIFT (5U)
/*! mask_pkt_size_err - Mask for pkt_size_err */
#define MIPI_DSI_INT_MSK1_mask_pkt_size_err(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_pkt_size_err_SHIFT)) & MIPI_DSI_INT_MSK1_mask_pkt_size_err_MASK)

#define MIPI_DSI_INT_MSK1_mask_eopt_err_MASK     (0x40U)
#define MIPI_DSI_INT_MSK1_mask_eopt_err_SHIFT    (6U)
/*! mask_eopt_err - Mask for eopt_err */
#define MIPI_DSI_INT_MSK1_mask_eopt_err(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_eopt_err_SHIFT)) & MIPI_DSI_INT_MSK1_mask_eopt_err_MASK)

#define MIPI_DSI_INT_MSK1_mask_dpi_pld_wr_err_MASK (0x80U)
#define MIPI_DSI_INT_MSK1_mask_dpi_pld_wr_err_SHIFT (7U)
/*! mask_dpi_pld_wr_err - Mask for dpi_pld_wr_err */
#define MIPI_DSI_INT_MSK1_mask_dpi_pld_wr_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_dpi_pld_wr_err_SHIFT)) & MIPI_DSI_INT_MSK1_mask_dpi_pld_wr_err_MASK)

#define MIPI_DSI_INT_MSK1_mask_gen_cmd_wr_err_MASK (0x100U)
#define MIPI_DSI_INT_MSK1_mask_gen_cmd_wr_err_SHIFT (8U)
/*! mask_gen_cmd_wr_err - Mask for gen_cmd_wr_err */
#define MIPI_DSI_INT_MSK1_mask_gen_cmd_wr_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_gen_cmd_wr_err_SHIFT)) & MIPI_DSI_INT_MSK1_mask_gen_cmd_wr_err_MASK)

#define MIPI_DSI_INT_MSK1_mask_gen_pld_wr_err_MASK (0x200U)
#define MIPI_DSI_INT_MSK1_mask_gen_pld_wr_err_SHIFT (9U)
/*! mask_gen_pld_wr_err - Mask for gen_pld_wr_err */
#define MIPI_DSI_INT_MSK1_mask_gen_pld_wr_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_gen_pld_wr_err_SHIFT)) & MIPI_DSI_INT_MSK1_mask_gen_pld_wr_err_MASK)

#define MIPI_DSI_INT_MSK1_mask_gen_pld_send_err_MASK (0x400U)
#define MIPI_DSI_INT_MSK1_mask_gen_pld_send_err_SHIFT (10U)
/*! mask_gen_pld_send_err - Mask for gen_pld_send_err */
#define MIPI_DSI_INT_MSK1_mask_gen_pld_send_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_gen_pld_send_err_SHIFT)) & MIPI_DSI_INT_MSK1_mask_gen_pld_send_err_MASK)

#define MIPI_DSI_INT_MSK1_mask_gen_pld_rd_err_MASK (0x800U)
#define MIPI_DSI_INT_MSK1_mask_gen_pld_rd_err_SHIFT (11U)
/*! mask_gen_pld_rd_err - Mask for gen_pld_rd_err */
#define MIPI_DSI_INT_MSK1_mask_gen_pld_rd_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_gen_pld_rd_err_SHIFT)) & MIPI_DSI_INT_MSK1_mask_gen_pld_rd_err_MASK)

#define MIPI_DSI_INT_MSK1_mask_gen_pld_recev_err_MASK (0x1000U)
#define MIPI_DSI_INT_MSK1_mask_gen_pld_recev_err_SHIFT (12U)
/*! mask_gen_pld_recev_err - Mask for gen_pld_recev_err */
#define MIPI_DSI_INT_MSK1_mask_gen_pld_recev_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_gen_pld_recev_err_SHIFT)) & MIPI_DSI_INT_MSK1_mask_gen_pld_recev_err_MASK)

#define MIPI_DSI_INT_MSK1_mask_dpi_buff_pld_under_MASK (0x80000U)
#define MIPI_DSI_INT_MSK1_mask_dpi_buff_pld_under_SHIFT (19U)
/*! mask_dpi_buff_pld_under - Mask for dpi_buff_pld_under */
#define MIPI_DSI_INT_MSK1_mask_dpi_buff_pld_under(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_dpi_buff_pld_under_SHIFT)) & MIPI_DSI_INT_MSK1_mask_dpi_buff_pld_under_MASK)

#define MIPI_DSI_INT_MSK1_mask_tear_request_err_MASK (0x100000U)
#define MIPI_DSI_INT_MSK1_mask_tear_request_err_SHIFT (20U)
/*! mask_tear_request_err - Mask for tear_request_err */
#define MIPI_DSI_INT_MSK1_mask_tear_request_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_MSK1_mask_tear_request_err_SHIFT)) & MIPI_DSI_INT_MSK1_mask_tear_request_err_MASK)
/*! @} */

/*! @name PHY_CAL - D-PHY skew calibration */
/*! @{ */

#define MIPI_DSI_PHY_CAL_txskewcalhs_MASK        (0x1U)
#define MIPI_DSI_PHY_CAL_txskewcalhs_SHIFT       (0U)
/*! txskewcalhs - High-speed skew calibration is started when txskewcalhs is set high (assuming that PHY is in Stop state) */
#define MIPI_DSI_PHY_CAL_txskewcalhs(x)          (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_CAL_txskewcalhs_SHIFT)) & MIPI_DSI_PHY_CAL_txskewcalhs_MASK)
/*! @} */

/*! @name INT_FORCE0 - Force INT_ST0 */
/*! @{ */

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_0_MASK (0x1U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_0_SHIFT (0U)
/*! force_ack_with_err_0 - Force ack_with_err_0 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_0(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_0_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_0_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_1_MASK (0x2U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_1_SHIFT (1U)
/*! force_ack_with_err_1 - Force ack_with_err_1 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_1(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_1_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_1_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_2_MASK (0x4U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_2_SHIFT (2U)
/*! force_ack_with_err_2 - Force ack_with_err_2 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_2(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_2_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_2_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_3_MASK (0x8U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_3_SHIFT (3U)
/*! force_ack_with_err_3 - Force ack_with_err_3 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_3(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_3_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_3_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_4_MASK (0x10U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_4_SHIFT (4U)
/*! force_ack_with_err_4 - Force ack_with_err_4 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_4(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_4_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_4_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_5_MASK (0x20U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_5_SHIFT (5U)
/*! force_ack_with_err_5 - Force ack_with_err_5 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_5(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_5_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_5_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_6_MASK (0x40U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_6_SHIFT (6U)
/*! force_ack_with_err_6 - Force ack_with_err_6 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_6(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_6_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_6_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_7_MASK (0x80U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_7_SHIFT (7U)
/*! force_ack_with_err_7 - Force ack_with_err_7 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_7(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_7_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_7_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_8_MASK (0x100U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_8_SHIFT (8U)
/*! force_ack_with_err_8 - Force ack_with_err_8 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_8(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_8_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_8_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_9_MASK (0x200U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_9_SHIFT (9U)
/*! force_ack_with_err_9 - Force ack_with_err_9 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_9(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_9_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_9_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_10_MASK (0x400U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_10_SHIFT (10U)
/*! force_ack_with_err_10 - Force ack_with_err_10 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_10(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_10_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_10_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_11_MASK (0x800U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_11_SHIFT (11U)
/*! force_ack_with_err_11 - Force ack_with_err_11 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_11(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_11_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_11_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_12_MASK (0x1000U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_12_SHIFT (12U)
/*! force_ack_with_err_12 - Force ack_with_err_12 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_12(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_12_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_12_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_13_MASK (0x2000U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_13_SHIFT (13U)
/*! force_ack_with_err_13 - Force ack_with_err_13 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_13(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_13_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_13_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_14_MASK (0x4000U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_14_SHIFT (14U)
/*! force_ack_with_err_14 - Force ack_with_err_14 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_14(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_14_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_14_MASK)

#define MIPI_DSI_INT_FORCE0_force_ack_with_err_15_MASK (0x8000U)
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_15_SHIFT (15U)
/*! force_ack_with_err_15 - Force ack_with_err_15 */
#define MIPI_DSI_INT_FORCE0_force_ack_with_err_15(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_ack_with_err_15_SHIFT)) & MIPI_DSI_INT_FORCE0_force_ack_with_err_15_MASK)

#define MIPI_DSI_INT_FORCE0_force_dphy_errors_0_MASK (0x10000U)
#define MIPI_DSI_INT_FORCE0_force_dphy_errors_0_SHIFT (16U)
/*! force_dphy_errors_0 - Force dphy_errors_0 */
#define MIPI_DSI_INT_FORCE0_force_dphy_errors_0(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_dphy_errors_0_SHIFT)) & MIPI_DSI_INT_FORCE0_force_dphy_errors_0_MASK)

#define MIPI_DSI_INT_FORCE0_force_dphy_errors_1_MASK (0x20000U)
#define MIPI_DSI_INT_FORCE0_force_dphy_errors_1_SHIFT (17U)
/*! force_dphy_errors_1 - Force dphy_errors_1 */
#define MIPI_DSI_INT_FORCE0_force_dphy_errors_1(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_dphy_errors_1_SHIFT)) & MIPI_DSI_INT_FORCE0_force_dphy_errors_1_MASK)

#define MIPI_DSI_INT_FORCE0_force_dphy_errors_2_MASK (0x40000U)
#define MIPI_DSI_INT_FORCE0_force_dphy_errors_2_SHIFT (18U)
/*! force_dphy_errors_2 - Force dphy_errors_2 */
#define MIPI_DSI_INT_FORCE0_force_dphy_errors_2(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_dphy_errors_2_SHIFT)) & MIPI_DSI_INT_FORCE0_force_dphy_errors_2_MASK)

#define MIPI_DSI_INT_FORCE0_force_dphy_errors_3_MASK (0x80000U)
#define MIPI_DSI_INT_FORCE0_force_dphy_errors_3_SHIFT (19U)
/*! force_dphy_errors_3 - Force dphy_errors_3 */
#define MIPI_DSI_INT_FORCE0_force_dphy_errors_3(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_dphy_errors_3_SHIFT)) & MIPI_DSI_INT_FORCE0_force_dphy_errors_3_MASK)

#define MIPI_DSI_INT_FORCE0_force_dphy_errors_4_MASK (0x100000U)
#define MIPI_DSI_INT_FORCE0_force_dphy_errors_4_SHIFT (20U)
/*! force_dphy_errors_4 - Force dphy_errors_4 */
#define MIPI_DSI_INT_FORCE0_force_dphy_errors_4(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE0_force_dphy_errors_4_SHIFT)) & MIPI_DSI_INT_FORCE0_force_dphy_errors_4_MASK)
/*! @} */

/*! @name INT_FORCE1 - Force INT_ST1 */
/*! @{ */

#define MIPI_DSI_INT_FORCE1_force_to_hs_tx_MASK  (0x1U)
#define MIPI_DSI_INT_FORCE1_force_to_hs_tx_SHIFT (0U)
/*! force_to_hs_tx - Force to_hs_tx */
#define MIPI_DSI_INT_FORCE1_force_to_hs_tx(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_to_hs_tx_SHIFT)) & MIPI_DSI_INT_FORCE1_force_to_hs_tx_MASK)

#define MIPI_DSI_INT_FORCE1_force_to_lp_rx_MASK  (0x2U)
#define MIPI_DSI_INT_FORCE1_force_to_lp_rx_SHIFT (1U)
/*! force_to_lp_rx - Force to_lp_rx */
#define MIPI_DSI_INT_FORCE1_force_to_lp_rx(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_to_lp_rx_SHIFT)) & MIPI_DSI_INT_FORCE1_force_to_lp_rx_MASK)

#define MIPI_DSI_INT_FORCE1_force_ecc_single_err_MASK (0x4U)
#define MIPI_DSI_INT_FORCE1_force_ecc_single_err_SHIFT (2U)
/*! force_ecc_single_err - Force ecc_single_err */
#define MIPI_DSI_INT_FORCE1_force_ecc_single_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_ecc_single_err_SHIFT)) & MIPI_DSI_INT_FORCE1_force_ecc_single_err_MASK)

#define MIPI_DSI_INT_FORCE1_force_ecc_multpl_err_MASK (0x8U)
#define MIPI_DSI_INT_FORCE1_force_ecc_multpl_err_SHIFT (3U)
/*! force_ecc_multpl_err - Force ecc_multpl_err */
#define MIPI_DSI_INT_FORCE1_force_ecc_multpl_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_ecc_multpl_err_SHIFT)) & MIPI_DSI_INT_FORCE1_force_ecc_multpl_err_MASK)

#define MIPI_DSI_INT_FORCE1_force_crc_err_MASK   (0x10U)
#define MIPI_DSI_INT_FORCE1_force_crc_err_SHIFT  (4U)
/*! force_crc_err - Force crc_err */
#define MIPI_DSI_INT_FORCE1_force_crc_err(x)     (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_crc_err_SHIFT)) & MIPI_DSI_INT_FORCE1_force_crc_err_MASK)

#define MIPI_DSI_INT_FORCE1_force_pkt_size_err_MASK (0x20U)
#define MIPI_DSI_INT_FORCE1_force_pkt_size_err_SHIFT (5U)
/*! force_pkt_size_err - Force pkt_size_err */
#define MIPI_DSI_INT_FORCE1_force_pkt_size_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_pkt_size_err_SHIFT)) & MIPI_DSI_INT_FORCE1_force_pkt_size_err_MASK)

#define MIPI_DSI_INT_FORCE1_force_eopt_err_MASK  (0x40U)
#define MIPI_DSI_INT_FORCE1_force_eopt_err_SHIFT (6U)
/*! force_eopt_err - Force eopt_err */
#define MIPI_DSI_INT_FORCE1_force_eopt_err(x)    (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_eopt_err_SHIFT)) & MIPI_DSI_INT_FORCE1_force_eopt_err_MASK)

#define MIPI_DSI_INT_FORCE1_force_dpi_pld_wr_err_MASK (0x80U)
#define MIPI_DSI_INT_FORCE1_force_dpi_pld_wr_err_SHIFT (7U)
/*! force_dpi_pld_wr_err - Force dpi_pld_wr_err */
#define MIPI_DSI_INT_FORCE1_force_dpi_pld_wr_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_dpi_pld_wr_err_SHIFT)) & MIPI_DSI_INT_FORCE1_force_dpi_pld_wr_err_MASK)

#define MIPI_DSI_INT_FORCE1_force_gen_cmd_wr_err_MASK (0x100U)
#define MIPI_DSI_INT_FORCE1_force_gen_cmd_wr_err_SHIFT (8U)
/*! force_gen_cmd_wr_err - Force gen_cmd_wr_err */
#define MIPI_DSI_INT_FORCE1_force_gen_cmd_wr_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_gen_cmd_wr_err_SHIFT)) & MIPI_DSI_INT_FORCE1_force_gen_cmd_wr_err_MASK)

#define MIPI_DSI_INT_FORCE1_force_gen_pld_wr_err_MASK (0x200U)
#define MIPI_DSI_INT_FORCE1_force_gen_pld_wr_err_SHIFT (9U)
/*! force_gen_pld_wr_err - Force gen_pld_wr_err */
#define MIPI_DSI_INT_FORCE1_force_gen_pld_wr_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_gen_pld_wr_err_SHIFT)) & MIPI_DSI_INT_FORCE1_force_gen_pld_wr_err_MASK)

#define MIPI_DSI_INT_FORCE1_force_gen_pld_send_err_MASK (0x400U)
#define MIPI_DSI_INT_FORCE1_force_gen_pld_send_err_SHIFT (10U)
/*! force_gen_pld_send_err - Force gen_pld_send_err */
#define MIPI_DSI_INT_FORCE1_force_gen_pld_send_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_gen_pld_send_err_SHIFT)) & MIPI_DSI_INT_FORCE1_force_gen_pld_send_err_MASK)

#define MIPI_DSI_INT_FORCE1_force_gen_pld_rd_err_MASK (0x800U)
#define MIPI_DSI_INT_FORCE1_force_gen_pld_rd_err_SHIFT (11U)
/*! force_gen_pld_rd_err - Force gen_pld_rd_err */
#define MIPI_DSI_INT_FORCE1_force_gen_pld_rd_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_gen_pld_rd_err_SHIFT)) & MIPI_DSI_INT_FORCE1_force_gen_pld_rd_err_MASK)

#define MIPI_DSI_INT_FORCE1_force_gen_pld_recev_err_MASK (0x1000U)
#define MIPI_DSI_INT_FORCE1_force_gen_pld_recev_err_SHIFT (12U)
/*! force_gen_pld_recev_err - Force gen_pld_recev_err */
#define MIPI_DSI_INT_FORCE1_force_gen_pld_recev_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_gen_pld_recev_err_SHIFT)) & MIPI_DSI_INT_FORCE1_force_gen_pld_recev_err_MASK)

#define MIPI_DSI_INT_FORCE1_force_dpi_buff_pld_under_MASK (0x80000U)
#define MIPI_DSI_INT_FORCE1_force_dpi_buff_pld_under_SHIFT (19U)
/*! force_dpi_buff_pld_under - Force for dpi_buff_pld_under */
#define MIPI_DSI_INT_FORCE1_force_dpi_buff_pld_under(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_dpi_buff_pld_under_SHIFT)) & MIPI_DSI_INT_FORCE1_force_dpi_buff_pld_under_MASK)

#define MIPI_DSI_INT_FORCE1_force_tear_request_err_MASK (0x100000U)
#define MIPI_DSI_INT_FORCE1_force_tear_request_err_SHIFT (20U)
/*! force_tear_request_err - Force for tear_request_err */
#define MIPI_DSI_INT_FORCE1_force_tear_request_err(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_INT_FORCE1_force_tear_request_err_SHIFT)) & MIPI_DSI_INT_FORCE1_force_tear_request_err_MASK)
/*! @} */

/*! @name AUTO_ULPS_MODE - Automatic ULPS control */
/*! @{ */

#define MIPI_DSI_AUTO_ULPS_MODE_auto_ulps_MASK   (0x1U)
#define MIPI_DSI_AUTO_ULPS_MODE_auto_ulps_SHIFT  (0U)
/*! auto_ulps - This bit enables the automatic mechanism to enter and exit ULPS */
#define MIPI_DSI_AUTO_ULPS_MODE_auto_ulps(x)     (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_AUTO_ULPS_MODE_auto_ulps_SHIFT)) & MIPI_DSI_AUTO_ULPS_MODE_auto_ulps_MASK)

#define MIPI_DSI_AUTO_ULPS_MODE_pll_off_ulps_MASK (0x10000U)
#define MIPI_DSI_AUTO_ULPS_MODE_pll_off_ulps_SHIFT (16U)
/*! pll_off_ulps - Turn off the D-PHY PLL during ULPS */
#define MIPI_DSI_AUTO_ULPS_MODE_pll_off_ulps(x)  (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_AUTO_ULPS_MODE_pll_off_ulps_SHIFT)) & MIPI_DSI_AUTO_ULPS_MODE_pll_off_ulps_MASK)

#define MIPI_DSI_AUTO_ULPS_MODE_pre_pll_off_req_MASK (0x20000U)
#define MIPI_DSI_AUTO_ULPS_MODE_pre_pll_off_req_SHIFT (17U)
/*! pre_pll_off_req - When pll_off_ulps is active, allows to turn off PLL before the request to enter in ULPS */
#define MIPI_DSI_AUTO_ULPS_MODE_pre_pll_off_req(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_AUTO_ULPS_MODE_pre_pll_off_req_SHIFT)) & MIPI_DSI_AUTO_ULPS_MODE_pre_pll_off_req_MASK)
/*! @} */

/*! @name AUTO_ULPS_ENTRY_DELAY - ULPS transition delay */
/*! @{ */

#define MIPI_DSI_AUTO_ULPS_ENTRY_DELAY_ulps_entry_delay_MASK (0xFFFFFFFFU)
#define MIPI_DSI_AUTO_ULPS_ENTRY_DELAY_ulps_entry_delay_SHIFT (0U)
/*! ulps_entry_delay - Configures the delay (in lanebyteclk) to wait before entering ULPS */
#define MIPI_DSI_AUTO_ULPS_ENTRY_DELAY_ulps_entry_delay(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_AUTO_ULPS_ENTRY_DELAY_ulps_entry_delay_SHIFT)) & MIPI_DSI_AUTO_ULPS_ENTRY_DELAY_ulps_entry_delay_MASK)
/*! @} */

/*! @name AUTO_ULPS_WAKEUP_TIME - D-PHY wakeup time */
/*! @{ */

#define MIPI_DSI_AUTO_ULPS_WAKEUP_TIME_twakeup_clk_div_MASK (0xFFFFU)
#define MIPI_DSI_AUTO_ULPS_WAKEUP_TIME_twakeup_clk_div_SHIFT (0U)
/*! twakeup_clk_div - Twakeup clock divider */
#define MIPI_DSI_AUTO_ULPS_WAKEUP_TIME_twakeup_clk_div(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_AUTO_ULPS_WAKEUP_TIME_twakeup_clk_div_SHIFT)) & MIPI_DSI_AUTO_ULPS_WAKEUP_TIME_twakeup_clk_div_MASK)

#define MIPI_DSI_AUTO_ULPS_WAKEUP_TIME_twakeup_cnt_MASK (0xFFFF0000U)
#define MIPI_DSI_AUTO_ULPS_WAKEUP_TIME_twakeup_cnt_SHIFT (16U)
/*! twakeup_cnt - Twakeup counter */
#define MIPI_DSI_AUTO_ULPS_WAKEUP_TIME_twakeup_cnt(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_AUTO_ULPS_WAKEUP_TIME_twakeup_cnt_SHIFT)) & MIPI_DSI_AUTO_ULPS_WAKEUP_TIME_twakeup_cnt_MASK)
/*! @} */

/*! @name DSC_PARAMETER - Display Stream Compression */
/*! @{ */

#define MIPI_DSI_DSC_PARAMETER_compression_mode_MASK (0x1U)
#define MIPI_DSI_DSC_PARAMETER_compression_mode_SHIFT (0U)
/*! compression_mode - When set to 1, this bit enables the compression mode */
#define MIPI_DSI_DSC_PARAMETER_compression_mode(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DSC_PARAMETER_compression_mode_SHIFT)) & MIPI_DSI_DSC_PARAMETER_compression_mode_MASK)

#define MIPI_DSI_DSC_PARAMETER_compress_algo_MASK (0x300U)
#define MIPI_DSI_DSC_PARAMETER_compress_algo_SHIFT (8U)
/*! compress_algo - This field indicates the algorithm identifier:
 *  0b00..VESA DSC Standard 1.1
 *  0b01..reserved, not used
 *  0b10..reserved, not used
 *  0b11..vendor-specific algorithm
 */
#define MIPI_DSI_DSC_PARAMETER_compress_algo(x)  (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DSC_PARAMETER_compress_algo_SHIFT)) & MIPI_DSI_DSC_PARAMETER_compress_algo_MASK)

#define MIPI_DSI_DSC_PARAMETER_pps_sel_MASK      (0x30000U)
#define MIPI_DSI_DSC_PARAMETER_pps_sel_SHIFT     (16U)
/*! pps_sel - This field indicates the PPS selector:
 *  0b00..PPS Table 1
 *  0b01..PPS Table 2
 *  0b10..PPS Table 3
 *  0b11..PPS Table 4
 */
#define MIPI_DSI_DSC_PARAMETER_pps_sel(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DSC_PARAMETER_pps_sel_SHIFT)) & MIPI_DSI_DSC_PARAMETER_pps_sel_MASK)
/*! @} */

/*! @name PHY_TMR_RD_CFG - PHY timings */
/*! @{ */

#define MIPI_DSI_PHY_TMR_RD_CFG_max_rd_time_MASK (0x7FFFU)
#define MIPI_DSI_PHY_TMR_RD_CFG_max_rd_time_SHIFT (0U)
/*! max_rd_time - This field configures the maximum time required to perform a read command in lane byte clock cycles */
#define MIPI_DSI_PHY_TMR_RD_CFG_max_rd_time(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_PHY_TMR_RD_CFG_max_rd_time_SHIFT)) & MIPI_DSI_PHY_TMR_RD_CFG_max_rd_time_MASK)
/*! @} */

/*! @name AUTO_ULPS_MIN_TIME - PHY Timings - Transition between ulpsactivenot and ulpsexitreq */
/*! @{ */

#define MIPI_DSI_AUTO_ULPS_MIN_TIME_ulps_min_time_MASK (0xFFFU)
#define MIPI_DSI_AUTO_ULPS_MIN_TIME_ulps_min_time_SHIFT (0U)
/*! ulps_min_time - Configures the minimum time required by PHY between ulpsactivenot and ulpsexitreq for clock and data lane */
#define MIPI_DSI_AUTO_ULPS_MIN_TIME_ulps_min_time(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_AUTO_ULPS_MIN_TIME_ulps_min_time_SHIFT)) & MIPI_DSI_AUTO_ULPS_MIN_TIME_ulps_min_time_MASK)
/*! @} */

/*! @name VID_SHADOW_CTRL - DPI Shadow Feature */
/*! @{ */

#define MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_en_MASK (0x1U)
#define MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_en_SHIFT (0U)
/*! vid_shadow_en - When set to 1, DPI receives the active configuration from the auxiliary registers */
#define MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_en(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_en_SHIFT)) & MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_en_MASK)

#define MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_req_MASK (0x100U)
#define MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_req_SHIFT (8U)
/*! vid_shadow_req - When set to 1, this bit request that the dpi registers from regbank are copied to the auxiliary registers */
#define MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_req(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_req_SHIFT)) & MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_req_MASK)

#define MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_pin_req_MASK (0x10000U)
#define MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_pin_req_SHIFT (16U)
/*! vid_shadow_pin_req - When set to 1, the video request is done by external pin */
#define MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_pin_req(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_pin_req_SHIFT)) & MIPI_DSI_VID_SHADOW_CTRL_vid_shadow_pin_req_MASK)
/*! @} */

/*! @name DPI_VCID_ACT - Actual DPI Virtual Channel ID */
/*! @{ */

#define MIPI_DSI_DPI_VCID_ACT_dpi_vcid_MASK      (0x3U)
#define MIPI_DSI_DPI_VCID_ACT_dpi_vcid_SHIFT     (0U)
/*! dpi_vcid - This field specifies the DPI virtual channel id that is indexed to the Video mode packets */
#define MIPI_DSI_DPI_VCID_ACT_dpi_vcid(x)        (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_VCID_ACT_dpi_vcid_SHIFT)) & MIPI_DSI_DPI_VCID_ACT_dpi_vcid_MASK)
/*! @} */

/*! @name DPI_COLOR_CODING_ACT - Actual DPI Color Coding */
/*! @{ */

#define MIPI_DSI_DPI_COLOR_CODING_ACT_dpi_color_coding_MASK (0xFU)
#define MIPI_DSI_DPI_COLOR_CODING_ACT_dpi_color_coding_SHIFT (0U)
/*! dpi_color_coding - This field configures the DPI color for Video Mode/eDPI Command Mode coding as follows:
 *  0b0000..16-bit configuration 1
 *  0b0001..16-bit configuration 2
 *  0b0010..16-bit configuration 3
 *  0b0011..18-bit configuration 1
 *  0b0100..18-bit configuration 2
 *  0b0101..24-bit
 *  0b0110..20-bit YCbCr 4:2:2 loosely packed / Reserved for eDPI Command Mode
 *  0b0111..24-bit YCbCr 4:2:2 / Reserved for eDPI Command Mode
 *  0b1000..16-bit YCbCr 4:2:2 / Reserved for eDPI Command Mode
 *  0b1001..30-bit - DSC_ENC 10bit / Reserved for eDPI Command Mode
 *  0b1010..36-bit / Reserved for eDPI Command Mode
 *  0b1011..12-bit YCbCr 4:2:0 / Reserved for eDPI Command Mode
 *  0b1100..DSC24 compressed Data
 *  0b1101..Reserved
 *  0b1110..Reserved
 *  0b1111..Reserved
 */
#define MIPI_DSI_DPI_COLOR_CODING_ACT_dpi_color_coding(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_COLOR_CODING_ACT_dpi_color_coding_SHIFT)) & MIPI_DSI_DPI_COLOR_CODING_ACT_dpi_color_coding_MASK)

#define MIPI_DSI_DPI_COLOR_CODING_ACT_loosely18_en_MASK (0x100U)
#define MIPI_DSI_DPI_COLOR_CODING_ACT_loosely18_en_SHIFT (8U)
/*! loosely18_en - When 1, this bit activates loosely packed variant to 18-bit configurations */
#define MIPI_DSI_DPI_COLOR_CODING_ACT_loosely18_en(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_COLOR_CODING_ACT_loosely18_en_SHIFT)) & MIPI_DSI_DPI_COLOR_CODING_ACT_loosely18_en_MASK)
/*! @} */

/*! @name DPI_LP_CMD_TIM_ACT - Actual DPI Low Power Commands' Timing */
/*! @{ */

#define MIPI_DSI_DPI_LP_CMD_TIM_ACT_invact_lpcmd_time_MASK (0xFFU)
#define MIPI_DSI_DPI_LP_CMD_TIM_ACT_invact_lpcmd_time_SHIFT (0U)
/*! invact_lpcmd_time - This field is used for the transmission of commands in low-power mode */
#define MIPI_DSI_DPI_LP_CMD_TIM_ACT_invact_lpcmd_time(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_LP_CMD_TIM_ACT_invact_lpcmd_time_SHIFT)) & MIPI_DSI_DPI_LP_CMD_TIM_ACT_invact_lpcmd_time_MASK)

#define MIPI_DSI_DPI_LP_CMD_TIM_ACT_outvact_lpcmd_time_MASK (0xFF0000U)
#define MIPI_DSI_DPI_LP_CMD_TIM_ACT_outvact_lpcmd_time_SHIFT (16U)
/*! outvact_lpcmd_time - This field is used for the transmission of commands in low-power mode */
#define MIPI_DSI_DPI_LP_CMD_TIM_ACT_outvact_lpcmd_time(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_DPI_LP_CMD_TIM_ACT_outvact_lpcmd_time_SHIFT)) & MIPI_DSI_DPI_LP_CMD_TIM_ACT_outvact_lpcmd_time_MASK)
/*! @} */

/*! @name EDPI_TE_HW_CFG - TE for Hardware operations */
/*! @{ */

#define MIPI_DSI_EDPI_TE_HW_CFG_hw_tear_effect_on_MASK (0x1U)
#define MIPI_DSI_EDPI_TE_HW_CFG_hw_tear_effect_on_SHIFT (0U)
/*! hw_tear_effect_on - This bit activates Tearing effect by hardware:
 *  0b0..Tearing effect request is triggered by a set_tear_on or set_tear_scanline
 *  0b1..Tearing effect request is triggered by the assertion of input pin tear_request. Note that before using
 *       tear_request the tear effect need to be active in DSI host and device. This is accomplished sending
 *       set_tear_on or set_tear_scanline commands according to DSI protocol
 */
#define MIPI_DSI_EDPI_TE_HW_CFG_hw_tear_effect_on(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_EDPI_TE_HW_CFG_hw_tear_effect_on_SHIFT)) & MIPI_DSI_EDPI_TE_HW_CFG_hw_tear_effect_on_MASK)

#define MIPI_DSI_EDPI_TE_HW_CFG_hw_tear_effect_gen_MASK (0x2U)
#define MIPI_DSI_EDPI_TE_HW_CFG_hw_tear_effect_gen_SHIFT (1U)
/*! hw_tear_effect_gen - When hw_tear_effect = 1 this bit changes tear effect by Hardware priorities:
 *  0b0..After tearing effect request, tear effect protocol is performed immediately after eDPI data is sent
 *  0b1..After tearing effect request, tear effect protocol is performed after eDPI data and generic commands are sent
 */
#define MIPI_DSI_EDPI_TE_HW_CFG_hw_tear_effect_gen(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_EDPI_TE_HW_CFG_hw_tear_effect_gen_SHIFT)) & MIPI_DSI_EDPI_TE_HW_CFG_hw_tear_effect_gen_MASK)

#define MIPI_DSI_EDPI_TE_HW_CFG_hw_set_scan_line_MASK (0x10U)
#define MIPI_DSI_EDPI_TE_HW_CFG_hw_set_scan_line_SHIFT (4U)
/*! hw_set_scan_line - When hw_tear_effect_on = 1, this bit configures DCS packet type to be issued by MIPI DSI host to the display module:
 *  0b0..After tearing effect request, set_tear_on is issued to display module
 *  0b1..After tearing effect request, set_tear_scan_line issued to display module
 */
#define MIPI_DSI_EDPI_TE_HW_CFG_hw_set_scan_line(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_EDPI_TE_HW_CFG_hw_set_scan_line_SHIFT)) & MIPI_DSI_EDPI_TE_HW_CFG_hw_set_scan_line_MASK)

#define MIPI_DSI_EDPI_TE_HW_CFG_scan_line_parameter_MASK (0xFFFF0000U)
#define MIPI_DSI_EDPI_TE_HW_CFG_scan_line_parameter_SHIFT (16U)
/*! scan_line_parameter - When hw_set_scan_line = 1, this bit configures the parameter that describes the Tearing Effect Output Line mode */
#define MIPI_DSI_EDPI_TE_HW_CFG_scan_line_parameter(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_EDPI_TE_HW_CFG_scan_line_parameter_SHIFT)) & MIPI_DSI_EDPI_TE_HW_CFG_scan_line_parameter_MASK)
/*! @} */

/*! @name VID_MODE_CFG_ACT - VID_MODE_CFG */
/*! @{ */

#define MIPI_DSI_VID_MODE_CFG_ACT_vid_mode_type_MASK (0x3U)
#define MIPI_DSI_VID_MODE_CFG_ACT_vid_mode_type_SHIFT (0U)
/*! vid_mode_type - This field specifies the video mode transmission type as follows:
 *  0b00..Non-burst with sync pulses
 *  0b01..Non-burst with sync events
 *  0b10..Burst mode
 *  0b11..Burst mode
 */
#define MIPI_DSI_VID_MODE_CFG_ACT_vid_mode_type(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_ACT_vid_mode_type_SHIFT)) & MIPI_DSI_VID_MODE_CFG_ACT_vid_mode_type_MASK)

#define MIPI_DSI_VID_MODE_CFG_ACT_lp_vsa_en_MASK (0x4U)
#define MIPI_DSI_VID_MODE_CFG_ACT_lp_vsa_en_SHIFT (2U)
/*! lp_vsa_en - When 1, this bit enables the return to low-power inside the VSA period when timing allows */
#define MIPI_DSI_VID_MODE_CFG_ACT_lp_vsa_en(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_ACT_lp_vsa_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_ACT_lp_vsa_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_ACT_lp_vbp_en_MASK (0x8U)
#define MIPI_DSI_VID_MODE_CFG_ACT_lp_vbp_en_SHIFT (3U)
/*! lp_vbp_en - When 1, this bit enables the return to low-power inside the VBP period when timing allows */
#define MIPI_DSI_VID_MODE_CFG_ACT_lp_vbp_en(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_ACT_lp_vbp_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_ACT_lp_vbp_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_ACT_lp_vfp_en_MASK (0x10U)
#define MIPI_DSI_VID_MODE_CFG_ACT_lp_vfp_en_SHIFT (4U)
/*! lp_vfp_en - When 1, this bit enables the return to low-power inside the VFP period when timing allows */
#define MIPI_DSI_VID_MODE_CFG_ACT_lp_vfp_en(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_ACT_lp_vfp_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_ACT_lp_vfp_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_ACT_lp_vact_en_MASK (0x20U)
#define MIPI_DSI_VID_MODE_CFG_ACT_lp_vact_en_SHIFT (5U)
/*! lp_vact_en - When 1, this bit enables the return to low-power inside the VACT period when timing allows */
#define MIPI_DSI_VID_MODE_CFG_ACT_lp_vact_en(x)  (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_ACT_lp_vact_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_ACT_lp_vact_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_ACT_lp_hbp_en_MASK (0x40U)
#define MIPI_DSI_VID_MODE_CFG_ACT_lp_hbp_en_SHIFT (6U)
/*! lp_hbp_en - When 1, this bit enables the return to low-power inside the HBP period when timing allows */
#define MIPI_DSI_VID_MODE_CFG_ACT_lp_hbp_en(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_ACT_lp_hbp_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_ACT_lp_hbp_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_ACT_lp_hfp_en_MASK (0x80U)
#define MIPI_DSI_VID_MODE_CFG_ACT_lp_hfp_en_SHIFT (7U)
/*! lp_hfp_en - When 1, this bit enables the return to low-power inside the HFP period when timing allows */
#define MIPI_DSI_VID_MODE_CFG_ACT_lp_hfp_en(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_ACT_lp_hfp_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_ACT_lp_hfp_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_ACT_frame_bta_ack_en_MASK (0x100U)
#define MIPI_DSI_VID_MODE_CFG_ACT_frame_bta_ack_en_SHIFT (8U)
/*! frame_bta_ack_en - When 1, this bit enables the request for an acknowledge response at the end of a frame */
#define MIPI_DSI_VID_MODE_CFG_ACT_frame_bta_ack_en(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_ACT_frame_bta_ack_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_ACT_frame_bta_ack_en_MASK)

#define MIPI_DSI_VID_MODE_CFG_ACT_lp_cmd_en_MASK (0x200U)
#define MIPI_DSI_VID_MODE_CFG_ACT_lp_cmd_en_SHIFT (9U)
/*! lp_cmd_en - When 1, this bit enables the command transmission only in low-power mode */
#define MIPI_DSI_VID_MODE_CFG_ACT_lp_cmd_en(x)   (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_MODE_CFG_ACT_lp_cmd_en_SHIFT)) & MIPI_DSI_VID_MODE_CFG_ACT_lp_cmd_en_MASK)
/*! @} */

/*! @name VID_PKT_SIZE_ACT - Actual VID_PKT_SIZE */
/*! @{ */

#define MIPI_DSI_VID_PKT_SIZE_ACT_vid_pkt_size_MASK (0x3FFFU)
#define MIPI_DSI_VID_PKT_SIZE_ACT_vid_pkt_size_SHIFT (0U)
/*! vid_pkt_size - This field specifies the number of pixels in a single video packet */
#define MIPI_DSI_VID_PKT_SIZE_ACT_vid_pkt_size(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_SIZE_ACT_vid_pkt_size_SHIFT)) & MIPI_DSI_VID_PKT_SIZE_ACT_vid_pkt_size_MASK)
/*! @} */

/*! @name VID_NUM_CHUNKS_ACT - Actual VID_NUM_CHUNKS */
/*! @{ */

#define MIPI_DSI_VID_NUM_CHUNKS_ACT_vid_num_chunks_MASK (0x1FFFU)
#define MIPI_DSI_VID_NUM_CHUNKS_ACT_vid_num_chunks_SHIFT (0U)
/*! vid_num_chunks - This register specifies the number of chunks to be transmitted during a Line
 *    period (a chunk is pair made of a video packet and a null packet)
 */
#define MIPI_DSI_VID_NUM_CHUNKS_ACT_vid_num_chunks(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_NUM_CHUNKS_ACT_vid_num_chunks_SHIFT)) & MIPI_DSI_VID_NUM_CHUNKS_ACT_vid_num_chunks_MASK)
/*! @} */

/*! @name VID_NULL_SIZE_ACT - Actual VID_NULL_SIZE */
/*! @{ */

#define MIPI_DSI_VID_NULL_SIZE_ACT_vid_null_size_MASK (0x1FFFU)
#define MIPI_DSI_VID_NULL_SIZE_ACT_vid_null_size_SHIFT (0U)
/*! vid_null_size - This register specifies the number of bytes inside a null packet */
#define MIPI_DSI_VID_NULL_SIZE_ACT_vid_null_size(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_NULL_SIZE_ACT_vid_null_size_SHIFT)) & MIPI_DSI_VID_NULL_SIZE_ACT_vid_null_size_MASK)
/*! @} */

/*! @name VID_HSA_TIME_ACT - Actual VID_HSA_TIME */
/*! @{ */

#define MIPI_DSI_VID_HSA_TIME_ACT_vid_hsa_time_MASK (0xFFFU)
#define MIPI_DSI_VID_HSA_TIME_ACT_vid_hsa_time_SHIFT (0U)
/*! vid_hsa_time - This field specifies the Horizontal Synchronism Active period in lane byte clock cycles */
#define MIPI_DSI_VID_HSA_TIME_ACT_vid_hsa_time(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_HSA_TIME_ACT_vid_hsa_time_SHIFT)) & MIPI_DSI_VID_HSA_TIME_ACT_vid_hsa_time_MASK)
/*! @} */

/*! @name VID_HBP_TIME_ACT - Actual VID_HBP_TIME */
/*! @{ */

#define MIPI_DSI_VID_HBP_TIME_ACT_vid_hbp_time_MASK (0xFFFU)
#define MIPI_DSI_VID_HBP_TIME_ACT_vid_hbp_time_SHIFT (0U)
/*! vid_hbp_time - This field specifies the Horizontal Back Porch period in lane byte clock cycles */
#define MIPI_DSI_VID_HBP_TIME_ACT_vid_hbp_time(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_HBP_TIME_ACT_vid_hbp_time_SHIFT)) & MIPI_DSI_VID_HBP_TIME_ACT_vid_hbp_time_MASK)
/*! @} */

/*! @name VID_HLINE_TIME_ACT - Actual VID_HLINE_TIME */
/*! @{ */

#define MIPI_DSI_VID_HLINE_TIME_ACT_vid_hline_time_MASK (0x7FFFU)
#define MIPI_DSI_VID_HLINE_TIME_ACT_vid_hline_time_SHIFT (0U)
/*! vid_hline_time - This field specifies the size of the total line time (HSA+HBP+HACT+HFP) counted in lane byte clock cycles */
#define MIPI_DSI_VID_HLINE_TIME_ACT_vid_hline_time(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_HLINE_TIME_ACT_vid_hline_time_SHIFT)) & MIPI_DSI_VID_HLINE_TIME_ACT_vid_hline_time_MASK)
/*! @} */

/*! @name VID_VSA_LINES_ACT - Actual VID_VSA_LINES */
/*! @{ */

#define MIPI_DSI_VID_VSA_LINES_ACT_vsa_lines_MASK (0x3FFU)
#define MIPI_DSI_VID_VSA_LINES_ACT_vsa_lines_SHIFT (0U)
/*! vsa_lines - This field specifies the Vertical Synchronism Active period measured in number of horizontal lines */
#define MIPI_DSI_VID_VSA_LINES_ACT_vsa_lines(x)  (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_VSA_LINES_ACT_vsa_lines_SHIFT)) & MIPI_DSI_VID_VSA_LINES_ACT_vsa_lines_MASK)
/*! @} */

/*! @name VID_VBP_LINES_ACT - VID_VBP_LINES */
/*! @{ */

#define MIPI_DSI_VID_VBP_LINES_ACT_vbp_lines_MASK (0x3FFU)
#define MIPI_DSI_VID_VBP_LINES_ACT_vbp_lines_SHIFT (0U)
/*! vbp_lines - This field specifies the Vertical Back Porch period measured in number of horizontal lines */
#define MIPI_DSI_VID_VBP_LINES_ACT_vbp_lines(x)  (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_VBP_LINES_ACT_vbp_lines_SHIFT)) & MIPI_DSI_VID_VBP_LINES_ACT_vbp_lines_MASK)
/*! @} */

/*! @name VID_VFP_LINES_ACT - Actual VID_VFP_LINES */
/*! @{ */

#define MIPI_DSI_VID_VFP_LINES_ACT_vfp_lines_MASK (0x3FFU)
#define MIPI_DSI_VID_VFP_LINES_ACT_vfp_lines_SHIFT (0U)
/*! vfp_lines - This field specifies the Vertical Front Porch period measured in number of horizontal lines */
#define MIPI_DSI_VID_VFP_LINES_ACT_vfp_lines(x)  (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_VFP_LINES_ACT_vfp_lines_SHIFT)) & MIPI_DSI_VID_VFP_LINES_ACT_vfp_lines_MASK)
/*! @} */

/*! @name VID_VACTIVE_LINES_ACT - Actual VID_VACTIVE_LINES */
/*! @{ */

#define MIPI_DSI_VID_VACTIVE_LINES_ACT_v_active_lines_MASK (0x3FFFU)
#define MIPI_DSI_VID_VACTIVE_LINES_ACT_v_active_lines_SHIFT (0U)
/*! v_active_lines - This field specifies the Vertical Active period measured in number of horizontal lines */
#define MIPI_DSI_VID_VACTIVE_LINES_ACT_v_active_lines(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_VACTIVE_LINES_ACT_v_active_lines_SHIFT)) & MIPI_DSI_VID_VACTIVE_LINES_ACT_v_active_lines_MASK)
/*! @} */

/*! @name VID_PKT_STATUS - eDPI and DPI FIFOs status */
/*! @{ */

#define MIPI_DSI_VID_PKT_STATUS_dpi_cmd_w_empty_MASK (0x1U)
#define MIPI_DSI_VID_PKT_STATUS_dpi_cmd_w_empty_SHIFT (0U)
/*! dpi_cmd_w_empty - This bit indicates the empty status of write command FIFO for video Mode */
#define MIPI_DSI_VID_PKT_STATUS_dpi_cmd_w_empty(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_STATUS_dpi_cmd_w_empty_SHIFT)) & MIPI_DSI_VID_PKT_STATUS_dpi_cmd_w_empty_MASK)

#define MIPI_DSI_VID_PKT_STATUS_dpi_cmd_w_full_MASK (0x2U)
#define MIPI_DSI_VID_PKT_STATUS_dpi_cmd_w_full_SHIFT (1U)
/*! dpi_cmd_w_full - This bit indicates the full status of write command FIFO for video Mode */
#define MIPI_DSI_VID_PKT_STATUS_dpi_cmd_w_full(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_STATUS_dpi_cmd_w_full_SHIFT)) & MIPI_DSI_VID_PKT_STATUS_dpi_cmd_w_full_MASK)

#define MIPI_DSI_VID_PKT_STATUS_dpi_pld_w_empty_MASK (0x4U)
#define MIPI_DSI_VID_PKT_STATUS_dpi_pld_w_empty_SHIFT (2U)
/*! dpi_pld_w_empty - This bit indicates the empty status of write payload FIFO for video Mode */
#define MIPI_DSI_VID_PKT_STATUS_dpi_pld_w_empty(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_STATUS_dpi_pld_w_empty_SHIFT)) & MIPI_DSI_VID_PKT_STATUS_dpi_pld_w_empty_MASK)

#define MIPI_DSI_VID_PKT_STATUS_dpi_pld_w_full_MASK (0x8U)
#define MIPI_DSI_VID_PKT_STATUS_dpi_pld_w_full_SHIFT (3U)
/*! dpi_pld_w_full - This bit indicates the full status of write payload FIFO for video Mode */
#define MIPI_DSI_VID_PKT_STATUS_dpi_pld_w_full(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_STATUS_dpi_pld_w_full_SHIFT)) & MIPI_DSI_VID_PKT_STATUS_dpi_pld_w_full_MASK)

#define MIPI_DSI_VID_PKT_STATUS_edpi_cmd_w_empty_MASK (0x10U)
#define MIPI_DSI_VID_PKT_STATUS_edpi_cmd_w_empty_SHIFT (4U)
/*! edpi_cmd_w_empty - This bit indicates the empty status of write command FIFO for command Mode */
#define MIPI_DSI_VID_PKT_STATUS_edpi_cmd_w_empty(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_STATUS_edpi_cmd_w_empty_SHIFT)) & MIPI_DSI_VID_PKT_STATUS_edpi_cmd_w_empty_MASK)

#define MIPI_DSI_VID_PKT_STATUS_edpi_cmd_w_full_MASK (0x20U)
#define MIPI_DSI_VID_PKT_STATUS_edpi_cmd_w_full_SHIFT (5U)
/*! edpi_cmd_w_full - This bit indicates the full status of write command FIFO for command Mode */
#define MIPI_DSI_VID_PKT_STATUS_edpi_cmd_w_full(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_STATUS_edpi_cmd_w_full_SHIFT)) & MIPI_DSI_VID_PKT_STATUS_edpi_cmd_w_full_MASK)

#define MIPI_DSI_VID_PKT_STATUS_edpi_pld_w_empty_MASK (0x40U)
#define MIPI_DSI_VID_PKT_STATUS_edpi_pld_w_empty_SHIFT (6U)
/*! edpi_pld_w_empty - This bit indicates the empty status of write payload FIFO for command Mode */
#define MIPI_DSI_VID_PKT_STATUS_edpi_pld_w_empty(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_STATUS_edpi_pld_w_empty_SHIFT)) & MIPI_DSI_VID_PKT_STATUS_edpi_pld_w_empty_MASK)

#define MIPI_DSI_VID_PKT_STATUS_edpi_pld_w_full_MASK (0x80U)
#define MIPI_DSI_VID_PKT_STATUS_edpi_pld_w_full_SHIFT (7U)
/*! edpi_pld_w_full - This bit indicates the full status of write payload FIFO for command Mode */
#define MIPI_DSI_VID_PKT_STATUS_edpi_pld_w_full(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_STATUS_edpi_pld_w_full_SHIFT)) & MIPI_DSI_VID_PKT_STATUS_edpi_pld_w_full_MASK)

#define MIPI_DSI_VID_PKT_STATUS_dpi_buff_pld_empty_MASK (0x10000U)
#define MIPI_DSI_VID_PKT_STATUS_dpi_buff_pld_empty_SHIFT (16U)
/*! dpi_buff_pld_empty - This bit indicates the empty status of the payload internal buffer for video Mode */
#define MIPI_DSI_VID_PKT_STATUS_dpi_buff_pld_empty(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_STATUS_dpi_buff_pld_empty_SHIFT)) & MIPI_DSI_VID_PKT_STATUS_dpi_buff_pld_empty_MASK)

#define MIPI_DSI_VID_PKT_STATUS_dpi_buff_pld_full_MASK (0x20000U)
#define MIPI_DSI_VID_PKT_STATUS_dpi_buff_pld_full_SHIFT (17U)
/*! dpi_buff_pld_full - This bit indicates the full status of the payload internal buffer for video Mode */
#define MIPI_DSI_VID_PKT_STATUS_dpi_buff_pld_full(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_STATUS_dpi_buff_pld_full_SHIFT)) & MIPI_DSI_VID_PKT_STATUS_dpi_buff_pld_full_MASK)

#define MIPI_DSI_VID_PKT_STATUS_edpi_buff_cmd_empty_MASK (0x100000U)
#define MIPI_DSI_VID_PKT_STATUS_edpi_buff_cmd_empty_SHIFT (20U)
/*! edpi_buff_cmd_empty - This bit indicates the empty status of the edpi command internal buffer */
#define MIPI_DSI_VID_PKT_STATUS_edpi_buff_cmd_empty(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_STATUS_edpi_buff_cmd_empty_SHIFT)) & MIPI_DSI_VID_PKT_STATUS_edpi_buff_cmd_empty_MASK)

#define MIPI_DSI_VID_PKT_STATUS_edpi_buff_cmd_full_MASK (0x200000U)
#define MIPI_DSI_VID_PKT_STATUS_edpi_buff_cmd_full_SHIFT (21U)
/*! edpi_buff_cmd_full - This bit indicates the full status of the edpi command internal buffer */
#define MIPI_DSI_VID_PKT_STATUS_edpi_buff_cmd_full(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_STATUS_edpi_buff_cmd_full_SHIFT)) & MIPI_DSI_VID_PKT_STATUS_edpi_buff_cmd_full_MASK)

#define MIPI_DSI_VID_PKT_STATUS_edpi_buff_pld_empty_MASK (0x400000U)
#define MIPI_DSI_VID_PKT_STATUS_edpi_buff_pld_empty_SHIFT (22U)
/*! edpi_buff_pld_empty - This bit indicates the empty status of the edpi payload internal buffer */
#define MIPI_DSI_VID_PKT_STATUS_edpi_buff_pld_empty(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_STATUS_edpi_buff_pld_empty_SHIFT)) & MIPI_DSI_VID_PKT_STATUS_edpi_buff_pld_empty_MASK)

#define MIPI_DSI_VID_PKT_STATUS_edpi_buff_pld_full_MASK (0x800000U)
#define MIPI_DSI_VID_PKT_STATUS_edpi_buff_pld_full_SHIFT (23U)
/*! edpi_buff_pld_full - This bit indicates the full status of the edpi payload internal buffer */
#define MIPI_DSI_VID_PKT_STATUS_edpi_buff_pld_full(x) (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_VID_PKT_STATUS_edpi_buff_pld_full_SHIFT)) & MIPI_DSI_VID_PKT_STATUS_edpi_buff_pld_full_MASK)
/*! @} */

/*! @name SDF_3D_ACT - SDF_3D */
/*! @{ */

#define MIPI_DSI_SDF_3D_ACT_mode_3d_MASK         (0x3U)
#define MIPI_DSI_SDF_3D_ACT_mode_3d_SHIFT        (0U)
/*! mode_3d - This field specifies 3D Mode On/Off and Display Orientation:
 *  0b00..3D Mode Off, 2D Mode On
 *  0b01..3D Mode On, Portrait Orientation
 *  0b10..3D Mode On, Landscape Orientation
 *  0b11..Reserved, not used
 */
#define MIPI_DSI_SDF_3D_ACT_mode_3d(x)           (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_SDF_3D_ACT_mode_3d_SHIFT)) & MIPI_DSI_SDF_3D_ACT_mode_3d_MASK)

#define MIPI_DSI_SDF_3D_ACT_format_3d_MASK       (0xCU)
#define MIPI_DSI_SDF_3D_ACT_format_3d_SHIFT      (2U)
/*! format_3d - This field specifies 3D Image Format:
 *  0b00..Alternating lines of left and right data
 *  0b01..Alternating frames of left and right data
 *  0b10..Alternating pixels of left and right data
 *  0b11..Reserved, not used
 */
#define MIPI_DSI_SDF_3D_ACT_format_3d(x)         (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_SDF_3D_ACT_format_3d_SHIFT)) & MIPI_DSI_SDF_3D_ACT_format_3d_MASK)

#define MIPI_DSI_SDF_3D_ACT_second_vsync_MASK    (0x10U)
#define MIPI_DSI_SDF_3D_ACT_second_vsync_SHIFT   (4U)
/*! second_vsync - This field specifies whether there is a second VSYNC pulse between Left and Right
 *    Images, when 3D Image Format is Frame-based:
 *  0b0..No sync pulses between left and right data
 *  0b1..Sync pulse (HSYNC, VSYNC, blanking) between left and right data
 */
#define MIPI_DSI_SDF_3D_ACT_second_vsync(x)      (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_SDF_3D_ACT_second_vsync_SHIFT)) & MIPI_DSI_SDF_3D_ACT_second_vsync_MASK)

#define MIPI_DSI_SDF_3D_ACT_right_first_MASK     (0x20U)
#define MIPI_DSI_SDF_3D_ACT_right_first_SHIFT    (5U)
/*! right_first - This bit specifies the left/right order:
 *  0b0..left eye is sent first, then right eye
 *  0b1..right eye data is sent first, then left eye
 */
#define MIPI_DSI_SDF_3D_ACT_right_first(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_SDF_3D_ACT_right_first_SHIFT)) & MIPI_DSI_SDF_3D_ACT_right_first_MASK)

#define MIPI_DSI_SDF_3D_ACT_send_3d_cfg_MASK     (0x10000U)
#define MIPI_DSI_SDF_3D_ACT_send_3d_cfg_SHIFT    (16U)
/*! send_3d_cfg - When set, causes the next VSS packet to include 3D control payload in every VSS packet */
#define MIPI_DSI_SDF_3D_ACT_send_3d_cfg(x)       (((uint32_t)(((uint32_t)(x)) << MIPI_DSI_SDF_3D_ACT_send_3d_cfg_SHIFT)) & MIPI_DSI_SDF_3D_ACT_send_3d_cfg_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group MIPI_DSI_Register_Masks */


/*!
 * @}
 */ /* end of group MIPI_DSI_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_MIPI_DSI_H_ */

