# 3-input NOR Gate

Designer: Aditi Patel (NOR3_1X)

## Design and Simulation

**SCHEMATIC**

<img width="620" height="792" alt="Screenshot 2025-08-09 013607" src="https://github.com/user-attachments/assets/bfae4619-ca40-416b-9076-bf69acea4115" />



**SIMULATION RESULTS**

**DELAY AND POWER CHARACTERIZATION NOR3_12T (3.3V)**

| Metric | Cl=5f | Cl=10f | Cl=50f |
|--------|-------|--------|--------|
| **trise** (10-90%)| 0.11n | 0.12n | 0.31n |
| **tfall** (90-10%) | 0.07n | 0.09n | 0.23n |
| **tdel-rise a** (50-50%) | 4.19n | 4.20n | 4.32n |
| **tdel-fall a** (50-50%) | 4.19n | 4.20n | 4.32n |
| **tdel-rise b** (50-50%) | 2.19n | 2.20n | 2.32n |
| **tdel-fall b** (50-50%) | -11.89n | -11.88n | -11.79n |
| **tdel-rise c** (50-50%) | 0.19n | 0.20n | 0.32n |
| **tdel-fall c** (50-50%) | -43.89n | -43.88n | -43.79n |
| **Iavg(Y)** | 1.81A | 1.83A | 1.71A |

**NOTE** 
1) Input slew-rate is 1 ps   
2) Average current is claculated over a 10 ns period


<img width="890" height="674" alt="Screenshot 2025-08-09 005621" src="https://github.com/user-attachments/assets/8f95519a-bf33-411c-a633-df385d1f233d" />
