(root)_glue_logic   510.987   459.149   0.001   0.001
i_croc_soc/i_ext_intr_sync||i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no||i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n||i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no||(i_croc_soc)_glue_logic   510.987   459.151   0.001   0.001
i_croc_soc/i_user   510.987   459.15   0.001   0.001
i_croc_soc/i_croc/gen_sram_bank\[0\].i_sram   510.988   459.151   0.001   0.001
i_croc_soc/i_croc/gen_sram_bank\[1\].i_sram   510.989   459.15   0.001   0.001
i_croc_soc/i_croc/i_dm_top.i_dm_top   0   0   1369.92   206.63
i_croc_soc/i_croc/i_dmi_jtag   0   335.41   510.987   153.296
i_croc_soc/i_croc/i_gpio   510.987   335.41   490.673   153.296
i_croc_soc/i_croc/i_uart_0   1001.66   206.63   368.26   511.574
(i_croc_soc/i_croc)_glue_logic||i_croc_soc/i_croc/i_soc_ctrl   0   617.486   1001.66   750.874
i_croc_soc/i_croc/i_uart_1   1001.66   718.204   368.26   650.156
i_croc_soc/i_croc/gen_sram_bank\[0\].i_sram/gen_512x32xBx1.i_cut   0   488.706   794.48   128.78
i_croc_soc/i_croc/gen_sram_bank\[1\].i_sram/gen_512x32xBx1.i_cut   0   206.63   794.48   128.78
L0   -215.04   -215.46   0   600
L1   -215.04   384.54   0   600
L2   -215.04   984.54   0   600
T0   -215.04   1584.54   600   0
T1   384.96   1584.54   600   0
T2   984.96   1584.54   600   0
R0   1584.96   984.54   0   600
R1   1584.96   384.54   0   600
R2   1584.96   -215.46   0   600
B0   984.96   -215.46   600   0
B1   384.96   -215.46   600   0
B2   -215.04   -215.46   600   0
