#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan 17 20:49:46 2019
# Process ID: 11748
# Current directory: D:/git/DMA-S2MM-and-MM2S/project/DMA_video
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14656 D:\git\DMA-S2MM-and-MM2S\project\DMA_video\Miz_sys.xpr
# Log file: D:/git/DMA-S2MM-and-MM2S/project/DMA_video/vivado.log
# Journal file: D:/git/DMA-S2MM-and-MM2S/project/DMA_video\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/system_wrapper.sysdef D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
file copy -force D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/system_wrapper.sysdef D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name User_DMA_v1_0_project -directory D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.tmp/User_DMA_v1_0_project d:/git/DMA-S2MM-and-MM2S/project/ip_repo/User_DMA_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/git/DMA-S2MM-and-MM2S/project/ip_repo
launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
report_ip_status -name ip_status 
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_run synth_1 -name synth_1
add_files -fileset constrs_1 -norecurse C:/Users/zhanglingli/Desktop/debug.xdc
import_files -fileset constrs_1 C:/Users/zhanglingli/Desktop/debug.xdc
set_property used_in_synthesis false [get_files  D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/constrs_1/new/Miz_sys_pin.xdc]
set_property used_in_synthesis true [get_files  D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/constrs_1/new/Miz_sys_pin.xdc]
set_property used_in_synthesis false [get_files  D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/constrs_1/imports/Desktop/debug.xdc]
set_property target_constrs_file D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/constrs_1/imports/Desktop/debug.xdc [current_fileset -constrset]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {cmos_data_i_IBUF[1]} {cmos_data_i_IBUF[2]} {cmos_data_i_IBUF[3]} {cmos_data_i_IBUF[4]} {cmos_data_i_IBUF[5]} {cmos_data_i_IBUF[6]} {cmos_data_i_IBUF[7]} {cmos_data_i_IBUF[0]}]]
set_property mark_debug true [get_nets [list {vid_in_v_cnt[10]_i_1_n_0}]]
set_property mark_debug true [get_nets [list {vid_out_h_cnt[10]_i_1_n_0}]]
set_property mark_debug true [get_nets [list {vid_in_v_cnt_reg__0[0]} {vid_in_v_cnt_reg__0[3]} {vid_in_v_cnt_reg__0[4]} {vid_in_v_cnt_reg__0[6]} {vid_in_v_cnt_reg__0[1]} {vid_in_v_cnt_reg__0[2]} {vid_in_v_cnt_reg__0[5]} {vid_in_v_cnt_reg__0[7]} {vid_in_v_cnt_reg__0[8]} {vid_in_v_cnt_reg__0[9]} {vid_in_v_cnt_reg__0[10]}]]
set_property mark_debug true [get_nets [list {vid_out_h_cnt_reg__0[0]} {vid_out_h_cnt_reg__0[2]} {vid_out_h_cnt_reg__0[4]} {vid_out_h_cnt_reg__0[5]} {vid_out_h_cnt_reg__0[7]} {vid_out_h_cnt_reg__0[8]} {vid_out_h_cnt_reg__0[10]} {vid_out_h_cnt_reg__0[1]} {vid_out_h_cnt_reg__0[3]} {vid_out_h_cnt_reg__0[6]} {vid_out_h_cnt_reg__0[9]}]]
set_property mark_debug false [get_nets [list {vid_in_v_cnt[10]_i_1_n_0}]]
set_property mark_debug false [get_nets [list {vid_out_h_cnt[10]_i_1_n_0}]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl[3]}]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[20]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[21]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[26]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[29]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[19]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[28]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[22]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[23]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[24]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[25]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[27]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[12]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[30]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[31]}]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[12]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[19]}]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[12]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[23]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[20]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[29]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[30]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[21]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[22]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[28]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[31]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[19]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[24]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[25]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[27]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[26]}]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[22]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[23]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[30]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[31]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[12]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[21]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[25]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[19]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[20]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[24]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[26]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[29]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[27]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[28]}]]
set_property mark_debug true [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/axi_wvalid_reg]]
set_property mark_debug true [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/axi_wvalid_reg_0]]
set_property mark_debug true [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tready]]
set_property mark_debug true [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tvalid]]
set_property mark_debug true [get_nets [list {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[5]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[10]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[17]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[18]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[2]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[7]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[12]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[15]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[16]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[20]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[23]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[3]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[4]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[14]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[19]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[22]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[0]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[1]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[6]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[8]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[9]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[11]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[13]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[21]}]]
set_property mark_debug true [get_nets [list system_i/v_vid_in_axi4s_0/m_axis_video_tlast]]
set_property mark_debug true [get_nets [list system_i/v_vid_in_axi4s_0/m_axis_video_tready]]
set_property mark_debug true [get_nets [list system_i/v_vid_in_axi4s_0/m_axis_video_tuser]]
set_property mark_debug true [get_nets [list system_i/v_vid_in_axi4s_0/m_axis_video_tvalid]]
save_constraints
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list pclk_i ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[12]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[19]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[20]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[21]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[22]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[23]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[24]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[25]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[26]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[27]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[28]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[29]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[30]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[12]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[12]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[19]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[20]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[21]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[22]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[23]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[24]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[25]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[26]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[27]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[28]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[29]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[30]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/m_axi_full_wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[12]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[19]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[20]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[21]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[22]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[23]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[24]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[25]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[26]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[27]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[28]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[29]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[30]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {vid_in_v_cnt_reg__0[0]} {vid_in_v_cnt_reg__0[1]} {vid_in_v_cnt_reg__0[2]} {vid_in_v_cnt_reg__0[3]} {vid_in_v_cnt_reg__0[4]} {vid_in_v_cnt_reg__0[5]} {vid_in_v_cnt_reg__0[6]} {vid_in_v_cnt_reg__0[7]} {vid_in_v_cnt_reg__0[8]} {vid_in_v_cnt_reg__0[9]} {vid_in_v_cnt_reg__0[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {vid_out_h_cnt_reg__0[0]} {vid_out_h_cnt_reg__0[1]} {vid_out_h_cnt_reg__0[2]} {vid_out_h_cnt_reg__0[3]} {vid_out_h_cnt_reg__0[4]} {vid_out_h_cnt_reg__0[5]} {vid_out_h_cnt_reg__0[6]} {vid_out_h_cnt_reg__0[7]} {vid_out_h_cnt_reg__0[8]} {vid_out_h_cnt_reg__0[9]} {vid_out_h_cnt_reg__0[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[0]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[1]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[2]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[3]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[4]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[5]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[6]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[7]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[8]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[9]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[10]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[11]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[12]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[13]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[14]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[15]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[16]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[17]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[18]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[19]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[20]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[21]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[22]} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/axi_wvalid_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/axi_wvalid_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list system_i/v_vid_in_axi4s_0/m_axis_video_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list system_i/v_vid_in_axi4s_0/m_axis_video_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list system_i/v_vid_in_axi4s_0/m_axis_video_tuser ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list system_i/v_vid_in_axi4s_0/m_axis_video_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tvalid ]]
set_property port_width 8 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {cmos_data_i_IBUF[0]} {cmos_data_i_IBUF[1]} {cmos_data_i_IBUF[2]} {cmos_data_i_IBUF[3]} {cmos_data_i_IBUF[4]} {cmos_data_i_IBUF[5]} {cmos_data_i_IBUF[6]} {cmos_data_i_IBUF[7]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/system_wrapper.sysdef D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_1"}]]
set_property TRIGGER_COMPARE_VALUE neq4'hX [get_hw_probes system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'h0 [get_hw_probes system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'b0000 [get_hw_probes system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {lopt} {lopt_1} {m_axis_video_tlast} {s_axis_s2mm_tready} {s_axis_s2mm_tready_1} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awaddr} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/axi_wvalid_reg} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/axi_wvalid_reg_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/s_axis_s2mm_tdata_1} {system_i/v_vid_in_axi4s_0/m_axis_video_tdata} {system_i/v_vid_in_axi4s_0/m_axis_video_tuser} {u_ila_0_m_axi_full_wdata} {vid_in_v_cnt_reg__0} {vid_out_h_cnt_reg__0} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq4'hX [get_hw_probes system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq32'hXXXX_XXXX [get_hw_probes u_ila_0_m_axi_full_wdata -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq32'h0000_0000 [get_hw_probes u_ila_0_m_axi_full_wdata -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes u_ila_0_m_axi_full_wdata -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq4'bXXXX [get_hw_probes system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq4'b0000 [get_hw_probes system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'b0000 [get_hw_probes system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq4'hX [get_hw_probes system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes m_axis_video_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes m_axis_video_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes s_axis_s2mm_tready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes s_axis_s2mm_tready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq11'hXXX [get_hw_probes vid_in_v_cnt_reg__0 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq11'bXXX_XXXX_XXXX [get_hw_probes vid_in_v_cnt_reg__0 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq11'b000_0000_0000 [get_hw_probes vid_in_v_cnt_reg__0 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_run impl_1
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name User_DMA_v1_0_project -directory D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.tmp/User_DMA_v1_0_project d:/git/DMA-S2MM-and-MM2S/project/ip_repo/User_DMA_1.0/component.xml
update_compile_order -fileset sources_1
current_project Miz_sys
set_property TRIGGER_COMPARE_VALUE eq11'b000_0000_0000 [get_hw_probes vid_in_v_cnt_reg__0 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq11'hXXX [get_hw_probes vid_in_v_cnt_reg__0 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
current_project User_DMA_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 20 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/git/DMA-S2MM-and-MM2S/project/ip_repo
upgrade_ip -vlnv user.org:user:User_DMA:1.0 [get_ips  system_User_DMA_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_User_DMA_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 {system_User_DMA_0_0_synth_1 system_auto_pc_1_synth_1 system_auto_pc_0_synth_1 system_auto_us_0_synth_1}
export_simulation -of_objects [get_files D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.ip_user_files -ipstatic_source_dir D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.cache/compile_simlib/modelsim} {questa=D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.cache/compile_simlib/questa} {riviera=D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.cache/compile_simlib/riviera} {activehdl=D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
export_ip_user_files -of_objects  [get_files D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/imports/hdl/system_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/imports/hdl/system_wrapper.v
file delete -force D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/imports/hdl/system_wrapper.v
make_wrapper -files [get_files D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd] -top
import_files -force -norecurse D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
file copy -force D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/system_wrapper.sysdef D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
close_bd_design [get_bd_designs system]
close_hw
close_design
