
EricBrahms_Assignment1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000490c  00000000  00000000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0000490c  0000490c  0001490c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000894  20000000  00004914  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000009c  20000894  000051a8  00020894  2**2
                  ALLOC
  4 .stack        00001000  20000930  00005244  00020894  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00020894  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000208be  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000abf4  00000000  00000000  00020917  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000196f  00000000  00000000  0002b50b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00003c50  00000000  00000000  0002ce7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000658  00000000  00000000  00030aca  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000005a0  00000000  00000000  00031122  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0002db80  00000000  00000000  000316c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ad46  00000000  00000000  0005f242  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000e6173  00000000  00000000  00069f88  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001a5c  00000000  00000000  001500fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
       0:	20001930 	.word	0x20001930
       4:	000013dd 	.word	0x000013dd
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
       8:	000013d9 	.word	0x000013d9
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
       c:	000013d9 	.word	0x000013d9
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
      10:	000013d9 	.word	0x000013d9
		if (cpu_irq_is_enabled()) {
			cpu_irq_disable();
      14:	000013d9 	.word	0x000013d9
			cpu_irq_prev_interrupt_state = true;
      18:	000013d9 	.word	0x000013d9
	...
			cpu_irq_prev_interrupt_state = false;
		}

	}

	cpu_irq_critical_section_counter++;
      2c:	000013d9 	.word	0x000013d9
      30:	000013d9 	.word	0x000013d9
      34:	00000000 	.word	0x00000000
      38:	000013d9 	.word	0x000013d9
      3c:	000013d9 	.word	0x000013d9
      40:	000013d9 	.word	0x000013d9
      44:	000013d9 	.word	0x000013d9
      48:	000013d9 	.word	0x000013d9
      4c:	000013d9 	.word	0x000013d9
      50:	000013d9 	.word	0x000013d9
      54:	000013d9 	.word	0x000013d9
      58:	000013d9 	.word	0x000013d9
      5c:	000013d9 	.word	0x000013d9
      60:	000013d9 	.word	0x000013d9
      64:	000013d9 	.word	0x000013d9
      68:	000013d9 	.word	0x000013d9
      6c:	000013d9 	.word	0x000013d9
      70:	000013d9 	.word	0x000013d9
      74:	000013d9 	.word	0x000013d9
      78:	000013d9 	.word	0x000013d9
      7c:	000013d9 	.word	0x000013d9
      80:	000013d9 	.word	0x000013d9
      84:	000013d9 	.word	0x000013d9
      88:	000013d9 	.word	0x000013d9
      8c:	000013d9 	.word	0x000013d9
      90:	000013d9 	.word	0x000013d9
      94:	000013d9 	.word	0x000013d9
      98:	000013d9 	.word	0x000013d9
      9c:	000013d9 	.word	0x000013d9
      a0:	000013d9 	.word	0x000013d9
      a4:	000004a5 	.word	0x000004a5
      a8:	000004b5 	.word	0x000004b5
      ac:	000004c9 	.word	0x000004c9
      b0:	000004dd 	.word	0x000004dd
      b4:	000004f1 	.word	0x000004f1
      b8:	00000501 	.word	0x00000501
      bc:	00000515 	.word	0x00000515
      c0:	00000529 	.word	0x00000529
      c4:	0000053d 	.word	0x0000053d
      c8:	0000054d 	.word	0x0000054d
      cc:	00000561 	.word	0x00000561
      d0:	00000575 	.word	0x00000575
      d4:	000013d9 	.word	0x000013d9
      d8:	000013d9 	.word	0x000013d9
      dc:	000013d9 	.word	0x000013d9
      e0:	000013d9 	.word	0x000013d9
      e4:	000013d9 	.word	0x000013d9
      e8:	000013d9 	.word	0x000013d9
      ec:	000013d9 	.word	0x000013d9
      f0:	000013d9 	.word	0x000013d9
      f4:	000013d9 	.word	0x000013d9
      f8:	000013d9 	.word	0x000013d9
      fc:	000013d9 	.word	0x000013d9
     100:	000013d9 	.word	0x000013d9
     104:	000013d9 	.word	0x000013d9
     108:	000013d9 	.word	0x000013d9
     10c:	000013d9 	.word	0x000013d9
     110:	000013d9 	.word	0x000013d9
     114:	000013d9 	.word	0x000013d9
     118:	000013d9 	.word	0x000013d9
     11c:	000013d9 	.word	0x000013d9
     120:	000013d9 	.word	0x000013d9
     124:	000013d9 	.word	0x000013d9
     128:	000013d9 	.word	0x000013d9
     12c:	000013d9 	.word	0x000013d9
     130:	000013d9 	.word	0x000013d9
     134:	000013d9 	.word	0x000013d9
     138:	000013d9 	.word	0x000013d9
     13c:	000013d9 	.word	0x000013d9
     140:	000013d9 	.word	0x000013d9
     144:	000013d9 	.word	0x000013d9
     148:	000013d9 	.word	0x000013d9
     14c:	000013d9 	.word	0x000013d9
     150:	000013d9 	.word	0x000013d9
     154:	000013d9 	.word	0x000013d9
     158:	000013d9 	.word	0x000013d9
     15c:	000013d9 	.word	0x000013d9
     160:	000013d9 	.word	0x000013d9
     164:	000013d9 	.word	0x000013d9
     168:	000013d9 	.word	0x000013d9
     16c:	000013d9 	.word	0x000013d9
     170:	000013d9 	.word	0x000013d9
     174:	000013d9 	.word	0x000013d9
     178:	000013d9 	.word	0x000013d9
     17c:	000013d9 	.word	0x000013d9

00000180 <__do_global_dtors_aux>:
     180:	b510      	push	{r4, lr}
     182:	4c05      	ldr	r4, [pc, #20]	; (198 <__do_global_dtors_aux+0x18>)
     184:	7823      	ldrb	r3, [r4, #0]
     186:	b933      	cbnz	r3, 196 <__do_global_dtors_aux+0x16>
     188:	4b04      	ldr	r3, [pc, #16]	; (19c <__do_global_dtors_aux+0x1c>)
     18a:	b113      	cbz	r3, 192 <__do_global_dtors_aux+0x12>
     18c:	4804      	ldr	r0, [pc, #16]	; (1a0 <__do_global_dtors_aux+0x20>)
     18e:	f3af 8000 	nop.w
     192:	2301      	movs	r3, #1
     194:	7023      	strb	r3, [r4, #0]
     196:	bd10      	pop	{r4, pc}
     198:	20000894 	.word	0x20000894
     19c:	00000000 	.word	0x00000000
     1a0:	00004914 	.word	0x00004914

000001a4 <frame_dummy>:
     1a4:	4b08      	ldr	r3, [pc, #32]	; (1c8 <frame_dummy+0x24>)
     1a6:	b510      	push	{r4, lr}
     1a8:	b11b      	cbz	r3, 1b2 <frame_dummy+0xe>
     1aa:	4908      	ldr	r1, [pc, #32]	; (1cc <frame_dummy+0x28>)
     1ac:	4808      	ldr	r0, [pc, #32]	; (1d0 <frame_dummy+0x2c>)
     1ae:	f3af 8000 	nop.w
     1b2:	4808      	ldr	r0, [pc, #32]	; (1d4 <frame_dummy+0x30>)
     1b4:	6803      	ldr	r3, [r0, #0]
     1b6:	b903      	cbnz	r3, 1ba <frame_dummy+0x16>
     1b8:	bd10      	pop	{r4, pc}
     1ba:	4b07      	ldr	r3, [pc, #28]	; (1d8 <frame_dummy+0x34>)
     1bc:	2b00      	cmp	r3, #0
     1be:	d0fb      	beq.n	1b8 <frame_dummy+0x14>
     1c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     1c4:	4718      	bx	r3
     1c6:	bf00      	nop
     1c8:	00000000 	.word	0x00000000
     1cc:	20000898 	.word	0x20000898
     1d0:	00004914 	.word	0x00004914
     1d4:	00004914 	.word	0x00004914
     1d8:	00000000 	.word	0x00000000

000001dc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
     1dc:	b990      	cbnz	r0, 204 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     1de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     1e2:	460c      	mov	r4, r1
     1e4:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     1e6:	2a00      	cmp	r2, #0
     1e8:	dd0f      	ble.n	20a <_read+0x2e>
     1ea:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     1ec:	4e08      	ldr	r6, [pc, #32]	; (210 <_read+0x34>)
     1ee:	4d09      	ldr	r5, [pc, #36]	; (214 <_read+0x38>)
     1f0:	6830      	ldr	r0, [r6, #0]
     1f2:	4621      	mov	r1, r4
     1f4:	682b      	ldr	r3, [r5, #0]
     1f6:	4798      	blx	r3
		ptr++;
     1f8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     1fa:	42a7      	cmp	r7, r4
     1fc:	d1f8      	bne.n	1f0 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     1fe:	4640      	mov	r0, r8
     200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     204:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
     208:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     20a:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
     20c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     210:	20000928 	.word	0x20000928
     214:	20000920 	.word	0x20000920

00000218 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
     218:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
     21a:	010c      	lsls	r4, r1, #4
     21c:	4294      	cmp	r4, r2
     21e:	d90f      	bls.n	240 <usart_set_async_baudrate+0x28>
     220:	e01a      	b.n	258 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
     222:	6841      	ldr	r1, [r0, #4]
     224:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
     228:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
     22a:	0412      	lsls	r2, r2, #16
     22c:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
     230:	431a      	orrs	r2, r3
     232:	6202      	str	r2, [r0, #32]

	return 0;
     234:	2000      	movs	r0, #0
     236:	e01c      	b.n	272 <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
     238:	2001      	movs	r0, #1
     23a:	e01a      	b.n	272 <usart_set_async_baudrate+0x5a>
     23c:	2001      	movs	r0, #1
     23e:	e018      	b.n	272 <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
     240:	0863      	lsrs	r3, r4, #1
     242:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
     246:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
     24a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
     24c:	1e5c      	subs	r4, r3, #1
     24e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
     252:	428c      	cmp	r4, r1
     254:	d9e9      	bls.n	22a <usart_set_async_baudrate+0x12>
     256:	e7ef      	b.n	238 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
     258:	00c9      	lsls	r1, r1, #3
     25a:	084b      	lsrs	r3, r1, #1
     25c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
     260:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
     264:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
     266:	1e5c      	subs	r4, r3, #1
     268:	f64f 71fe 	movw	r1, #65534	; 0xfffe
     26c:	428c      	cmp	r4, r1
     26e:	d8e5      	bhi.n	23c <usart_set_async_baudrate+0x24>
     270:	e7d7      	b.n	222 <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
     272:	bc10      	pop	{r4}
     274:	4770      	bx	lr
     276:	bf00      	nop

00000278 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
     278:	4b0a      	ldr	r3, [pc, #40]	; (2a4 <usart_reset+0x2c>)
     27a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
     27e:	2300      	movs	r3, #0
     280:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
     282:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
     284:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
     286:	2388      	movs	r3, #136	; 0x88
     288:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
     28a:	2324      	movs	r3, #36	; 0x24
     28c:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
     28e:	f44f 7380 	mov.w	r3, #256	; 0x100
     292:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
     294:	f44f 2300 	mov.w	r3, #524288	; 0x80000
     298:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_DTRDIS;
     29a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
     29e:	6003      	str	r3, [r0, #0]
     2a0:	4770      	bx	lr
     2a2:	bf00      	nop
     2a4:	55534100 	.word	0x55534100

000002a8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
     2a8:	b570      	push	{r4, r5, r6, lr}
     2aa:	4605      	mov	r5, r0
     2ac:	460c      	mov	r4, r1
     2ae:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
     2b0:	4b0f      	ldr	r3, [pc, #60]	; (2f0 <usart_init_rs232+0x48>)
     2b2:	4798      	blx	r3

	ul_reg_val = 0;
     2b4:	2200      	movs	r2, #0
     2b6:	4b0f      	ldr	r3, [pc, #60]	; (2f4 <usart_init_rs232+0x4c>)
     2b8:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
     2ba:	b19c      	cbz	r4, 2e4 <usart_init_rs232+0x3c>
     2bc:	4632      	mov	r2, r6
     2be:	6821      	ldr	r1, [r4, #0]
     2c0:	4628      	mov	r0, r5
     2c2:	4b0d      	ldr	r3, [pc, #52]	; (2f8 <usart_init_rs232+0x50>)
     2c4:	4798      	blx	r3
     2c6:	4602      	mov	r2, r0
     2c8:	b970      	cbnz	r0, 2e8 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
     2ca:	6861      	ldr	r1, [r4, #4]
     2cc:	68a3      	ldr	r3, [r4, #8]
     2ce:	4319      	orrs	r1, r3
     2d0:	6923      	ldr	r3, [r4, #16]
     2d2:	4319      	orrs	r1, r3
     2d4:	68e3      	ldr	r3, [r4, #12]
     2d6:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
     2d8:	4906      	ldr	r1, [pc, #24]	; (2f4 <usart_init_rs232+0x4c>)
     2da:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
     2dc:	6869      	ldr	r1, [r5, #4]
     2de:	430b      	orrs	r3, r1
     2e0:	606b      	str	r3, [r5, #4]

	return 0;
     2e2:	e002      	b.n	2ea <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
     2e4:	2201      	movs	r2, #1
     2e6:	e000      	b.n	2ea <usart_init_rs232+0x42>
     2e8:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
     2ea:	4610      	mov	r0, r2
     2ec:	bd70      	pop	{r4, r5, r6, pc}
     2ee:	bf00      	nop
     2f0:	00000279 	.word	0x00000279
     2f4:	200008b0 	.word	0x200008b0
     2f8:	00000219 	.word	0x00000219

000002fc <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
     2fc:	2340      	movs	r3, #64	; 0x40
     2fe:	6003      	str	r3, [r0, #0]
     300:	4770      	bx	lr
     302:	bf00      	nop

00000304 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
     304:	2310      	movs	r3, #16
     306:	6003      	str	r3, [r0, #0]
     308:	4770      	bx	lr
     30a:	bf00      	nop

0000030c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
     30c:	6943      	ldr	r3, [r0, #20]
     30e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
     312:	bf1d      	ittte	ne
     314:	f3c1 0108 	ubfxne	r1, r1, #0, #9
     318:	61c1      	strne	r1, [r0, #28]
	return 0;
     31a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
     31c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
     31e:	4770      	bx	lr

00000320 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
     320:	6943      	ldr	r3, [r0, #20]
     322:	f013 0f01 	tst.w	r3, #1
     326:	d005      	beq.n	334 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
     328:	6983      	ldr	r3, [r0, #24]
     32a:	f3c3 0308 	ubfx	r3, r3, #0, #9
     32e:	600b      	str	r3, [r1, #0]

	return 0;
     330:	2000      	movs	r0, #0
     332:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
     334:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
     336:	4770      	bx	lr

00000338 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     338:	3801      	subs	r0, #1
     33a:	2802      	cmp	r0, #2
     33c:	d815      	bhi.n	36a <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
     33e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     342:	460e      	mov	r6, r1
     344:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     346:	b19a      	cbz	r2, 370 <_write+0x38>
     348:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
     34a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 384 <_write+0x4c>
     34e:	4f0c      	ldr	r7, [pc, #48]	; (380 <_write+0x48>)
     350:	f8d8 0000 	ldr.w	r0, [r8]
     354:	f815 1b01 	ldrb.w	r1, [r5], #1
     358:	683b      	ldr	r3, [r7, #0]
     35a:	4798      	blx	r3
     35c:	2800      	cmp	r0, #0
     35e:	db0a      	blt.n	376 <_write+0x3e>
     360:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     362:	3c01      	subs	r4, #1
     364:	d1f4      	bne.n	350 <_write+0x18>
     366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     36a:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
     36e:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     370:	2000      	movs	r0, #0
     372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     376:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
     37a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     37e:	bf00      	nop
     380:	20000924 	.word	0x20000924
     384:	20000928 	.word	0x20000928

00000388 <gpio_common_handler>:

/**
 * Common GPIO handler.
 */
static void gpio_common_handler(uint32_t port_id, uint32_t port_mask)
{
     388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     38c:	b083      	sub	sp, #12
     38e:	9101      	str	r1, [sp, #4]
	GpioPort *gpio_port = &(GPIO->GPIO_PORT[port_id]);
     390:	0247      	lsls	r7, r0, #9
     392:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
     396:	f507 2761 	add.w	r7, r7, #921600	; 0xe1000
	uint32_t i;
	uint32_t int_flags;
	ioport_pin_t pin;

	int_flags = gpio_port->GPIO_IFR;
     39a:	f8d7 a0d0 	ldr.w	sl, [r7, #208]	; 0xd0

	for (i = 0; i < gpio_nb_sources; i++) {
     39e:	4b14      	ldr	r3, [pc, #80]	; (3f0 <gpio_common_handler+0x68>)
     3a0:	681b      	ldr	r3, [r3, #0]
     3a2:	b1e3      	cbz	r3, 3de <gpio_common_handler+0x56>
     3a4:	4606      	mov	r6, r0
     3a6:	4d13      	ldr	r5, [pc, #76]	; (3f4 <gpio_common_handler+0x6c>)
     3a8:	2400      	movs	r4, #0
		pin = gpio_int_sources[i].pin;
     3aa:	46a9      	mov	r9, r5
		if ((ioport_pin_to_port_id(pin) == port_id) &&
     3ac:	f04f 0b01 	mov.w	fp, #1
	uint32_t int_flags;
	ioport_pin_t pin;

	int_flags = gpio_port->GPIO_IFR;

	for (i = 0; i < gpio_nb_sources; i++) {
     3b0:	f8df 803c 	ldr.w	r8, [pc, #60]	; 3f0 <gpio_common_handler+0x68>
		pin = gpio_int_sources[i].pin;
     3b4:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
		if ((ioport_pin_to_port_id(pin) == port_id) &&
     3b8:	ebb6 1f53 	cmp.w	r6, r3, lsr #5
     3bc:	d109      	bne.n	3d2 <gpio_common_handler+0x4a>
     3be:	f003 031f 	and.w	r3, r3, #31
     3c2:	fa0b f303 	lsl.w	r3, fp, r3
     3c6:	ea13 0f0a 	tst.w	r3, sl
     3ca:	d002      	beq.n	3d2 <gpio_common_handler+0x4a>
				(ioport_pin_to_mask(pin) & int_flags)) {
			if (gpio_int_sources[i].callback != NULL) {
     3cc:	686b      	ldr	r3, [r5, #4]
     3ce:	b103      	cbz	r3, 3d2 <gpio_common_handler+0x4a>
				gpio_int_sources[i].callback();
     3d0:	4798      	blx	r3
	uint32_t int_flags;
	ioport_pin_t pin;

	int_flags = gpio_port->GPIO_IFR;

	for (i = 0; i < gpio_nb_sources; i++) {
     3d2:	3401      	adds	r4, #1
     3d4:	3508      	adds	r5, #8
     3d6:	f8d8 3000 	ldr.w	r3, [r8]
     3da:	42a3      	cmp	r3, r4
     3dc:	d8ea      	bhi.n	3b4 <gpio_common_handler+0x2c>
				Assert(false); /* Catch unexpected interrupt */
			}
		}
	}

	gpio_port->GPIO_IFRC = (int_flags & port_mask);
     3de:	9b01      	ldr	r3, [sp, #4]
     3e0:	ea0a 0303 	and.w	r3, sl, r3
     3e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
}
     3e8:	b003      	add	sp, #12
     3ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     3ee:	bf00      	nop
     3f0:	200008b4 	.word	0x200008b4
     3f4:	200008b8 	.word	0x200008b8

000003f8 <gpio_set_pin_callback>:
 * \retval false Wrong parameters or maximum number of interrupt
 *                  sources has been exceeding
 */
bool gpio_set_pin_callback(ioport_pin_t pin, gpio_pin_callback_t callback,
		uint8_t irq_level)
{
     3f8:	b470      	push	{r4, r5, r6}
	int8_t i;
	int8_t irq_line;

	if (gpio_nb_sources >= GPIO_MAX_INTERRUPT_SOURCES) {
     3fa:	4b27      	ldr	r3, [pc, #156]	; (498 <gpio_set_pin_callback+0xa0>)
     3fc:	681c      	ldr	r4, [r3, #0]
     3fe:	2c05      	cmp	r4, #5
     400:	d847      	bhi.n	492 <gpio_set_pin_callback+0x9a>
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
     402:	f000 051f 	and.w	r5, r0, #31
     406:	2301      	movs	r3, #1
     408:	40ab      	lsls	r3, r5
	 *
	 * \note Grouping interrupt generators into groups of eight, four
	 * different interrupt handlers can be installed for each GPIO port.
	 */
	for (i = 0; i < 4; i++) {
		if (ioport_pin_to_mask(pin) & (GPIO_INT_GROUP_MASK << (i * 8))) {
     40a:	f013 0fff 	tst.w	r3, #255	; 0xff
     40e:	d110      	bne.n	432 <gpio_set_pin_callback+0x3a>
     410:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
     414:	d109      	bne.n	42a <gpio_set_pin_callback+0x32>
     416:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
     41a:	d108      	bne.n	42e <gpio_set_pin_callback+0x36>
     41c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
	 * Get IRQ line for the given pin.
	 *
	 * \note Grouping interrupt generators into groups of eight, four
	 * different interrupt handlers can be installed for each GPIO port.
	 */
	for (i = 0; i < 4; i++) {
     420:	2b00      	cmp	r3, #0
     422:	bf0c      	ite	eq
     424:	2304      	moveq	r3, #4
     426:	2303      	movne	r3, #3
     428:	e004      	b.n	434 <gpio_set_pin_callback+0x3c>
     42a:	2301      	movs	r3, #1
     42c:	e002      	b.n	434 <gpio_set_pin_callback+0x3c>
     42e:	2302      	movs	r3, #2
     430:	e000      	b.n	434 <gpio_set_pin_callback+0x3c>
		if (ioport_pin_to_mask(pin) & (GPIO_INT_GROUP_MASK << (i * 8))) {
     432:	2300      	movs	r3, #0
			break;
		}
	}
	irq_line = GPIO_0_IRQn + ioport_pin_to_port_id(pin) * 4 + i;
     434:	0945      	lsrs	r5, r0, #5
     436:	eb03 0385 	add.w	r3, r3, r5, lsl #2
     43a:	3319      	adds	r3, #25
     43c:	b2db      	uxtb	r3, r3
     43e:	b25d      	sxtb	r5, r3

	gpio_int_sources[gpio_nb_sources].pin = pin;
     440:	4e16      	ldr	r6, [pc, #88]	; (49c <gpio_set_pin_callback+0xa4>)
     442:	f846 0034 	str.w	r0, [r6, r4, lsl #3]
	gpio_int_sources[gpio_nb_sources].callback = callback;
     446:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
     44a:	6071      	str	r1, [r6, #4]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     44c:	f003 011f 	and.w	r1, r3, #31
     450:	2001      	movs	r0, #1
     452:	4088      	lsls	r0, r1
     454:	0969      	lsrs	r1, r5, #5
     456:	0089      	lsls	r1, r1, #2
     458:	f101 4160 	add.w	r1, r1, #3758096384	; 0xe0000000
     45c:	f501 4161 	add.w	r1, r1, #57600	; 0xe100
     460:	f8c1 0180 	str.w	r0, [r1, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
     464:	2d00      	cmp	r5, #0
     466:	da06      	bge.n	476 <gpio_set_pin_callback+0x7e>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
     468:	f003 030f 	and.w	r3, r3, #15
     46c:	0112      	lsls	r2, r2, #4
     46e:	b2d2      	uxtb	r2, r2
     470:	4d0b      	ldr	r5, [pc, #44]	; (4a0 <gpio_set_pin_callback+0xa8>)
     472:	54ea      	strb	r2, [r5, r3]
     474:	e007      	b.n	486 <gpio_set_pin_callback+0x8e>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     476:	0112      	lsls	r2, r2, #4
     478:	b2d2      	uxtb	r2, r2
     47a:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
     47e:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
     482:	f885 2300 	strb.w	r2, [r5, #768]	; 0x300
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
     486:	6008      	str	r0, [r1, #0]
	NVIC_ClearPendingIRQ((IRQn_Type)irq_line);
	NVIC_SetPriority((IRQn_Type)irq_line, irq_level);
	NVIC_EnableIRQ((IRQn_Type)irq_line);

	gpio_nb_sources++;
     488:	3401      	adds	r4, #1
     48a:	4b03      	ldr	r3, [pc, #12]	; (498 <gpio_set_pin_callback+0xa0>)
     48c:	601c      	str	r4, [r3, #0]

	return true;
     48e:	2001      	movs	r0, #1
     490:	e000      	b.n	494 <gpio_set_pin_callback+0x9c>
{
	int8_t i;
	int8_t irq_line;

	if (gpio_nb_sources >= GPIO_MAX_INTERRUPT_SOURCES) {
		return false;
     492:	2000      	movs	r0, #0
	NVIC_EnableIRQ((IRQn_Type)irq_line);

	gpio_nb_sources++;

	return true;
}
     494:	bc70      	pop	{r4, r5, r6}
     496:	4770      	bx	lr
     498:	200008b4 	.word	0x200008b4
     49c:	200008b8 	.word	0x200008b8
     4a0:	e000ed14 	.word	0xe000ed14

000004a4 <GPIO_0_Handler>:

/**
 * GPIO handler 0 (PA 0..7)
 */
void GPIO_0_Handler(void)
{
     4a4:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOA, GPIO_INT_GROUP_MASK);
     4a6:	21ff      	movs	r1, #255	; 0xff
     4a8:	2000      	movs	r0, #0
     4aa:	4b01      	ldr	r3, [pc, #4]	; (4b0 <GPIO_0_Handler+0xc>)
     4ac:	4798      	blx	r3
     4ae:	bd08      	pop	{r3, pc}
     4b0:	00000389 	.word	0x00000389

000004b4 <GPIO_1_Handler>:

/**
 * GPIO handler 1 (PA 8..15)
 */
void GPIO_1_Handler(void)
{
     4b4:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOA, (GPIO_INT_GROUP_MASK << 8));
     4b6:	f44f 417f 	mov.w	r1, #65280	; 0xff00
     4ba:	2000      	movs	r0, #0
     4bc:	4b01      	ldr	r3, [pc, #4]	; (4c4 <GPIO_1_Handler+0x10>)
     4be:	4798      	blx	r3
     4c0:	bd08      	pop	{r3, pc}
     4c2:	bf00      	nop
     4c4:	00000389 	.word	0x00000389

000004c8 <GPIO_2_Handler>:

/**
 * GPIO handler 2 (PA 16..23)
 */
void GPIO_2_Handler(void)
{
     4c8:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOA, (GPIO_INT_GROUP_MASK << 16));
     4ca:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
     4ce:	2000      	movs	r0, #0
     4d0:	4b01      	ldr	r3, [pc, #4]	; (4d8 <GPIO_2_Handler+0x10>)
     4d2:	4798      	blx	r3
     4d4:	bd08      	pop	{r3, pc}
     4d6:	bf00      	nop
     4d8:	00000389 	.word	0x00000389

000004dc <GPIO_3_Handler>:

/**
 * GPIO handler 3 (PA 24..31)
 */
void GPIO_3_Handler(void)
{
     4dc:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOA, (GPIO_INT_GROUP_MASK << 24));
     4de:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
     4e2:	2000      	movs	r0, #0
     4e4:	4b01      	ldr	r3, [pc, #4]	; (4ec <GPIO_3_Handler+0x10>)
     4e6:	4798      	blx	r3
     4e8:	bd08      	pop	{r3, pc}
     4ea:	bf00      	nop
     4ec:	00000389 	.word	0x00000389

000004f0 <GPIO_4_Handler>:

/**
 * GPIO handler 4 (PB 0..7)
 */
void GPIO_4_Handler(void)
{
     4f0:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOB, GPIO_INT_GROUP_MASK);
     4f2:	21ff      	movs	r1, #255	; 0xff
     4f4:	2001      	movs	r0, #1
     4f6:	4b01      	ldr	r3, [pc, #4]	; (4fc <GPIO_4_Handler+0xc>)
     4f8:	4798      	blx	r3
     4fa:	bd08      	pop	{r3, pc}
     4fc:	00000389 	.word	0x00000389

00000500 <GPIO_5_Handler>:

/**
 * GPIO handler 5 (PB 8..15)
 */
void GPIO_5_Handler(void)
{
     500:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOB, (GPIO_INT_GROUP_MASK << 8));
     502:	f44f 417f 	mov.w	r1, #65280	; 0xff00
     506:	2001      	movs	r0, #1
     508:	4b01      	ldr	r3, [pc, #4]	; (510 <GPIO_5_Handler+0x10>)
     50a:	4798      	blx	r3
     50c:	bd08      	pop	{r3, pc}
     50e:	bf00      	nop
     510:	00000389 	.word	0x00000389

00000514 <GPIO_6_Handler>:

/**
 * GPIO handler 6 (PB 16..23)
 */
void GPIO_6_Handler(void)
{
     514:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOB, (GPIO_INT_GROUP_MASK << 16));
     516:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
     51a:	2001      	movs	r0, #1
     51c:	4b01      	ldr	r3, [pc, #4]	; (524 <GPIO_6_Handler+0x10>)
     51e:	4798      	blx	r3
     520:	bd08      	pop	{r3, pc}
     522:	bf00      	nop
     524:	00000389 	.word	0x00000389

00000528 <GPIO_7_Handler>:

/**
 * GPIO handler 7 (PB 24..31)
 */
void GPIO_7_Handler(void)
{
     528:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOB, (GPIO_INT_GROUP_MASK << 24));
     52a:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
     52e:	2001      	movs	r0, #1
     530:	4b01      	ldr	r3, [pc, #4]	; (538 <GPIO_7_Handler+0x10>)
     532:	4798      	blx	r3
     534:	bd08      	pop	{r3, pc}
     536:	bf00      	nop
     538:	00000389 	.word	0x00000389

0000053c <GPIO_8_Handler>:

/**
 * GPIO handler 8 (PC 0..7)
 */
void GPIO_8_Handler(void)
{
     53c:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOC, GPIO_INT_GROUP_MASK);
     53e:	21ff      	movs	r1, #255	; 0xff
     540:	2002      	movs	r0, #2
     542:	4b01      	ldr	r3, [pc, #4]	; (548 <GPIO_8_Handler+0xc>)
     544:	4798      	blx	r3
     546:	bd08      	pop	{r3, pc}
     548:	00000389 	.word	0x00000389

0000054c <GPIO_9_Handler>:

/**
 * GPIO handler 9 (PC 8..15)
 */
void GPIO_9_Handler(void)
{
     54c:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOC, (GPIO_INT_GROUP_MASK << 8));
     54e:	f44f 417f 	mov.w	r1, #65280	; 0xff00
     552:	2002      	movs	r0, #2
     554:	4b01      	ldr	r3, [pc, #4]	; (55c <GPIO_9_Handler+0x10>)
     556:	4798      	blx	r3
     558:	bd08      	pop	{r3, pc}
     55a:	bf00      	nop
     55c:	00000389 	.word	0x00000389

00000560 <GPIO_10_Handler>:

/**
 * GPIO handler 10 (PC 16..23)
 */
void GPIO_10_Handler(void)
{
     560:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOC, (GPIO_INT_GROUP_MASK << 16));
     562:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
     566:	2002      	movs	r0, #2
     568:	4b01      	ldr	r3, [pc, #4]	; (570 <GPIO_10_Handler+0x10>)
     56a:	4798      	blx	r3
     56c:	bd08      	pop	{r3, pc}
     56e:	bf00      	nop
     570:	00000389 	.word	0x00000389

00000574 <GPIO_11_Handler>:

/**
 * GPIO handler 11 (PC 24..31)
 */
void GPIO_11_Handler(void)
{
     574:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOC, (GPIO_INT_GROUP_MASK << 24));
     576:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
     57a:	2002      	movs	r0, #2
     57c:	4b01      	ldr	r3, [pc, #4]	; (584 <GPIO_11_Handler+0x10>)
     57e:	4798      	blx	r3
     580:	bd08      	pop	{r3, pc}
     582:	bf00      	nop
     584:	00000389 	.word	0x00000389

00000588 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(uint32_t bus_id, uint32_t module_index)
{
     588:	b470      	push	{r4, r5, r6}
     58a:	b083      	sub	sp, #12
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     58c:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     590:	fab3 f383 	clz	r3, r3
     594:	095b      	lsrs	r3, r3, #5
     596:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     598:	b672      	cpsid	i
     59a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     59e:	2200      	movs	r2, #0
     5a0:	4b0e      	ldr	r3, [pc, #56]	; (5dc <sysclk_priv_enable_module+0x54>)
     5a2:	701a      	strb	r2, [r3, #0]
	return flags;
     5a4:	9e01      	ldr	r6, [sp, #4]
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&PM->PM_CPUMASK + bus_id);
     5a6:	0083      	lsls	r3, r0, #2
     5a8:	4d0d      	ldr	r5, [pc, #52]	; (5e0 <sysclk_priv_enable_module+0x58>)
     5aa:	f855 2020 	ldr.w	r2, [r5, r0, lsl #2]
	mask |= 1U << module_index;
     5ae:	2401      	movs	r4, #1
     5b0:	fa04 f101 	lsl.w	r1, r4, r1
     5b4:	4311      	orrs	r1, r2
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
     5b6:	3320      	adds	r3, #32
     5b8:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
     5bc:	f043 432a 	orr.w	r3, r3, #2852126720	; 0xaa000000
     5c0:	4a08      	ldr	r2, [pc, #32]	; (5e4 <sysclk_priv_enable_module+0x5c>)
     5c2:	6593      	str	r3, [r2, #88]	; 0x58
		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
	*(&PM->PM_CPUMASK + bus_id) = mask;
     5c4:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     5c8:	b126      	cbz	r6, 5d4 <sysclk_priv_enable_module+0x4c>
		cpu_irq_enable();
     5ca:	4b04      	ldr	r3, [pc, #16]	; (5dc <sysclk_priv_enable_module+0x54>)
     5cc:	701c      	strb	r4, [r3, #0]
     5ce:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     5d2:	b662      	cpsie	i

	cpu_irq_restore(flags);
}
     5d4:	b003      	add	sp, #12
     5d6:	bc70      	pop	{r4, r5, r6}
     5d8:	4770      	bx	lr
     5da:	bf00      	nop
     5dc:	2000002c 	.word	0x2000002c
     5e0:	400e0020 	.word	0x400e0020
     5e4:	400e0000 	.word	0x400e0000

000005e8 <sysclk_priv_disable_module>:
 * \param bus_id Bus index, given by the \c PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be disabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_disable_module(uint32_t bus_id, uint32_t module_index)
{
     5e8:	b470      	push	{r4, r5, r6}
     5ea:	b083      	sub	sp, #12
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     5ec:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     5f0:	fab3 f383 	clz	r3, r3
     5f4:	095b      	lsrs	r3, r3, #5
     5f6:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     5f8:	b672      	cpsid	i
     5fa:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     5fe:	2200      	movs	r2, #0
     600:	4b0e      	ldr	r3, [pc, #56]	; (63c <sysclk_priv_disable_module+0x54>)
     602:	701a      	strb	r2, [r3, #0]
	return flags;
     604:	9e01      	ldr	r6, [sp, #4]
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Disable the clock */
	mask = *(&PM->PM_CPUMASK + bus_id);
     606:	0083      	lsls	r3, r0, #2
     608:	4d0d      	ldr	r5, [pc, #52]	; (640 <sysclk_priv_disable_module+0x58>)
     60a:	f855 2020 	ldr.w	r2, [r5, r0, lsl #2]
	mask &= ~(1U << module_index);
     60e:	2401      	movs	r4, #1
     610:	fa04 f101 	lsl.w	r1, r4, r1
     614:	ea22 0101 	bic.w	r1, r2, r1
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
     618:	3320      	adds	r3, #32
     61a:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
     61e:	f043 432a 	orr.w	r3, r3, #2852126720	; 0xaa000000
     622:	4a08      	ldr	r2, [pc, #32]	; (644 <sysclk_priv_disable_module+0x5c>)
     624:	6593      	str	r3, [r2, #88]	; 0x58
		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
	*(&PM->PM_CPUMASK + bus_id) = mask;
     626:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     62a:	b126      	cbz	r6, 636 <sysclk_priv_disable_module+0x4e>
		cpu_irq_enable();
     62c:	4b03      	ldr	r3, [pc, #12]	; (63c <sysclk_priv_disable_module+0x54>)
     62e:	701c      	strb	r4, [r3, #0]
     630:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     634:	b662      	cpsie	i

	cpu_irq_restore(flags);
}
     636:	b003      	add	sp, #12
     638:	bc70      	pop	{r4, r5, r6}
     63a:	4770      	bx	lr
     63c:	2000002c 	.word	0x2000002c
     640:	400e0020 	.word	0x400e0020
     644:	400e0000 	.word	0x400e0000

00000648 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
void sysclk_enable_pba_module(uint32_t module_index)
{
     648:	b530      	push	{r4, r5, lr}
     64a:	b083      	sub	sp, #12
     64c:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     64e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     652:	fab3 f383 	clz	r3, r3
     656:	095b      	lsrs	r3, r3, #5
     658:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     65a:	b672      	cpsid	i
     65c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     660:	2200      	movs	r2, #0
     662:	4b0b      	ldr	r3, [pc, #44]	; (690 <sysclk_enable_pba_module+0x48>)
     664:	701a      	strb	r2, [r3, #0]
	return flags;
     666:	9d01      	ldr	r5, [sp, #4]
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (PM->PM_PBAMASK == 0) {
     668:	4b0a      	ldr	r3, [pc, #40]	; (694 <sysclk_enable_pba_module+0x4c>)
     66a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     66c:	b91b      	cbnz	r3, 676 <sysclk_enable_pba_module+0x2e>
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
     66e:	2105      	movs	r1, #5
     670:	2001      	movs	r0, #1
     672:	4b09      	ldr	r3, [pc, #36]	; (698 <sysclk_enable_pba_module+0x50>)
     674:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     676:	b12d      	cbz	r5, 684 <sysclk_enable_pba_module+0x3c>
		cpu_irq_enable();
     678:	2201      	movs	r2, #1
     67a:	4b05      	ldr	r3, [pc, #20]	; (690 <sysclk_enable_pba_module+0x48>)
     67c:	701a      	strb	r2, [r3, #0]
     67e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     682:	b662      	cpsie	i
	}

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(PM_CLK_GRP_PBA, module_index);
     684:	4621      	mov	r1, r4
     686:	2002      	movs	r0, #2
     688:	4b03      	ldr	r3, [pc, #12]	; (698 <sysclk_enable_pba_module+0x50>)
     68a:	4798      	blx	r3
}
     68c:	b003      	add	sp, #12
     68e:	bd30      	pop	{r4, r5, pc}
     690:	2000002c 	.word	0x2000002c
     694:	400e0000 	.word	0x400e0000
     698:	00000589 	.word	0x00000589

0000069c <sysclk_disable_pba_module>:
/**
 * \brief Disable a module clock derived from the PBA clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
void sysclk_disable_pba_module(uint32_t module_index)
{
     69c:	b510      	push	{r4, lr}
     69e:	b082      	sub	sp, #8
	irqflags_t flags;

	/* Disable the module */
	sysclk_priv_disable_module(PM_CLK_GRP_PBA, module_index);
     6a0:	4601      	mov	r1, r0
     6a2:	2002      	movs	r0, #2
     6a4:	4b0f      	ldr	r3, [pc, #60]	; (6e4 <sysclk_disable_pba_module+0x48>)
     6a6:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     6a8:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     6ac:	fab3 f383 	clz	r3, r3
     6b0:	095b      	lsrs	r3, r3, #5
     6b2:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     6b4:	b672      	cpsid	i
     6b6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     6ba:	2200      	movs	r2, #0
     6bc:	4b0a      	ldr	r3, [pc, #40]	; (6e8 <sysclk_disable_pba_module+0x4c>)
     6be:	701a      	strb	r2, [r3, #0]
	return flags;
     6c0:	9c01      	ldr	r4, [sp, #4]

	/* Disable the bridge if possible */
	flags = cpu_irq_save();

	if (PM->PM_PBAMASK == 0) {
     6c2:	4b0a      	ldr	r3, [pc, #40]	; (6ec <sysclk_disable_pba_module+0x50>)
     6c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     6c6:	b91b      	cbnz	r3, 6d0 <sysclk_disable_pba_module+0x34>
 * \brief Disable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
     6c8:	2105      	movs	r1, #5
     6ca:	2001      	movs	r0, #1
     6cc:	4b05      	ldr	r3, [pc, #20]	; (6e4 <sysclk_disable_pba_module+0x48>)
     6ce:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     6d0:	b12c      	cbz	r4, 6de <sysclk_disable_pba_module+0x42>
		cpu_irq_enable();
     6d2:	2201      	movs	r2, #1
     6d4:	4b04      	ldr	r3, [pc, #16]	; (6e8 <sysclk_disable_pba_module+0x4c>)
     6d6:	701a      	strb	r2, [r3, #0]
     6d8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     6dc:	b662      	cpsie	i
		sysclk_disable_hsb_module(SYSCLK_PBA_BRIDGE);
	}

	cpu_irq_restore(flags);
}
     6de:	b002      	add	sp, #8
     6e0:	bd10      	pop	{r4, pc}
     6e2:	bf00      	nop
     6e4:	000005e9 	.word	0x000005e9
     6e8:	2000002c 	.word	0x2000002c
     6ec:	400e0000 	.word	0x400e0000

000006f0 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param module_index Index of the module clock in the PBBMASK register
 */
void sysclk_enable_pbb_module(uint32_t module_index)
{
     6f0:	b530      	push	{r4, r5, lr}
     6f2:	b083      	sub	sp, #12
     6f4:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     6f6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     6fa:	fab3 f383 	clz	r3, r3
     6fe:	095b      	lsrs	r3, r3, #5
     700:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     702:	b672      	cpsid	i
     704:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     708:	2200      	movs	r2, #0
     70a:	4b0b      	ldr	r3, [pc, #44]	; (738 <sysclk_enable_pbb_module+0x48>)
     70c:	701a      	strb	r2, [r3, #0]
	return flags;
     70e:	9d01      	ldr	r5, [sp, #4]
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (PM->PM_PBBMASK == 0) {
     710:	4b0a      	ldr	r3, [pc, #40]	; (73c <sysclk_enable_pbb_module+0x4c>)
     712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
     714:	b91b      	cbnz	r3, 71e <sysclk_enable_pbb_module+0x2e>
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
     716:	2106      	movs	r1, #6
     718:	2001      	movs	r0, #1
     71a:	4b09      	ldr	r3, [pc, #36]	; (740 <sysclk_enable_pbb_module+0x50>)
     71c:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     71e:	b12d      	cbz	r5, 72c <sysclk_enable_pbb_module+0x3c>
		cpu_irq_enable();
     720:	2201      	movs	r2, #1
     722:	4b05      	ldr	r3, [pc, #20]	; (738 <sysclk_enable_pbb_module+0x48>)
     724:	701a      	strb	r2, [r3, #0]
     726:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     72a:	b662      	cpsie	i
	}

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(PM_CLK_GRP_PBB, module_index);
     72c:	4621      	mov	r1, r4
     72e:	2003      	movs	r0, #3
     730:	4b03      	ldr	r3, [pc, #12]	; (740 <sysclk_enable_pbb_module+0x50>)
     732:	4798      	blx	r3
}
     734:	b003      	add	sp, #12
     736:	bd30      	pop	{r4, r5, pc}
     738:	2000002c 	.word	0x2000002c
     73c:	400e0000 	.word	0x400e0000
     740:	00000589 	.word	0x00000589

00000744 <sysclk_disable_pbb_module>:
/**
 * \brief Disable a module clock derived from the PBB clock
 * \param module_index Index of the module clock in the PBBMASK register
 */
void sysclk_disable_pbb_module(uint32_t module_index)
{
     744:	b510      	push	{r4, lr}
     746:	b082      	sub	sp, #8
	irqflags_t flags;

	/* Disable the module */
	sysclk_priv_disable_module(PM_CLK_GRP_PBB, module_index);
     748:	4601      	mov	r1, r0
     74a:	2003      	movs	r0, #3
     74c:	4b0f      	ldr	r3, [pc, #60]	; (78c <sysclk_disable_pbb_module+0x48>)
     74e:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     750:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     754:	fab3 f383 	clz	r3, r3
     758:	095b      	lsrs	r3, r3, #5
     75a:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     75c:	b672      	cpsid	i
     75e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     762:	2200      	movs	r2, #0
     764:	4b0a      	ldr	r3, [pc, #40]	; (790 <sysclk_disable_pbb_module+0x4c>)
     766:	701a      	strb	r2, [r3, #0]
	return flags;
     768:	9c01      	ldr	r4, [sp, #4]

	/* Disable the bridge if possible */
	flags = cpu_irq_save();

	if (PM->PM_PBBMASK == 0) {
     76a:	4b0a      	ldr	r3, [pc, #40]	; (794 <sysclk_disable_pbb_module+0x50>)
     76c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
     76e:	b91b      	cbnz	r3, 778 <sysclk_disable_pbb_module+0x34>
 * \brief Disable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
     770:	2106      	movs	r1, #6
     772:	2001      	movs	r0, #1
     774:	4b05      	ldr	r3, [pc, #20]	; (78c <sysclk_disable_pbb_module+0x48>)
     776:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     778:	b12c      	cbz	r4, 786 <sysclk_disable_pbb_module+0x42>
		cpu_irq_enable();
     77a:	2201      	movs	r2, #1
     77c:	4b04      	ldr	r3, [pc, #16]	; (790 <sysclk_disable_pbb_module+0x4c>)
     77e:	701a      	strb	r2, [r3, #0]
     780:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     784:	b662      	cpsie	i
		sysclk_disable_hsb_module(SYSCLK_PBB_BRIDGE);
	}

	cpu_irq_restore(flags);
}
     786:	b002      	add	sp, #8
     788:	bd10      	pop	{r4, pc}
     78a:	bf00      	nop
     78c:	000005e9 	.word	0x000005e9
     790:	2000002c 	.word	0x2000002c
     794:	400e0000 	.word	0x400e0000

00000798 <sysclk_get_peripheral_bus_hz>:
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
	/* Fallthroughs intended for modules sharing the same peripheral bus. */
	switch ((uintptr_t)module) {
     798:	4b5f      	ldr	r3, [pc, #380]	; (918 <sysclk_get_peripheral_bus_hz+0x180>)
     79a:	4298      	cmp	r0, r3
     79c:	f000 80ba 	beq.w	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7a0:	d860      	bhi.n	864 <sysclk_get_peripheral_bus_hz+0xcc>
     7a2:	f5a3 23a0 	sub.w	r3, r3, #327680	; 0x50000
     7a6:	4298      	cmp	r0, r3
     7a8:	f000 80b4 	beq.w	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7ac:	d82f      	bhi.n	80e <sysclk_get_peripheral_bus_hz+0x76>
     7ae:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     7b2:	4298      	cmp	r0, r3
     7b4:	f000 80ae 	beq.w	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7b8:	d814      	bhi.n	7e4 <sysclk_get_peripheral_bus_hz+0x4c>
     7ba:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     7be:	4298      	cmp	r0, r3
     7c0:	f000 80a8 	beq.w	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7c4:	d804      	bhi.n	7d0 <sysclk_get_peripheral_bus_hz+0x38>
     7c6:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
     7ca:	f040 80a1 	bne.w	910 <sysclk_get_peripheral_bus_hz+0x178>
     7ce:	e0a1      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7d0:	4b52      	ldr	r3, [pc, #328]	; (91c <sysclk_get_peripheral_bus_hz+0x184>)
     7d2:	4298      	cmp	r0, r3
     7d4:	f000 809e 	beq.w	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7d8:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     7dc:	4298      	cmp	r0, r3
     7de:	f040 8097 	bne.w	910 <sysclk_get_peripheral_bus_hz+0x178>
     7e2:	e097      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7e4:	4b4e      	ldr	r3, [pc, #312]	; (920 <sysclk_get_peripheral_bus_hz+0x188>)
     7e6:	4298      	cmp	r0, r3
     7e8:	f000 8094 	beq.w	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7ec:	d805      	bhi.n	7fa <sysclk_get_peripheral_bus_hz+0x62>
     7ee:	f5a3 5370 	sub.w	r3, r3, #15360	; 0x3c00
     7f2:	4298      	cmp	r0, r3
     7f4:	f040 808c 	bne.w	910 <sysclk_get_peripheral_bus_hz+0x178>
     7f8:	e08c      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     7fa:	4b4a      	ldr	r3, [pc, #296]	; (924 <sysclk_get_peripheral_bus_hz+0x18c>)
     7fc:	4298      	cmp	r0, r3
     7fe:	f000 8089 	beq.w	914 <sysclk_get_peripheral_bus_hz+0x17c>
     802:	f503 43f8 	add.w	r3, r3, #31744	; 0x7c00
     806:	4298      	cmp	r0, r3
     808:	f040 8082 	bne.w	910 <sysclk_get_peripheral_bus_hz+0x178>
     80c:	e082      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     80e:	4b46      	ldr	r3, [pc, #280]	; (928 <sysclk_get_peripheral_bus_hz+0x190>)
     810:	4298      	cmp	r0, r3
     812:	d07f      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     814:	d811      	bhi.n	83a <sysclk_get_peripheral_bus_hz+0xa2>
     816:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     81a:	4298      	cmp	r0, r3
     81c:	d07a      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     81e:	d804      	bhi.n	82a <sysclk_get_peripheral_bus_hz+0x92>
     820:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
     824:	4298      	cmp	r0, r3
     826:	d173      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     828:	e074      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     82a:	4b40      	ldr	r3, [pc, #256]	; (92c <sysclk_get_peripheral_bus_hz+0x194>)
     82c:	4298      	cmp	r0, r3
     82e:	d071      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     830:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     834:	4298      	cmp	r0, r3
     836:	d16b      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     838:	e06c      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     83a:	4b3d      	ldr	r3, [pc, #244]	; (930 <sysclk_get_peripheral_bus_hz+0x198>)
     83c:	4298      	cmp	r0, r3
     83e:	d069      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     840:	d808      	bhi.n	854 <sysclk_get_peripheral_bus_hz+0xbc>
     842:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
     846:	4298      	cmp	r0, r3
     848:	d064      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     84a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     84e:	4298      	cmp	r0, r3
     850:	d15e      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     852:	e05f      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     854:	4b37      	ldr	r3, [pc, #220]	; (934 <sysclk_get_peripheral_bus_hz+0x19c>)
     856:	4298      	cmp	r0, r3
     858:	d05c      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     85a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     85e:	4298      	cmp	r0, r3
     860:	d156      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     862:	e057      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     864:	4b34      	ldr	r3, [pc, #208]	; (938 <sysclk_get_peripheral_bus_hz+0x1a0>)
     866:	4298      	cmp	r0, r3
     868:	d054      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     86a:	d827      	bhi.n	8bc <sysclk_get_peripheral_bus_hz+0x124>
     86c:	f5a3 337c 	sub.w	r3, r3, #258048	; 0x3f000
     870:	4298      	cmp	r0, r3
     872:	d04f      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     874:	d811      	bhi.n	89a <sysclk_get_peripheral_bus_hz+0x102>
     876:	f5a3 3304 	sub.w	r3, r3, #135168	; 0x21000
     87a:	4298      	cmp	r0, r3
     87c:	d04a      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     87e:	d804      	bhi.n	88a <sysclk_get_peripheral_bus_hz+0xf2>
     880:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
     884:	4298      	cmp	r0, r3
     886:	d143      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     888:	e044      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     88a:	4b2c      	ldr	r3, [pc, #176]	; (93c <sysclk_get_peripheral_bus_hz+0x1a4>)
     88c:	4298      	cmp	r0, r3
     88e:	d041      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     890:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     894:	4298      	cmp	r0, r3
     896:	d13b      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     898:	e03c      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     89a:	4b29      	ldr	r3, [pc, #164]	; (940 <sysclk_get_peripheral_bus_hz+0x1a8>)
     89c:	4298      	cmp	r0, r3
     89e:	d039      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8a0:	d804      	bhi.n	8ac <sysclk_get_peripheral_bus_hz+0x114>
     8a2:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
     8a6:	4298      	cmp	r0, r3
     8a8:	d132      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     8aa:	e033      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8ac:	4b25      	ldr	r3, [pc, #148]	; (944 <sysclk_get_peripheral_bus_hz+0x1ac>)
     8ae:	4298      	cmp	r0, r3
     8b0:	d030      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
     8b6:	4298      	cmp	r0, r3
     8b8:	d12a      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     8ba:	e02b      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8bc:	4b22      	ldr	r3, [pc, #136]	; (948 <sysclk_get_peripheral_bus_hz+0x1b0>)
     8be:	4298      	cmp	r0, r3
     8c0:	d028      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8c2:	d811      	bhi.n	8e8 <sysclk_get_peripheral_bus_hz+0x150>
     8c4:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
     8c8:	4298      	cmp	r0, r3
     8ca:	d023      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8cc:	d804      	bhi.n	8d8 <sysclk_get_peripheral_bus_hz+0x140>
     8ce:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
     8d2:	4298      	cmp	r0, r3
     8d4:	d11c      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     8d6:	e01d      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8d8:	4b1c      	ldr	r3, [pc, #112]	; (94c <sysclk_get_peripheral_bus_hz+0x1b4>)
     8da:	4298      	cmp	r0, r3
     8dc:	d01a      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     8e2:	4298      	cmp	r0, r3
     8e4:	d114      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     8e6:	e015      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8e8:	4b19      	ldr	r3, [pc, #100]	; (950 <sysclk_get_peripheral_bus_hz+0x1b8>)
     8ea:	4298      	cmp	r0, r3
     8ec:	d012      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8ee:	d808      	bhi.n	902 <sysclk_get_peripheral_bus_hz+0x16a>
     8f0:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
     8f4:	4298      	cmp	r0, r3
     8f6:	d00d      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     8f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     8fc:	4298      	cmp	r0, r3
     8fe:	d107      	bne.n	910 <sysclk_get_peripheral_bus_hz+0x178>
     900:	e008      	b.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     902:	4b14      	ldr	r3, [pc, #80]	; (954 <sysclk_get_peripheral_bus_hz+0x1bc>)
     904:	4298      	cmp	r0, r3
     906:	d005      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
     908:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     90c:	4298      	cmp	r0, r3
     90e:	d001      	beq.n	914 <sysclk_get_peripheral_bus_hz+0x17c>
	case PICOUART_ADDR:
		return sysclk_get_pbd_hz();

	default:
		Assert(false);
		return 0;
     910:	2000      	movs	r0, #0
     912:	4770      	bx	lr
	case TWIM2_ADDR:
	case TWIM3_ADDR:
	#if !SAM4LS
	case LCDCA_ADDR:
	#endif
		return sysclk_get_pba_hz();
     914:	4810      	ldr	r0, [pc, #64]	; (958 <sysclk_get_peripheral_bus_hz+0x1c0>)

	default:
		Assert(false);
		return 0;
	}
}
     916:	4770      	bx	lr
     918:	40078000 	.word	0x40078000
     91c:	40010000 	.word	0x40010000
     920:	4001c000 	.word	0x4001c000
     924:	4001c400 	.word	0x4001c400
     928:	40040000 	.word	0x40040000
     92c:	40038000 	.word	0x40038000
     930:	40068000 	.word	0x40068000
     934:	4006c000 	.word	0x4006c000
     938:	400e0000 	.word	0x400e0000
     93c:	400a0000 	.word	0x400a0000
     940:	400a4000 	.word	0x400a4000
     944:	400a5000 	.word	0x400a5000
     948:	400f0000 	.word	0x400f0000
     94c:	400e0c00 	.word	0x400e0c00
     950:	400f0c00 	.word	0x400f0c00
     954:	400f1000 	.word	0x400f1000
     958:	0001c138 	.word	0x0001c138

0000095c <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
void sysclk_enable_peripheral_clock(const volatile void *module)
{
     95c:	b508      	push	{r3, lr}
	switch ((uintptr_t)module) {
     95e:	4bb3      	ldr	r3, [pc, #716]	; (c2c <sysclk_enable_peripheral_clock+0x2d0>)
     960:	4298      	cmp	r0, r3
     962:	f000 815a 	beq.w	c1a <sysclk_enable_peripheral_clock+0x2be>
     966:	d86a      	bhi.n	a3e <sysclk_enable_peripheral_clock+0xe2>
     968:	f5a3 23a0 	sub.w	r3, r3, #327680	; 0x50000
     96c:	4298      	cmp	r0, r3
     96e:	f000 8113 	beq.w	b98 <sysclk_enable_peripheral_clock+0x23c>
     972:	d82f      	bhi.n	9d4 <sysclk_enable_peripheral_clock+0x78>
     974:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     978:	4298      	cmp	r0, r3
     97a:	f000 80f2 	beq.w	b62 <sysclk_enable_peripheral_clock+0x206>
     97e:	d814      	bhi.n	9aa <sysclk_enable_peripheral_clock+0x4e>
     980:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     984:	4298      	cmp	r0, r3
     986:	f000 80d2 	beq.w	b2e <sysclk_enable_peripheral_clock+0x1d2>
     98a:	d804      	bhi.n	996 <sysclk_enable_peripheral_clock+0x3a>
     98c:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
     990:	f000 80c9 	beq.w	b26 <sysclk_enable_peripheral_clock+0x1ca>
     994:	bd08      	pop	{r3, pc}
     996:	4ba6      	ldr	r3, [pc, #664]	; (c30 <sysclk_enable_peripheral_clock+0x2d4>)
     998:	4298      	cmp	r0, r3
     99a:	f000 80cc 	beq.w	b36 <sysclk_enable_peripheral_clock+0x1da>
     99e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     9a2:	4298      	cmp	r0, r3
     9a4:	f000 80d2 	beq.w	b4c <sysclk_enable_peripheral_clock+0x1f0>
     9a8:	bd08      	pop	{r3, pc}
     9aa:	4ba2      	ldr	r3, [pc, #648]	; (c34 <sysclk_enable_peripheral_clock+0x2d8>)
     9ac:	4298      	cmp	r0, r3
     9ae:	f000 80e0 	beq.w	b72 <sysclk_enable_peripheral_clock+0x216>
     9b2:	d805      	bhi.n	9c0 <sysclk_enable_peripheral_clock+0x64>
     9b4:	f5a3 5370 	sub.w	r3, r3, #15360	; 0x3c00
     9b8:	4298      	cmp	r0, r3
     9ba:	f000 80d6 	beq.w	b6a <sysclk_enable_peripheral_clock+0x20e>
     9be:	bd08      	pop	{r3, pc}
     9c0:	4b9d      	ldr	r3, [pc, #628]	; (c38 <sysclk_enable_peripheral_clock+0x2dc>)
     9c2:	4298      	cmp	r0, r3
     9c4:	f000 80d9 	beq.w	b7a <sysclk_enable_peripheral_clock+0x21e>
     9c8:	f503 43f8 	add.w	r3, r3, #31744	; 0x7c00
     9cc:	4298      	cmp	r0, r3
     9ce:	f000 80d8 	beq.w	b82 <sysclk_enable_peripheral_clock+0x226>
     9d2:	bd08      	pop	{r3, pc}
     9d4:	4b99      	ldr	r3, [pc, #612]	; (c3c <sysclk_enable_peripheral_clock+0x2e0>)
     9d6:	4298      	cmp	r0, r3
     9d8:	f000 8107 	beq.w	bea <sysclk_enable_peripheral_clock+0x28e>
     9dc:	d815      	bhi.n	a0a <sysclk_enable_peripheral_clock+0xae>
     9de:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     9e2:	4298      	cmp	r0, r3
     9e4:	f000 80ee 	beq.w	bc4 <sysclk_enable_peripheral_clock+0x268>
     9e8:	d805      	bhi.n	9f6 <sysclk_enable_peripheral_clock+0x9a>
     9ea:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
     9ee:	4298      	cmp	r0, r3
     9f0:	f000 80dd 	beq.w	bae <sysclk_enable_peripheral_clock+0x252>
     9f4:	bd08      	pop	{r3, pc}
     9f6:	4b92      	ldr	r3, [pc, #584]	; (c40 <sysclk_enable_peripheral_clock+0x2e4>)
     9f8:	4298      	cmp	r0, r3
     9fa:	f000 80ee 	beq.w	bda <sysclk_enable_peripheral_clock+0x27e>
     9fe:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     a02:	4298      	cmp	r0, r3
     a04:	f000 80ed 	beq.w	be2 <sysclk_enable_peripheral_clock+0x286>
     a08:	bd08      	pop	{r3, pc}
     a0a:	4b8e      	ldr	r3, [pc, #568]	; (c44 <sysclk_enable_peripheral_clock+0x2e8>)
     a0c:	4298      	cmp	r0, r3
     a0e:	f000 80f8 	beq.w	c02 <sysclk_enable_peripheral_clock+0x2a6>
     a12:	d80a      	bhi.n	a2a <sysclk_enable_peripheral_clock+0xce>
     a14:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
     a18:	4298      	cmp	r0, r3
     a1a:	f000 80ea 	beq.w	bf2 <sysclk_enable_peripheral_clock+0x296>
     a1e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     a22:	4298      	cmp	r0, r3
     a24:	f000 80e9 	beq.w	bfa <sysclk_enable_peripheral_clock+0x29e>
     a28:	bd08      	pop	{r3, pc}
     a2a:	4b87      	ldr	r3, [pc, #540]	; (c48 <sysclk_enable_peripheral_clock+0x2ec>)
     a2c:	4298      	cmp	r0, r3
     a2e:	f000 80ec 	beq.w	c0a <sysclk_enable_peripheral_clock+0x2ae>
     a32:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     a36:	4298      	cmp	r0, r3
     a38:	f000 80eb 	beq.w	c12 <sysclk_enable_peripheral_clock+0x2b6>
     a3c:	bd08      	pop	{r3, pc}
     a3e:	4b83      	ldr	r3, [pc, #524]	; (c4c <sysclk_enable_peripheral_clock+0x2f0>)
     a40:	4298      	cmp	r0, r3
     a42:	f000 814d 	beq.w	ce0 <sysclk_enable_peripheral_clock+0x384>
     a46:	d834      	bhi.n	ab2 <sysclk_enable_peripheral_clock+0x156>
     a48:	f5a3 337c 	sub.w	r3, r3, #258048	; 0x3f000
     a4c:	4298      	cmp	r0, r3
     a4e:	f000 8127 	beq.w	ca0 <sysclk_enable_peripheral_clock+0x344>
     a52:	d815      	bhi.n	a80 <sysclk_enable_peripheral_clock+0x124>
     a54:	f5a3 3304 	sub.w	r3, r3, #135168	; 0x21000
     a58:	4298      	cmp	r0, r3
     a5a:	f000 810d 	beq.w	c78 <sysclk_enable_peripheral_clock+0x31c>
     a5e:	d805      	bhi.n	a6c <sysclk_enable_peripheral_clock+0x110>
     a60:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
     a64:	4298      	cmp	r0, r3
     a66:	f000 80dc 	beq.w	c22 <sysclk_enable_peripheral_clock+0x2c6>
     a6a:	bd08      	pop	{r3, pc}
     a6c:	4b78      	ldr	r3, [pc, #480]	; (c50 <sysclk_enable_peripheral_clock+0x2f4>)
     a6e:	4298      	cmp	r0, r3
     a70:	f000 8106 	beq.w	c80 <sysclk_enable_peripheral_clock+0x324>
     a74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     a78:	4298      	cmp	r0, r3
     a7a:	f000 8109 	beq.w	c90 <sysclk_enable_peripheral_clock+0x334>
     a7e:	bd08      	pop	{r3, pc}
     a80:	4b74      	ldr	r3, [pc, #464]	; (c54 <sysclk_enable_peripheral_clock+0x2f8>)
     a82:	4298      	cmp	r0, r3
     a84:	f000 8120 	beq.w	cc8 <sysclk_enable_peripheral_clock+0x36c>
     a88:	d80a      	bhi.n	aa0 <sysclk_enable_peripheral_clock+0x144>
     a8a:	f5a3 5340 	sub.w	r3, r3, #12288	; 0x3000
     a8e:	4298      	cmp	r0, r3
     a90:	f000 810a 	beq.w	ca8 <sysclk_enable_peripheral_clock+0x34c>
     a94:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
     a98:	4298      	cmp	r0, r3
     a9a:	f000 810d 	beq.w	cb8 <sysclk_enable_peripheral_clock+0x35c>
     a9e:	bd08      	pop	{r3, pc}
     aa0:	4b6d      	ldr	r3, [pc, #436]	; (c58 <sysclk_enable_peripheral_clock+0x2fc>)
     aa2:	4298      	cmp	r0, r3
     aa4:	f000 8118 	beq.w	cd8 <sysclk_enable_peripheral_clock+0x37c>
     aa8:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
     aac:	4298      	cmp	r0, r3
     aae:	d035      	beq.n	b1c <sysclk_enable_peripheral_clock+0x1c0>
     ab0:	bd08      	pop	{r3, pc}
     ab2:	4b6a      	ldr	r3, [pc, #424]	; (c5c <sysclk_enable_peripheral_clock+0x300>)
     ab4:	4298      	cmp	r0, r3
     ab6:	f000 812c 	beq.w	d12 <sysclk_enable_peripheral_clock+0x3b6>
     aba:	d815      	bhi.n	ae8 <sysclk_enable_peripheral_clock+0x18c>
     abc:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
     ac0:	4298      	cmp	r0, r3
     ac2:	f000 8117 	beq.w	cf4 <sysclk_enable_peripheral_clock+0x398>
     ac6:	d805      	bhi.n	ad4 <sysclk_enable_peripheral_clock+0x178>
     ac8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
     acc:	4298      	cmp	r0, r3
     ace:	f000 810c 	beq.w	cea <sysclk_enable_peripheral_clock+0x38e>
     ad2:	bd08      	pop	{r3, pc}
     ad4:	4b62      	ldr	r3, [pc, #392]	; (c60 <sysclk_enable_peripheral_clock+0x304>)
     ad6:	4298      	cmp	r0, r3
     ad8:	f000 8111 	beq.w	cfe <sysclk_enable_peripheral_clock+0x3a2>
     adc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     ae0:	4298      	cmp	r0, r3
     ae2:	f000 8111 	beq.w	d08 <sysclk_enable_peripheral_clock+0x3ac>
     ae6:	bd08      	pop	{r3, pc}
     ae8:	4b5e      	ldr	r3, [pc, #376]	; (c64 <sysclk_enable_peripheral_clock+0x308>)
     aea:	4298      	cmp	r0, r3
     aec:	f000 8120 	beq.w	d30 <sysclk_enable_peripheral_clock+0x3d4>
     af0:	d80a      	bhi.n	b08 <sysclk_enable_peripheral_clock+0x1ac>
     af2:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
     af6:	4298      	cmp	r0, r3
     af8:	f000 8110 	beq.w	d1c <sysclk_enable_peripheral_clock+0x3c0>
     afc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     b00:	4298      	cmp	r0, r3
     b02:	f000 8110 	beq.w	d26 <sysclk_enable_peripheral_clock+0x3ca>
     b06:	bd08      	pop	{r3, pc}
     b08:	4b57      	ldr	r3, [pc, #348]	; (c68 <sysclk_enable_peripheral_clock+0x30c>)
     b0a:	4298      	cmp	r0, r3
     b0c:	f000 8115 	beq.w	d3a <sysclk_enable_peripheral_clock+0x3de>
     b10:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     b14:	4298      	cmp	r0, r3
     b16:	f000 8115 	beq.w	d44 <sysclk_enable_peripheral_clock+0x3e8>
     b1a:	bd08      	pop	{r3, pc}
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
     b1c:	2109      	movs	r1, #9
     b1e:	2001      	movs	r0, #1
     b20:	4b52      	ldr	r3, [pc, #328]	; (c6c <sysclk_enable_peripheral_clock+0x310>)
     b22:	4798      	blx	r3
     b24:	bd08      	pop	{r3, pc}
		sysclk_enable_hsb_module(SYSCLK_AESA_HSB);
		break;
	#endif

	case IISC_ADDR:
		sysclk_enable_pba_module(SYSCLK_IISC);
     b26:	2000      	movs	r0, #0
     b28:	4b51      	ldr	r3, [pc, #324]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b2a:	4798      	blx	r3
		break;
     b2c:	bd08      	pop	{r3, pc}

	case SPI_ADDR:
		sysclk_enable_pba_module(SYSCLK_SPI);
     b2e:	2001      	movs	r0, #1
     b30:	4b4f      	ldr	r3, [pc, #316]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b32:	4798      	blx	r3
		break;
     b34:	bd08      	pop	{r3, pc}

	case TC0_ADDR:
		sysclk_enable_pba_module(SYSCLK_TC0);
     b36:	2002      	movs	r0, #2
     b38:	4b4d      	ldr	r3, [pc, #308]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b3a:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     b3c:	4b43      	ldr	r3, [pc, #268]	; (c4c <sysclk_enable_peripheral_clock+0x2f0>)
     b3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
     b40:	f042 0255 	orr.w	r2, r2, #85	; 0x55
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     b44:	494b      	ldr	r1, [pc, #300]	; (c74 <sysclk_enable_peripheral_clock+0x318>)
     b46:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     b48:	641a      	str	r2, [r3, #64]	; 0x40
     b4a:	bd08      	pop	{r3, pc}
			| PBA_DIVMASK_TIMER_CLOCK5
			);
		break;

	case TC1_ADDR:
		sysclk_enable_pba_module(SYSCLK_TC1);
     b4c:	2003      	movs	r0, #3
     b4e:	4b48      	ldr	r3, [pc, #288]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b50:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     b52:	4b3e      	ldr	r3, [pc, #248]	; (c4c <sysclk_enable_peripheral_clock+0x2f0>)
     b54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
     b56:	f042 0255 	orr.w	r2, r2, #85	; 0x55
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     b5a:	4946      	ldr	r1, [pc, #280]	; (c74 <sysclk_enable_peripheral_clock+0x318>)
     b5c:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     b5e:	641a      	str	r2, [r3, #64]	; 0x40
     b60:	bd08      	pop	{r3, pc}
			| PBA_DIVMASK_TIMER_CLOCK5
			);
		break;

	case TWIM0_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM0);
     b62:	2004      	movs	r0, #4
     b64:	4b42      	ldr	r3, [pc, #264]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b66:	4798      	blx	r3
		break;
     b68:	bd08      	pop	{r3, pc}

	case TWIS0_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIS0);
     b6a:	2005      	movs	r0, #5
     b6c:	4b40      	ldr	r3, [pc, #256]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b6e:	4798      	blx	r3
		break;
     b70:	bd08      	pop	{r3, pc}

	case TWIM1_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM1);
     b72:	2006      	movs	r0, #6
     b74:	4b3e      	ldr	r3, [pc, #248]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b76:	4798      	blx	r3
		break;
     b78:	bd08      	pop	{r3, pc}

	case TWIS1_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIS1);
     b7a:	2007      	movs	r0, #7
     b7c:	4b3c      	ldr	r3, [pc, #240]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b7e:	4798      	blx	r3
		break;
     b80:	bd08      	pop	{r3, pc}

	case USART0_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART0);
     b82:	2008      	movs	r0, #8
     b84:	4b3a      	ldr	r3, [pc, #232]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b86:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     b88:	4b30      	ldr	r3, [pc, #192]	; (c4c <sysclk_enable_peripheral_clock+0x2f0>)
     b8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
     b8c:	f042 0204 	orr.w	r2, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     b90:	4938      	ldr	r1, [pc, #224]	; (c74 <sysclk_enable_peripheral_clock+0x318>)
     b92:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     b94:	641a      	str	r2, [r3, #64]	; 0x40
     b96:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case USART1_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART1);
     b98:	2009      	movs	r0, #9
     b9a:	4b35      	ldr	r3, [pc, #212]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     b9c:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     b9e:	4b2b      	ldr	r3, [pc, #172]	; (c4c <sysclk_enable_peripheral_clock+0x2f0>)
     ba0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
     ba2:	f042 0204 	orr.w	r2, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     ba6:	4933      	ldr	r1, [pc, #204]	; (c74 <sysclk_enable_peripheral_clock+0x318>)
     ba8:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     baa:	641a      	str	r2, [r3, #64]	; 0x40
     bac:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case USART2_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART2);
     bae:	200a      	movs	r0, #10
     bb0:	4b2f      	ldr	r3, [pc, #188]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     bb2:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     bb4:	4b25      	ldr	r3, [pc, #148]	; (c4c <sysclk_enable_peripheral_clock+0x2f0>)
     bb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
     bb8:	f042 0204 	orr.w	r2, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     bbc:	492d      	ldr	r1, [pc, #180]	; (c74 <sysclk_enable_peripheral_clock+0x318>)
     bbe:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     bc0:	641a      	str	r2, [r3, #64]	; 0x40
     bc2:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case USART3_ADDR:
		sysclk_enable_pba_module(SYSCLK_USART3);
     bc4:	200b      	movs	r0, #11
     bc6:	4b2a      	ldr	r3, [pc, #168]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     bc8:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
     bca:	4b20      	ldr	r3, [pc, #128]	; (c4c <sysclk_enable_peripheral_clock+0x2f0>)
     bcc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
     bce:	f042 0204 	orr.w	r2, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
     bd2:	4928      	ldr	r1, [pc, #160]	; (c74 <sysclk_enable_peripheral_clock+0x318>)
     bd4:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
     bd6:	641a      	str	r2, [r3, #64]	; 0x40
     bd8:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
		break;

	case ADCIFE_ADDR:
		sysclk_enable_pba_module(SYSCLK_ADCIFE);
     bda:	200c      	movs	r0, #12
     bdc:	4b24      	ldr	r3, [pc, #144]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     bde:	4798      	blx	r3
		break;
     be0:	bd08      	pop	{r3, pc}

	case DACC_ADDR:
		sysclk_enable_pba_module(SYSCLK_DACC);
     be2:	200d      	movs	r0, #13
     be4:	4b22      	ldr	r3, [pc, #136]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     be6:	4798      	blx	r3
		break;
     be8:	bd08      	pop	{r3, pc}

	case ACIFC_ADDR:
		sysclk_enable_pba_module(SYSCLK_ACIFC);
     bea:	200e      	movs	r0, #14
     bec:	4b20      	ldr	r3, [pc, #128]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     bee:	4798      	blx	r3
		break;
     bf0:	bd08      	pop	{r3, pc}

	case GLOC_ADDR:
		sysclk_enable_pba_module(SYSCLK_GLOC);
     bf2:	200f      	movs	r0, #15
     bf4:	4b1e      	ldr	r3, [pc, #120]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     bf6:	4798      	blx	r3
		break;
     bf8:	bd08      	pop	{r3, pc}

	case ABDACB_ADDR:
		sysclk_enable_pba_module(SYSCLK_ABDACB);
     bfa:	2010      	movs	r0, #16
     bfc:	4b1c      	ldr	r3, [pc, #112]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     bfe:	4798      	blx	r3
		break;
     c00:	bd08      	pop	{r3, pc}

	case TRNG_ADDR:
		sysclk_enable_pba_module(SYSCLK_TRNG);
     c02:	2011      	movs	r0, #17
     c04:	4b1a      	ldr	r3, [pc, #104]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     c06:	4798      	blx	r3
		break;
     c08:	bd08      	pop	{r3, pc}

	case PARC_ADDR:
		sysclk_enable_pba_module(SYSCLK_PARC);
     c0a:	2012      	movs	r0, #18
     c0c:	4b18      	ldr	r3, [pc, #96]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     c0e:	4798      	blx	r3
		break;
     c10:	bd08      	pop	{r3, pc}

	case CATB_ADDR:
		sysclk_enable_pba_module(SYSCLK_CATB);
     c12:	2013      	movs	r0, #19
     c14:	4b16      	ldr	r3, [pc, #88]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     c16:	4798      	blx	r3
		break;
     c18:	bd08      	pop	{r3, pc}

	case TWIM2_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM2);
     c1a:	2015      	movs	r0, #21
     c1c:	4b14      	ldr	r3, [pc, #80]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     c1e:	4798      	blx	r3
		break;
     c20:	bd08      	pop	{r3, pc}

	case TWIM3_ADDR:
		sysclk_enable_pba_module(SYSCLK_TWIM3);
     c22:	2016      	movs	r0, #22
     c24:	4b12      	ldr	r3, [pc, #72]	; (c70 <sysclk_enable_peripheral_clock+0x314>)
     c26:	4798      	blx	r3
		break;
     c28:	bd08      	pop	{r3, pc}
     c2a:	bf00      	nop
     c2c:	40078000 	.word	0x40078000
     c30:	40010000 	.word	0x40010000
     c34:	4001c000 	.word	0x4001c000
     c38:	4001c400 	.word	0x4001c400
     c3c:	40040000 	.word	0x40040000
     c40:	40038000 	.word	0x40038000
     c44:	40068000 	.word	0x40068000
     c48:	4006c000 	.word	0x4006c000
     c4c:	400e0000 	.word	0x400e0000
     c50:	400a0000 	.word	0x400a0000
     c54:	400a5000 	.word	0x400a5000
     c58:	400a6000 	.word	0x400a6000
     c5c:	400f0000 	.word	0x400f0000
     c60:	400e0c00 	.word	0x400e0c00
     c64:	400f0c00 	.word	0x400f0c00
     c68:	400f1000 	.word	0x400f1000
     c6c:	00000589 	.word	0x00000589
     c70:	00000649 	.word	0x00000649
     c74:	aa000040 	.word	0xaa000040

	#if !SAM4LS
	case LCDCA_ADDR:
		sysclk_enable_pba_module(SYSCLK_LCDCA);
     c78:	2017      	movs	r0, #23
     c7a:	4b35      	ldr	r3, [pc, #212]	; (d50 <sysclk_enable_peripheral_clock+0x3f4>)
     c7c:	4798      	blx	r3
		break;
     c7e:	bd08      	pop	{r3, pc}
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
     c80:	2101      	movs	r1, #1
     c82:	4608      	mov	r0, r1
     c84:	4b33      	ldr	r3, [pc, #204]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     c86:	4798      	blx	r3
	#endif

	case HFLASHC_ADDR:
		sysclk_enable_hsb_module(SYSCLK_HFLASHC_DATA);
		sysclk_enable_pbb_module(SYSCLK_HFLASHC_REGS);
     c88:	2000      	movs	r0, #0
     c8a:	4b33      	ldr	r3, [pc, #204]	; (d58 <sysclk_enable_peripheral_clock+0x3fc>)
     c8c:	4798      	blx	r3
		break;
     c8e:	bd08      	pop	{r3, pc}
     c90:	2102      	movs	r1, #2
     c92:	2001      	movs	r0, #1
     c94:	4b2f      	ldr	r3, [pc, #188]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     c96:	4798      	blx	r3

	case HCACHE_ADDR:
		sysclk_enable_hsb_module(SYSCLK_HRAMC1_DATA);
		sysclk_enable_pbb_module(SYSCLK_HRAMC1_REGS);
     c98:	2001      	movs	r0, #1
     c9a:	4b2f      	ldr	r3, [pc, #188]	; (d58 <sysclk_enable_peripheral_clock+0x3fc>)
     c9c:	4798      	blx	r3
		break;
     c9e:	bd08      	pop	{r3, pc}

	case HMATRIX_ADDR:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
     ca0:	2002      	movs	r0, #2
     ca2:	4b2d      	ldr	r3, [pc, #180]	; (d58 <sysclk_enable_peripheral_clock+0x3fc>)
     ca4:	4798      	blx	r3
		break;
     ca6:	bd08      	pop	{r3, pc}
     ca8:	2100      	movs	r1, #0
     caa:	2001      	movs	r0, #1
     cac:	4b29      	ldr	r3, [pc, #164]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     cae:	4798      	blx	r3

	case PDCA_ADDR:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
		sysclk_enable_pbb_module(SYSCLK_PDCA_PB);
     cb0:	2003      	movs	r0, #3
     cb2:	4b29      	ldr	r3, [pc, #164]	; (d58 <sysclk_enable_peripheral_clock+0x3fc>)
     cb4:	4798      	blx	r3
		break;
     cb6:	bd08      	pop	{r3, pc}
     cb8:	2104      	movs	r1, #4
     cba:	2001      	movs	r0, #1
     cbc:	4b25      	ldr	r3, [pc, #148]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     cbe:	4798      	blx	r3

	case CRCCU_ADDR:
		sysclk_enable_hsb_module(SYSCLK_CRCCU_DATA);
		sysclk_enable_pbb_module(SYSCLK_CRCCU_REGS);
     cc0:	2004      	movs	r0, #4
     cc2:	4b25      	ldr	r3, [pc, #148]	; (d58 <sysclk_enable_peripheral_clock+0x3fc>)
     cc4:	4798      	blx	r3
		break;
     cc6:	bd08      	pop	{r3, pc}
     cc8:	2103      	movs	r1, #3
     cca:	2001      	movs	r0, #1
     ccc:	4b21      	ldr	r3, [pc, #132]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     cce:	4798      	blx	r3

	case USBC_ADDR:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
     cd0:	2005      	movs	r0, #5
     cd2:	4b21      	ldr	r3, [pc, #132]	; (d58 <sysclk_enable_peripheral_clock+0x3fc>)
     cd4:	4798      	blx	r3
		break;
     cd6:	bd08      	pop	{r3, pc}

	case PEVC_ADDR:
		sysclk_enable_pbb_module(SYSCLK_PEVC);
     cd8:	2006      	movs	r0, #6
     cda:	4b1f      	ldr	r3, [pc, #124]	; (d58 <sysclk_enable_peripheral_clock+0x3fc>)
     cdc:	4798      	blx	r3
		break;
     cde:	bd08      	pop	{r3, pc}
 * \brief Enable a module clock derived from the PBC clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pbc_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_PBC, module_index);
     ce0:	2100      	movs	r1, #0
     ce2:	2004      	movs	r0, #4
     ce4:	4b1b      	ldr	r3, [pc, #108]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     ce6:	4798      	blx	r3
     ce8:	bd08      	pop	{r3, pc}
     cea:	2101      	movs	r1, #1
     cec:	2004      	movs	r0, #4
     cee:	4b19      	ldr	r3, [pc, #100]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     cf0:	4798      	blx	r3
     cf2:	bd08      	pop	{r3, pc}
     cf4:	2102      	movs	r1, #2
     cf6:	2004      	movs	r0, #4
     cf8:	4b16      	ldr	r3, [pc, #88]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     cfa:	4798      	blx	r3
     cfc:	bd08      	pop	{r3, pc}
     cfe:	2103      	movs	r1, #3
     d00:	2004      	movs	r0, #4
     d02:	4b14      	ldr	r3, [pc, #80]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d04:	4798      	blx	r3
     d06:	bd08      	pop	{r3, pc}
     d08:	2104      	movs	r1, #4
     d0a:	4608      	mov	r0, r1
     d0c:	4b11      	ldr	r3, [pc, #68]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d0e:	4798      	blx	r3
     d10:	bd08      	pop	{r3, pc}
 * \brief Enable a module clock derived from the PBD clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pbd_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_PBD, module_index);
     d12:	2100      	movs	r1, #0
     d14:	2005      	movs	r0, #5
     d16:	4b0f      	ldr	r3, [pc, #60]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d18:	4798      	blx	r3
     d1a:	bd08      	pop	{r3, pc}
     d1c:	2101      	movs	r1, #1
     d1e:	2005      	movs	r0, #5
     d20:	4b0c      	ldr	r3, [pc, #48]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d22:	4798      	blx	r3
     d24:	bd08      	pop	{r3, pc}
     d26:	2102      	movs	r1, #2
     d28:	2005      	movs	r0, #5
     d2a:	4b0a      	ldr	r3, [pc, #40]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d2c:	4798      	blx	r3
     d2e:	bd08      	pop	{r3, pc}
     d30:	2103      	movs	r1, #3
     d32:	2005      	movs	r0, #5
     d34:	4b07      	ldr	r3, [pc, #28]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d36:	4798      	blx	r3
     d38:	bd08      	pop	{r3, pc}
     d3a:	2104      	movs	r1, #4
     d3c:	2005      	movs	r0, #5
     d3e:	4b05      	ldr	r3, [pc, #20]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d40:	4798      	blx	r3
     d42:	bd08      	pop	{r3, pc}
     d44:	2105      	movs	r1, #5
     d46:	4608      	mov	r0, r1
     d48:	4b02      	ldr	r3, [pc, #8]	; (d54 <sysclk_enable_peripheral_clock+0x3f8>)
     d4a:	4798      	blx	r3
     d4c:	bd08      	pop	{r3, pc}
     d4e:	bf00      	nop
     d50:	00000649 	.word	0x00000649
     d54:	00000589 	.word	0x00000589
     d58:	000006f1 	.word	0x000006f1

00000d5c <sysclk_disable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be disabled also.
 *
 * \param module Pointer to the module's base address.
 */
void sysclk_disable_peripheral_clock(const volatile void *module)
{
     d5c:	b508      	push	{r3, lr}
	switch ((uintptr_t)module) {
     d5e:	4bb4      	ldr	r3, [pc, #720]	; (1030 <__stack_size__+0x30>)
     d60:	4298      	cmp	r0, r3
     d62:	f000 8130 	beq.w	fc6 <sysclk_disable_peripheral_clock+0x26a>
     d66:	d86a      	bhi.n	e3e <sysclk_disable_peripheral_clock+0xe2>
     d68:	f5a3 23a0 	sub.w	r3, r3, #327680	; 0x50000
     d6c:	4298      	cmp	r0, r3
     d6e:	f000 80fe 	beq.w	f6e <sysclk_disable_peripheral_clock+0x212>
     d72:	d82f      	bhi.n	dd4 <sysclk_disable_peripheral_clock+0x78>
     d74:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     d78:	4298      	cmp	r0, r3
     d7a:	f000 80e4 	beq.w	f46 <sysclk_disable_peripheral_clock+0x1ea>
     d7e:	d814      	bhi.n	daa <sysclk_disable_peripheral_clock+0x4e>
     d80:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     d84:	4298      	cmp	r0, r3
     d86:	f000 80d2 	beq.w	f2e <sysclk_disable_peripheral_clock+0x1d2>
     d8a:	d804      	bhi.n	d96 <sysclk_disable_peripheral_clock+0x3a>
     d8c:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
     d90:	f000 80c9 	beq.w	f26 <sysclk_disable_peripheral_clock+0x1ca>
     d94:	bd08      	pop	{r3, pc}
     d96:	4ba7      	ldr	r3, [pc, #668]	; (1034 <__stack_size__+0x34>)
     d98:	4298      	cmp	r0, r3
     d9a:	f000 80cc 	beq.w	f36 <sysclk_disable_peripheral_clock+0x1da>
     d9e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     da2:	4298      	cmp	r0, r3
     da4:	f000 80cb 	beq.w	f3e <sysclk_disable_peripheral_clock+0x1e2>
     da8:	bd08      	pop	{r3, pc}
     daa:	4ba3      	ldr	r3, [pc, #652]	; (1038 <__stack_size__+0x38>)
     dac:	4298      	cmp	r0, r3
     dae:	f000 80d2 	beq.w	f56 <sysclk_disable_peripheral_clock+0x1fa>
     db2:	d805      	bhi.n	dc0 <sysclk_disable_peripheral_clock+0x64>
     db4:	f5a3 5370 	sub.w	r3, r3, #15360	; 0x3c00
     db8:	4298      	cmp	r0, r3
     dba:	f000 80c8 	beq.w	f4e <sysclk_disable_peripheral_clock+0x1f2>
     dbe:	bd08      	pop	{r3, pc}
     dc0:	4b9e      	ldr	r3, [pc, #632]	; (103c <__stack_size__+0x3c>)
     dc2:	4298      	cmp	r0, r3
     dc4:	f000 80cb 	beq.w	f5e <sysclk_disable_peripheral_clock+0x202>
     dc8:	f503 43f8 	add.w	r3, r3, #31744	; 0x7c00
     dcc:	4298      	cmp	r0, r3
     dce:	f000 80ca 	beq.w	f66 <sysclk_disable_peripheral_clock+0x20a>
     dd2:	bd08      	pop	{r3, pc}
     dd4:	4b9a      	ldr	r3, [pc, #616]	; (1040 <__stack_size__+0x40>)
     dd6:	4298      	cmp	r0, r3
     dd8:	f000 80dd 	beq.w	f96 <sysclk_disable_peripheral_clock+0x23a>
     ddc:	d815      	bhi.n	e0a <sysclk_disable_peripheral_clock+0xae>
     dde:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
     de2:	4298      	cmp	r0, r3
     de4:	f000 80cb 	beq.w	f7e <sysclk_disable_peripheral_clock+0x222>
     de8:	d805      	bhi.n	df6 <sysclk_disable_peripheral_clock+0x9a>
     dea:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
     dee:	4298      	cmp	r0, r3
     df0:	f000 80c1 	beq.w	f76 <sysclk_disable_peripheral_clock+0x21a>
     df4:	bd08      	pop	{r3, pc}
     df6:	4b93      	ldr	r3, [pc, #588]	; (1044 <__stack_size__+0x44>)
     df8:	4298      	cmp	r0, r3
     dfa:	f000 80c4 	beq.w	f86 <sysclk_disable_peripheral_clock+0x22a>
     dfe:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     e02:	4298      	cmp	r0, r3
     e04:	f000 80c3 	beq.w	f8e <sysclk_disable_peripheral_clock+0x232>
     e08:	bd08      	pop	{r3, pc}
     e0a:	4b8f      	ldr	r3, [pc, #572]	; (1048 <__stack_size__+0x48>)
     e0c:	4298      	cmp	r0, r3
     e0e:	f000 80ce 	beq.w	fae <sysclk_disable_peripheral_clock+0x252>
     e12:	d80a      	bhi.n	e2a <sysclk_disable_peripheral_clock+0xce>
     e14:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
     e18:	4298      	cmp	r0, r3
     e1a:	f000 80c0 	beq.w	f9e <sysclk_disable_peripheral_clock+0x242>
     e1e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     e22:	4298      	cmp	r0, r3
     e24:	f000 80bf 	beq.w	fa6 <sysclk_disable_peripheral_clock+0x24a>
     e28:	bd08      	pop	{r3, pc}
     e2a:	4b88      	ldr	r3, [pc, #544]	; (104c <__stack_size__+0x4c>)
     e2c:	4298      	cmp	r0, r3
     e2e:	f000 80c2 	beq.w	fb6 <sysclk_disable_peripheral_clock+0x25a>
     e32:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
     e36:	4298      	cmp	r0, r3
     e38:	f000 80c1 	beq.w	fbe <sysclk_disable_peripheral_clock+0x262>
     e3c:	bd08      	pop	{r3, pc}
     e3e:	4b84      	ldr	r3, [pc, #528]	; (1050 <__stack_size__+0x50>)
     e40:	4298      	cmp	r0, r3
     e42:	f000 811f 	beq.w	1084 <__stack_size__+0x84>
     e46:	d834      	bhi.n	eb2 <sysclk_disable_peripheral_clock+0x156>
     e48:	f5a3 337c 	sub.w	r3, r3, #258048	; 0x3f000
     e4c:	4298      	cmp	r0, r3
     e4e:	f000 80d2 	beq.w	ff6 <sysclk_disable_peripheral_clock+0x29a>
     e52:	d815      	bhi.n	e80 <sysclk_disable_peripheral_clock+0x124>
     e54:	f5a3 3304 	sub.w	r3, r3, #135168	; 0x21000
     e58:	4298      	cmp	r0, r3
     e5a:	f000 80bc 	beq.w	fd6 <sysclk_disable_peripheral_clock+0x27a>
     e5e:	d805      	bhi.n	e6c <sysclk_disable_peripheral_clock+0x110>
     e60:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
     e64:	4298      	cmp	r0, r3
     e66:	f000 80b2 	beq.w	fce <sysclk_disable_peripheral_clock+0x272>
     e6a:	bd08      	pop	{r3, pc}
     e6c:	4b79      	ldr	r3, [pc, #484]	; (1054 <__stack_size__+0x54>)
     e6e:	4298      	cmp	r0, r3
     e70:	f000 80b5 	beq.w	fde <sysclk_disable_peripheral_clock+0x282>
     e74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     e78:	4298      	cmp	r0, r3
     e7a:	f000 80b4 	beq.w	fe6 <sysclk_disable_peripheral_clock+0x28a>
     e7e:	bd08      	pop	{r3, pc}
     e80:	4b75      	ldr	r3, [pc, #468]	; (1058 <__stack_size__+0x58>)
     e82:	4298      	cmp	r0, r3
     e84:	f000 80cb 	beq.w	101e <__stack_size__+0x1e>
     e88:	d80a      	bhi.n	ea0 <sysclk_disable_peripheral_clock+0x144>
     e8a:	f5a3 5340 	sub.w	r3, r3, #12288	; 0x3000
     e8e:	4298      	cmp	r0, r3
     e90:	f000 80b5 	beq.w	ffe <sysclk_disable_peripheral_clock+0x2a2>
     e94:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
     e98:	4298      	cmp	r0, r3
     e9a:	f000 80b8 	beq.w	100e <__stack_size__+0xe>
     e9e:	bd08      	pop	{r3, pc}
     ea0:	4b6e      	ldr	r3, [pc, #440]	; (105c <__stack_size__+0x5c>)
     ea2:	4298      	cmp	r0, r3
     ea4:	f000 80ea 	beq.w	107c <__stack_size__+0x7c>
     ea8:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
     eac:	4298      	cmp	r0, r3
     eae:	d035      	beq.n	f1c <sysclk_disable_peripheral_clock+0x1c0>
     eb0:	bd08      	pop	{r3, pc}
     eb2:	4b6b      	ldr	r3, [pc, #428]	; (1060 <__stack_size__+0x60>)
     eb4:	4298      	cmp	r0, r3
     eb6:	f000 80fe 	beq.w	10b6 <__stack_size__+0xb6>
     eba:	d815      	bhi.n	ee8 <sysclk_disable_peripheral_clock+0x18c>
     ebc:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
     ec0:	4298      	cmp	r0, r3
     ec2:	f000 80e9 	beq.w	1098 <__stack_size__+0x98>
     ec6:	d805      	bhi.n	ed4 <sysclk_disable_peripheral_clock+0x178>
     ec8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
     ecc:	4298      	cmp	r0, r3
     ece:	f000 80de 	beq.w	108e <__stack_size__+0x8e>
     ed2:	bd08      	pop	{r3, pc}
     ed4:	4b63      	ldr	r3, [pc, #396]	; (1064 <__stack_size__+0x64>)
     ed6:	4298      	cmp	r0, r3
     ed8:	f000 80e3 	beq.w	10a2 <__stack_size__+0xa2>
     edc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     ee0:	4298      	cmp	r0, r3
     ee2:	f000 80e3 	beq.w	10ac <__stack_size__+0xac>
     ee6:	bd08      	pop	{r3, pc}
     ee8:	4b5f      	ldr	r3, [pc, #380]	; (1068 <__stack_size__+0x68>)
     eea:	4298      	cmp	r0, r3
     eec:	f000 80f2 	beq.w	10d4 <__stack_size__+0xd4>
     ef0:	d80a      	bhi.n	f08 <sysclk_disable_peripheral_clock+0x1ac>
     ef2:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
     ef6:	4298      	cmp	r0, r3
     ef8:	f000 80e2 	beq.w	10c0 <__stack_size__+0xc0>
     efc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     f00:	4298      	cmp	r0, r3
     f02:	f000 80e2 	beq.w	10ca <__stack_size__+0xca>
     f06:	bd08      	pop	{r3, pc}
     f08:	4b58      	ldr	r3, [pc, #352]	; (106c <__stack_size__+0x6c>)
     f0a:	4298      	cmp	r0, r3
     f0c:	f000 80e7 	beq.w	10de <__stack_size__+0xde>
     f10:	f503 6380 	add.w	r3, r3, #1024	; 0x400
     f14:	4298      	cmp	r0, r3
     f16:	f000 80e7 	beq.w	10e8 <__stack_size__+0xe8>
     f1a:	bd08      	pop	{r3, pc}
 * \brief Disable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
     f1c:	2109      	movs	r1, #9
     f1e:	2001      	movs	r0, #1
     f20:	4b53      	ldr	r3, [pc, #332]	; (1070 <__stack_size__+0x70>)
     f22:	4798      	blx	r3
     f24:	e0e4      	b.n	10f0 <__stack_size__+0xf0>
		sysclk_disable_hsb_module(SYSCLK_AESA_HSB);
		break;
	#endif

	case IISC_ADDR:
		sysclk_disable_pba_module(SYSCLK_IISC);
     f26:	2000      	movs	r0, #0
     f28:	4b52      	ldr	r3, [pc, #328]	; (1074 <__stack_size__+0x74>)
     f2a:	4798      	blx	r3
		break;
     f2c:	e0e0      	b.n	10f0 <__stack_size__+0xf0>

	case SPI_ADDR:
		sysclk_disable_pba_module(SYSCLK_SPI);
     f2e:	2001      	movs	r0, #1
     f30:	4b50      	ldr	r3, [pc, #320]	; (1074 <__stack_size__+0x74>)
     f32:	4798      	blx	r3
		break;
     f34:	e0dc      	b.n	10f0 <__stack_size__+0xf0>

	case TC0_ADDR:
		sysclk_disable_pba_module(SYSCLK_TC0);
     f36:	2002      	movs	r0, #2
     f38:	4b4e      	ldr	r3, [pc, #312]	; (1074 <__stack_size__+0x74>)
     f3a:	4798      	blx	r3
		break;
     f3c:	e0d8      	b.n	10f0 <__stack_size__+0xf0>

	case TC1_ADDR:
		sysclk_disable_pba_module(SYSCLK_TC1);
     f3e:	2003      	movs	r0, #3
     f40:	4b4c      	ldr	r3, [pc, #304]	; (1074 <__stack_size__+0x74>)
     f42:	4798      	blx	r3
		break;
     f44:	e0d4      	b.n	10f0 <__stack_size__+0xf0>

	case TWIM0_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM0);
     f46:	2004      	movs	r0, #4
     f48:	4b4a      	ldr	r3, [pc, #296]	; (1074 <__stack_size__+0x74>)
     f4a:	4798      	blx	r3
		break;
     f4c:	e0d0      	b.n	10f0 <__stack_size__+0xf0>

	case TWIS0_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIS0);
     f4e:	2005      	movs	r0, #5
     f50:	4b48      	ldr	r3, [pc, #288]	; (1074 <__stack_size__+0x74>)
     f52:	4798      	blx	r3
		break;
     f54:	e0cc      	b.n	10f0 <__stack_size__+0xf0>

	case TWIM1_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM1);
     f56:	2006      	movs	r0, #6
     f58:	4b46      	ldr	r3, [pc, #280]	; (1074 <__stack_size__+0x74>)
     f5a:	4798      	blx	r3
		break;
     f5c:	e0c8      	b.n	10f0 <__stack_size__+0xf0>

	case TWIS1_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIS1);
     f5e:	2007      	movs	r0, #7
     f60:	4b44      	ldr	r3, [pc, #272]	; (1074 <__stack_size__+0x74>)
     f62:	4798      	blx	r3
		break;
     f64:	e0c4      	b.n	10f0 <__stack_size__+0xf0>

	case USART0_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART0);
     f66:	2008      	movs	r0, #8
     f68:	4b42      	ldr	r3, [pc, #264]	; (1074 <__stack_size__+0x74>)
     f6a:	4798      	blx	r3
		break;
     f6c:	e0c0      	b.n	10f0 <__stack_size__+0xf0>

	case USART1_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART1);
     f6e:	2009      	movs	r0, #9
     f70:	4b40      	ldr	r3, [pc, #256]	; (1074 <__stack_size__+0x74>)
     f72:	4798      	blx	r3
		break;
     f74:	e0bc      	b.n	10f0 <__stack_size__+0xf0>

	case USART2_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART2);
     f76:	200a      	movs	r0, #10
     f78:	4b3e      	ldr	r3, [pc, #248]	; (1074 <__stack_size__+0x74>)
     f7a:	4798      	blx	r3
		break;
     f7c:	e0b8      	b.n	10f0 <__stack_size__+0xf0>

	case USART3_ADDR:
		sysclk_disable_pba_module(SYSCLK_USART3);
     f7e:	200b      	movs	r0, #11
     f80:	4b3c      	ldr	r3, [pc, #240]	; (1074 <__stack_size__+0x74>)
     f82:	4798      	blx	r3
		break;
     f84:	e0b4      	b.n	10f0 <__stack_size__+0xf0>

	case ADCIFE_ADDR:
		sysclk_disable_pba_module(SYSCLK_ADCIFE);
     f86:	200c      	movs	r0, #12
     f88:	4b3a      	ldr	r3, [pc, #232]	; (1074 <__stack_size__+0x74>)
     f8a:	4798      	blx	r3
		break;
     f8c:	e0b0      	b.n	10f0 <__stack_size__+0xf0>

	case DACC_ADDR:
		sysclk_disable_pba_module(SYSCLK_DACC);
     f8e:	200d      	movs	r0, #13
     f90:	4b38      	ldr	r3, [pc, #224]	; (1074 <__stack_size__+0x74>)
     f92:	4798      	blx	r3
		break;
     f94:	e0ac      	b.n	10f0 <__stack_size__+0xf0>

	case ACIFC_ADDR:
		sysclk_disable_pba_module(SYSCLK_ACIFC);
     f96:	200e      	movs	r0, #14
     f98:	4b36      	ldr	r3, [pc, #216]	; (1074 <__stack_size__+0x74>)
     f9a:	4798      	blx	r3
		break;
     f9c:	e0a8      	b.n	10f0 <__stack_size__+0xf0>

	case GLOC_ADDR:
		sysclk_disable_pba_module(SYSCLK_GLOC);
     f9e:	200f      	movs	r0, #15
     fa0:	4b34      	ldr	r3, [pc, #208]	; (1074 <__stack_size__+0x74>)
     fa2:	4798      	blx	r3
		break;
     fa4:	e0a4      	b.n	10f0 <__stack_size__+0xf0>

	case ABDACB_ADDR:
		sysclk_disable_pba_module(SYSCLK_ABDACB);
     fa6:	2010      	movs	r0, #16
     fa8:	4b32      	ldr	r3, [pc, #200]	; (1074 <__stack_size__+0x74>)
     faa:	4798      	blx	r3
		break;
     fac:	e0a0      	b.n	10f0 <__stack_size__+0xf0>

	case TRNG_ADDR:
		sysclk_disable_pba_module(SYSCLK_TRNG);
     fae:	2011      	movs	r0, #17
     fb0:	4b30      	ldr	r3, [pc, #192]	; (1074 <__stack_size__+0x74>)
     fb2:	4798      	blx	r3
		break;
     fb4:	e09c      	b.n	10f0 <__stack_size__+0xf0>

	case PARC_ADDR:
		sysclk_disable_pba_module(SYSCLK_PARC);
     fb6:	2012      	movs	r0, #18
     fb8:	4b2e      	ldr	r3, [pc, #184]	; (1074 <__stack_size__+0x74>)
     fba:	4798      	blx	r3
		break;
     fbc:	e098      	b.n	10f0 <__stack_size__+0xf0>

	case CATB_ADDR:
		sysclk_disable_pba_module(SYSCLK_CATB);
     fbe:	2013      	movs	r0, #19
     fc0:	4b2c      	ldr	r3, [pc, #176]	; (1074 <__stack_size__+0x74>)
     fc2:	4798      	blx	r3
		break;
     fc4:	e094      	b.n	10f0 <__stack_size__+0xf0>

	case TWIM2_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM2);
     fc6:	2015      	movs	r0, #21
     fc8:	4b2a      	ldr	r3, [pc, #168]	; (1074 <__stack_size__+0x74>)
     fca:	4798      	blx	r3
		break;
     fcc:	e090      	b.n	10f0 <__stack_size__+0xf0>

	case TWIM3_ADDR:
		sysclk_disable_pba_module(SYSCLK_TWIM3);
     fce:	2016      	movs	r0, #22
     fd0:	4b28      	ldr	r3, [pc, #160]	; (1074 <__stack_size__+0x74>)
     fd2:	4798      	blx	r3
		break;
     fd4:	e08c      	b.n	10f0 <__stack_size__+0xf0>

	#if !SAM4LS
	case LCDCA_ADDR:
		sysclk_disable_pba_module(SYSCLK_LCDCA);
     fd6:	2017      	movs	r0, #23
     fd8:	4b26      	ldr	r3, [pc, #152]	; (1074 <__stack_size__+0x74>)
     fda:	4798      	blx	r3
		break;
     fdc:	e088      	b.n	10f0 <__stack_size__+0xf0>
	#endif

	case HFLASHC_ADDR:
		sysclk_disable_pbb_module(SYSCLK_HFLASHC_REGS);
     fde:	2000      	movs	r0, #0
     fe0:	4b25      	ldr	r3, [pc, #148]	; (1078 <__stack_size__+0x78>)
     fe2:	4798      	blx	r3
		break;
     fe4:	e084      	b.n	10f0 <__stack_size__+0xf0>
     fe6:	2102      	movs	r1, #2
     fe8:	2001      	movs	r0, #1
     fea:	4b21      	ldr	r3, [pc, #132]	; (1070 <__stack_size__+0x70>)
     fec:	4798      	blx	r3

	case HCACHE_ADDR:
		sysclk_disable_hsb_module(SYSCLK_HRAMC1_DATA);
		sysclk_disable_pbb_module(SYSCLK_HRAMC1_REGS);
     fee:	2001      	movs	r0, #1
     ff0:	4b21      	ldr	r3, [pc, #132]	; (1078 <__stack_size__+0x78>)
     ff2:	4798      	blx	r3
		break;
     ff4:	e07c      	b.n	10f0 <__stack_size__+0xf0>

	case HMATRIX_ADDR:
		sysclk_disable_pbb_module(SYSCLK_HMATRIX);
     ff6:	2002      	movs	r0, #2
     ff8:	4b1f      	ldr	r3, [pc, #124]	; (1078 <__stack_size__+0x78>)
     ffa:	4798      	blx	r3
		break;
     ffc:	e078      	b.n	10f0 <__stack_size__+0xf0>
     ffe:	2100      	movs	r1, #0
    1000:	2001      	movs	r0, #1
    1002:	4b1b      	ldr	r3, [pc, #108]	; (1070 <__stack_size__+0x70>)
    1004:	4798      	blx	r3

	case PDCA_ADDR:
		sysclk_disable_hsb_module(SYSCLK_PDCA_HSB);
		sysclk_disable_pbb_module(SYSCLK_PDCA_PB);
    1006:	2003      	movs	r0, #3
    1008:	4b1b      	ldr	r3, [pc, #108]	; (1078 <__stack_size__+0x78>)
    100a:	4798      	blx	r3
		break;
    100c:	e070      	b.n	10f0 <__stack_size__+0xf0>
    100e:	2104      	movs	r1, #4
    1010:	2001      	movs	r0, #1
    1012:	4b17      	ldr	r3, [pc, #92]	; (1070 <__stack_size__+0x70>)
    1014:	4798      	blx	r3

	case CRCCU_ADDR:
		sysclk_disable_hsb_module(SYSCLK_CRCCU_DATA);
		sysclk_disable_pbb_module(SYSCLK_CRCCU_REGS);
    1016:	2004      	movs	r0, #4
    1018:	4b17      	ldr	r3, [pc, #92]	; (1078 <__stack_size__+0x78>)
    101a:	4798      	blx	r3
		break;
    101c:	e068      	b.n	10f0 <__stack_size__+0xf0>
    101e:	2103      	movs	r1, #3
    1020:	2001      	movs	r0, #1
    1022:	4b13      	ldr	r3, [pc, #76]	; (1070 <__stack_size__+0x70>)
    1024:	4798      	blx	r3

	case USBC_ADDR:
		sysclk_disable_hsb_module(SYSCLK_USBC_DATA);
		sysclk_disable_pbb_module(SYSCLK_USBC_REGS);
    1026:	2005      	movs	r0, #5
    1028:	4b13      	ldr	r3, [pc, #76]	; (1078 <__stack_size__+0x78>)
    102a:	4798      	blx	r3
		break;
    102c:	e060      	b.n	10f0 <__stack_size__+0xf0>
    102e:	bf00      	nop
    1030:	40078000 	.word	0x40078000
    1034:	40010000 	.word	0x40010000
    1038:	4001c000 	.word	0x4001c000
    103c:	4001c400 	.word	0x4001c400
    1040:	40040000 	.word	0x40040000
    1044:	40038000 	.word	0x40038000
    1048:	40068000 	.word	0x40068000
    104c:	4006c000 	.word	0x4006c000
    1050:	400e0000 	.word	0x400e0000
    1054:	400a0000 	.word	0x400a0000
    1058:	400a5000 	.word	0x400a5000
    105c:	400a6000 	.word	0x400a6000
    1060:	400f0000 	.word	0x400f0000
    1064:	400e0c00 	.word	0x400e0c00
    1068:	400f0c00 	.word	0x400f0c00
    106c:	400f1000 	.word	0x400f1000
    1070:	000005e9 	.word	0x000005e9
    1074:	0000069d 	.word	0x0000069d
    1078:	00000745 	.word	0x00000745

	case PEVC_ADDR:
		sysclk_disable_pbb_module(SYSCLK_PEVC);
    107c:	2006      	movs	r0, #6
    107e:	4b23      	ldr	r3, [pc, #140]	; (110c <__stack_size__+0x10c>)
    1080:	4798      	blx	r3
		break;
    1082:	e035      	b.n	10f0 <__stack_size__+0xf0>
 * \brief Disable a module clock derived from the PBC clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_disable_pbc_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_PBC, module_index);
    1084:	2100      	movs	r1, #0
    1086:	2004      	movs	r0, #4
    1088:	4b21      	ldr	r3, [pc, #132]	; (1110 <__stack_size__+0x110>)
    108a:	4798      	blx	r3
    108c:	e030      	b.n	10f0 <__stack_size__+0xf0>
    108e:	2101      	movs	r1, #1
    1090:	2004      	movs	r0, #4
    1092:	4b1f      	ldr	r3, [pc, #124]	; (1110 <__stack_size__+0x110>)
    1094:	4798      	blx	r3
    1096:	e02b      	b.n	10f0 <__stack_size__+0xf0>
    1098:	2102      	movs	r1, #2
    109a:	2004      	movs	r0, #4
    109c:	4b1c      	ldr	r3, [pc, #112]	; (1110 <__stack_size__+0x110>)
    109e:	4798      	blx	r3
    10a0:	e026      	b.n	10f0 <__stack_size__+0xf0>
    10a2:	2103      	movs	r1, #3
    10a4:	2004      	movs	r0, #4
    10a6:	4b1a      	ldr	r3, [pc, #104]	; (1110 <__stack_size__+0x110>)
    10a8:	4798      	blx	r3
    10aa:	e021      	b.n	10f0 <__stack_size__+0xf0>
    10ac:	2104      	movs	r1, #4
    10ae:	4608      	mov	r0, r1
    10b0:	4b17      	ldr	r3, [pc, #92]	; (1110 <__stack_size__+0x110>)
    10b2:	4798      	blx	r3
    10b4:	e01c      	b.n	10f0 <__stack_size__+0xf0>
 * \brief Disable a module clock derived from the PBD clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_disable_pbd_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_PBD, module_index);
    10b6:	2100      	movs	r1, #0
    10b8:	2005      	movs	r0, #5
    10ba:	4b15      	ldr	r3, [pc, #84]	; (1110 <__stack_size__+0x110>)
    10bc:	4798      	blx	r3
    10be:	e017      	b.n	10f0 <__stack_size__+0xf0>
    10c0:	2101      	movs	r1, #1
    10c2:	2005      	movs	r0, #5
    10c4:	4b12      	ldr	r3, [pc, #72]	; (1110 <__stack_size__+0x110>)
    10c6:	4798      	blx	r3
    10c8:	e012      	b.n	10f0 <__stack_size__+0xf0>
    10ca:	2102      	movs	r1, #2
    10cc:	2005      	movs	r0, #5
    10ce:	4b10      	ldr	r3, [pc, #64]	; (1110 <__stack_size__+0x110>)
    10d0:	4798      	blx	r3
    10d2:	e00d      	b.n	10f0 <__stack_size__+0xf0>
    10d4:	2103      	movs	r1, #3
    10d6:	2005      	movs	r0, #5
    10d8:	4b0d      	ldr	r3, [pc, #52]	; (1110 <__stack_size__+0x110>)
    10da:	4798      	blx	r3
    10dc:	e008      	b.n	10f0 <__stack_size__+0xf0>
    10de:	2104      	movs	r1, #4
    10e0:	2005      	movs	r0, #5
    10e2:	4b0b      	ldr	r3, [pc, #44]	; (1110 <__stack_size__+0x110>)
    10e4:	4798      	blx	r3
    10e6:	e003      	b.n	10f0 <__stack_size__+0xf0>
    10e8:	2105      	movs	r1, #5
    10ea:	4608      	mov	r0, r1
    10ec:	4b08      	ldr	r3, [pc, #32]	; (1110 <__stack_size__+0x110>)
    10ee:	4798      	blx	r3
							(1 << SYSCLK_TC1) | \
							(1 << SYSCLK_USART0) | \
							(1 << SYSCLK_USART1) | \
							(1 << SYSCLK_USART2) | \
							(1 << SYSCLK_USART3))
	if ((PM->PM_PBAMASK & PBADIV_CLKSRC_MASK) == 0) {
    10f0:	4b08      	ldr	r3, [pc, #32]	; (1114 <__stack_size__+0x114>)
    10f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    10f4:	f640 730c 	movw	r3, #3852	; 0xf0c
    10f8:	421a      	tst	r2, r3
    10fa:	d106      	bne.n	110a <__stack_size__+0x10a>
 */
static inline void sysclk_disable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
    10fc:	4b05      	ldr	r3, [pc, #20]	; (1114 <__stack_size__+0x114>)
    10fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask &= ~mask;
    1100:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    1104:	4904      	ldr	r1, [pc, #16]	; (1118 <__stack_size__+0x118>)
    1106:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
    1108:	641a      	str	r2, [r3, #64]	; 0x40
    110a:	bd08      	pop	{r3, pc}
    110c:	00000745 	.word	0x00000745
    1110:	000005e9 	.word	0x000005e9
    1114:	400e0000 	.word	0x400e0000
    1118:	aa000040 	.word	0xaa000040

0000111c <sysclk_init>:
   genclk_disable(7);
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
    111c:	b530      	push	{r4, r5, lr}
    111e:	b083      	sub	sp, #12
	uint32_t ps_value = 0;
	bool is_fwu_enabled = false;

#if CONFIG_HCACHE_ENABLE == 1
	/* Enable HCACHE */
	sysclk_enable_peripheral_clock(HCACHE);
    1120:	4c16      	ldr	r4, [pc, #88]	; (117c <sysclk_init+0x60>)
    1122:	4620      	mov	r0, r4
    1124:	4b16      	ldr	r3, [pc, #88]	; (1180 <sysclk_init+0x64>)
    1126:	4798      	blx	r3
	HCACHE->HCACHE_CTRL = HCACHE_CTRL_CEN_YES;
    1128:	2301      	movs	r3, #1
    112a:	60a3      	str	r3, [r4, #8]
	while (!(HCACHE->HCACHE_SR & HCACHE_SR_CSTS_EN));
    112c:	4622      	mov	r2, r4
    112e:	68d3      	ldr	r3, [r2, #12]
    1130:	f013 0f01 	tst.w	r3, #1
    1134:	d0fb      	beq.n	112e <sysclk_init+0x12>
	if (!no_halt) {
		bpm_power_scaling_cpu(bpm, ps_value);
		return true;
	}

	return bpm_power_scaling_cpu_failsafe(bpm, ps_value, 240000);
    1136:	4a13      	ldr	r2, [pc, #76]	; (1184 <sysclk_init+0x68>)
    1138:	2100      	movs	r1, #0
    113a:	4813      	ldr	r0, [pc, #76]	; (1188 <sysclk_init+0x6c>)
    113c:	4b13      	ldr	r3, [pc, #76]	; (118c <sysclk_init+0x70>)
    113e:	4798      	blx	r3
		Assert(false);
	}

	/* Automatically switch to low power mode */
	bpm_configure_power_scaling(BPM, ps_value, BPM_PSCM_CPU_NOT_HALT);
	while ((bpm_get_status(BPM) & BPM_SR_PSOK) == 0);
    1140:	4d11      	ldr	r5, [pc, #68]	; (1188 <sysclk_init+0x6c>)
    1142:	4c13      	ldr	r4, [pc, #76]	; (1190 <sysclk_init+0x74>)
    1144:	4628      	mov	r0, r5
    1146:	47a0      	blx	r4
    1148:	f010 0f01 	tst.w	r0, #1
    114c:	d0fa      	beq.n	1144 <sysclk_init+0x28>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    114e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    1152:	fab3 f383 	clz	r3, r3
    1156:	095b      	lsrs	r3, r3, #5
    1158:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    115a:	b672      	cpsid	i
    115c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    1160:	2200      	movs	r2, #0
    1162:	4b0c      	ldr	r3, [pc, #48]	; (1194 <sysclk_init+0x78>)
    1164:	701a      	strb	r2, [r3, #0]
	return flags;
    1166:	9b01      	ldr	r3, [sp, #4]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    1168:	b12b      	cbz	r3, 1176 <sysclk_init+0x5a>
		cpu_irq_enable();
    116a:	2201      	movs	r2, #1
    116c:	4b09      	ldr	r3, [pc, #36]	; (1194 <sysclk_init+0x78>)
    116e:	701a      	strb	r2, [r3, #0]
    1170:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    1174:	b662      	cpsie	i

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
    1176:	b003      	add	sp, #12
    1178:	bd30      	pop	{r4, r5, pc}
    117a:	bf00      	nop
    117c:	400a0400 	.word	0x400a0400
    1180:	0000095d 	.word	0x0000095d
    1184:	0003a980 	.word	0x0003a980
    1188:	400f0000 	.word	0x400f0000
    118c:	00001239 	.word	0x00001239
    1190:	000012ad 	.word	0x000012ad
    1194:	2000002c 	.word	0x2000002c

00001198 <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_disable_pin(pin);\
	} while (0)

void board_init(void)
{
    1198:	b500      	push	{lr}
    119a:	b089      	sub	sp, #36	; 0x24
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	struct wdt_dev_inst wdt_inst;
	struct wdt_config   wdt_cfg;

	wdt_get_config_defaults(&wdt_cfg);
    119c:	a801      	add	r0, sp, #4
    119e:	4b1f      	ldr	r3, [pc, #124]	; (121c <board_init+0x84>)
    11a0:	4798      	blx	r3
	wdt_init(&wdt_inst, WDT, &wdt_cfg);
    11a2:	aa01      	add	r2, sp, #4
    11a4:	491e      	ldr	r1, [pc, #120]	; (1220 <board_init+0x88>)
    11a6:	a806      	add	r0, sp, #24
    11a8:	4b1e      	ldr	r3, [pc, #120]	; (1224 <board_init+0x8c>)
    11aa:	4798      	blx	r3
	wdt_disable(&wdt_inst);
    11ac:	a806      	add	r0, sp, #24
    11ae:	4b1e      	ldr	r3, [pc, #120]	; (1228 <board_init+0x90>)
    11b0:	4798      	blx	r3
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_peripheral_clock(GPIO);
    11b2:	481e      	ldr	r0, [pc, #120]	; (122c <board_init+0x94>)
    11b4:	4b1e      	ldr	r3, [pc, #120]	; (1230 <board_init+0x98>)
    11b6:	4798      	blx	r3

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
    11b8:	4b1e      	ldr	r3, [pc, #120]	; (1234 <board_init+0x9c>)
    11ba:	2280      	movs	r2, #128	; 0x80
    11bc:	645a      	str	r2, [r3, #68]	; 0x44
		// Always disable the Schmitt trigger for output pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
    11be:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->GPIO_OVRS = arch_ioport_pin_to_mask(pin);
    11c2:	655a      	str	r2, [r3, #84]	; 0x54
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
		// Always disable the Schmitt trigger for output pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERC = arch_ioport_pin_to_mask(pin);
    11c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    11c8:	649a      	str	r2, [r3, #72]	; 0x48
		// Always enable the Schmitt trigger for input pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERS = arch_ioport_pin_to_mask(pin);
    11ca:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
    11ce:	675a      	str	r2, [r3, #116]	; 0x74

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    11d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    11d4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    11d8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    11dc:	619a      	str	r2, [r3, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    11de:	629a      	str	r2, [r3, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    11e0:	639a      	str	r2, [r3, #56]	; 0x38
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
	} else {
		base->GPIO_PUERC = mask;
    11e2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    11e6:	679a      	str	r2, [r3, #120]	; 0x78

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    11e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    11ec:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    11f0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    11f4:	619a      	str	r2, [r3, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    11f6:	629a      	str	r2, [r3, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    11f8:	639a      	str	r2, [r3, #56]	; 0x38
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    11fa:	609a      	str	r2, [r3, #8]
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
	} else {
		base->GPIO_PUERC = mask;
    11fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    1200:	679a      	str	r2, [r3, #120]	; 0x78

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    1202:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    1206:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    120a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    120e:	619a      	str	r2, [r3, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    1210:	629a      	str	r2, [r3, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    1212:	639a      	str	r2, [r3, #56]	; 0x38
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    1214:	609a      	str	r2, [r3, #8]
	ioport_set_pin_dir(UG_2832HSWEG04_DATA_CMD_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(UG_2832HSWEG04_DATA_CMD_GPIO, IOPORT_MODE_PULLUP);
	ioport_set_pin_dir(UG_2832HSWEG04_RESET_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(UG_2832HSWEG04_RESET_GPIO, IOPORT_MODE_PULLUP);
#endif
}
    1216:	b009      	add	sp, #36	; 0x24
    1218:	f85d fb04 	ldr.w	pc, [sp], #4
    121c:	000012e9 	.word	0x000012e9
    1220:	400f0c00 	.word	0x400f0c00
    1224:	00001301 	.word	0x00001301
    1228:	000013b1 	.word	0x000013b1
    122c:	400e1000 	.word	0x400e1000
    1230:	0000095d 	.word	0x0000095d
    1234:	400e1400 	.word	0x400e1400

00001238 <bpm_power_scaling_cpu_failsafe>:
}


bool bpm_power_scaling_cpu_failsafe(Bpm *bpm, uint32_t ps_value,
	uint32_t timeout)
{
    1238:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    123c:	b083      	sub	sp, #12
	uint32_t pmcon = 0;

	/* Read last PM_CON value */
	pmcon = bpm->BPM_PMCON;
    123e:	69c3      	ldr	r3, [r0, #28]
    1240:	f023 0303 	bic.w	r3, r3, #3
    1244:	f043 030c 	orr.w	r3, r3, #12
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1248:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    124c:	fab4 f484 	clz	r4, r4
    1250:	0964      	lsrs	r4, r4, #5
    1252:	9401      	str	r4, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    1254:	b672      	cpsid	i
    1256:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    125a:	2500      	movs	r5, #0
    125c:	4c10      	ldr	r4, [pc, #64]	; (12a0 <bpm_power_scaling_cpu_failsafe+0x68>)
    125e:	7025      	strb	r5, [r4, #0]
	return flags;
    1260:	9e01      	ldr	r6, [sp, #4]
	uint32_t ctrl, load, val;
	/* Avoid interrupt while flash halt */
	flags = cpu_irq_save();

	/* Save SysTick */
	val = SysTick->VAL;
    1262:	4c10      	ldr	r4, [pc, #64]	; (12a4 <bpm_power_scaling_cpu_failsafe+0x6c>)
    1264:	f8d4 8008 	ldr.w	r8, [r4, #8]
	ctrl = SysTick->CTRL;
    1268:	6827      	ldr	r7, [r4, #0]
	load = SysTick->LOAD;
    126a:	f8d4 9004 	ldr.w	r9, [r4, #4]
	/* Setup SysTick & start counting */
	SysTick->LOAD = timeout;
    126e:	6062      	str	r2, [r4, #4]
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1270:	2205      	movs	r2, #5
    1272:	6022      	str	r2, [r4, #0]

	b_psok = bpm_ps_no_halt_exec(bpm, pmcon);
    1274:	f001 0103 	and.w	r1, r1, #3
    1278:	4319      	orrs	r1, r3
    127a:	4b0b      	ldr	r3, [pc, #44]	; (12a8 <bpm_power_scaling_cpu_failsafe+0x70>)
    127c:	4798      	blx	r3

	/* Restore SysTick */
	SysTick->CTRL = 0;
    127e:	6025      	str	r5, [r4, #0]
	SysTick->LOAD = load;
    1280:	f8c4 9004 	str.w	r9, [r4, #4]
	SysTick->VAL = val;
    1284:	f8c4 8008 	str.w	r8, [r4, #8]
	SysTick->CTRL = ctrl;
    1288:	6027      	str	r7, [r4, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    128a:	b12e      	cbz	r6, 1298 <bpm_power_scaling_cpu_failsafe+0x60>
		cpu_irq_enable();
    128c:	2201      	movs	r2, #1
    128e:	4b04      	ldr	r3, [pc, #16]	; (12a0 <bpm_power_scaling_cpu_failsafe+0x68>)
    1290:	701a      	strb	r2, [r3, #0]
    1292:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    1296:	b662      	cpsie	i

	cpu_irq_restore(flags);
	return b_psok;
}
    1298:	b003      	add	sp, #12
    129a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    129e:	bf00      	nop
    12a0:	2000002c 	.word	0x2000002c
    12a4:	e000e010 	.word	0xe000e010
    12a8:	20000001 	.word	0x20000001

000012ac <bpm_get_status>:
	bpm->BPM_ICR = sources;
}

uint32_t bpm_get_status(Bpm *bpm)
{
	return bpm->BPM_SR;
    12ac:	6940      	ldr	r0, [r0, #20]
}
    12ae:	4770      	bx	lr

000012b0 <wdt_set_ctrl>:
 *        to the WatchDog Timer key.
 *
 * \param ctrl  Value to set the WatchDog Timer Control register to.
 */
static void wdt_set_ctrl(uint32_t ctrl)
{
    12b0:	b082      	sub	sp, #8
	volatile uint32_t dly;

	/* Calculate delay for internal synchronization, see 44.1.2 WDT errata */
	if ((WDT->WDT_CTRL & WDT_CTRL_CSSEL) == WDT_CLK_SRC_RCSYS) {
    12b2:	4b0c      	ldr	r3, [pc, #48]	; (12e4 <wdt_set_ctrl+0x34>)
    12b4:	681b      	ldr	r3, [r3, #0]
    12b6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
		dly = div_ceil(sysclk_get_cpu_hz() * 2, OSC_RCSYS_NOMINAL_HZ);
    12ba:	bf0c      	ite	eq
    12bc:	2302      	moveq	r3, #2
	} else { /* WDT_CLK_SRC_32K */
		dly = div_ceil(sysclk_get_cpu_hz() * 2, OSC_RC32K_NOMINAL_HZ);
    12be:	2308      	movne	r3, #8
    12c0:	9301      	str	r3, [sp, #4]
	}
	dly >>= 3; /* ~8 cycles for one while loop */
    12c2:	9b01      	ldr	r3, [sp, #4]
    12c4:	08db      	lsrs	r3, r3, #3
    12c6:	9301      	str	r3, [sp, #4]
	while(dly--);
    12c8:	9b01      	ldr	r3, [sp, #4]
    12ca:	1e5a      	subs	r2, r3, #1
    12cc:	9201      	str	r2, [sp, #4]
    12ce:	2b00      	cmp	r3, #0
    12d0:	d1fa      	bne.n	12c8 <wdt_set_ctrl+0x18>
	WDT->WDT_CTRL = ctrl | WDT_CTRL_KEY(WDT_FIRST_KEY);
    12d2:	f040 42aa 	orr.w	r2, r0, #1426063360	; 0x55000000
    12d6:	4b03      	ldr	r3, [pc, #12]	; (12e4 <wdt_set_ctrl+0x34>)
    12d8:	601a      	str	r2, [r3, #0]
	WDT->WDT_CTRL = ctrl | WDT_CTRL_KEY(WDT_SECOND_KEY);
    12da:	f040 402a 	orr.w	r0, r0, #2852126720	; 0xaa000000
    12de:	6018      	str	r0, [r3, #0]
}
    12e0:	b002      	add	sp, #8
    12e2:	4770      	bx	lr
    12e4:	400f0c00 	.word	0x400f0c00

000012e8 <wdt_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(cfg);

	/* Default configuration values */
	cfg->clk_src = WDT_CLK_SRC_RCSYS;
    12e8:	2300      	movs	r3, #0
    12ea:	6003      	str	r3, [r0, #0]
	cfg->wdt_mode = WDT_MODE_BASIC;
    12ec:	6043      	str	r3, [r0, #4]
	cfg->wdt_int = WDT_INT_DIS;
    12ee:	6083      	str	r3, [r0, #8]
	cfg->timeout_period = WDT_PERIOD_131072_CLK;
    12f0:	2210      	movs	r2, #16
    12f2:	7302      	strb	r2, [r0, #12]
	cfg->window_period = WDT_PERIOD_NONE;
    12f4:	7343      	strb	r3, [r0, #13]
	cfg->disable_flash_cali = true;
    12f6:	2201      	movs	r2, #1
    12f8:	7382      	strb	r2, [r0, #14]
	cfg->disable_wdt_after_reset = true;
    12fa:	73c2      	strb	r2, [r0, #15]
	cfg->always_on = false;
    12fc:	7403      	strb	r3, [r0, #16]
    12fe:	4770      	bx	lr

00001300 <wdt_init>:
 */
bool wdt_init(
		struct wdt_dev_inst *const dev_inst,
		Wdt *const wdt,
		struct wdt_config *const cfg)
{
    1300:	b570      	push	{r4, r5, r6, lr}
    1302:	460c      	mov	r4, r1
    1304:	4616      	mov	r6, r2
	/* Sanity check arguments */
	Assert(dev_inst);
	Assert(wdt);
	Assert(cfg);

	dev_inst->hw_dev = wdt;
    1306:	6001      	str	r1, [r0, #0]
	dev_inst->wdt_cfg = cfg;
    1308:	6042      	str	r2, [r0, #4]

	/* Enable APB clock for WDT */
	sysclk_enable_peripheral_clock(wdt);
    130a:	4608      	mov	r0, r1
    130c:	4b25      	ldr	r3, [pc, #148]	; (13a4 <wdt_init+0xa4>)
    130e:	4798      	blx	r3

	/* Check SFV bit: if SFV bit is set, Control Register is locked */
	if (wdt->WDT_CTRL & WDT_CTRL_SFV) {
    1310:	6825      	ldr	r5, [r4, #0]
    1312:	f015 0508 	ands.w	r5, r5, #8
    1316:	d142      	bne.n	139e <wdt_init+0x9e>
		return false;
	}

	/* Disable the WDT */
	if (wdt->WDT_CTRL & WDT_CTRL_EN) {
    1318:	6823      	ldr	r3, [r4, #0]
    131a:	f013 0f01 	tst.w	r3, #1
    131e:	d008      	beq.n	1332 <wdt_init+0x32>
		wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_EN);
    1320:	6820      	ldr	r0, [r4, #0]
    1322:	f020 0001 	bic.w	r0, r0, #1
    1326:	4b20      	ldr	r3, [pc, #128]	; (13a8 <wdt_init+0xa8>)
    1328:	4798      	blx	r3
		while (wdt->WDT_CTRL & WDT_CTRL_EN) {
    132a:	6823      	ldr	r3, [r4, #0]
    132c:	f013 0f01 	tst.w	r3, #1
    1330:	d1fb      	bne.n	132a <wdt_init+0x2a>
		}
	}
	/* Disable the WDT clock */
	if (wdt->WDT_CTRL & WDT_CTRL_CEN) {
    1332:	6823      	ldr	r3, [r4, #0]
    1334:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    1338:	d008      	beq.n	134c <wdt_init+0x4c>
		wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_CEN);
    133a:	6820      	ldr	r0, [r4, #0]
    133c:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    1340:	4b19      	ldr	r3, [pc, #100]	; (13a8 <wdt_init+0xa8>)
    1342:	4798      	blx	r3
		while (wdt->WDT_CTRL & WDT_CTRL_CEN) {
    1344:	6823      	ldr	r3, [r4, #0]
    1346:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    134a:	d1fb      	bne.n	1344 <wdt_init+0x44>

	/* Initialize the WDT with new configurations */
	wdt_set_ctrl(cfg->clk_src |
			cfg->wdt_mode |
			cfg->wdt_int |
			WDT_CTRL_PSEL(cfg->timeout_period) |
    134c:	6830      	ldr	r0, [r6, #0]
    134e:	6873      	ldr	r3, [r6, #4]
    1350:	4318      	orrs	r0, r3
    1352:	68b3      	ldr	r3, [r6, #8]
    1354:	4318      	orrs	r0, r3
    1356:	7b33      	ldrb	r3, [r6, #12]
    1358:	021b      	lsls	r3, r3, #8
    135a:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
    135e:	4318      	orrs	r0, r3
    1360:	7b73      	ldrb	r3, [r6, #13]
    1362:	049b      	lsls	r3, r3, #18
    1364:	f403 03f8 	and.w	r3, r3, #8126464	; 0x7c0000
    1368:	4303      	orrs	r3, r0
			WDT_CTRL_TBAN(cfg->window_period) |
    136a:	7bb2      	ldrb	r2, [r6, #14]
    136c:	2a00      	cmp	r2, #0
    136e:	bf0c      	ite	eq
    1370:	4628      	moveq	r0, r5
    1372:	2080      	movne	r0, #128	; 0x80
    1374:	4318      	orrs	r0, r3
		while (wdt->WDT_CTRL & WDT_CTRL_CEN) {
		}
	}

	/* Initialize the WDT with new configurations */
	wdt_set_ctrl(cfg->clk_src |
    1376:	7bf3      	ldrb	r3, [r6, #15]
    1378:	2b00      	cmp	r3, #0
    137a:	bf18      	it	ne
    137c:	2502      	movne	r5, #2
    137e:	4328      	orrs	r0, r5
    1380:	4d09      	ldr	r5, [pc, #36]	; (13a8 <wdt_init+0xa8>)
    1382:	47a8      	blx	r5
			WDT_CTRL_PSEL(cfg->timeout_period) |
			WDT_CTRL_TBAN(cfg->window_period) |
			(cfg->disable_flash_cali ? WDT_CTRL_FCD : 0) |
			(cfg->disable_wdt_after_reset ? WDT_CTRL_DAR : 0)
	);
	wdt_set_ctrl(wdt->WDT_CTRL | WDT_CTRL_CEN);
    1384:	6820      	ldr	r0, [r4, #0]
    1386:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
    138a:	47a8      	blx	r5
	while (!(wdt->WDT_CTRL & WDT_CTRL_CEN)) {
    138c:	6823      	ldr	r3, [r4, #0]
    138e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    1392:	d0fb      	beq.n	138c <wdt_init+0x8c>
	}

	/* Disable APB clock for WDT */
	sysclk_disable_peripheral_clock(wdt);
    1394:	4620      	mov	r0, r4
    1396:	4b05      	ldr	r3, [pc, #20]	; (13ac <wdt_init+0xac>)
    1398:	4798      	blx	r3

	return true;
    139a:	2001      	movs	r0, #1
    139c:	bd70      	pop	{r4, r5, r6, pc}
	/* Enable APB clock for WDT */
	sysclk_enable_peripheral_clock(wdt);

	/* Check SFV bit: if SFV bit is set, Control Register is locked */
	if (wdt->WDT_CTRL & WDT_CTRL_SFV) {
		return false;
    139e:	2000      	movs	r0, #0

	/* Disable APB clock for WDT */
	sysclk_disable_peripheral_clock(wdt);

	return true;
}
    13a0:	bd70      	pop	{r4, r5, r6, pc}
    13a2:	bf00      	nop
    13a4:	0000095d 	.word	0x0000095d
    13a8:	000012b1 	.word	0x000012b1
    13ac:	00000d5d 	.word	0x00000d5d

000013b0 <wdt_disable>:
 * \brief Disable the WDT module.
 *
 * \param dev_inst    Device structure pointer.
 */
void wdt_disable(struct wdt_dev_inst *const dev_inst)
{
    13b0:	b510      	push	{r4, lr}
	Wdt *wdt = dev_inst->hw_dev;
    13b2:	6804      	ldr	r4, [r0, #0]

	/* Disable the WDT */
	wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_EN);
    13b4:	6820      	ldr	r0, [r4, #0]
    13b6:	f020 0001 	bic.w	r0, r0, #1
    13ba:	4b05      	ldr	r3, [pc, #20]	; (13d0 <wdt_disable+0x20>)
    13bc:	4798      	blx	r3
	while (wdt->WDT_CTRL & WDT_CTRL_EN) {
    13be:	6823      	ldr	r3, [r4, #0]
    13c0:	f013 0f01 	tst.w	r3, #1
    13c4:	d1fb      	bne.n	13be <wdt_disable+0xe>
	}

	/* Disable APB clock for WDT */
	sysclk_disable_peripheral_clock(wdt);
    13c6:	4620      	mov	r0, r4
    13c8:	4b02      	ldr	r3, [pc, #8]	; (13d4 <wdt_disable+0x24>)
    13ca:	4798      	blx	r3
    13cc:	bd10      	pop	{r4, pc}
    13ce:	bf00      	nop
    13d0:	000012b1 	.word	0x000012b1
    13d4:	00000d5d 	.word	0x00000d5d

000013d8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    13d8:	e7fe      	b.n	13d8 <Dummy_Handler>
    13da:	bf00      	nop

000013dc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    13dc:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
    13de:	4b19      	ldr	r3, [pc, #100]	; (1444 <Reset_Handler+0x68>)
    13e0:	4a19      	ldr	r2, [pc, #100]	; (1448 <Reset_Handler+0x6c>)
    13e2:	429a      	cmp	r2, r3
    13e4:	d003      	beq.n	13ee <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
    13e6:	4b19      	ldr	r3, [pc, #100]	; (144c <Reset_Handler+0x70>)
    13e8:	4a16      	ldr	r2, [pc, #88]	; (1444 <Reset_Handler+0x68>)
    13ea:	429a      	cmp	r2, r3
    13ec:	d304      	bcc.n	13f8 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    13ee:	4b18      	ldr	r3, [pc, #96]	; (1450 <Reset_Handler+0x74>)
    13f0:	4a18      	ldr	r2, [pc, #96]	; (1454 <Reset_Handler+0x78>)
    13f2:	429a      	cmp	r2, r3
    13f4:	d30f      	bcc.n	1416 <Reset_Handler+0x3a>
    13f6:	e01a      	b.n	142e <Reset_Handler+0x52>
    13f8:	4912      	ldr	r1, [pc, #72]	; (1444 <Reset_Handler+0x68>)
    13fa:	4b17      	ldr	r3, [pc, #92]	; (1458 <Reset_Handler+0x7c>)
    13fc:	1a5b      	subs	r3, r3, r1
    13fe:	f023 0303 	bic.w	r3, r3, #3
    1402:	3304      	adds	r3, #4
    1404:	4a10      	ldr	r2, [pc, #64]	; (1448 <Reset_Handler+0x6c>)
    1406:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
    1408:	f852 0b04 	ldr.w	r0, [r2], #4
    140c:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
    1410:	429a      	cmp	r2, r3
    1412:	d1f9      	bne.n	1408 <Reset_Handler+0x2c>
    1414:	e7eb      	b.n	13ee <Reset_Handler+0x12>
    1416:	4b11      	ldr	r3, [pc, #68]	; (145c <Reset_Handler+0x80>)
    1418:	4a11      	ldr	r2, [pc, #68]	; (1460 <Reset_Handler+0x84>)
    141a:	1ad2      	subs	r2, r2, r3
    141c:	f022 0203 	bic.w	r2, r2, #3
    1420:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    1422:	3b04      	subs	r3, #4
		*pDest++ = 0;
    1424:	2100      	movs	r1, #0
    1426:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    142a:	4293      	cmp	r3, r2
    142c:	d1fb      	bne.n	1426 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) &_sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    142e:	4a0d      	ldr	r2, [pc, #52]	; (1464 <Reset_Handler+0x88>)
    1430:	4b0d      	ldr	r3, [pc, #52]	; (1468 <Reset_Handler+0x8c>)
    1432:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    1436:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
    1438:	4b0c      	ldr	r3, [pc, #48]	; (146c <Reset_Handler+0x90>)
    143a:	4798      	blx	r3

	/* Branch to main function */
	main();
    143c:	4b0c      	ldr	r3, [pc, #48]	; (1470 <Reset_Handler+0x94>)
    143e:	4798      	blx	r3
    1440:	e7fe      	b.n	1440 <Reset_Handler+0x64>
    1442:	bf00      	nop
    1444:	20000000 	.word	0x20000000
    1448:	00004914 	.word	0x00004914
    144c:	20000894 	.word	0x20000894
    1450:	20000930 	.word	0x20000930
    1454:	20000894 	.word	0x20000894
    1458:	20000893 	.word	0x20000893
    145c:	20000898 	.word	0x20000898
    1460:	20000933 	.word	0x20000933
    1464:	e000ed00 	.word	0xe000ed00
    1468:	00000000 	.word	0x00000000
    146c:	00001795 	.word	0x00001795
    1470:	0000169d 	.word	0x0000169d

00001474 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
    1474:	4b09      	ldr	r3, [pc, #36]	; (149c <_sbrk+0x28>)
    1476:	681b      	ldr	r3, [r3, #0]
    1478:	b913      	cbnz	r3, 1480 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
    147a:	4a09      	ldr	r2, [pc, #36]	; (14a0 <_sbrk+0x2c>)
    147c:	4b07      	ldr	r3, [pc, #28]	; (149c <_sbrk+0x28>)
    147e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    1480:	4b06      	ldr	r3, [pc, #24]	; (149c <_sbrk+0x28>)
    1482:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
    1484:	181a      	adds	r2, r3, r0
    1486:	4907      	ldr	r1, [pc, #28]	; (14a4 <_sbrk+0x30>)
    1488:	4291      	cmp	r1, r2
    148a:	db04      	blt.n	1496 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
    148c:	4610      	mov	r0, r2
    148e:	4a03      	ldr	r2, [pc, #12]	; (149c <_sbrk+0x28>)
    1490:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
    1492:	4618      	mov	r0, r3
    1494:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
    1496:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
    149a:	4770      	bx	lr
    149c:	200008e8 	.word	0x200008e8
    14a0:	20001930 	.word	0x20001930
    14a4:	20007ffc 	.word	0x20007ffc

000014a8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    14a8:	f04f 30ff 	mov.w	r0, #4294967295
    14ac:	4770      	bx	lr
    14ae:	bf00      	nop

000014b0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    14b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    14b4:	604b      	str	r3, [r1, #4]

	return 0;
}
    14b6:	2000      	movs	r0, #0
    14b8:	4770      	bx	lr
    14ba:	bf00      	nop

000014bc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    14bc:	2001      	movs	r0, #1
    14be:	4770      	bx	lr

000014c0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    14c0:	2000      	movs	r0, #0
    14c2:	4770      	bx	lr

000014c4 <buttonHandler_SW0>:
	// Clear current interrupts before enabling.
	gpio_clear_pin_interrupt_flag(pin);
	gpio_enable_pin_interrupt(pin);
}

void buttonHandler_SW0(void) {
    14c4:	b508      	push	{r3, lr}
	printf("Button 0 \r\n");
    14c6:	4802      	ldr	r0, [pc, #8]	; (14d0 <buttonHandler_SW0+0xc>)
    14c8:	4b02      	ldr	r3, [pc, #8]	; (14d4 <buttonHandler_SW0+0x10>)
    14ca:	4798      	blx	r3
    14cc:	bd08      	pop	{r3, pc}
    14ce:	bf00      	nop
    14d0:	000047ec 	.word	0x000047ec
    14d4:	000017e5 	.word	0x000017e5

000014d8 <buttonHandler_EXT9>:
}

void buttonHandler_EXT9(void) {
    14d8:	b508      	push	{r3, lr}
	printf("Button 1 \r\n");
    14da:	4802      	ldr	r0, [pc, #8]	; (14e4 <buttonHandler_EXT9+0xc>)
    14dc:	4b02      	ldr	r3, [pc, #8]	; (14e8 <buttonHandler_EXT9+0x10>)
    14de:	4798      	blx	r3
    14e0:	bd08      	pop	{r3, pc}
    14e2:	bf00      	nop
    14e4:	000047f8 	.word	0x000047f8
    14e8:	000017e5 	.word	0x000017e5

000014ec <buttonHandler_EXT3>:
}

void buttonHandler_EXT3(void) {
    14ec:	b508      	push	{r3, lr}
	printf("Button 2 \r\n");
    14ee:	4802      	ldr	r0, [pc, #8]	; (14f8 <buttonHandler_EXT3+0xc>)
    14f0:	4b02      	ldr	r3, [pc, #8]	; (14fc <buttonHandler_EXT3+0x10>)
    14f2:	4798      	blx	r3
    14f4:	bd08      	pop	{r3, pc}
    14f6:	bf00      	nop
    14f8:	00004804 	.word	0x00004804
    14fc:	000017e5 	.word	0x000017e5

00001500 <buttonHandler_EXT4>:
}

void buttonHandler_EXT4(void) {
    1500:	b508      	push	{r3, lr}
	printf("Button 3 \r\n");
    1502:	4802      	ldr	r0, [pc, #8]	; (150c <buttonHandler_EXT4+0xc>)
    1504:	4b02      	ldr	r3, [pc, #8]	; (1510 <buttonHandler_EXT4+0x10>)
    1506:	4798      	blx	r3
    1508:	bd08      	pop	{r3, pc}
    150a:	bf00      	nop
    150c:	00004810 	.word	0x00004810
    1510:	000017e5 	.word	0x000017e5

00001514 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
    1514:	b570      	push	{r4, r5, r6, lr}
    1516:	460c      	mov	r4, r1
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
    1518:	4b18      	ldr	r3, [pc, #96]	; (157c <usart_serial_putchar+0x68>)
    151a:	4298      	cmp	r0, r3
    151c:	d108      	bne.n	1530 <usart_serial_putchar+0x1c>
		while (usart_write(p_usart, c)!=0);
    151e:	461e      	mov	r6, r3
    1520:	4d17      	ldr	r5, [pc, #92]	; (1580 <usart_serial_putchar+0x6c>)
    1522:	4621      	mov	r1, r4
    1524:	4630      	mov	r0, r6
    1526:	47a8      	blx	r5
    1528:	2800      	cmp	r0, #0
    152a:	d1fa      	bne.n	1522 <usart_serial_putchar+0xe>
		return 1;
    152c:	2001      	movs	r0, #1
    152e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
    1530:	4b14      	ldr	r3, [pc, #80]	; (1584 <usart_serial_putchar+0x70>)
    1532:	4298      	cmp	r0, r3
    1534:	d108      	bne.n	1548 <usart_serial_putchar+0x34>
		while (usart_write(p_usart, c)!=0);
    1536:	461e      	mov	r6, r3
    1538:	4d11      	ldr	r5, [pc, #68]	; (1580 <usart_serial_putchar+0x6c>)
    153a:	4621      	mov	r1, r4
    153c:	4630      	mov	r0, r6
    153e:	47a8      	blx	r5
    1540:	2800      	cmp	r0, #0
    1542:	d1fa      	bne.n	153a <usart_serial_putchar+0x26>
		return 1;
    1544:	2001      	movs	r0, #1
    1546:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
    1548:	4b0f      	ldr	r3, [pc, #60]	; (1588 <usart_serial_putchar+0x74>)
    154a:	4298      	cmp	r0, r3
    154c:	d108      	bne.n	1560 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
    154e:	461e      	mov	r6, r3
    1550:	4d0b      	ldr	r5, [pc, #44]	; (1580 <usart_serial_putchar+0x6c>)
    1552:	4621      	mov	r1, r4
    1554:	4630      	mov	r0, r6
    1556:	47a8      	blx	r5
    1558:	2800      	cmp	r0, #0
    155a:	d1fa      	bne.n	1552 <usart_serial_putchar+0x3e>
		return 1;
    155c:	2001      	movs	r0, #1
    155e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
    1560:	4b0a      	ldr	r3, [pc, #40]	; (158c <usart_serial_putchar+0x78>)
    1562:	4298      	cmp	r0, r3
    1564:	d108      	bne.n	1578 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
    1566:	461e      	mov	r6, r3
    1568:	4d05      	ldr	r5, [pc, #20]	; (1580 <usart_serial_putchar+0x6c>)
    156a:	4621      	mov	r1, r4
    156c:	4630      	mov	r0, r6
    156e:	47a8      	blx	r5
    1570:	2800      	cmp	r0, #0
    1572:	d1fa      	bne.n	156a <usart_serial_putchar+0x56>
		return 1;
    1574:	2001      	movs	r0, #1
    1576:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
    1578:	2000      	movs	r0, #0
}
    157a:	bd70      	pop	{r4, r5, r6, pc}
    157c:	40024000 	.word	0x40024000
    1580:	0000030d 	.word	0x0000030d
    1584:	40028000 	.word	0x40028000
    1588:	4002c000 	.word	0x4002c000
    158c:	40030000 	.word	0x40030000

00001590 <setupLED>:
}

__always_inline static volatile GpioPort *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile GpioPort *)(GPIO_ADDR
    1590:	0943      	lsrs	r3, r0, #5
    1592:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
    1596:	f503 63e1 	add.w	r3, r3, #1800	; 0x708
    159a:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
    159c:	f000 001f 	and.w	r0, r0, #31
    15a0:	2201      	movs	r2, #1
    15a2:	fa02 f000 	lsl.w	r0, r2, r0

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
    15a6:	6458      	str	r0, [r3, #68]	; 0x44
		// Always disable the Schmitt trigger for output pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
    15a8:	f8c3 0168 	str.w	r0, [r3, #360]	; 0x168

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->GPIO_OVRS = arch_ioport_pin_to_mask(pin);
    15ac:	6558      	str	r0, [r3, #84]	; 0x54
    15ae:	4770      	bx	lr

000015b0 <setupButton>:
void setupLED(ioport_pin_t pin) {
	ioport_set_pin_dir(pin, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(pin, IOPORT_PIN_LEVEL_HIGH);
}

void setupButton(ioport_pin_t pin) {
    15b0:	b538      	push	{r3, r4, r5, lr}

__always_inline static volatile GpioPort *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile GpioPort *)(GPIO_ADDR
		+ port * sizeof(GpioPort));
    15b2:	0944      	lsrs	r4, r0, #5
    15b4:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
    15b8:	f504 64e1 	add.w	r4, r4, #1800	; 0x708
    15bc:	0264      	lsls	r4, r4, #9
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
    15be:	f000 031f 	and.w	r3, r0, #31
    15c2:	2501      	movs	r5, #1
    15c4:	409d      	lsls	r5, r3
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
		// Always disable the Schmitt trigger for output pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERC = arch_ioport_pin_to_mask(pin);
    15c6:	64a5      	str	r5, [r4, #72]	; 0x48
		// Always enable the Schmitt trigger for input pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERS = arch_ioport_pin_to_mask(pin);
    15c8:	f8c4 5164 	str.w	r5, [r4, #356]	; 0x164
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->GPIO_PUERS = mask;
    15cc:	6765      	str	r5, [r4, #116]	; 0x74

#ifdef IOPORT_MODE_PULLDOWN
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->GPIO_PDERS = mask;
	} else {
		base->GPIO_PDERC = mask;
    15ce:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
		base->GPIO_GFERS = mask;
	} else {
		base->GPIO_GFERC = mask;
    15d2:	f8c4 50c8 	str.w	r5, [r4, #200]	; 0xc8

#ifdef IOPORT_MODE_DRIVE_STRENGTH
	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
		base->GPIO_ODCR0S = mask;
	} else {
		base->GPIO_ODCR0C = mask;
    15d6:	f8c4 5108 	str.w	r5, [r4, #264]	; 0x108
#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->GPIO_PMR0S = mask;
	} else {
		base->GPIO_PMR0C = mask;
    15da:	61a5      	str	r5, [r4, #24]
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->GPIO_PMR1S = mask;
	} else {
		base->GPIO_PMR1C = mask;
    15dc:	62a5      	str	r5, [r4, #40]	; 0x28

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
		base->GPIO_PMR2S = mask;
	} else {
		base->GPIO_PMR2C = mask;
    15de:	63a5      	str	r5, [r4, #56]	; 0x38
	volatile GpioPort *base = arch_ioport_port_to_base(port);

	if (pin_sense & 0x01) {
		base->GPIO_IMR0S = mask;
	} else {
		base->GPIO_IMR0C = mask;
    15e0:	f8c4 50a8 	str.w	r5, [r4, #168]	; 0xa8
	}

	if (pin_sense & 0x02) {
		base->GPIO_IMR1S = mask;
    15e4:	f8c4 50b4 	str.w	r5, [r4, #180]	; 0xb4
	ioport_set_pin_sense_mode(pin, IOPORT_SENSE_FALLING);
	
	// Get the corresponding LED and callback for the interrupt.
	ioport_pin_t LED_PIN;
	gpio_pin_callback_t callbackFunction;
	switch(pin) {
    15e8:	2805      	cmp	r0, #5
    15ea:	d01c      	beq.n	1626 <setupButton+0x76>
    15ec:	d802      	bhi.n	15f4 <setupButton+0x44>
    15ee:	2804      	cmp	r0, #4
    15f0:	d013      	beq.n	161a <setupButton+0x6a>
    15f2:	e01d      	b.n	1630 <setupButton+0x80>
    15f4:	2858      	cmp	r0, #88	; 0x58
    15f6:	d002      	beq.n	15fe <setupButton+0x4e>
    15f8:	2859      	cmp	r0, #89	; 0x59
    15fa:	d007      	beq.n	160c <setupButton+0x5c>
    15fc:	e018      	b.n	1630 <setupButton+0x80>
	case PIN_PC24:
		LED_PIN = LED0;
		callbackFunction = buttonHandler_SW0;
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOC].GPIO_GFERS = (1u << 24);
    15fe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    1602:	4b0f      	ldr	r3, [pc, #60]	; (1640 <setupButton+0x90>)
    1604:	f8c3 24c4 	str.w	r2, [r3, #1220]	; 0x4c4
	ioport_pin_t LED_PIN;
	gpio_pin_callback_t callbackFunction;
	switch(pin) {
	case PIN_PC24:
		LED_PIN = LED0;
		callbackFunction = buttonHandler_SW0;
    1608:	490e      	ldr	r1, [pc, #56]	; (1644 <setupButton+0x94>)
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOC].GPIO_GFERS = (1u << 24);
		break;
    160a:	e011      	b.n	1630 <setupButton+0x80>
	case EXT1_PIN_9:
		LED_PIN = EXT1_PIN_7;
		callbackFunction = buttonHandler_EXT9;
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOC].GPIO_GFERS = (1u << 25);
    160c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    1610:	4b0b      	ldr	r3, [pc, #44]	; (1640 <setupButton+0x90>)
    1612:	f8c3 24c4 	str.w	r2, [r3, #1220]	; 0x4c4
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOC].GPIO_GFERS = (1u << 24);
		break;
	case EXT1_PIN_9:
		LED_PIN = EXT1_PIN_7;
		callbackFunction = buttonHandler_EXT9;
    1616:	490c      	ldr	r1, [pc, #48]	; (1648 <setupButton+0x98>)
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOC].GPIO_GFERS = (1u << 25);
		break;
    1618:	e00a      	b.n	1630 <setupButton+0x80>
	case EXT1_PIN_3:
		LED_PIN = EXT1_PIN_8;
		callbackFunction = buttonHandler_EXT3;
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOA].GPIO_GFERS = (1u << 4);
    161a:	2210      	movs	r2, #16
    161c:	4b08      	ldr	r3, [pc, #32]	; (1640 <setupButton+0x90>)
    161e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOC].GPIO_GFERS = (1u << 25);
		break;
	case EXT1_PIN_3:
		LED_PIN = EXT1_PIN_8;
		callbackFunction = buttonHandler_EXT3;
    1622:	490a      	ldr	r1, [pc, #40]	; (164c <setupButton+0x9c>)
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOA].GPIO_GFERS = (1u << 4);
		break;
    1624:	e004      	b.n	1630 <setupButton+0x80>
	case EXT1_PIN_4:
		LED_PIN = EXT1_PIN_6;
		callbackFunction = buttonHandler_EXT4;
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOA].GPIO_GFERS = (1u << 5);
    1626:	2220      	movs	r2, #32
    1628:	4b05      	ldr	r3, [pc, #20]	; (1640 <setupButton+0x90>)
    162a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		// Set the glitch filter.
		GPIO->GPIO_PORT[IOPORT_GPIOA].GPIO_GFERS = (1u << 4);
		break;
	case EXT1_PIN_4:
		LED_PIN = EXT1_PIN_6;
		callbackFunction = buttonHandler_EXT4;
    162e:	4908      	ldr	r1, [pc, #32]	; (1650 <setupButton+0xa0>)
		break;	
	}
	
	// Setup the button interrupts.
	// Tell the controller to call the button handler function with priority 1.
	gpio_set_pin_callback(pin, callbackFunction, 1);
    1630:	2201      	movs	r2, #1
    1632:	4b08      	ldr	r3, [pc, #32]	; (1654 <setupButton+0xa4>)
    1634:	4798      	blx	r3
 * \param [in] pin The pin number
 */
static inline void gpio_clear_pin_interrupt_flag(ioport_pin_t pin)
{
	GpioPort *gpio_port = &(GPIO->GPIO_PORT[ioport_pin_to_port_id(pin)]);
	gpio_port->GPIO_IFRC = ioport_pin_to_mask(pin);
    1636:	f8c4 50d8 	str.w	r5, [r4, #216]	; 0xd8
 * \param [in] pin The pin number
 */
static inline void gpio_enable_pin_interrupt(ioport_pin_t pin)
{
	GpioPort *gpio_port = &(GPIO->GPIO_PORT[ioport_pin_to_port_id(pin)]);
	gpio_port->GPIO_IERS = ioport_pin_to_mask(pin);
    163a:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
    163e:	bd38      	pop	{r3, r4, r5, pc}
    1640:	400e1000 	.word	0x400e1000
    1644:	000014c5 	.word	0x000014c5
    1648:	000014d9 	.word	0x000014d9
    164c:	000014ed 	.word	0x000014ed
    1650:	00001501 	.word	0x00001501
    1654:	000003f9 	.word	0x000003f9

00001658 <lightLED>:

void buttonHandler_EXT4(void) {
	printf("Button 3 \r\n");
}

void lightLED(char ledToToggle) {
    1658:	b508      	push	{r3, lr}
	
	//printf(" %c \r\n", ledToToggle);
	
	switch(ledToToggle) {
    165a:	3830      	subs	r0, #48	; 0x30
    165c:	2803      	cmp	r0, #3
    165e:	d813      	bhi.n	1688 <lightLED+0x30>
    1660:	e8df f000 	tbb	[pc, r0]
    1664:	0e0a0602 	.word	0x0e0a0602
	return arch_ioport_port_to_base(port)->GPIO_PVR & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->GPIO_OVRT = arch_ioport_pin_to_mask(pin);
    1668:	2280      	movs	r2, #128	; 0x80
    166a:	4b09      	ldr	r3, [pc, #36]	; (1690 <lightLED+0x38>)
    166c:	65da      	str	r2, [r3, #92]	; 0x5c
    166e:	bd08      	pop	{r3, pc}
    1670:	2201      	movs	r2, #1
    1672:	4b07      	ldr	r3, [pc, #28]	; (1690 <lightLED+0x38>)
    1674:	65da      	str	r2, [r3, #92]	; 0x5c
    1676:	bd08      	pop	{r3, pc}
    1678:	2202      	movs	r2, #2
    167a:	4b05      	ldr	r3, [pc, #20]	; (1690 <lightLED+0x38>)
    167c:	65da      	str	r2, [r3, #92]	; 0x5c
    167e:	bd08      	pop	{r3, pc}
    1680:	2204      	movs	r2, #4
    1682:	4b03      	ldr	r3, [pc, #12]	; (1690 <lightLED+0x38>)
    1684:	65da      	str	r2, [r3, #92]	; 0x5c
    1686:	bd08      	pop	{r3, pc}
		break;
		case '3':
		ioport_toggle_pin_level(EXT1_PIN_6);
		break;
		default:
		printf("Unknown number! \r\n");
    1688:	4802      	ldr	r0, [pc, #8]	; (1694 <lightLED+0x3c>)
    168a:	4b03      	ldr	r3, [pc, #12]	; (1698 <lightLED+0x40>)
    168c:	4798      	blx	r3
    168e:	bd08      	pop	{r3, pc}
    1690:	400e1400 	.word	0x400e1400
    1694:	0000481c 	.word	0x0000481c
    1698:	000017e5 	.word	0x000017e5

0000169c <main>:
	}
}


int main (void)
{
    169c:	b570      	push	{r4, r5, r6, lr}
    169e:	b086      	sub	sp, #24
	sysclk_init();
    16a0:	4b28      	ldr	r3, [pc, #160]	; (1744 <main+0xa8>)
    16a2:	4798      	blx	r3
	board_init();
    16a4:	4b28      	ldr	r3, [pc, #160]	; (1748 <main+0xac>)
    16a6:	4798      	blx	r3
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
    16a8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
    16ac:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
    16ae:	23c0      	movs	r3, #192	; 0xc0
    16b0:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
    16b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
    16b6:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
    16b8:	2500      	movs	r5, #0
    16ba:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
    16bc:	9504      	str	r5, [sp, #16]
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_hz());
#endif
#if (SAM4L)
		sysclk_enable_peripheral_clock(p_usart);
    16be:	4c23      	ldr	r4, [pc, #140]	; (174c <main+0xb0>)
    16c0:	4620      	mov	r0, r4
    16c2:	4b23      	ldr	r3, [pc, #140]	; (1750 <main+0xb4>)
    16c4:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
    16c6:	4620      	mov	r0, r4
    16c8:	4b22      	ldr	r3, [pc, #136]	; (1754 <main+0xb8>)
    16ca:	4798      	blx	r3
    16cc:	4602      	mov	r2, r0
    16ce:	4669      	mov	r1, sp
    16d0:	4620      	mov	r0, r4
    16d2:	4b21      	ldr	r3, [pc, #132]	; (1758 <main+0xbc>)
    16d4:	4798      	blx	r3
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
    16d6:	4620      	mov	r0, r4
    16d8:	4b20      	ldr	r3, [pc, #128]	; (175c <main+0xc0>)
    16da:	4798      	blx	r3
		usart_enable_rx(p_usart);
    16dc:	4620      	mov	r0, r4
    16de:	4b20      	ldr	r3, [pc, #128]	; (1760 <main+0xc4>)
    16e0:	4798      	blx	r3
		.stopbits = US_MR_NBSTOP_1
	};

	usart_serial_init(USART1, &serial_config);
	
	stdio_base = USART1;
    16e2:	4b20      	ldr	r3, [pc, #128]	; (1764 <main+0xc8>)
    16e4:	601c      	str	r4, [r3, #0]
	ptr_put = (int(*)(void volatile*, char)) usart_serial_putchar;
    16e6:	4a20      	ldr	r2, [pc, #128]	; (1768 <main+0xcc>)
    16e8:	4b20      	ldr	r3, [pc, #128]	; (176c <main+0xd0>)
    16ea:	601a      	str	r2, [r3, #0]
	//ptr_get = (int(*)(void volatile*, char)) usart_serial_getchar;
	setbuf(stdout, NULL);
    16ec:	4b20      	ldr	r3, [pc, #128]	; (1770 <main+0xd4>)
    16ee:	681b      	ldr	r3, [r3, #0]
    16f0:	4629      	mov	r1, r5
    16f2:	6898      	ldr	r0, [r3, #8]
    16f4:	4b1f      	ldr	r3, [pc, #124]	; (1774 <main+0xd8>)
    16f6:	4798      	blx	r3
	
	// LED 0
	setupLED(LED0);
    16f8:	2047      	movs	r0, #71	; 0x47
    16fa:	4c1f      	ldr	r4, [pc, #124]	; (1778 <main+0xdc>)
    16fc:	47a0      	blx	r4
	// LED 1
	setupLED(EXT1_PIN_7);
    16fe:	2040      	movs	r0, #64	; 0x40
    1700:	47a0      	blx	r4
	// LED 2
	setupLED(EXT1_PIN_8);
    1702:	2041      	movs	r0, #65	; 0x41
    1704:	47a0      	blx	r4
	// LED 3
	setupLED(EXT1_PIN_6);
    1706:	2042      	movs	r0, #66	; 0x42
    1708:	47a0      	blx	r4
	// Button 0 (SW0)
	setupButton(PIN_PC24);
    170a:	2058      	movs	r0, #88	; 0x58
    170c:	4c1b      	ldr	r4, [pc, #108]	; (177c <main+0xe0>)
    170e:	47a0      	blx	r4
	// Button 1
	setupButton(EXT1_PIN_9);
    1710:	2059      	movs	r0, #89	; 0x59
    1712:	47a0      	blx	r4
	// Button 2
	setupButton(EXT1_PIN_3);
    1714:	2004      	movs	r0, #4
    1716:	47a0      	blx	r4
	// Button 3
	setupButton(EXT1_PIN_4);
    1718:	2005      	movs	r0, #5
    171a:	47a0      	blx	r4
	
	printf("Which LED should I light up - Press 0, 1, 2, or 3? \r\n");
    171c:	4818      	ldr	r0, [pc, #96]	; (1780 <main+0xe4>)
    171e:	4c19      	ldr	r4, [pc, #100]	; (1784 <main+0xe8>)
    1720:	47a0      	blx	r4
	printf("Or PUSH a button to get a response! \r\n");
    1722:	4819      	ldr	r0, [pc, #100]	; (1788 <main+0xec>)
    1724:	47a0      	blx	r4
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_read(p_usart, &val));
    1726:	4d19      	ldr	r5, [pc, #100]	; (178c <main+0xf0>)
    1728:	4c08      	ldr	r4, [pc, #32]	; (174c <main+0xb0>)
	while (1) {
		char ledToToggle;
		usart_serial_getchar(USART1, &ledToToggle);
		lightLED(ledToToggle);
    172a:	4e19      	ldr	r6, [pc, #100]	; (1790 <main+0xf4>)
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
    172c:	2300      	movs	r3, #0
    172e:	9300      	str	r3, [sp, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_read(p_usart, &val));
    1730:	4669      	mov	r1, sp
    1732:	4620      	mov	r0, r4
    1734:	47a8      	blx	r5
    1736:	2800      	cmp	r0, #0
    1738:	d1fa      	bne.n	1730 <main+0x94>
    173a:	f89d 0000 	ldrb.w	r0, [sp]
    173e:	47b0      	blx	r6
	}
    1740:	e7f4      	b.n	172c <main+0x90>
    1742:	bf00      	nop
    1744:	0000111d 	.word	0x0000111d
    1748:	00001199 	.word	0x00001199
    174c:	40028000 	.word	0x40028000
    1750:	0000095d 	.word	0x0000095d
    1754:	00000799 	.word	0x00000799
    1758:	000002a9 	.word	0x000002a9
    175c:	000002fd 	.word	0x000002fd
    1760:	00000305 	.word	0x00000305
    1764:	20000928 	.word	0x20000928
    1768:	00001515 	.word	0x00001515
    176c:	20000924 	.word	0x20000924
    1770:	20000458 	.word	0x20000458
    1774:	000018a9 	.word	0x000018a9
    1778:	00001591 	.word	0x00001591
    177c:	000015b1 	.word	0x000015b1
    1780:	00004830 	.word	0x00004830
    1784:	000017e5 	.word	0x000017e5
    1788:	00004868 	.word	0x00004868
    178c:	00000321 	.word	0x00000321
    1790:	00001659 	.word	0x00001659

00001794 <__libc_init_array>:
    1794:	b570      	push	{r4, r5, r6, lr}
    1796:	4e0f      	ldr	r6, [pc, #60]	; (17d4 <__libc_init_array+0x40>)
    1798:	4d0f      	ldr	r5, [pc, #60]	; (17d8 <__libc_init_array+0x44>)
    179a:	1b76      	subs	r6, r6, r5
    179c:	10b6      	asrs	r6, r6, #2
    179e:	bf18      	it	ne
    17a0:	2400      	movne	r4, #0
    17a2:	d005      	beq.n	17b0 <__libc_init_array+0x1c>
    17a4:	3401      	adds	r4, #1
    17a6:	f855 3b04 	ldr.w	r3, [r5], #4
    17aa:	4798      	blx	r3
    17ac:	42a6      	cmp	r6, r4
    17ae:	d1f9      	bne.n	17a4 <__libc_init_array+0x10>
    17b0:	4e0a      	ldr	r6, [pc, #40]	; (17dc <__libc_init_array+0x48>)
    17b2:	4d0b      	ldr	r5, [pc, #44]	; (17e0 <__libc_init_array+0x4c>)
    17b4:	1b76      	subs	r6, r6, r5
    17b6:	f003 f897 	bl	48e8 <_init>
    17ba:	10b6      	asrs	r6, r6, #2
    17bc:	bf18      	it	ne
    17be:	2400      	movne	r4, #0
    17c0:	d006      	beq.n	17d0 <__libc_init_array+0x3c>
    17c2:	3401      	adds	r4, #1
    17c4:	f855 3b04 	ldr.w	r3, [r5], #4
    17c8:	4798      	blx	r3
    17ca:	42a6      	cmp	r6, r4
    17cc:	d1f9      	bne.n	17c2 <__libc_init_array+0x2e>
    17ce:	bd70      	pop	{r4, r5, r6, pc}
    17d0:	bd70      	pop	{r4, r5, r6, pc}
    17d2:	bf00      	nop
    17d4:	000048f4 	.word	0x000048f4
    17d8:	000048f4 	.word	0x000048f4
    17dc:	000048fc 	.word	0x000048fc
    17e0:	000048f4 	.word	0x000048f4

000017e4 <iprintf>:
    17e4:	b40f      	push	{r0, r1, r2, r3}
    17e6:	b500      	push	{lr}
    17e8:	4907      	ldr	r1, [pc, #28]	; (1808 <iprintf+0x24>)
    17ea:	b083      	sub	sp, #12
    17ec:	ab04      	add	r3, sp, #16
    17ee:	6808      	ldr	r0, [r1, #0]
    17f0:	f853 2b04 	ldr.w	r2, [r3], #4
    17f4:	6881      	ldr	r1, [r0, #8]
    17f6:	9301      	str	r3, [sp, #4]
    17f8:	f000 f942 	bl	1a80 <_vfiprintf_r>
    17fc:	b003      	add	sp, #12
    17fe:	f85d eb04 	ldr.w	lr, [sp], #4
    1802:	b004      	add	sp, #16
    1804:	4770      	bx	lr
    1806:	bf00      	nop
    1808:	20000458 	.word	0x20000458

0000180c <memset>:
    180c:	b470      	push	{r4, r5, r6}
    180e:	0784      	lsls	r4, r0, #30
    1810:	d046      	beq.n	18a0 <memset+0x94>
    1812:	1e54      	subs	r4, r2, #1
    1814:	2a00      	cmp	r2, #0
    1816:	d041      	beq.n	189c <memset+0x90>
    1818:	b2cd      	uxtb	r5, r1
    181a:	4603      	mov	r3, r0
    181c:	e002      	b.n	1824 <memset+0x18>
    181e:	1e62      	subs	r2, r4, #1
    1820:	b3e4      	cbz	r4, 189c <memset+0x90>
    1822:	4614      	mov	r4, r2
    1824:	f803 5b01 	strb.w	r5, [r3], #1
    1828:	079a      	lsls	r2, r3, #30
    182a:	d1f8      	bne.n	181e <memset+0x12>
    182c:	2c03      	cmp	r4, #3
    182e:	d92e      	bls.n	188e <memset+0x82>
    1830:	b2cd      	uxtb	r5, r1
    1832:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    1836:	2c0f      	cmp	r4, #15
    1838:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    183c:	d919      	bls.n	1872 <memset+0x66>
    183e:	f103 0210 	add.w	r2, r3, #16
    1842:	4626      	mov	r6, r4
    1844:	3e10      	subs	r6, #16
    1846:	2e0f      	cmp	r6, #15
    1848:	f842 5c10 	str.w	r5, [r2, #-16]
    184c:	f842 5c0c 	str.w	r5, [r2, #-12]
    1850:	f842 5c08 	str.w	r5, [r2, #-8]
    1854:	f842 5c04 	str.w	r5, [r2, #-4]
    1858:	f102 0210 	add.w	r2, r2, #16
    185c:	d8f2      	bhi.n	1844 <memset+0x38>
    185e:	f1a4 0210 	sub.w	r2, r4, #16
    1862:	f022 020f 	bic.w	r2, r2, #15
    1866:	f004 040f 	and.w	r4, r4, #15
    186a:	3210      	adds	r2, #16
    186c:	2c03      	cmp	r4, #3
    186e:	4413      	add	r3, r2
    1870:	d90d      	bls.n	188e <memset+0x82>
    1872:	461e      	mov	r6, r3
    1874:	4622      	mov	r2, r4
    1876:	3a04      	subs	r2, #4
    1878:	2a03      	cmp	r2, #3
    187a:	f846 5b04 	str.w	r5, [r6], #4
    187e:	d8fa      	bhi.n	1876 <memset+0x6a>
    1880:	1f22      	subs	r2, r4, #4
    1882:	f022 0203 	bic.w	r2, r2, #3
    1886:	3204      	adds	r2, #4
    1888:	4413      	add	r3, r2
    188a:	f004 0403 	and.w	r4, r4, #3
    188e:	b12c      	cbz	r4, 189c <memset+0x90>
    1890:	b2c9      	uxtb	r1, r1
    1892:	441c      	add	r4, r3
    1894:	f803 1b01 	strb.w	r1, [r3], #1
    1898:	42a3      	cmp	r3, r4
    189a:	d1fb      	bne.n	1894 <memset+0x88>
    189c:	bc70      	pop	{r4, r5, r6}
    189e:	4770      	bx	lr
    18a0:	4614      	mov	r4, r2
    18a2:	4603      	mov	r3, r0
    18a4:	e7c2      	b.n	182c <memset+0x20>
    18a6:	bf00      	nop

000018a8 <setbuf>:
    18a8:	2900      	cmp	r1, #0
    18aa:	bf0c      	ite	eq
    18ac:	2202      	moveq	r2, #2
    18ae:	2200      	movne	r2, #0
    18b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    18b4:	f000 b800 	b.w	18b8 <setvbuf>

000018b8 <setvbuf>:
    18b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    18bc:	4c51      	ldr	r4, [pc, #324]	; (1a04 <setvbuf+0x14c>)
    18be:	6825      	ldr	r5, [r4, #0]
    18c0:	b083      	sub	sp, #12
    18c2:	4604      	mov	r4, r0
    18c4:	460f      	mov	r7, r1
    18c6:	4690      	mov	r8, r2
    18c8:	461e      	mov	r6, r3
    18ca:	b115      	cbz	r5, 18d2 <setvbuf+0x1a>
    18cc:	6bab      	ldr	r3, [r5, #56]	; 0x38
    18ce:	2b00      	cmp	r3, #0
    18d0:	d079      	beq.n	19c6 <setvbuf+0x10e>
    18d2:	f1b8 0f02 	cmp.w	r8, #2
    18d6:	d004      	beq.n	18e2 <setvbuf+0x2a>
    18d8:	f1b8 0f01 	cmp.w	r8, #1
    18dc:	d87f      	bhi.n	19de <setvbuf+0x126>
    18de:	2e00      	cmp	r6, #0
    18e0:	db7d      	blt.n	19de <setvbuf+0x126>
    18e2:	4621      	mov	r1, r4
    18e4:	4628      	mov	r0, r5
    18e6:	f001 f917 	bl	2b18 <_fflush_r>
    18ea:	6b21      	ldr	r1, [r4, #48]	; 0x30
    18ec:	b141      	cbz	r1, 1900 <setvbuf+0x48>
    18ee:	f104 0340 	add.w	r3, r4, #64	; 0x40
    18f2:	4299      	cmp	r1, r3
    18f4:	d002      	beq.n	18fc <setvbuf+0x44>
    18f6:	4628      	mov	r0, r5
    18f8:	f001 fa6c 	bl	2dd4 <_free_r>
    18fc:	2300      	movs	r3, #0
    18fe:	6323      	str	r3, [r4, #48]	; 0x30
    1900:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    1904:	2200      	movs	r2, #0
    1906:	61a2      	str	r2, [r4, #24]
    1908:	6062      	str	r2, [r4, #4]
    190a:	061a      	lsls	r2, r3, #24
    190c:	d454      	bmi.n	19b8 <setvbuf+0x100>
    190e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
    1912:	f023 0303 	bic.w	r3, r3, #3
    1916:	f1b8 0f02 	cmp.w	r8, #2
    191a:	81a3      	strh	r3, [r4, #12]
    191c:	d039      	beq.n	1992 <setvbuf+0xda>
    191e:	ab01      	add	r3, sp, #4
    1920:	466a      	mov	r2, sp
    1922:	4621      	mov	r1, r4
    1924:	4628      	mov	r0, r5
    1926:	f001 fcf3 	bl	3310 <__swhatbuf_r>
    192a:	89a3      	ldrh	r3, [r4, #12]
    192c:	4318      	orrs	r0, r3
    192e:	81a0      	strh	r0, [r4, #12]
    1930:	b326      	cbz	r6, 197c <setvbuf+0xc4>
    1932:	b327      	cbz	r7, 197e <setvbuf+0xc6>
    1934:	6bab      	ldr	r3, [r5, #56]	; 0x38
    1936:	2b00      	cmp	r3, #0
    1938:	d04d      	beq.n	19d6 <setvbuf+0x11e>
    193a:	9b00      	ldr	r3, [sp, #0]
    193c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
    1940:	6027      	str	r7, [r4, #0]
    1942:	429e      	cmp	r6, r3
    1944:	bf1c      	itt	ne
    1946:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
    194a:	81a0      	strhne	r0, [r4, #12]
    194c:	f1b8 0f01 	cmp.w	r8, #1
    1950:	bf08      	it	eq
    1952:	f040 0001 	orreq.w	r0, r0, #1
    1956:	b283      	uxth	r3, r0
    1958:	bf08      	it	eq
    195a:	81a0      	strheq	r0, [r4, #12]
    195c:	f003 0008 	and.w	r0, r3, #8
    1960:	b280      	uxth	r0, r0
    1962:	6127      	str	r7, [r4, #16]
    1964:	6166      	str	r6, [r4, #20]
    1966:	b318      	cbz	r0, 19b0 <setvbuf+0xf8>
    1968:	f013 0001 	ands.w	r0, r3, #1
    196c:	d02f      	beq.n	19ce <setvbuf+0x116>
    196e:	2000      	movs	r0, #0
    1970:	4276      	negs	r6, r6
    1972:	61a6      	str	r6, [r4, #24]
    1974:	60a0      	str	r0, [r4, #8]
    1976:	b003      	add	sp, #12
    1978:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    197c:	9e00      	ldr	r6, [sp, #0]
    197e:	4630      	mov	r0, r6
    1980:	f001 fd3a 	bl	33f8 <malloc>
    1984:	4607      	mov	r7, r0
    1986:	b368      	cbz	r0, 19e4 <setvbuf+0x12c>
    1988:	89a3      	ldrh	r3, [r4, #12]
    198a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    198e:	81a3      	strh	r3, [r4, #12]
    1990:	e7d0      	b.n	1934 <setvbuf+0x7c>
    1992:	2000      	movs	r0, #0
    1994:	f104 0243 	add.w	r2, r4, #67	; 0x43
    1998:	f043 0302 	orr.w	r3, r3, #2
    199c:	2500      	movs	r5, #0
    199e:	2101      	movs	r1, #1
    19a0:	81a3      	strh	r3, [r4, #12]
    19a2:	60a5      	str	r5, [r4, #8]
    19a4:	6022      	str	r2, [r4, #0]
    19a6:	6122      	str	r2, [r4, #16]
    19a8:	6161      	str	r1, [r4, #20]
    19aa:	b003      	add	sp, #12
    19ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    19b0:	60a0      	str	r0, [r4, #8]
    19b2:	b003      	add	sp, #12
    19b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    19b8:	6921      	ldr	r1, [r4, #16]
    19ba:	4628      	mov	r0, r5
    19bc:	f001 fa0a 	bl	2dd4 <_free_r>
    19c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    19c4:	e7a3      	b.n	190e <setvbuf+0x56>
    19c6:	4628      	mov	r0, r5
    19c8:	f001 f93a 	bl	2c40 <__sinit>
    19cc:	e781      	b.n	18d2 <setvbuf+0x1a>
    19ce:	60a6      	str	r6, [r4, #8]
    19d0:	b003      	add	sp, #12
    19d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    19d6:	4628      	mov	r0, r5
    19d8:	f001 f932 	bl	2c40 <__sinit>
    19dc:	e7ad      	b.n	193a <setvbuf+0x82>
    19de:	f04f 30ff 	mov.w	r0, #4294967295
    19e2:	e7e2      	b.n	19aa <setvbuf+0xf2>
    19e4:	f8dd 9000 	ldr.w	r9, [sp]
    19e8:	45b1      	cmp	r9, r6
    19ea:	d006      	beq.n	19fa <setvbuf+0x142>
    19ec:	4648      	mov	r0, r9
    19ee:	f001 fd03 	bl	33f8 <malloc>
    19f2:	4607      	mov	r7, r0
    19f4:	b108      	cbz	r0, 19fa <setvbuf+0x142>
    19f6:	464e      	mov	r6, r9
    19f8:	e7c6      	b.n	1988 <setvbuf+0xd0>
    19fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    19fe:	f04f 30ff 	mov.w	r0, #4294967295
    1a02:	e7c7      	b.n	1994 <setvbuf+0xdc>
    1a04:	20000458 	.word	0x20000458

00001a08 <__sprint_r.part.0>:
    1a08:	6e4b      	ldr	r3, [r1, #100]	; 0x64
    1a0a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1a0e:	049c      	lsls	r4, r3, #18
    1a10:	4692      	mov	sl, r2
    1a12:	d52c      	bpl.n	1a6e <__sprint_r.part.0+0x66>
    1a14:	6893      	ldr	r3, [r2, #8]
    1a16:	6812      	ldr	r2, [r2, #0]
    1a18:	b33b      	cbz	r3, 1a6a <__sprint_r.part.0+0x62>
    1a1a:	460f      	mov	r7, r1
    1a1c:	4680      	mov	r8, r0
    1a1e:	f102 0908 	add.w	r9, r2, #8
    1a22:	e919 0060 	ldmdb	r9, {r5, r6}
    1a26:	08b6      	lsrs	r6, r6, #2
    1a28:	d017      	beq.n	1a5a <__sprint_r.part.0+0x52>
    1a2a:	3d04      	subs	r5, #4
    1a2c:	2400      	movs	r4, #0
    1a2e:	e001      	b.n	1a34 <__sprint_r.part.0+0x2c>
    1a30:	42a6      	cmp	r6, r4
    1a32:	d010      	beq.n	1a56 <__sprint_r.part.0+0x4e>
    1a34:	463a      	mov	r2, r7
    1a36:	f855 1f04 	ldr.w	r1, [r5, #4]!
    1a3a:	4640      	mov	r0, r8
    1a3c:	f001 f96a 	bl	2d14 <_fputwc_r>
    1a40:	1c43      	adds	r3, r0, #1
    1a42:	f104 0401 	add.w	r4, r4, #1
    1a46:	d1f3      	bne.n	1a30 <__sprint_r.part.0+0x28>
    1a48:	2300      	movs	r3, #0
    1a4a:	f8ca 3008 	str.w	r3, [sl, #8]
    1a4e:	f8ca 3004 	str.w	r3, [sl, #4]
    1a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1a56:	f8da 3008 	ldr.w	r3, [sl, #8]
    1a5a:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
    1a5e:	f8ca 3008 	str.w	r3, [sl, #8]
    1a62:	f109 0908 	add.w	r9, r9, #8
    1a66:	2b00      	cmp	r3, #0
    1a68:	d1db      	bne.n	1a22 <__sprint_r.part.0+0x1a>
    1a6a:	2000      	movs	r0, #0
    1a6c:	e7ec      	b.n	1a48 <__sprint_r.part.0+0x40>
    1a6e:	f001 fa99 	bl	2fa4 <__sfvwrite_r>
    1a72:	2300      	movs	r3, #0
    1a74:	f8ca 3008 	str.w	r3, [sl, #8]
    1a78:	f8ca 3004 	str.w	r3, [sl, #4]
    1a7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00001a80 <_vfiprintf_r>:
    1a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1a84:	b0ab      	sub	sp, #172	; 0xac
    1a86:	461c      	mov	r4, r3
    1a88:	9100      	str	r1, [sp, #0]
    1a8a:	4690      	mov	r8, r2
    1a8c:	9304      	str	r3, [sp, #16]
    1a8e:	9005      	str	r0, [sp, #20]
    1a90:	b118      	cbz	r0, 1a9a <_vfiprintf_r+0x1a>
    1a92:	6b83      	ldr	r3, [r0, #56]	; 0x38
    1a94:	2b00      	cmp	r3, #0
    1a96:	f000 80de 	beq.w	1c56 <_vfiprintf_r+0x1d6>
    1a9a:	9800      	ldr	r0, [sp, #0]
    1a9c:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
    1aa0:	b28a      	uxth	r2, r1
    1aa2:	0495      	lsls	r5, r2, #18
    1aa4:	d407      	bmi.n	1ab6 <_vfiprintf_r+0x36>
    1aa6:	6e43      	ldr	r3, [r0, #100]	; 0x64
    1aa8:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
    1aac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    1ab0:	8182      	strh	r2, [r0, #12]
    1ab2:	6643      	str	r3, [r0, #100]	; 0x64
    1ab4:	b292      	uxth	r2, r2
    1ab6:	0711      	lsls	r1, r2, #28
    1ab8:	f140 80b1 	bpl.w	1c1e <_vfiprintf_r+0x19e>
    1abc:	9b00      	ldr	r3, [sp, #0]
    1abe:	691b      	ldr	r3, [r3, #16]
    1ac0:	2b00      	cmp	r3, #0
    1ac2:	f000 80ac 	beq.w	1c1e <_vfiprintf_r+0x19e>
    1ac6:	f002 021a 	and.w	r2, r2, #26
    1aca:	2a0a      	cmp	r2, #10
    1acc:	f000 80b5 	beq.w	1c3a <_vfiprintf_r+0x1ba>
    1ad0:	2300      	movs	r3, #0
    1ad2:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
    1ad6:	9302      	str	r3, [sp, #8]
    1ad8:	930f      	str	r3, [sp, #60]	; 0x3c
    1ada:	930e      	str	r3, [sp, #56]	; 0x38
    1adc:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
    1ae0:	46da      	mov	sl, fp
    1ae2:	f898 3000 	ldrb.w	r3, [r8]
    1ae6:	4644      	mov	r4, r8
    1ae8:	b1fb      	cbz	r3, 1b2a <_vfiprintf_r+0xaa>
    1aea:	2b25      	cmp	r3, #37	; 0x25
    1aec:	d102      	bne.n	1af4 <_vfiprintf_r+0x74>
    1aee:	e01c      	b.n	1b2a <_vfiprintf_r+0xaa>
    1af0:	2b25      	cmp	r3, #37	; 0x25
    1af2:	d003      	beq.n	1afc <_vfiprintf_r+0x7c>
    1af4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
    1af8:	2b00      	cmp	r3, #0
    1afa:	d1f9      	bne.n	1af0 <_vfiprintf_r+0x70>
    1afc:	ebc8 0504 	rsb	r5, r8, r4
    1b00:	b19d      	cbz	r5, 1b2a <_vfiprintf_r+0xaa>
    1b02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    1b04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    1b06:	f8ca 8000 	str.w	r8, [sl]
    1b0a:	3301      	adds	r3, #1
    1b0c:	442a      	add	r2, r5
    1b0e:	2b07      	cmp	r3, #7
    1b10:	f8ca 5004 	str.w	r5, [sl, #4]
    1b14:	920f      	str	r2, [sp, #60]	; 0x3c
    1b16:	930e      	str	r3, [sp, #56]	; 0x38
    1b18:	dd7b      	ble.n	1c12 <_vfiprintf_r+0x192>
    1b1a:	2a00      	cmp	r2, #0
    1b1c:	f040 8528 	bne.w	2570 <_vfiprintf_r+0xaf0>
    1b20:	9b02      	ldr	r3, [sp, #8]
    1b22:	920e      	str	r2, [sp, #56]	; 0x38
    1b24:	442b      	add	r3, r5
    1b26:	46da      	mov	sl, fp
    1b28:	9302      	str	r3, [sp, #8]
    1b2a:	7823      	ldrb	r3, [r4, #0]
    1b2c:	2b00      	cmp	r3, #0
    1b2e:	f000 843e 	beq.w	23ae <_vfiprintf_r+0x92e>
    1b32:	2100      	movs	r1, #0
    1b34:	f04f 0300 	mov.w	r3, #0
    1b38:	f04f 32ff 	mov.w	r2, #4294967295
    1b3c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    1b40:	f104 0801 	add.w	r8, r4, #1
    1b44:	7863      	ldrb	r3, [r4, #1]
    1b46:	9201      	str	r2, [sp, #4]
    1b48:	4608      	mov	r0, r1
    1b4a:	460e      	mov	r6, r1
    1b4c:	460c      	mov	r4, r1
    1b4e:	f108 0801 	add.w	r8, r8, #1
    1b52:	f1a3 0220 	sub.w	r2, r3, #32
    1b56:	2a58      	cmp	r2, #88	; 0x58
    1b58:	f200 8393 	bhi.w	2282 <_vfiprintf_r+0x802>
    1b5c:	e8df f012 	tbh	[pc, r2, lsl #1]
    1b60:	03910346 	.word	0x03910346
    1b64:	034e0391 	.word	0x034e0391
    1b68:	03910391 	.word	0x03910391
    1b6c:	03910391 	.word	0x03910391
    1b70:	03910391 	.word	0x03910391
    1b74:	02670289 	.word	0x02670289
    1b78:	00800391 	.word	0x00800391
    1b7c:	0391026c 	.word	0x0391026c
    1b80:	025901c6 	.word	0x025901c6
    1b84:	02590259 	.word	0x02590259
    1b88:	02590259 	.word	0x02590259
    1b8c:	02590259 	.word	0x02590259
    1b90:	02590259 	.word	0x02590259
    1b94:	03910391 	.word	0x03910391
    1b98:	03910391 	.word	0x03910391
    1b9c:	03910391 	.word	0x03910391
    1ba0:	03910391 	.word	0x03910391
    1ba4:	03910391 	.word	0x03910391
    1ba8:	039101cb 	.word	0x039101cb
    1bac:	03910391 	.word	0x03910391
    1bb0:	03910391 	.word	0x03910391
    1bb4:	03910391 	.word	0x03910391
    1bb8:	03910391 	.word	0x03910391
    1bbc:	02140391 	.word	0x02140391
    1bc0:	03910391 	.word	0x03910391
    1bc4:	03910391 	.word	0x03910391
    1bc8:	02ee0391 	.word	0x02ee0391
    1bcc:	03910391 	.word	0x03910391
    1bd0:	03910311 	.word	0x03910311
    1bd4:	03910391 	.word	0x03910391
    1bd8:	03910391 	.word	0x03910391
    1bdc:	03910391 	.word	0x03910391
    1be0:	03910391 	.word	0x03910391
    1be4:	03340391 	.word	0x03340391
    1be8:	0391038a 	.word	0x0391038a
    1bec:	03910391 	.word	0x03910391
    1bf0:	038a0367 	.word	0x038a0367
    1bf4:	03910391 	.word	0x03910391
    1bf8:	0391036c 	.word	0x0391036c
    1bfc:	02950379 	.word	0x02950379
    1c00:	02e90085 	.word	0x02e90085
    1c04:	029b0391 	.word	0x029b0391
    1c08:	02ba0391 	.word	0x02ba0391
    1c0c:	03910391 	.word	0x03910391
    1c10:	0353      	.short	0x0353
    1c12:	f10a 0a08 	add.w	sl, sl, #8
    1c16:	9b02      	ldr	r3, [sp, #8]
    1c18:	442b      	add	r3, r5
    1c1a:	9302      	str	r3, [sp, #8]
    1c1c:	e785      	b.n	1b2a <_vfiprintf_r+0xaa>
    1c1e:	9900      	ldr	r1, [sp, #0]
    1c20:	9805      	ldr	r0, [sp, #20]
    1c22:	f000 fe61 	bl	28e8 <__swsetup_r>
    1c26:	2800      	cmp	r0, #0
    1c28:	f040 8558 	bne.w	26dc <_vfiprintf_r+0xc5c>
    1c2c:	9b00      	ldr	r3, [sp, #0]
    1c2e:	899a      	ldrh	r2, [r3, #12]
    1c30:	f002 021a 	and.w	r2, r2, #26
    1c34:	2a0a      	cmp	r2, #10
    1c36:	f47f af4b 	bne.w	1ad0 <_vfiprintf_r+0x50>
    1c3a:	9900      	ldr	r1, [sp, #0]
    1c3c:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
    1c40:	2b00      	cmp	r3, #0
    1c42:	f6ff af45 	blt.w	1ad0 <_vfiprintf_r+0x50>
    1c46:	4623      	mov	r3, r4
    1c48:	4642      	mov	r2, r8
    1c4a:	9805      	ldr	r0, [sp, #20]
    1c4c:	f000 fe16 	bl	287c <__sbprintf>
    1c50:	b02b      	add	sp, #172	; 0xac
    1c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1c56:	f000 fff3 	bl	2c40 <__sinit>
    1c5a:	e71e      	b.n	1a9a <_vfiprintf_r+0x1a>
    1c5c:	4264      	negs	r4, r4
    1c5e:	9304      	str	r3, [sp, #16]
    1c60:	f046 0604 	orr.w	r6, r6, #4
    1c64:	f898 3000 	ldrb.w	r3, [r8]
    1c68:	e771      	b.n	1b4e <_vfiprintf_r+0xce>
    1c6a:	2130      	movs	r1, #48	; 0x30
    1c6c:	9804      	ldr	r0, [sp, #16]
    1c6e:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
    1c72:	9901      	ldr	r1, [sp, #4]
    1c74:	9406      	str	r4, [sp, #24]
    1c76:	f04f 0300 	mov.w	r3, #0
    1c7a:	2278      	movs	r2, #120	; 0x78
    1c7c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    1c80:	2900      	cmp	r1, #0
    1c82:	4603      	mov	r3, r0
    1c84:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
    1c88:	6804      	ldr	r4, [r0, #0]
    1c8a:	f103 0304 	add.w	r3, r3, #4
    1c8e:	f04f 0500 	mov.w	r5, #0
    1c92:	f046 0202 	orr.w	r2, r6, #2
    1c96:	f2c0 8525 	blt.w	26e4 <_vfiprintf_r+0xc64>
    1c9a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    1c9e:	ea54 0205 	orrs.w	r2, r4, r5
    1ca2:	f046 0602 	orr.w	r6, r6, #2
    1ca6:	9304      	str	r3, [sp, #16]
    1ca8:	f040 84bf 	bne.w	262a <_vfiprintf_r+0xbaa>
    1cac:	48b3      	ldr	r0, [pc, #716]	; (1f7c <_vfiprintf_r+0x4fc>)
    1cae:	9b01      	ldr	r3, [sp, #4]
    1cb0:	2b00      	cmp	r3, #0
    1cb2:	f040 841c 	bne.w	24ee <_vfiprintf_r+0xa6e>
    1cb6:	4699      	mov	r9, r3
    1cb8:	2300      	movs	r3, #0
    1cba:	9301      	str	r3, [sp, #4]
    1cbc:	9303      	str	r3, [sp, #12]
    1cbe:	465f      	mov	r7, fp
    1cc0:	9b01      	ldr	r3, [sp, #4]
    1cc2:	9a03      	ldr	r2, [sp, #12]
    1cc4:	4293      	cmp	r3, r2
    1cc6:	bfb8      	it	lt
    1cc8:	4613      	movlt	r3, r2
    1cca:	461d      	mov	r5, r3
    1ccc:	f1b9 0f00 	cmp.w	r9, #0
    1cd0:	d000      	beq.n	1cd4 <_vfiprintf_r+0x254>
    1cd2:	3501      	adds	r5, #1
    1cd4:	f016 0302 	ands.w	r3, r6, #2
    1cd8:	9307      	str	r3, [sp, #28]
    1cda:	bf18      	it	ne
    1cdc:	3502      	addne	r5, #2
    1cde:	f016 0384 	ands.w	r3, r6, #132	; 0x84
    1ce2:	9308      	str	r3, [sp, #32]
    1ce4:	f040 82f1 	bne.w	22ca <_vfiprintf_r+0x84a>
    1ce8:	9b06      	ldr	r3, [sp, #24]
    1cea:	1b5c      	subs	r4, r3, r5
    1cec:	2c00      	cmp	r4, #0
    1cee:	f340 82ec 	ble.w	22ca <_vfiprintf_r+0x84a>
    1cf2:	2c10      	cmp	r4, #16
    1cf4:	f340 8556 	ble.w	27a4 <_vfiprintf_r+0xd24>
    1cf8:	f8df 9284 	ldr.w	r9, [pc, #644]	; 1f80 <_vfiprintf_r+0x500>
    1cfc:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
    1d00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    1d02:	46d4      	mov	ip, sl
    1d04:	2310      	movs	r3, #16
    1d06:	46c2      	mov	sl, r8
    1d08:	4670      	mov	r0, lr
    1d0a:	46a8      	mov	r8, r5
    1d0c:	464d      	mov	r5, r9
    1d0e:	f8dd 9014 	ldr.w	r9, [sp, #20]
    1d12:	e007      	b.n	1d24 <_vfiprintf_r+0x2a4>
    1d14:	f100 0e02 	add.w	lr, r0, #2
    1d18:	f10c 0c08 	add.w	ip, ip, #8
    1d1c:	4608      	mov	r0, r1
    1d1e:	3c10      	subs	r4, #16
    1d20:	2c10      	cmp	r4, #16
    1d22:	dd13      	ble.n	1d4c <_vfiprintf_r+0x2cc>
    1d24:	1c41      	adds	r1, r0, #1
    1d26:	3210      	adds	r2, #16
    1d28:	2907      	cmp	r1, #7
    1d2a:	920f      	str	r2, [sp, #60]	; 0x3c
    1d2c:	f8cc 5000 	str.w	r5, [ip]
    1d30:	f8cc 3004 	str.w	r3, [ip, #4]
    1d34:	910e      	str	r1, [sp, #56]	; 0x38
    1d36:	dded      	ble.n	1d14 <_vfiprintf_r+0x294>
    1d38:	2a00      	cmp	r2, #0
    1d3a:	f040 82b7 	bne.w	22ac <_vfiprintf_r+0x82c>
    1d3e:	3c10      	subs	r4, #16
    1d40:	2c10      	cmp	r4, #16
    1d42:	4610      	mov	r0, r2
    1d44:	f04f 0e01 	mov.w	lr, #1
    1d48:	46dc      	mov	ip, fp
    1d4a:	dceb      	bgt.n	1d24 <_vfiprintf_r+0x2a4>
    1d4c:	46a9      	mov	r9, r5
    1d4e:	4670      	mov	r0, lr
    1d50:	4645      	mov	r5, r8
    1d52:	46d0      	mov	r8, sl
    1d54:	46e2      	mov	sl, ip
    1d56:	4422      	add	r2, r4
    1d58:	2807      	cmp	r0, #7
    1d5a:	920f      	str	r2, [sp, #60]	; 0x3c
    1d5c:	f8ca 9000 	str.w	r9, [sl]
    1d60:	f8ca 4004 	str.w	r4, [sl, #4]
    1d64:	900e      	str	r0, [sp, #56]	; 0x38
    1d66:	f300 8375 	bgt.w	2454 <_vfiprintf_r+0x9d4>
    1d6a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    1d6e:	f10a 0a08 	add.w	sl, sl, #8
    1d72:	f100 0e01 	add.w	lr, r0, #1
    1d76:	2b00      	cmp	r3, #0
    1d78:	f040 82b0 	bne.w	22dc <_vfiprintf_r+0x85c>
    1d7c:	9b07      	ldr	r3, [sp, #28]
    1d7e:	2b00      	cmp	r3, #0
    1d80:	f000 82c3 	beq.w	230a <_vfiprintf_r+0x88a>
    1d84:	3202      	adds	r2, #2
    1d86:	a90c      	add	r1, sp, #48	; 0x30
    1d88:	2302      	movs	r3, #2
    1d8a:	f1be 0f07 	cmp.w	lr, #7
    1d8e:	920f      	str	r2, [sp, #60]	; 0x3c
    1d90:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
    1d94:	e88a 000a 	stmia.w	sl, {r1, r3}
    1d98:	f340 8378 	ble.w	248c <_vfiprintf_r+0xa0c>
    1d9c:	2a00      	cmp	r2, #0
    1d9e:	f040 840a 	bne.w	25b6 <_vfiprintf_r+0xb36>
    1da2:	9b08      	ldr	r3, [sp, #32]
    1da4:	2b80      	cmp	r3, #128	; 0x80
    1da6:	f04f 0e01 	mov.w	lr, #1
    1daa:	4610      	mov	r0, r2
    1dac:	46da      	mov	sl, fp
    1dae:	f040 82b0 	bne.w	2312 <_vfiprintf_r+0x892>
    1db2:	9b06      	ldr	r3, [sp, #24]
    1db4:	1b5c      	subs	r4, r3, r5
    1db6:	2c00      	cmp	r4, #0
    1db8:	f340 82ab 	ble.w	2312 <_vfiprintf_r+0x892>
    1dbc:	2c10      	cmp	r4, #16
    1dbe:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 1f84 <_vfiprintf_r+0x504>
    1dc2:	f340 850b 	ble.w	27dc <_vfiprintf_r+0xd5c>
    1dc6:	46d6      	mov	lr, sl
    1dc8:	2310      	movs	r3, #16
    1dca:	46c2      	mov	sl, r8
    1dcc:	46a8      	mov	r8, r5
    1dce:	464d      	mov	r5, r9
    1dd0:	f8dd 9014 	ldr.w	r9, [sp, #20]
    1dd4:	e007      	b.n	1de6 <_vfiprintf_r+0x366>
    1dd6:	f100 0c02 	add.w	ip, r0, #2
    1dda:	f10e 0e08 	add.w	lr, lr, #8
    1dde:	4608      	mov	r0, r1
    1de0:	3c10      	subs	r4, #16
    1de2:	2c10      	cmp	r4, #16
    1de4:	dd13      	ble.n	1e0e <_vfiprintf_r+0x38e>
    1de6:	1c41      	adds	r1, r0, #1
    1de8:	3210      	adds	r2, #16
    1dea:	2907      	cmp	r1, #7
    1dec:	920f      	str	r2, [sp, #60]	; 0x3c
    1dee:	f8ce 5000 	str.w	r5, [lr]
    1df2:	f8ce 3004 	str.w	r3, [lr, #4]
    1df6:	910e      	str	r1, [sp, #56]	; 0x38
    1df8:	dded      	ble.n	1dd6 <_vfiprintf_r+0x356>
    1dfa:	2a00      	cmp	r2, #0
    1dfc:	f040 8315 	bne.w	242a <_vfiprintf_r+0x9aa>
    1e00:	3c10      	subs	r4, #16
    1e02:	2c10      	cmp	r4, #16
    1e04:	f04f 0c01 	mov.w	ip, #1
    1e08:	4610      	mov	r0, r2
    1e0a:	46de      	mov	lr, fp
    1e0c:	dceb      	bgt.n	1de6 <_vfiprintf_r+0x366>
    1e0e:	46a9      	mov	r9, r5
    1e10:	4645      	mov	r5, r8
    1e12:	46d0      	mov	r8, sl
    1e14:	46f2      	mov	sl, lr
    1e16:	4422      	add	r2, r4
    1e18:	f1bc 0f07 	cmp.w	ip, #7
    1e1c:	920f      	str	r2, [sp, #60]	; 0x3c
    1e1e:	f8ca 9000 	str.w	r9, [sl]
    1e22:	f8ca 4004 	str.w	r4, [sl, #4]
    1e26:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
    1e2a:	f300 83d2 	bgt.w	25d2 <_vfiprintf_r+0xb52>
    1e2e:	9b01      	ldr	r3, [sp, #4]
    1e30:	9903      	ldr	r1, [sp, #12]
    1e32:	1a5c      	subs	r4, r3, r1
    1e34:	2c00      	cmp	r4, #0
    1e36:	f10a 0a08 	add.w	sl, sl, #8
    1e3a:	f10c 0e01 	add.w	lr, ip, #1
    1e3e:	4660      	mov	r0, ip
    1e40:	f300 826d 	bgt.w	231e <_vfiprintf_r+0x89e>
    1e44:	9903      	ldr	r1, [sp, #12]
    1e46:	f8ca 7000 	str.w	r7, [sl]
    1e4a:	440a      	add	r2, r1
    1e4c:	f1be 0f07 	cmp.w	lr, #7
    1e50:	920f      	str	r2, [sp, #60]	; 0x3c
    1e52:	f8ca 1004 	str.w	r1, [sl, #4]
    1e56:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
    1e5a:	f340 82ce 	ble.w	23fa <_vfiprintf_r+0x97a>
    1e5e:	2a00      	cmp	r2, #0
    1e60:	f040 833a 	bne.w	24d8 <_vfiprintf_r+0xa58>
    1e64:	0770      	lsls	r0, r6, #29
    1e66:	920e      	str	r2, [sp, #56]	; 0x38
    1e68:	d538      	bpl.n	1edc <_vfiprintf_r+0x45c>
    1e6a:	9b06      	ldr	r3, [sp, #24]
    1e6c:	1b5c      	subs	r4, r3, r5
    1e6e:	2c00      	cmp	r4, #0
    1e70:	dd34      	ble.n	1edc <_vfiprintf_r+0x45c>
    1e72:	46da      	mov	sl, fp
    1e74:	2c10      	cmp	r4, #16
    1e76:	f340 84ab 	ble.w	27d0 <_vfiprintf_r+0xd50>
    1e7a:	f8df 9104 	ldr.w	r9, [pc, #260]	; 1f80 <_vfiprintf_r+0x500>
    1e7e:	990e      	ldr	r1, [sp, #56]	; 0x38
    1e80:	464f      	mov	r7, r9
    1e82:	2610      	movs	r6, #16
    1e84:	f8dd 9014 	ldr.w	r9, [sp, #20]
    1e88:	e006      	b.n	1e98 <_vfiprintf_r+0x418>
    1e8a:	1c88      	adds	r0, r1, #2
    1e8c:	f10a 0a08 	add.w	sl, sl, #8
    1e90:	4619      	mov	r1, r3
    1e92:	3c10      	subs	r4, #16
    1e94:	2c10      	cmp	r4, #16
    1e96:	dd13      	ble.n	1ec0 <_vfiprintf_r+0x440>
    1e98:	1c4b      	adds	r3, r1, #1
    1e9a:	3210      	adds	r2, #16
    1e9c:	2b07      	cmp	r3, #7
    1e9e:	920f      	str	r2, [sp, #60]	; 0x3c
    1ea0:	f8ca 7000 	str.w	r7, [sl]
    1ea4:	f8ca 6004 	str.w	r6, [sl, #4]
    1ea8:	930e      	str	r3, [sp, #56]	; 0x38
    1eaa:	ddee      	ble.n	1e8a <_vfiprintf_r+0x40a>
    1eac:	2a00      	cmp	r2, #0
    1eae:	f040 828e 	bne.w	23ce <_vfiprintf_r+0x94e>
    1eb2:	3c10      	subs	r4, #16
    1eb4:	2c10      	cmp	r4, #16
    1eb6:	f04f 0001 	mov.w	r0, #1
    1eba:	4611      	mov	r1, r2
    1ebc:	46da      	mov	sl, fp
    1ebe:	dceb      	bgt.n	1e98 <_vfiprintf_r+0x418>
    1ec0:	46b9      	mov	r9, r7
    1ec2:	4422      	add	r2, r4
    1ec4:	2807      	cmp	r0, #7
    1ec6:	920f      	str	r2, [sp, #60]	; 0x3c
    1ec8:	f8ca 9000 	str.w	r9, [sl]
    1ecc:	f8ca 4004 	str.w	r4, [sl, #4]
    1ed0:	900e      	str	r0, [sp, #56]	; 0x38
    1ed2:	f340 829b 	ble.w	240c <_vfiprintf_r+0x98c>
    1ed6:	2a00      	cmp	r2, #0
    1ed8:	f040 8425 	bne.w	2726 <_vfiprintf_r+0xca6>
    1edc:	9b02      	ldr	r3, [sp, #8]
    1ede:	9a06      	ldr	r2, [sp, #24]
    1ee0:	42aa      	cmp	r2, r5
    1ee2:	bfac      	ite	ge
    1ee4:	189b      	addge	r3, r3, r2
    1ee6:	195b      	addlt	r3, r3, r5
    1ee8:	9302      	str	r3, [sp, #8]
    1eea:	e299      	b.n	2420 <_vfiprintf_r+0x9a0>
    1eec:	f046 0680 	orr.w	r6, r6, #128	; 0x80
    1ef0:	f898 3000 	ldrb.w	r3, [r8]
    1ef4:	e62b      	b.n	1b4e <_vfiprintf_r+0xce>
    1ef6:	9406      	str	r4, [sp, #24]
    1ef8:	2900      	cmp	r1, #0
    1efa:	f040 84af 	bne.w	285c <_vfiprintf_r+0xddc>
    1efe:	f046 0610 	orr.w	r6, r6, #16
    1f02:	06b3      	lsls	r3, r6, #26
    1f04:	f140 8312 	bpl.w	252c <_vfiprintf_r+0xaac>
    1f08:	9904      	ldr	r1, [sp, #16]
    1f0a:	3107      	adds	r1, #7
    1f0c:	f021 0107 	bic.w	r1, r1, #7
    1f10:	e9d1 2300 	ldrd	r2, r3, [r1]
    1f14:	3108      	adds	r1, #8
    1f16:	9104      	str	r1, [sp, #16]
    1f18:	4614      	mov	r4, r2
    1f1a:	461d      	mov	r5, r3
    1f1c:	2a00      	cmp	r2, #0
    1f1e:	f173 0300 	sbcs.w	r3, r3, #0
    1f22:	f2c0 8386 	blt.w	2632 <_vfiprintf_r+0xbb2>
    1f26:	9b01      	ldr	r3, [sp, #4]
    1f28:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
    1f2c:	2b00      	cmp	r3, #0
    1f2e:	f2c0 831a 	blt.w	2566 <_vfiprintf_r+0xae6>
    1f32:	ea54 0305 	orrs.w	r3, r4, r5
    1f36:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    1f3a:	f000 80ed 	beq.w	2118 <_vfiprintf_r+0x698>
    1f3e:	2d00      	cmp	r5, #0
    1f40:	bf08      	it	eq
    1f42:	2c0a      	cmpeq	r4, #10
    1f44:	f0c0 80ed 	bcc.w	2122 <_vfiprintf_r+0x6a2>
    1f48:	465f      	mov	r7, fp
    1f4a:	4620      	mov	r0, r4
    1f4c:	4629      	mov	r1, r5
    1f4e:	220a      	movs	r2, #10
    1f50:	2300      	movs	r3, #0
    1f52:	f002 fabf 	bl	44d4 <__aeabi_uldivmod>
    1f56:	3230      	adds	r2, #48	; 0x30
    1f58:	f807 2d01 	strb.w	r2, [r7, #-1]!
    1f5c:	4620      	mov	r0, r4
    1f5e:	4629      	mov	r1, r5
    1f60:	2300      	movs	r3, #0
    1f62:	220a      	movs	r2, #10
    1f64:	f002 fab6 	bl	44d4 <__aeabi_uldivmod>
    1f68:	4604      	mov	r4, r0
    1f6a:	460d      	mov	r5, r1
    1f6c:	ea54 0305 	orrs.w	r3, r4, r5
    1f70:	d1eb      	bne.n	1f4a <_vfiprintf_r+0x4ca>
    1f72:	ebc7 030b 	rsb	r3, r7, fp
    1f76:	9303      	str	r3, [sp, #12]
    1f78:	e6a2      	b.n	1cc0 <_vfiprintf_r+0x240>
    1f7a:	bf00      	nop
    1f7c:	000048bc 	.word	0x000048bc
    1f80:	000048d8 	.word	0x000048d8
    1f84:	00004898 	.word	0x00004898
    1f88:	9406      	str	r4, [sp, #24]
    1f8a:	2900      	cmp	r1, #0
    1f8c:	f040 8462 	bne.w	2854 <_vfiprintf_r+0xdd4>
    1f90:	f046 0610 	orr.w	r6, r6, #16
    1f94:	f016 0320 	ands.w	r3, r6, #32
    1f98:	f000 82ae 	beq.w	24f8 <_vfiprintf_r+0xa78>
    1f9c:	9b04      	ldr	r3, [sp, #16]
    1f9e:	3307      	adds	r3, #7
    1fa0:	f023 0307 	bic.w	r3, r3, #7
    1fa4:	f04f 0200 	mov.w	r2, #0
    1fa8:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
    1fac:	e9d3 4500 	ldrd	r4, r5, [r3]
    1fb0:	f103 0208 	add.w	r2, r3, #8
    1fb4:	9b01      	ldr	r3, [sp, #4]
    1fb6:	9204      	str	r2, [sp, #16]
    1fb8:	2b00      	cmp	r3, #0
    1fba:	f2c0 8174 	blt.w	22a6 <_vfiprintf_r+0x826>
    1fbe:	ea54 0305 	orrs.w	r3, r4, r5
    1fc2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    1fc6:	f040 816e 	bne.w	22a6 <_vfiprintf_r+0x826>
    1fca:	9b01      	ldr	r3, [sp, #4]
    1fcc:	2b00      	cmp	r3, #0
    1fce:	f000 8430 	beq.w	2832 <_vfiprintf_r+0xdb2>
    1fd2:	f04f 0900 	mov.w	r9, #0
    1fd6:	2400      	movs	r4, #0
    1fd8:	2500      	movs	r5, #0
    1fda:	465f      	mov	r7, fp
    1fdc:	08e2      	lsrs	r2, r4, #3
    1fde:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
    1fe2:	08e9      	lsrs	r1, r5, #3
    1fe4:	f004 0307 	and.w	r3, r4, #7
    1fe8:	460d      	mov	r5, r1
    1fea:	4614      	mov	r4, r2
    1fec:	3330      	adds	r3, #48	; 0x30
    1fee:	ea54 0205 	orrs.w	r2, r4, r5
    1ff2:	f807 3d01 	strb.w	r3, [r7, #-1]!
    1ff6:	d1f1      	bne.n	1fdc <_vfiprintf_r+0x55c>
    1ff8:	07f4      	lsls	r4, r6, #31
    1ffa:	d5ba      	bpl.n	1f72 <_vfiprintf_r+0x4f2>
    1ffc:	2b30      	cmp	r3, #48	; 0x30
    1ffe:	d0b8      	beq.n	1f72 <_vfiprintf_r+0x4f2>
    2000:	2230      	movs	r2, #48	; 0x30
    2002:	1e7b      	subs	r3, r7, #1
    2004:	f807 2c01 	strb.w	r2, [r7, #-1]
    2008:	ebc3 020b 	rsb	r2, r3, fp
    200c:	9203      	str	r2, [sp, #12]
    200e:	461f      	mov	r7, r3
    2010:	e656      	b.n	1cc0 <_vfiprintf_r+0x240>
    2012:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
    2016:	2400      	movs	r4, #0
    2018:	f818 3b01 	ldrb.w	r3, [r8], #1
    201c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    2020:	eb02 0444 	add.w	r4, r2, r4, lsl #1
    2024:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
    2028:	2a09      	cmp	r2, #9
    202a:	d9f5      	bls.n	2018 <_vfiprintf_r+0x598>
    202c:	e591      	b.n	1b52 <_vfiprintf_r+0xd2>
    202e:	f898 3000 	ldrb.w	r3, [r8]
    2032:	2101      	movs	r1, #1
    2034:	202b      	movs	r0, #43	; 0x2b
    2036:	e58a      	b.n	1b4e <_vfiprintf_r+0xce>
    2038:	f898 3000 	ldrb.w	r3, [r8]
    203c:	2b2a      	cmp	r3, #42	; 0x2a
    203e:	f108 0501 	add.w	r5, r8, #1
    2042:	f000 83dd 	beq.w	2800 <_vfiprintf_r+0xd80>
    2046:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
    204a:	2a09      	cmp	r2, #9
    204c:	46a8      	mov	r8, r5
    204e:	bf98      	it	ls
    2050:	2500      	movls	r5, #0
    2052:	f200 83ce 	bhi.w	27f2 <_vfiprintf_r+0xd72>
    2056:	f818 3b01 	ldrb.w	r3, [r8], #1
    205a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    205e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
    2062:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
    2066:	2a09      	cmp	r2, #9
    2068:	d9f5      	bls.n	2056 <_vfiprintf_r+0x5d6>
    206a:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
    206e:	9201      	str	r2, [sp, #4]
    2070:	e56f      	b.n	1b52 <_vfiprintf_r+0xd2>
    2072:	9a04      	ldr	r2, [sp, #16]
    2074:	6814      	ldr	r4, [r2, #0]
    2076:	4613      	mov	r3, r2
    2078:	2c00      	cmp	r4, #0
    207a:	f103 0304 	add.w	r3, r3, #4
    207e:	f6ff aded 	blt.w	1c5c <_vfiprintf_r+0x1dc>
    2082:	9304      	str	r3, [sp, #16]
    2084:	f898 3000 	ldrb.w	r3, [r8]
    2088:	e561      	b.n	1b4e <_vfiprintf_r+0xce>
    208a:	9406      	str	r4, [sp, #24]
    208c:	2900      	cmp	r1, #0
    208e:	d081      	beq.n	1f94 <_vfiprintf_r+0x514>
    2090:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2094:	e77e      	b.n	1f94 <_vfiprintf_r+0x514>
    2096:	9a04      	ldr	r2, [sp, #16]
    2098:	9406      	str	r4, [sp, #24]
    209a:	6817      	ldr	r7, [r2, #0]
    209c:	f04f 0300 	mov.w	r3, #0
    20a0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    20a4:	1d14      	adds	r4, r2, #4
    20a6:	9b01      	ldr	r3, [sp, #4]
    20a8:	2f00      	cmp	r7, #0
    20aa:	f000 8386 	beq.w	27ba <_vfiprintf_r+0xd3a>
    20ae:	2b00      	cmp	r3, #0
    20b0:	f2c0 835f 	blt.w	2772 <_vfiprintf_r+0xcf2>
    20b4:	461a      	mov	r2, r3
    20b6:	2100      	movs	r1, #0
    20b8:	4638      	mov	r0, r7
    20ba:	f001 fc61 	bl	3980 <memchr>
    20be:	2800      	cmp	r0, #0
    20c0:	f000 838f 	beq.w	27e2 <_vfiprintf_r+0xd62>
    20c4:	1bc3      	subs	r3, r0, r7
    20c6:	9303      	str	r3, [sp, #12]
    20c8:	2300      	movs	r3, #0
    20ca:	9404      	str	r4, [sp, #16]
    20cc:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
    20d0:	9301      	str	r3, [sp, #4]
    20d2:	e5f5      	b.n	1cc0 <_vfiprintf_r+0x240>
    20d4:	9406      	str	r4, [sp, #24]
    20d6:	2900      	cmp	r1, #0
    20d8:	f040 83b9 	bne.w	284e <_vfiprintf_r+0xdce>
    20dc:	f016 0920 	ands.w	r9, r6, #32
    20e0:	d135      	bne.n	214e <_vfiprintf_r+0x6ce>
    20e2:	f016 0310 	ands.w	r3, r6, #16
    20e6:	d103      	bne.n	20f0 <_vfiprintf_r+0x670>
    20e8:	f016 0940 	ands.w	r9, r6, #64	; 0x40
    20ec:	f040 832a 	bne.w	2744 <_vfiprintf_r+0xcc4>
    20f0:	9a04      	ldr	r2, [sp, #16]
    20f2:	4613      	mov	r3, r2
    20f4:	6814      	ldr	r4, [r2, #0]
    20f6:	9a01      	ldr	r2, [sp, #4]
    20f8:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
    20fc:	2a00      	cmp	r2, #0
    20fe:	f103 0304 	add.w	r3, r3, #4
    2102:	f04f 0500 	mov.w	r5, #0
    2106:	f2c0 8332 	blt.w	276e <_vfiprintf_r+0xcee>
    210a:	ea54 0205 	orrs.w	r2, r4, r5
    210e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    2112:	9304      	str	r3, [sp, #16]
    2114:	f47f af13 	bne.w	1f3e <_vfiprintf_r+0x4be>
    2118:	9b01      	ldr	r3, [sp, #4]
    211a:	2b00      	cmp	r3, #0
    211c:	f43f adcc 	beq.w	1cb8 <_vfiprintf_r+0x238>
    2120:	2400      	movs	r4, #0
    2122:	af2a      	add	r7, sp, #168	; 0xa8
    2124:	3430      	adds	r4, #48	; 0x30
    2126:	f807 4d41 	strb.w	r4, [r7, #-65]!
    212a:	ebc7 030b 	rsb	r3, r7, fp
    212e:	9303      	str	r3, [sp, #12]
    2130:	e5c6      	b.n	1cc0 <_vfiprintf_r+0x240>
    2132:	f046 0620 	orr.w	r6, r6, #32
    2136:	f898 3000 	ldrb.w	r3, [r8]
    213a:	e508      	b.n	1b4e <_vfiprintf_r+0xce>
    213c:	9406      	str	r4, [sp, #24]
    213e:	2900      	cmp	r1, #0
    2140:	f040 836e 	bne.w	2820 <_vfiprintf_r+0xda0>
    2144:	f046 0610 	orr.w	r6, r6, #16
    2148:	f016 0920 	ands.w	r9, r6, #32
    214c:	d0c9      	beq.n	20e2 <_vfiprintf_r+0x662>
    214e:	9b04      	ldr	r3, [sp, #16]
    2150:	3307      	adds	r3, #7
    2152:	f023 0307 	bic.w	r3, r3, #7
    2156:	f04f 0200 	mov.w	r2, #0
    215a:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
    215e:	e9d3 4500 	ldrd	r4, r5, [r3]
    2162:	f103 0208 	add.w	r2, r3, #8
    2166:	9b01      	ldr	r3, [sp, #4]
    2168:	9204      	str	r2, [sp, #16]
    216a:	2b00      	cmp	r3, #0
    216c:	f2c0 81f9 	blt.w	2562 <_vfiprintf_r+0xae2>
    2170:	ea54 0305 	orrs.w	r3, r4, r5
    2174:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    2178:	f04f 0900 	mov.w	r9, #0
    217c:	f47f aedf 	bne.w	1f3e <_vfiprintf_r+0x4be>
    2180:	e7ca      	b.n	2118 <_vfiprintf_r+0x698>
    2182:	9406      	str	r4, [sp, #24]
    2184:	2900      	cmp	r1, #0
    2186:	f040 8351 	bne.w	282c <_vfiprintf_r+0xdac>
    218a:	06b2      	lsls	r2, r6, #26
    218c:	48ae      	ldr	r0, [pc, #696]	; (2448 <_vfiprintf_r+0x9c8>)
    218e:	d541      	bpl.n	2214 <_vfiprintf_r+0x794>
    2190:	9a04      	ldr	r2, [sp, #16]
    2192:	3207      	adds	r2, #7
    2194:	f022 0207 	bic.w	r2, r2, #7
    2198:	e9d2 4500 	ldrd	r4, r5, [r2]
    219c:	f102 0108 	add.w	r1, r2, #8
    21a0:	9104      	str	r1, [sp, #16]
    21a2:	f016 0901 	ands.w	r9, r6, #1
    21a6:	f000 8177 	beq.w	2498 <_vfiprintf_r+0xa18>
    21aa:	ea54 0205 	orrs.w	r2, r4, r5
    21ae:	f040 8226 	bne.w	25fe <_vfiprintf_r+0xb7e>
    21b2:	f04f 0300 	mov.w	r3, #0
    21b6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    21ba:	9b01      	ldr	r3, [sp, #4]
    21bc:	2b00      	cmp	r3, #0
    21be:	f2c0 8196 	blt.w	24ee <_vfiprintf_r+0xa6e>
    21c2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    21c6:	e572      	b.n	1cae <_vfiprintf_r+0x22e>
    21c8:	9a04      	ldr	r2, [sp, #16]
    21ca:	9406      	str	r4, [sp, #24]
    21cc:	6813      	ldr	r3, [r2, #0]
    21ce:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    21d2:	4613      	mov	r3, r2
    21d4:	f04f 0100 	mov.w	r1, #0
    21d8:	2501      	movs	r5, #1
    21da:	3304      	adds	r3, #4
    21dc:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
    21e0:	9304      	str	r3, [sp, #16]
    21e2:	9503      	str	r5, [sp, #12]
    21e4:	af10      	add	r7, sp, #64	; 0x40
    21e6:	2300      	movs	r3, #0
    21e8:	9301      	str	r3, [sp, #4]
    21ea:	e573      	b.n	1cd4 <_vfiprintf_r+0x254>
    21ec:	f898 3000 	ldrb.w	r3, [r8]
    21f0:	2800      	cmp	r0, #0
    21f2:	f47f acac 	bne.w	1b4e <_vfiprintf_r+0xce>
    21f6:	2101      	movs	r1, #1
    21f8:	2020      	movs	r0, #32
    21fa:	e4a8      	b.n	1b4e <_vfiprintf_r+0xce>
    21fc:	f046 0601 	orr.w	r6, r6, #1
    2200:	f898 3000 	ldrb.w	r3, [r8]
    2204:	e4a3      	b.n	1b4e <_vfiprintf_r+0xce>
    2206:	9406      	str	r4, [sp, #24]
    2208:	2900      	cmp	r1, #0
    220a:	f040 830c 	bne.w	2826 <_vfiprintf_r+0xda6>
    220e:	06b2      	lsls	r2, r6, #26
    2210:	488e      	ldr	r0, [pc, #568]	; (244c <_vfiprintf_r+0x9cc>)
    2212:	d4bd      	bmi.n	2190 <_vfiprintf_r+0x710>
    2214:	9904      	ldr	r1, [sp, #16]
    2216:	06f7      	lsls	r7, r6, #27
    2218:	460a      	mov	r2, r1
    221a:	f100 819d 	bmi.w	2558 <_vfiprintf_r+0xad8>
    221e:	0675      	lsls	r5, r6, #25
    2220:	f140 819a 	bpl.w	2558 <_vfiprintf_r+0xad8>
    2224:	3204      	adds	r2, #4
    2226:	880c      	ldrh	r4, [r1, #0]
    2228:	9204      	str	r2, [sp, #16]
    222a:	2500      	movs	r5, #0
    222c:	e7b9      	b.n	21a2 <_vfiprintf_r+0x722>
    222e:	f046 0640 	orr.w	r6, r6, #64	; 0x40
    2232:	f898 3000 	ldrb.w	r3, [r8]
    2236:	e48a      	b.n	1b4e <_vfiprintf_r+0xce>
    2238:	f898 3000 	ldrb.w	r3, [r8]
    223c:	2b6c      	cmp	r3, #108	; 0x6c
    223e:	bf03      	ittte	eq
    2240:	f898 3001 	ldrbeq.w	r3, [r8, #1]
    2244:	f046 0620 	orreq.w	r6, r6, #32
    2248:	f108 0801 	addeq.w	r8, r8, #1
    224c:	f046 0610 	orrne.w	r6, r6, #16
    2250:	e47d      	b.n	1b4e <_vfiprintf_r+0xce>
    2252:	2900      	cmp	r1, #0
    2254:	f040 8309 	bne.w	286a <_vfiprintf_r+0xdea>
    2258:	06b4      	lsls	r4, r6, #26
    225a:	f140 821c 	bpl.w	2696 <_vfiprintf_r+0xc16>
    225e:	9a04      	ldr	r2, [sp, #16]
    2260:	9902      	ldr	r1, [sp, #8]
    2262:	6813      	ldr	r3, [r2, #0]
    2264:	17cd      	asrs	r5, r1, #31
    2266:	4608      	mov	r0, r1
    2268:	3204      	adds	r2, #4
    226a:	4629      	mov	r1, r5
    226c:	9204      	str	r2, [sp, #16]
    226e:	e9c3 0100 	strd	r0, r1, [r3]
    2272:	e436      	b.n	1ae2 <_vfiprintf_r+0x62>
    2274:	9406      	str	r4, [sp, #24]
    2276:	2900      	cmp	r1, #0
    2278:	f43f ae43 	beq.w	1f02 <_vfiprintf_r+0x482>
    227c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2280:	e63f      	b.n	1f02 <_vfiprintf_r+0x482>
    2282:	9406      	str	r4, [sp, #24]
    2284:	2900      	cmp	r1, #0
    2286:	f040 82ed 	bne.w	2864 <_vfiprintf_r+0xde4>
    228a:	2b00      	cmp	r3, #0
    228c:	f000 808f 	beq.w	23ae <_vfiprintf_r+0x92e>
    2290:	2501      	movs	r5, #1
    2292:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    2296:	f04f 0300 	mov.w	r3, #0
    229a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    229e:	9503      	str	r5, [sp, #12]
    22a0:	af10      	add	r7, sp, #64	; 0x40
    22a2:	e7a0      	b.n	21e6 <_vfiprintf_r+0x766>
    22a4:	9304      	str	r3, [sp, #16]
    22a6:	f04f 0900 	mov.w	r9, #0
    22aa:	e696      	b.n	1fda <_vfiprintf_r+0x55a>
    22ac:	aa0d      	add	r2, sp, #52	; 0x34
    22ae:	9900      	ldr	r1, [sp, #0]
    22b0:	9309      	str	r3, [sp, #36]	; 0x24
    22b2:	4648      	mov	r0, r9
    22b4:	f7ff fba8 	bl	1a08 <__sprint_r.part.0>
    22b8:	2800      	cmp	r0, #0
    22ba:	d17f      	bne.n	23bc <_vfiprintf_r+0x93c>
    22bc:	980e      	ldr	r0, [sp, #56]	; 0x38
    22be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    22c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    22c2:	f100 0e01 	add.w	lr, r0, #1
    22c6:	46dc      	mov	ip, fp
    22c8:	e529      	b.n	1d1e <_vfiprintf_r+0x29e>
    22ca:	980e      	ldr	r0, [sp, #56]	; 0x38
    22cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    22ce:	f100 0e01 	add.w	lr, r0, #1
    22d2:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    22d6:	2b00      	cmp	r3, #0
    22d8:	f43f ad50 	beq.w	1d7c <_vfiprintf_r+0x2fc>
    22dc:	3201      	adds	r2, #1
    22de:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
    22e2:	2301      	movs	r3, #1
    22e4:	f1be 0f07 	cmp.w	lr, #7
    22e8:	920f      	str	r2, [sp, #60]	; 0x3c
    22ea:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
    22ee:	e88a 000a 	stmia.w	sl, {r1, r3}
    22f2:	f340 80bf 	ble.w	2474 <_vfiprintf_r+0x9f4>
    22f6:	2a00      	cmp	r2, #0
    22f8:	f040 814e 	bne.w	2598 <_vfiprintf_r+0xb18>
    22fc:	9907      	ldr	r1, [sp, #28]
    22fe:	2900      	cmp	r1, #0
    2300:	f040 80be 	bne.w	2480 <_vfiprintf_r+0xa00>
    2304:	469e      	mov	lr, r3
    2306:	4610      	mov	r0, r2
    2308:	46da      	mov	sl, fp
    230a:	9b08      	ldr	r3, [sp, #32]
    230c:	2b80      	cmp	r3, #128	; 0x80
    230e:	f43f ad50 	beq.w	1db2 <_vfiprintf_r+0x332>
    2312:	9b01      	ldr	r3, [sp, #4]
    2314:	9903      	ldr	r1, [sp, #12]
    2316:	1a5c      	subs	r4, r3, r1
    2318:	2c00      	cmp	r4, #0
    231a:	f77f ad93 	ble.w	1e44 <_vfiprintf_r+0x3c4>
    231e:	2c10      	cmp	r4, #16
    2320:	f8df 912c 	ldr.w	r9, [pc, #300]	; 2450 <_vfiprintf_r+0x9d0>
    2324:	dd25      	ble.n	2372 <_vfiprintf_r+0x8f2>
    2326:	46d4      	mov	ip, sl
    2328:	2310      	movs	r3, #16
    232a:	46c2      	mov	sl, r8
    232c:	46a8      	mov	r8, r5
    232e:	464d      	mov	r5, r9
    2330:	f8dd 9014 	ldr.w	r9, [sp, #20]
    2334:	e007      	b.n	2346 <_vfiprintf_r+0x8c6>
    2336:	f100 0e02 	add.w	lr, r0, #2
    233a:	f10c 0c08 	add.w	ip, ip, #8
    233e:	4608      	mov	r0, r1
    2340:	3c10      	subs	r4, #16
    2342:	2c10      	cmp	r4, #16
    2344:	dd11      	ble.n	236a <_vfiprintf_r+0x8ea>
    2346:	1c41      	adds	r1, r0, #1
    2348:	3210      	adds	r2, #16
    234a:	2907      	cmp	r1, #7
    234c:	920f      	str	r2, [sp, #60]	; 0x3c
    234e:	f8cc 5000 	str.w	r5, [ip]
    2352:	f8cc 3004 	str.w	r3, [ip, #4]
    2356:	910e      	str	r1, [sp, #56]	; 0x38
    2358:	dded      	ble.n	2336 <_vfiprintf_r+0x8b6>
    235a:	b9d2      	cbnz	r2, 2392 <_vfiprintf_r+0x912>
    235c:	3c10      	subs	r4, #16
    235e:	2c10      	cmp	r4, #16
    2360:	f04f 0e01 	mov.w	lr, #1
    2364:	4610      	mov	r0, r2
    2366:	46dc      	mov	ip, fp
    2368:	dced      	bgt.n	2346 <_vfiprintf_r+0x8c6>
    236a:	46a9      	mov	r9, r5
    236c:	4645      	mov	r5, r8
    236e:	46d0      	mov	r8, sl
    2370:	46e2      	mov	sl, ip
    2372:	4422      	add	r2, r4
    2374:	f1be 0f07 	cmp.w	lr, #7
    2378:	920f      	str	r2, [sp, #60]	; 0x3c
    237a:	f8ca 9000 	str.w	r9, [sl]
    237e:	f8ca 4004 	str.w	r4, [sl, #4]
    2382:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
    2386:	dc2e      	bgt.n	23e6 <_vfiprintf_r+0x966>
    2388:	f10a 0a08 	add.w	sl, sl, #8
    238c:	f10e 0e01 	add.w	lr, lr, #1
    2390:	e558      	b.n	1e44 <_vfiprintf_r+0x3c4>
    2392:	aa0d      	add	r2, sp, #52	; 0x34
    2394:	9900      	ldr	r1, [sp, #0]
    2396:	9301      	str	r3, [sp, #4]
    2398:	4648      	mov	r0, r9
    239a:	f7ff fb35 	bl	1a08 <__sprint_r.part.0>
    239e:	b968      	cbnz	r0, 23bc <_vfiprintf_r+0x93c>
    23a0:	980e      	ldr	r0, [sp, #56]	; 0x38
    23a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    23a4:	9b01      	ldr	r3, [sp, #4]
    23a6:	f100 0e01 	add.w	lr, r0, #1
    23aa:	46dc      	mov	ip, fp
    23ac:	e7c8      	b.n	2340 <_vfiprintf_r+0x8c0>
    23ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    23b0:	b123      	cbz	r3, 23bc <_vfiprintf_r+0x93c>
    23b2:	9805      	ldr	r0, [sp, #20]
    23b4:	9900      	ldr	r1, [sp, #0]
    23b6:	aa0d      	add	r2, sp, #52	; 0x34
    23b8:	f7ff fb26 	bl	1a08 <__sprint_r.part.0>
    23bc:	9b00      	ldr	r3, [sp, #0]
    23be:	899b      	ldrh	r3, [r3, #12]
    23c0:	065a      	lsls	r2, r3, #25
    23c2:	f100 818b 	bmi.w	26dc <_vfiprintf_r+0xc5c>
    23c6:	9802      	ldr	r0, [sp, #8]
    23c8:	b02b      	add	sp, #172	; 0xac
    23ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    23ce:	aa0d      	add	r2, sp, #52	; 0x34
    23d0:	9900      	ldr	r1, [sp, #0]
    23d2:	4648      	mov	r0, r9
    23d4:	f7ff fb18 	bl	1a08 <__sprint_r.part.0>
    23d8:	2800      	cmp	r0, #0
    23da:	d1ef      	bne.n	23bc <_vfiprintf_r+0x93c>
    23dc:	990e      	ldr	r1, [sp, #56]	; 0x38
    23de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    23e0:	1c48      	adds	r0, r1, #1
    23e2:	46da      	mov	sl, fp
    23e4:	e555      	b.n	1e92 <_vfiprintf_r+0x412>
    23e6:	2a00      	cmp	r2, #0
    23e8:	f040 80fb 	bne.w	25e2 <_vfiprintf_r+0xb62>
    23ec:	9a03      	ldr	r2, [sp, #12]
    23ee:	921b      	str	r2, [sp, #108]	; 0x6c
    23f0:	2301      	movs	r3, #1
    23f2:	920f      	str	r2, [sp, #60]	; 0x3c
    23f4:	971a      	str	r7, [sp, #104]	; 0x68
    23f6:	930e      	str	r3, [sp, #56]	; 0x38
    23f8:	46da      	mov	sl, fp
    23fa:	f10a 0a08 	add.w	sl, sl, #8
    23fe:	0771      	lsls	r1, r6, #29
    2400:	d504      	bpl.n	240c <_vfiprintf_r+0x98c>
    2402:	9b06      	ldr	r3, [sp, #24]
    2404:	1b5c      	subs	r4, r3, r5
    2406:	2c00      	cmp	r4, #0
    2408:	f73f ad34 	bgt.w	1e74 <_vfiprintf_r+0x3f4>
    240c:	9b02      	ldr	r3, [sp, #8]
    240e:	9906      	ldr	r1, [sp, #24]
    2410:	42a9      	cmp	r1, r5
    2412:	bfac      	ite	ge
    2414:	185b      	addge	r3, r3, r1
    2416:	195b      	addlt	r3, r3, r5
    2418:	9302      	str	r3, [sp, #8]
    241a:	2a00      	cmp	r2, #0
    241c:	f040 80b3 	bne.w	2586 <_vfiprintf_r+0xb06>
    2420:	2300      	movs	r3, #0
    2422:	930e      	str	r3, [sp, #56]	; 0x38
    2424:	46da      	mov	sl, fp
    2426:	f7ff bb5c 	b.w	1ae2 <_vfiprintf_r+0x62>
    242a:	aa0d      	add	r2, sp, #52	; 0x34
    242c:	9900      	ldr	r1, [sp, #0]
    242e:	9307      	str	r3, [sp, #28]
    2430:	4648      	mov	r0, r9
    2432:	f7ff fae9 	bl	1a08 <__sprint_r.part.0>
    2436:	2800      	cmp	r0, #0
    2438:	d1c0      	bne.n	23bc <_vfiprintf_r+0x93c>
    243a:	980e      	ldr	r0, [sp, #56]	; 0x38
    243c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    243e:	9b07      	ldr	r3, [sp, #28]
    2440:	f100 0c01 	add.w	ip, r0, #1
    2444:	46de      	mov	lr, fp
    2446:	e4cb      	b.n	1de0 <_vfiprintf_r+0x360>
    2448:	000048a8 	.word	0x000048a8
    244c:	000048bc 	.word	0x000048bc
    2450:	00004898 	.word	0x00004898
    2454:	2a00      	cmp	r2, #0
    2456:	f040 8133 	bne.w	26c0 <_vfiprintf_r+0xc40>
    245a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    245e:	2b00      	cmp	r3, #0
    2460:	f000 80f5 	beq.w	264e <_vfiprintf_r+0xbce>
    2464:	2301      	movs	r3, #1
    2466:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
    246a:	461a      	mov	r2, r3
    246c:	931b      	str	r3, [sp, #108]	; 0x6c
    246e:	469e      	mov	lr, r3
    2470:	911a      	str	r1, [sp, #104]	; 0x68
    2472:	46da      	mov	sl, fp
    2474:	4670      	mov	r0, lr
    2476:	f10a 0a08 	add.w	sl, sl, #8
    247a:	f10e 0e01 	add.w	lr, lr, #1
    247e:	e47d      	b.n	1d7c <_vfiprintf_r+0x2fc>
    2480:	a90c      	add	r1, sp, #48	; 0x30
    2482:	2202      	movs	r2, #2
    2484:	469e      	mov	lr, r3
    2486:	911a      	str	r1, [sp, #104]	; 0x68
    2488:	921b      	str	r2, [sp, #108]	; 0x6c
    248a:	46da      	mov	sl, fp
    248c:	4670      	mov	r0, lr
    248e:	f10a 0a08 	add.w	sl, sl, #8
    2492:	f10e 0e01 	add.w	lr, lr, #1
    2496:	e738      	b.n	230a <_vfiprintf_r+0x88a>
    2498:	9b01      	ldr	r3, [sp, #4]
    249a:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
    249e:	2b00      	cmp	r3, #0
    24a0:	f2c0 812a 	blt.w	26f8 <_vfiprintf_r+0xc78>
    24a4:	ea54 0305 	orrs.w	r3, r4, r5
    24a8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    24ac:	f43f abff 	beq.w	1cae <_vfiprintf_r+0x22e>
    24b0:	465f      	mov	r7, fp
    24b2:	0923      	lsrs	r3, r4, #4
    24b4:	f004 010f 	and.w	r1, r4, #15
    24b8:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
    24bc:	092a      	lsrs	r2, r5, #4
    24be:	461c      	mov	r4, r3
    24c0:	4615      	mov	r5, r2
    24c2:	5c43      	ldrb	r3, [r0, r1]
    24c4:	f807 3d01 	strb.w	r3, [r7, #-1]!
    24c8:	ea54 0305 	orrs.w	r3, r4, r5
    24cc:	d1f1      	bne.n	24b2 <_vfiprintf_r+0xa32>
    24ce:	ebc7 030b 	rsb	r3, r7, fp
    24d2:	9303      	str	r3, [sp, #12]
    24d4:	f7ff bbf4 	b.w	1cc0 <_vfiprintf_r+0x240>
    24d8:	aa0d      	add	r2, sp, #52	; 0x34
    24da:	9900      	ldr	r1, [sp, #0]
    24dc:	9805      	ldr	r0, [sp, #20]
    24de:	f7ff fa93 	bl	1a08 <__sprint_r.part.0>
    24e2:	2800      	cmp	r0, #0
    24e4:	f47f af6a 	bne.w	23bc <_vfiprintf_r+0x93c>
    24e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    24ea:	46da      	mov	sl, fp
    24ec:	e787      	b.n	23fe <_vfiprintf_r+0x97e>
    24ee:	f04f 0900 	mov.w	r9, #0
    24f2:	2400      	movs	r4, #0
    24f4:	2500      	movs	r5, #0
    24f6:	e7db      	b.n	24b0 <_vfiprintf_r+0xa30>
    24f8:	f016 0210 	ands.w	r2, r6, #16
    24fc:	f000 80b2 	beq.w	2664 <_vfiprintf_r+0xbe4>
    2500:	9904      	ldr	r1, [sp, #16]
    2502:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    2506:	460a      	mov	r2, r1
    2508:	680c      	ldr	r4, [r1, #0]
    250a:	9901      	ldr	r1, [sp, #4]
    250c:	2900      	cmp	r1, #0
    250e:	f102 0204 	add.w	r2, r2, #4
    2512:	f04f 0500 	mov.w	r5, #0
    2516:	f2c0 8159 	blt.w	27cc <_vfiprintf_r+0xd4c>
    251a:	ea54 0105 	orrs.w	r1, r4, r5
    251e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    2522:	9204      	str	r2, [sp, #16]
    2524:	f43f ad51 	beq.w	1fca <_vfiprintf_r+0x54a>
    2528:	4699      	mov	r9, r3
    252a:	e556      	b.n	1fda <_vfiprintf_r+0x55a>
    252c:	06f7      	lsls	r7, r6, #27
    252e:	d40a      	bmi.n	2546 <_vfiprintf_r+0xac6>
    2530:	0675      	lsls	r5, r6, #25
    2532:	d508      	bpl.n	2546 <_vfiprintf_r+0xac6>
    2534:	9904      	ldr	r1, [sp, #16]
    2536:	f9b1 4000 	ldrsh.w	r4, [r1]
    253a:	3104      	adds	r1, #4
    253c:	17e5      	asrs	r5, r4, #31
    253e:	4622      	mov	r2, r4
    2540:	462b      	mov	r3, r5
    2542:	9104      	str	r1, [sp, #16]
    2544:	e4ea      	b.n	1f1c <_vfiprintf_r+0x49c>
    2546:	9a04      	ldr	r2, [sp, #16]
    2548:	6814      	ldr	r4, [r2, #0]
    254a:	4613      	mov	r3, r2
    254c:	3304      	adds	r3, #4
    254e:	17e5      	asrs	r5, r4, #31
    2550:	9304      	str	r3, [sp, #16]
    2552:	4622      	mov	r2, r4
    2554:	462b      	mov	r3, r5
    2556:	e4e1      	b.n	1f1c <_vfiprintf_r+0x49c>
    2558:	6814      	ldr	r4, [r2, #0]
    255a:	3204      	adds	r2, #4
    255c:	9204      	str	r2, [sp, #16]
    255e:	2500      	movs	r5, #0
    2560:	e61f      	b.n	21a2 <_vfiprintf_r+0x722>
    2562:	f04f 0900 	mov.w	r9, #0
    2566:	ea54 0305 	orrs.w	r3, r4, r5
    256a:	f47f ace8 	bne.w	1f3e <_vfiprintf_r+0x4be>
    256e:	e5d8      	b.n	2122 <_vfiprintf_r+0x6a2>
    2570:	aa0d      	add	r2, sp, #52	; 0x34
    2572:	9900      	ldr	r1, [sp, #0]
    2574:	9805      	ldr	r0, [sp, #20]
    2576:	f7ff fa47 	bl	1a08 <__sprint_r.part.0>
    257a:	2800      	cmp	r0, #0
    257c:	f47f af1e 	bne.w	23bc <_vfiprintf_r+0x93c>
    2580:	46da      	mov	sl, fp
    2582:	f7ff bb48 	b.w	1c16 <_vfiprintf_r+0x196>
    2586:	aa0d      	add	r2, sp, #52	; 0x34
    2588:	9900      	ldr	r1, [sp, #0]
    258a:	9805      	ldr	r0, [sp, #20]
    258c:	f7ff fa3c 	bl	1a08 <__sprint_r.part.0>
    2590:	2800      	cmp	r0, #0
    2592:	f43f af45 	beq.w	2420 <_vfiprintf_r+0x9a0>
    2596:	e711      	b.n	23bc <_vfiprintf_r+0x93c>
    2598:	aa0d      	add	r2, sp, #52	; 0x34
    259a:	9900      	ldr	r1, [sp, #0]
    259c:	9805      	ldr	r0, [sp, #20]
    259e:	f7ff fa33 	bl	1a08 <__sprint_r.part.0>
    25a2:	2800      	cmp	r0, #0
    25a4:	f47f af0a 	bne.w	23bc <_vfiprintf_r+0x93c>
    25a8:	980e      	ldr	r0, [sp, #56]	; 0x38
    25aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    25ac:	f100 0e01 	add.w	lr, r0, #1
    25b0:	46da      	mov	sl, fp
    25b2:	f7ff bbe3 	b.w	1d7c <_vfiprintf_r+0x2fc>
    25b6:	aa0d      	add	r2, sp, #52	; 0x34
    25b8:	9900      	ldr	r1, [sp, #0]
    25ba:	9805      	ldr	r0, [sp, #20]
    25bc:	f7ff fa24 	bl	1a08 <__sprint_r.part.0>
    25c0:	2800      	cmp	r0, #0
    25c2:	f47f aefb 	bne.w	23bc <_vfiprintf_r+0x93c>
    25c6:	980e      	ldr	r0, [sp, #56]	; 0x38
    25c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    25ca:	f100 0e01 	add.w	lr, r0, #1
    25ce:	46da      	mov	sl, fp
    25d0:	e69b      	b.n	230a <_vfiprintf_r+0x88a>
    25d2:	2a00      	cmp	r2, #0
    25d4:	f040 80d8 	bne.w	2788 <_vfiprintf_r+0xd08>
    25d8:	f04f 0e01 	mov.w	lr, #1
    25dc:	4610      	mov	r0, r2
    25de:	46da      	mov	sl, fp
    25e0:	e697      	b.n	2312 <_vfiprintf_r+0x892>
    25e2:	aa0d      	add	r2, sp, #52	; 0x34
    25e4:	9900      	ldr	r1, [sp, #0]
    25e6:	9805      	ldr	r0, [sp, #20]
    25e8:	f7ff fa0e 	bl	1a08 <__sprint_r.part.0>
    25ec:	2800      	cmp	r0, #0
    25ee:	f47f aee5 	bne.w	23bc <_vfiprintf_r+0x93c>
    25f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    25f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    25f6:	f103 0e01 	add.w	lr, r3, #1
    25fa:	46da      	mov	sl, fp
    25fc:	e422      	b.n	1e44 <_vfiprintf_r+0x3c4>
    25fe:	2230      	movs	r2, #48	; 0x30
    2600:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
    2604:	9a01      	ldr	r2, [sp, #4]
    2606:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
    260a:	2a00      	cmp	r2, #0
    260c:	f04f 0300 	mov.w	r3, #0
    2610:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    2614:	f046 0302 	orr.w	r3, r6, #2
    2618:	f2c0 80cb 	blt.w	27b2 <_vfiprintf_r+0xd32>
    261c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    2620:	f046 0602 	orr.w	r6, r6, #2
    2624:	f04f 0900 	mov.w	r9, #0
    2628:	e742      	b.n	24b0 <_vfiprintf_r+0xa30>
    262a:	f04f 0900 	mov.w	r9, #0
    262e:	4890      	ldr	r0, [pc, #576]	; (2870 <_vfiprintf_r+0xdf0>)
    2630:	e73e      	b.n	24b0 <_vfiprintf_r+0xa30>
    2632:	9b01      	ldr	r3, [sp, #4]
    2634:	4264      	negs	r4, r4
    2636:	f04f 092d 	mov.w	r9, #45	; 0x2d
    263a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
    263e:	2b00      	cmp	r3, #0
    2640:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
    2644:	f6ff ac7b 	blt.w	1f3e <_vfiprintf_r+0x4be>
    2648:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    264c:	e477      	b.n	1f3e <_vfiprintf_r+0x4be>
    264e:	9b07      	ldr	r3, [sp, #28]
    2650:	2b00      	cmp	r3, #0
    2652:	d072      	beq.n	273a <_vfiprintf_r+0xcba>
    2654:	ab0c      	add	r3, sp, #48	; 0x30
    2656:	2202      	movs	r2, #2
    2658:	931a      	str	r3, [sp, #104]	; 0x68
    265a:	921b      	str	r2, [sp, #108]	; 0x6c
    265c:	f04f 0e01 	mov.w	lr, #1
    2660:	46da      	mov	sl, fp
    2662:	e713      	b.n	248c <_vfiprintf_r+0xa0c>
    2664:	f016 0940 	ands.w	r9, r6, #64	; 0x40
    2668:	d048      	beq.n	26fc <_vfiprintf_r+0xc7c>
    266a:	9904      	ldr	r1, [sp, #16]
    266c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
    2670:	460b      	mov	r3, r1
    2672:	880c      	ldrh	r4, [r1, #0]
    2674:	9901      	ldr	r1, [sp, #4]
    2676:	2900      	cmp	r1, #0
    2678:	f103 0304 	add.w	r3, r3, #4
    267c:	f04f 0500 	mov.w	r5, #0
    2680:	f6ff ae10 	blt.w	22a4 <_vfiprintf_r+0x824>
    2684:	ea54 0105 	orrs.w	r1, r4, r5
    2688:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    268c:	9304      	str	r3, [sp, #16]
    268e:	f43f ac9c 	beq.w	1fca <_vfiprintf_r+0x54a>
    2692:	4691      	mov	r9, r2
    2694:	e4a1      	b.n	1fda <_vfiprintf_r+0x55a>
    2696:	06f0      	lsls	r0, r6, #27
    2698:	d40a      	bmi.n	26b0 <_vfiprintf_r+0xc30>
    269a:	0671      	lsls	r1, r6, #25
    269c:	d508      	bpl.n	26b0 <_vfiprintf_r+0xc30>
    269e:	9a04      	ldr	r2, [sp, #16]
    26a0:	6813      	ldr	r3, [r2, #0]
    26a2:	3204      	adds	r2, #4
    26a4:	9204      	str	r2, [sp, #16]
    26a6:	f8bd 2008 	ldrh.w	r2, [sp, #8]
    26aa:	801a      	strh	r2, [r3, #0]
    26ac:	f7ff ba19 	b.w	1ae2 <_vfiprintf_r+0x62>
    26b0:	9a04      	ldr	r2, [sp, #16]
    26b2:	6813      	ldr	r3, [r2, #0]
    26b4:	3204      	adds	r2, #4
    26b6:	9204      	str	r2, [sp, #16]
    26b8:	9a02      	ldr	r2, [sp, #8]
    26ba:	601a      	str	r2, [r3, #0]
    26bc:	f7ff ba11 	b.w	1ae2 <_vfiprintf_r+0x62>
    26c0:	aa0d      	add	r2, sp, #52	; 0x34
    26c2:	9900      	ldr	r1, [sp, #0]
    26c4:	9805      	ldr	r0, [sp, #20]
    26c6:	f7ff f99f 	bl	1a08 <__sprint_r.part.0>
    26ca:	2800      	cmp	r0, #0
    26cc:	f47f ae76 	bne.w	23bc <_vfiprintf_r+0x93c>
    26d0:	980e      	ldr	r0, [sp, #56]	; 0x38
    26d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    26d4:	f100 0e01 	add.w	lr, r0, #1
    26d8:	46da      	mov	sl, fp
    26da:	e5fa      	b.n	22d2 <_vfiprintf_r+0x852>
    26dc:	f04f 30ff 	mov.w	r0, #4294967295
    26e0:	f7ff bab6 	b.w	1c50 <_vfiprintf_r+0x1d0>
    26e4:	4862      	ldr	r0, [pc, #392]	; (2870 <_vfiprintf_r+0xdf0>)
    26e6:	4616      	mov	r6, r2
    26e8:	ea54 0205 	orrs.w	r2, r4, r5
    26ec:	9304      	str	r3, [sp, #16]
    26ee:	f04f 0900 	mov.w	r9, #0
    26f2:	f47f aedd 	bne.w	24b0 <_vfiprintf_r+0xa30>
    26f6:	e6fc      	b.n	24f2 <_vfiprintf_r+0xa72>
    26f8:	9b04      	ldr	r3, [sp, #16]
    26fa:	e7f5      	b.n	26e8 <_vfiprintf_r+0xc68>
    26fc:	9a04      	ldr	r2, [sp, #16]
    26fe:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
    2702:	4613      	mov	r3, r2
    2704:	6814      	ldr	r4, [r2, #0]
    2706:	9a01      	ldr	r2, [sp, #4]
    2708:	2a00      	cmp	r2, #0
    270a:	f103 0304 	add.w	r3, r3, #4
    270e:	f04f 0500 	mov.w	r5, #0
    2712:	f6ff adc7 	blt.w	22a4 <_vfiprintf_r+0x824>
    2716:	ea54 0205 	orrs.w	r2, r4, r5
    271a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    271e:	9304      	str	r3, [sp, #16]
    2720:	f47f ac5b 	bne.w	1fda <_vfiprintf_r+0x55a>
    2724:	e451      	b.n	1fca <_vfiprintf_r+0x54a>
    2726:	aa0d      	add	r2, sp, #52	; 0x34
    2728:	9900      	ldr	r1, [sp, #0]
    272a:	9805      	ldr	r0, [sp, #20]
    272c:	f7ff f96c 	bl	1a08 <__sprint_r.part.0>
    2730:	2800      	cmp	r0, #0
    2732:	f47f ae43 	bne.w	23bc <_vfiprintf_r+0x93c>
    2736:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2738:	e668      	b.n	240c <_vfiprintf_r+0x98c>
    273a:	4610      	mov	r0, r2
    273c:	f04f 0e01 	mov.w	lr, #1
    2740:	46da      	mov	sl, fp
    2742:	e5e6      	b.n	2312 <_vfiprintf_r+0x892>
    2744:	9904      	ldr	r1, [sp, #16]
    2746:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    274a:	460a      	mov	r2, r1
    274c:	880c      	ldrh	r4, [r1, #0]
    274e:	9901      	ldr	r1, [sp, #4]
    2750:	2900      	cmp	r1, #0
    2752:	f102 0204 	add.w	r2, r2, #4
    2756:	f04f 0500 	mov.w	r5, #0
    275a:	db4e      	blt.n	27fa <_vfiprintf_r+0xd7a>
    275c:	ea54 0105 	orrs.w	r1, r4, r5
    2760:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    2764:	9204      	str	r2, [sp, #16]
    2766:	4699      	mov	r9, r3
    2768:	f47f abe9 	bne.w	1f3e <_vfiprintf_r+0x4be>
    276c:	e4d4      	b.n	2118 <_vfiprintf_r+0x698>
    276e:	9304      	str	r3, [sp, #16]
    2770:	e6f9      	b.n	2566 <_vfiprintf_r+0xae6>
    2772:	4638      	mov	r0, r7
    2774:	9404      	str	r4, [sp, #16]
    2776:	f001 fca3 	bl	40c0 <strlen>
    277a:	2300      	movs	r3, #0
    277c:	9003      	str	r0, [sp, #12]
    277e:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
    2782:	9301      	str	r3, [sp, #4]
    2784:	f7ff ba9c 	b.w	1cc0 <_vfiprintf_r+0x240>
    2788:	aa0d      	add	r2, sp, #52	; 0x34
    278a:	9900      	ldr	r1, [sp, #0]
    278c:	9805      	ldr	r0, [sp, #20]
    278e:	f7ff f93b 	bl	1a08 <__sprint_r.part.0>
    2792:	2800      	cmp	r0, #0
    2794:	f47f ae12 	bne.w	23bc <_vfiprintf_r+0x93c>
    2798:	980e      	ldr	r0, [sp, #56]	; 0x38
    279a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    279c:	f100 0e01 	add.w	lr, r0, #1
    27a0:	46da      	mov	sl, fp
    27a2:	e5b6      	b.n	2312 <_vfiprintf_r+0x892>
    27a4:	980e      	ldr	r0, [sp, #56]	; 0x38
    27a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    27a8:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 2878 <_vfiprintf_r+0xdf8>
    27ac:	3001      	adds	r0, #1
    27ae:	f7ff bad2 	b.w	1d56 <_vfiprintf_r+0x2d6>
    27b2:	461e      	mov	r6, r3
    27b4:	f04f 0900 	mov.w	r9, #0
    27b8:	e67a      	b.n	24b0 <_vfiprintf_r+0xa30>
    27ba:	2b06      	cmp	r3, #6
    27bc:	bf28      	it	cs
    27be:	2306      	movcs	r3, #6
    27c0:	9303      	str	r3, [sp, #12]
    27c2:	9404      	str	r4, [sp, #16]
    27c4:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
    27c8:	4f2a      	ldr	r7, [pc, #168]	; (2874 <_vfiprintf_r+0xdf4>)
    27ca:	e50c      	b.n	21e6 <_vfiprintf_r+0x766>
    27cc:	9204      	str	r2, [sp, #16]
    27ce:	e56a      	b.n	22a6 <_vfiprintf_r+0x826>
    27d0:	980e      	ldr	r0, [sp, #56]	; 0x38
    27d2:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 2878 <_vfiprintf_r+0xdf8>
    27d6:	3001      	adds	r0, #1
    27d8:	f7ff bb73 	b.w	1ec2 <_vfiprintf_r+0x442>
    27dc:	46f4      	mov	ip, lr
    27de:	f7ff bb1a 	b.w	1e16 <_vfiprintf_r+0x396>
    27e2:	9b01      	ldr	r3, [sp, #4]
    27e4:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
    27e8:	9303      	str	r3, [sp, #12]
    27ea:	9404      	str	r4, [sp, #16]
    27ec:	9001      	str	r0, [sp, #4]
    27ee:	f7ff ba67 	b.w	1cc0 <_vfiprintf_r+0x240>
    27f2:	2200      	movs	r2, #0
    27f4:	9201      	str	r2, [sp, #4]
    27f6:	f7ff b9ac 	b.w	1b52 <_vfiprintf_r+0xd2>
    27fa:	9204      	str	r2, [sp, #16]
    27fc:	4699      	mov	r9, r3
    27fe:	e6b2      	b.n	2566 <_vfiprintf_r+0xae6>
    2800:	9a04      	ldr	r2, [sp, #16]
    2802:	6813      	ldr	r3, [r2, #0]
    2804:	9301      	str	r3, [sp, #4]
    2806:	3204      	adds	r2, #4
    2808:	2b00      	cmp	r3, #0
    280a:	9204      	str	r2, [sp, #16]
    280c:	f898 3001 	ldrb.w	r3, [r8, #1]
    2810:	46a8      	mov	r8, r5
    2812:	f6bf a99c 	bge.w	1b4e <_vfiprintf_r+0xce>
    2816:	f04f 32ff 	mov.w	r2, #4294967295
    281a:	9201      	str	r2, [sp, #4]
    281c:	f7ff b997 	b.w	1b4e <_vfiprintf_r+0xce>
    2820:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2824:	e48e      	b.n	2144 <_vfiprintf_r+0x6c4>
    2826:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    282a:	e4f0      	b.n	220e <_vfiprintf_r+0x78e>
    282c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2830:	e4ab      	b.n	218a <_vfiprintf_r+0x70a>
    2832:	4699      	mov	r9, r3
    2834:	07f3      	lsls	r3, r6, #31
    2836:	d505      	bpl.n	2844 <_vfiprintf_r+0xdc4>
    2838:	af2a      	add	r7, sp, #168	; 0xa8
    283a:	2330      	movs	r3, #48	; 0x30
    283c:	f807 3d41 	strb.w	r3, [r7, #-65]!
    2840:	f7ff bb97 	b.w	1f72 <_vfiprintf_r+0x4f2>
    2844:	9b01      	ldr	r3, [sp, #4]
    2846:	9303      	str	r3, [sp, #12]
    2848:	465f      	mov	r7, fp
    284a:	f7ff ba39 	b.w	1cc0 <_vfiprintf_r+0x240>
    284e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2852:	e443      	b.n	20dc <_vfiprintf_r+0x65c>
    2854:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2858:	f7ff bb9a 	b.w	1f90 <_vfiprintf_r+0x510>
    285c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2860:	f7ff bb4d 	b.w	1efe <_vfiprintf_r+0x47e>
    2864:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    2868:	e50f      	b.n	228a <_vfiprintf_r+0x80a>
    286a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
    286e:	e4f3      	b.n	2258 <_vfiprintf_r+0x7d8>
    2870:	000048bc 	.word	0x000048bc
    2874:	000048d0 	.word	0x000048d0
    2878:	000048d8 	.word	0x000048d8

0000287c <__sbprintf>:
    287c:	b5f0      	push	{r4, r5, r6, r7, lr}
    287e:	460c      	mov	r4, r1
    2880:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
    2884:	8989      	ldrh	r1, [r1, #12]
    2886:	6e66      	ldr	r6, [r4, #100]	; 0x64
    2888:	89e5      	ldrh	r5, [r4, #14]
    288a:	9619      	str	r6, [sp, #100]	; 0x64
    288c:	f021 0102 	bic.w	r1, r1, #2
    2890:	6a66      	ldr	r6, [r4, #36]	; 0x24
    2892:	f8ad 500e 	strh.w	r5, [sp, #14]
    2896:	2500      	movs	r5, #0
    2898:	69e7      	ldr	r7, [r4, #28]
    289a:	f8ad 100c 	strh.w	r1, [sp, #12]
    289e:	9609      	str	r6, [sp, #36]	; 0x24
    28a0:	9506      	str	r5, [sp, #24]
    28a2:	ae1a      	add	r6, sp, #104	; 0x68
    28a4:	f44f 6580 	mov.w	r5, #1024	; 0x400
    28a8:	4669      	mov	r1, sp
    28aa:	9600      	str	r6, [sp, #0]
    28ac:	9604      	str	r6, [sp, #16]
    28ae:	9502      	str	r5, [sp, #8]
    28b0:	9505      	str	r5, [sp, #20]
    28b2:	9707      	str	r7, [sp, #28]
    28b4:	4606      	mov	r6, r0
    28b6:	f7ff f8e3 	bl	1a80 <_vfiprintf_r>
    28ba:	1e05      	subs	r5, r0, #0
    28bc:	db07      	blt.n	28ce <__sbprintf+0x52>
    28be:	4630      	mov	r0, r6
    28c0:	4669      	mov	r1, sp
    28c2:	f000 f929 	bl	2b18 <_fflush_r>
    28c6:	2800      	cmp	r0, #0
    28c8:	bf18      	it	ne
    28ca:	f04f 35ff 	movne.w	r5, #4294967295
    28ce:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    28d2:	065b      	lsls	r3, r3, #25
    28d4:	d503      	bpl.n	28de <__sbprintf+0x62>
    28d6:	89a3      	ldrh	r3, [r4, #12]
    28d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    28dc:	81a3      	strh	r3, [r4, #12]
    28de:	4628      	mov	r0, r5
    28e0:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
    28e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28e6:	bf00      	nop

000028e8 <__swsetup_r>:
    28e8:	b538      	push	{r3, r4, r5, lr}
    28ea:	4b30      	ldr	r3, [pc, #192]	; (29ac <__swsetup_r+0xc4>)
    28ec:	681b      	ldr	r3, [r3, #0]
    28ee:	4605      	mov	r5, r0
    28f0:	460c      	mov	r4, r1
    28f2:	b113      	cbz	r3, 28fa <__swsetup_r+0x12>
    28f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    28f6:	2a00      	cmp	r2, #0
    28f8:	d038      	beq.n	296c <__swsetup_r+0x84>
    28fa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    28fe:	b293      	uxth	r3, r2
    2900:	0718      	lsls	r0, r3, #28
    2902:	d50c      	bpl.n	291e <__swsetup_r+0x36>
    2904:	6920      	ldr	r0, [r4, #16]
    2906:	b1a8      	cbz	r0, 2934 <__swsetup_r+0x4c>
    2908:	f013 0201 	ands.w	r2, r3, #1
    290c:	d01e      	beq.n	294c <__swsetup_r+0x64>
    290e:	6963      	ldr	r3, [r4, #20]
    2910:	2200      	movs	r2, #0
    2912:	425b      	negs	r3, r3
    2914:	61a3      	str	r3, [r4, #24]
    2916:	60a2      	str	r2, [r4, #8]
    2918:	b1f0      	cbz	r0, 2958 <__swsetup_r+0x70>
    291a:	2000      	movs	r0, #0
    291c:	bd38      	pop	{r3, r4, r5, pc}
    291e:	06d9      	lsls	r1, r3, #27
    2920:	d53c      	bpl.n	299c <__swsetup_r+0xb4>
    2922:	0758      	lsls	r0, r3, #29
    2924:	d426      	bmi.n	2974 <__swsetup_r+0x8c>
    2926:	6920      	ldr	r0, [r4, #16]
    2928:	f042 0308 	orr.w	r3, r2, #8
    292c:	81a3      	strh	r3, [r4, #12]
    292e:	b29b      	uxth	r3, r3
    2930:	2800      	cmp	r0, #0
    2932:	d1e9      	bne.n	2908 <__swsetup_r+0x20>
    2934:	f403 7220 	and.w	r2, r3, #640	; 0x280
    2938:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    293c:	d0e4      	beq.n	2908 <__swsetup_r+0x20>
    293e:	4628      	mov	r0, r5
    2940:	4621      	mov	r1, r4
    2942:	f000 fd15 	bl	3370 <__smakebuf_r>
    2946:	89a3      	ldrh	r3, [r4, #12]
    2948:	6920      	ldr	r0, [r4, #16]
    294a:	e7dd      	b.n	2908 <__swsetup_r+0x20>
    294c:	0799      	lsls	r1, r3, #30
    294e:	bf58      	it	pl
    2950:	6962      	ldrpl	r2, [r4, #20]
    2952:	60a2      	str	r2, [r4, #8]
    2954:	2800      	cmp	r0, #0
    2956:	d1e0      	bne.n	291a <__swsetup_r+0x32>
    2958:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    295c:	061a      	lsls	r2, r3, #24
    295e:	d5dd      	bpl.n	291c <__swsetup_r+0x34>
    2960:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2964:	81a3      	strh	r3, [r4, #12]
    2966:	f04f 30ff 	mov.w	r0, #4294967295
    296a:	bd38      	pop	{r3, r4, r5, pc}
    296c:	4618      	mov	r0, r3
    296e:	f000 f967 	bl	2c40 <__sinit>
    2972:	e7c2      	b.n	28fa <__swsetup_r+0x12>
    2974:	6b21      	ldr	r1, [r4, #48]	; 0x30
    2976:	b151      	cbz	r1, 298e <__swsetup_r+0xa6>
    2978:	f104 0340 	add.w	r3, r4, #64	; 0x40
    297c:	4299      	cmp	r1, r3
    297e:	d004      	beq.n	298a <__swsetup_r+0xa2>
    2980:	4628      	mov	r0, r5
    2982:	f000 fa27 	bl	2dd4 <_free_r>
    2986:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    298a:	2300      	movs	r3, #0
    298c:	6323      	str	r3, [r4, #48]	; 0x30
    298e:	2300      	movs	r3, #0
    2990:	6920      	ldr	r0, [r4, #16]
    2992:	6063      	str	r3, [r4, #4]
    2994:	f022 0224 	bic.w	r2, r2, #36	; 0x24
    2998:	6020      	str	r0, [r4, #0]
    299a:	e7c5      	b.n	2928 <__swsetup_r+0x40>
    299c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    29a0:	2309      	movs	r3, #9
    29a2:	602b      	str	r3, [r5, #0]
    29a4:	f04f 30ff 	mov.w	r0, #4294967295
    29a8:	81a2      	strh	r2, [r4, #12]
    29aa:	bd38      	pop	{r3, r4, r5, pc}
    29ac:	20000458 	.word	0x20000458

000029b0 <register_fini>:
    29b0:	4b02      	ldr	r3, [pc, #8]	; (29bc <register_fini+0xc>)
    29b2:	b113      	cbz	r3, 29ba <register_fini+0xa>
    29b4:	4802      	ldr	r0, [pc, #8]	; (29c0 <register_fini+0x10>)
    29b6:	f000 b805 	b.w	29c4 <atexit>
    29ba:	4770      	bx	lr
    29bc:	00000000 	.word	0x00000000
    29c0:	00002c55 	.word	0x00002c55

000029c4 <atexit>:
    29c4:	2300      	movs	r3, #0
    29c6:	4601      	mov	r1, r0
    29c8:	461a      	mov	r2, r3
    29ca:	4618      	mov	r0, r3
    29cc:	f001 bc8a 	b.w	42e4 <__register_exitproc>

000029d0 <__sflush_r>:
    29d0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
    29d4:	b29a      	uxth	r2, r3
    29d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    29da:	460d      	mov	r5, r1
    29dc:	0711      	lsls	r1, r2, #28
    29de:	4680      	mov	r8, r0
    29e0:	d43c      	bmi.n	2a5c <__sflush_r+0x8c>
    29e2:	686a      	ldr	r2, [r5, #4]
    29e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    29e8:	2a00      	cmp	r2, #0
    29ea:	81ab      	strh	r3, [r5, #12]
    29ec:	dd73      	ble.n	2ad6 <__sflush_r+0x106>
    29ee:	6aac      	ldr	r4, [r5, #40]	; 0x28
    29f0:	2c00      	cmp	r4, #0
    29f2:	d04b      	beq.n	2a8c <__sflush_r+0xbc>
    29f4:	b29b      	uxth	r3, r3
    29f6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
    29fa:	2100      	movs	r1, #0
    29fc:	b292      	uxth	r2, r2
    29fe:	f8d8 6000 	ldr.w	r6, [r8]
    2a02:	f8c8 1000 	str.w	r1, [r8]
    2a06:	2a00      	cmp	r2, #0
    2a08:	d069      	beq.n	2ade <__sflush_r+0x10e>
    2a0a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
    2a0c:	075f      	lsls	r7, r3, #29
    2a0e:	d505      	bpl.n	2a1c <__sflush_r+0x4c>
    2a10:	6869      	ldr	r1, [r5, #4]
    2a12:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    2a14:	1a52      	subs	r2, r2, r1
    2a16:	b10b      	cbz	r3, 2a1c <__sflush_r+0x4c>
    2a18:	6beb      	ldr	r3, [r5, #60]	; 0x3c
    2a1a:	1ad2      	subs	r2, r2, r3
    2a1c:	2300      	movs	r3, #0
    2a1e:	69e9      	ldr	r1, [r5, #28]
    2a20:	4640      	mov	r0, r8
    2a22:	47a0      	blx	r4
    2a24:	1c44      	adds	r4, r0, #1
    2a26:	d03c      	beq.n	2aa2 <__sflush_r+0xd2>
    2a28:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
    2a2c:	692a      	ldr	r2, [r5, #16]
    2a2e:	602a      	str	r2, [r5, #0]
    2a30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    2a34:	2200      	movs	r2, #0
    2a36:	81ab      	strh	r3, [r5, #12]
    2a38:	04db      	lsls	r3, r3, #19
    2a3a:	606a      	str	r2, [r5, #4]
    2a3c:	d449      	bmi.n	2ad2 <__sflush_r+0x102>
    2a3e:	6b29      	ldr	r1, [r5, #48]	; 0x30
    2a40:	f8c8 6000 	str.w	r6, [r8]
    2a44:	b311      	cbz	r1, 2a8c <__sflush_r+0xbc>
    2a46:	f105 0340 	add.w	r3, r5, #64	; 0x40
    2a4a:	4299      	cmp	r1, r3
    2a4c:	d002      	beq.n	2a54 <__sflush_r+0x84>
    2a4e:	4640      	mov	r0, r8
    2a50:	f000 f9c0 	bl	2dd4 <_free_r>
    2a54:	2000      	movs	r0, #0
    2a56:	6328      	str	r0, [r5, #48]	; 0x30
    2a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2a5c:	692e      	ldr	r6, [r5, #16]
    2a5e:	b1ae      	cbz	r6, 2a8c <__sflush_r+0xbc>
    2a60:	682c      	ldr	r4, [r5, #0]
    2a62:	602e      	str	r6, [r5, #0]
    2a64:	0790      	lsls	r0, r2, #30
    2a66:	bf0c      	ite	eq
    2a68:	696b      	ldreq	r3, [r5, #20]
    2a6a:	2300      	movne	r3, #0
    2a6c:	1ba4      	subs	r4, r4, r6
    2a6e:	60ab      	str	r3, [r5, #8]
    2a70:	e00a      	b.n	2a88 <__sflush_r+0xb8>
    2a72:	4623      	mov	r3, r4
    2a74:	4632      	mov	r2, r6
    2a76:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    2a78:	69e9      	ldr	r1, [r5, #28]
    2a7a:	4640      	mov	r0, r8
    2a7c:	47b8      	blx	r7
    2a7e:	2800      	cmp	r0, #0
    2a80:	eba4 0400 	sub.w	r4, r4, r0
    2a84:	4406      	add	r6, r0
    2a86:	dd04      	ble.n	2a92 <__sflush_r+0xc2>
    2a88:	2c00      	cmp	r4, #0
    2a8a:	dcf2      	bgt.n	2a72 <__sflush_r+0xa2>
    2a8c:	2000      	movs	r0, #0
    2a8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2a92:	89ab      	ldrh	r3, [r5, #12]
    2a94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2a98:	81ab      	strh	r3, [r5, #12]
    2a9a:	f04f 30ff 	mov.w	r0, #4294967295
    2a9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2aa2:	f8d8 2000 	ldr.w	r2, [r8]
    2aa6:	2a1d      	cmp	r2, #29
    2aa8:	d8f3      	bhi.n	2a92 <__sflush_r+0xc2>
    2aaa:	4b1a      	ldr	r3, [pc, #104]	; (2b14 <__sflush_r+0x144>)
    2aac:	40d3      	lsrs	r3, r2
    2aae:	f003 0301 	and.w	r3, r3, #1
    2ab2:	f083 0401 	eor.w	r4, r3, #1
    2ab6:	2b00      	cmp	r3, #0
    2ab8:	d0eb      	beq.n	2a92 <__sflush_r+0xc2>
    2aba:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
    2abe:	6929      	ldr	r1, [r5, #16]
    2ac0:	6029      	str	r1, [r5, #0]
    2ac2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    2ac6:	04d9      	lsls	r1, r3, #19
    2ac8:	606c      	str	r4, [r5, #4]
    2aca:	81ab      	strh	r3, [r5, #12]
    2acc:	d5b7      	bpl.n	2a3e <__sflush_r+0x6e>
    2ace:	2a00      	cmp	r2, #0
    2ad0:	d1b5      	bne.n	2a3e <__sflush_r+0x6e>
    2ad2:	6528      	str	r0, [r5, #80]	; 0x50
    2ad4:	e7b3      	b.n	2a3e <__sflush_r+0x6e>
    2ad6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
    2ad8:	2a00      	cmp	r2, #0
    2ada:	dc88      	bgt.n	29ee <__sflush_r+0x1e>
    2adc:	e7d6      	b.n	2a8c <__sflush_r+0xbc>
    2ade:	2301      	movs	r3, #1
    2ae0:	69e9      	ldr	r1, [r5, #28]
    2ae2:	4640      	mov	r0, r8
    2ae4:	47a0      	blx	r4
    2ae6:	1c43      	adds	r3, r0, #1
    2ae8:	4602      	mov	r2, r0
    2aea:	d002      	beq.n	2af2 <__sflush_r+0x122>
    2aec:	89ab      	ldrh	r3, [r5, #12]
    2aee:	6aac      	ldr	r4, [r5, #40]	; 0x28
    2af0:	e78c      	b.n	2a0c <__sflush_r+0x3c>
    2af2:	f8d8 3000 	ldr.w	r3, [r8]
    2af6:	2b00      	cmp	r3, #0
    2af8:	d0f8      	beq.n	2aec <__sflush_r+0x11c>
    2afa:	2b1d      	cmp	r3, #29
    2afc:	d001      	beq.n	2b02 <__sflush_r+0x132>
    2afe:	2b16      	cmp	r3, #22
    2b00:	d102      	bne.n	2b08 <__sflush_r+0x138>
    2b02:	f8c8 6000 	str.w	r6, [r8]
    2b06:	e7c1      	b.n	2a8c <__sflush_r+0xbc>
    2b08:	89ab      	ldrh	r3, [r5, #12]
    2b0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2b0e:	81ab      	strh	r3, [r5, #12]
    2b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2b14:	20400001 	.word	0x20400001

00002b18 <_fflush_r>:
    2b18:	b510      	push	{r4, lr}
    2b1a:	4604      	mov	r4, r0
    2b1c:	b082      	sub	sp, #8
    2b1e:	b108      	cbz	r0, 2b24 <_fflush_r+0xc>
    2b20:	6b83      	ldr	r3, [r0, #56]	; 0x38
    2b22:	b153      	cbz	r3, 2b3a <_fflush_r+0x22>
    2b24:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
    2b28:	b908      	cbnz	r0, 2b2e <_fflush_r+0x16>
    2b2a:	b002      	add	sp, #8
    2b2c:	bd10      	pop	{r4, pc}
    2b2e:	4620      	mov	r0, r4
    2b30:	b002      	add	sp, #8
    2b32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2b36:	f7ff bf4b 	b.w	29d0 <__sflush_r>
    2b3a:	9101      	str	r1, [sp, #4]
    2b3c:	f000 f880 	bl	2c40 <__sinit>
    2b40:	9901      	ldr	r1, [sp, #4]
    2b42:	e7ef      	b.n	2b24 <_fflush_r+0xc>

00002b44 <_cleanup_r>:
    2b44:	4901      	ldr	r1, [pc, #4]	; (2b4c <_cleanup_r+0x8>)
    2b46:	f000 bbaf 	b.w	32a8 <_fwalk_reent>
    2b4a:	bf00      	nop
    2b4c:	000043ad 	.word	0x000043ad

00002b50 <__sinit.part.1>:
    2b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2b54:	4b35      	ldr	r3, [pc, #212]	; (2c2c <__sinit.part.1+0xdc>)
    2b56:	6845      	ldr	r5, [r0, #4]
    2b58:	63c3      	str	r3, [r0, #60]	; 0x3c
    2b5a:	2400      	movs	r4, #0
    2b5c:	4607      	mov	r7, r0
    2b5e:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
    2b62:	2304      	movs	r3, #4
    2b64:	2103      	movs	r1, #3
    2b66:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
    2b6a:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
    2b6e:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
    2b72:	b083      	sub	sp, #12
    2b74:	602c      	str	r4, [r5, #0]
    2b76:	606c      	str	r4, [r5, #4]
    2b78:	60ac      	str	r4, [r5, #8]
    2b7a:	666c      	str	r4, [r5, #100]	; 0x64
    2b7c:	81ec      	strh	r4, [r5, #14]
    2b7e:	612c      	str	r4, [r5, #16]
    2b80:	616c      	str	r4, [r5, #20]
    2b82:	61ac      	str	r4, [r5, #24]
    2b84:	81ab      	strh	r3, [r5, #12]
    2b86:	4621      	mov	r1, r4
    2b88:	f105 005c 	add.w	r0, r5, #92	; 0x5c
    2b8c:	2208      	movs	r2, #8
    2b8e:	f7fe fe3d 	bl	180c <memset>
    2b92:	68be      	ldr	r6, [r7, #8]
    2b94:	f8df b098 	ldr.w	fp, [pc, #152]	; 2c30 <__sinit.part.1+0xe0>
    2b98:	f8df a098 	ldr.w	sl, [pc, #152]	; 2c34 <__sinit.part.1+0xe4>
    2b9c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 2c38 <__sinit.part.1+0xe8>
    2ba0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 2c3c <__sinit.part.1+0xec>
    2ba4:	f8c5 b020 	str.w	fp, [r5, #32]
    2ba8:	2301      	movs	r3, #1
    2baa:	2209      	movs	r2, #9
    2bac:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
    2bb0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
    2bb4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
    2bb8:	61ed      	str	r5, [r5, #28]
    2bba:	4621      	mov	r1, r4
    2bbc:	81f3      	strh	r3, [r6, #14]
    2bbe:	81b2      	strh	r2, [r6, #12]
    2bc0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
    2bc4:	6034      	str	r4, [r6, #0]
    2bc6:	6074      	str	r4, [r6, #4]
    2bc8:	60b4      	str	r4, [r6, #8]
    2bca:	6674      	str	r4, [r6, #100]	; 0x64
    2bcc:	6134      	str	r4, [r6, #16]
    2bce:	6174      	str	r4, [r6, #20]
    2bd0:	61b4      	str	r4, [r6, #24]
    2bd2:	2208      	movs	r2, #8
    2bd4:	9301      	str	r3, [sp, #4]
    2bd6:	f7fe fe19 	bl	180c <memset>
    2bda:	68fd      	ldr	r5, [r7, #12]
    2bdc:	61f6      	str	r6, [r6, #28]
    2bde:	2012      	movs	r0, #18
    2be0:	2202      	movs	r2, #2
    2be2:	f8c6 b020 	str.w	fp, [r6, #32]
    2be6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
    2bea:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
    2bee:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
    2bf2:	4621      	mov	r1, r4
    2bf4:	81a8      	strh	r0, [r5, #12]
    2bf6:	81ea      	strh	r2, [r5, #14]
    2bf8:	602c      	str	r4, [r5, #0]
    2bfa:	606c      	str	r4, [r5, #4]
    2bfc:	60ac      	str	r4, [r5, #8]
    2bfe:	666c      	str	r4, [r5, #100]	; 0x64
    2c00:	612c      	str	r4, [r5, #16]
    2c02:	616c      	str	r4, [r5, #20]
    2c04:	61ac      	str	r4, [r5, #24]
    2c06:	f105 005c 	add.w	r0, r5, #92	; 0x5c
    2c0a:	2208      	movs	r2, #8
    2c0c:	f7fe fdfe 	bl	180c <memset>
    2c10:	9b01      	ldr	r3, [sp, #4]
    2c12:	61ed      	str	r5, [r5, #28]
    2c14:	f8c5 b020 	str.w	fp, [r5, #32]
    2c18:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
    2c1c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
    2c20:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
    2c24:	63bb      	str	r3, [r7, #56]	; 0x38
    2c26:	b003      	add	sp, #12
    2c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2c2c:	00002b45 	.word	0x00002b45
    2c30:	00004029 	.word	0x00004029
    2c34:	0000404d 	.word	0x0000404d
    2c38:	00004089 	.word	0x00004089
    2c3c:	000040a9 	.word	0x000040a9

00002c40 <__sinit>:
    2c40:	6b83      	ldr	r3, [r0, #56]	; 0x38
    2c42:	b103      	cbz	r3, 2c46 <__sinit+0x6>
    2c44:	4770      	bx	lr
    2c46:	f7ff bf83 	b.w	2b50 <__sinit.part.1>
    2c4a:	bf00      	nop

00002c4c <__sfp_lock_acquire>:
    2c4c:	4770      	bx	lr
    2c4e:	bf00      	nop

00002c50 <__sfp_lock_release>:
    2c50:	4770      	bx	lr
    2c52:	bf00      	nop

00002c54 <__libc_fini_array>:
    2c54:	b538      	push	{r3, r4, r5, lr}
    2c56:	4d07      	ldr	r5, [pc, #28]	; (2c74 <__libc_fini_array+0x20>)
    2c58:	4c07      	ldr	r4, [pc, #28]	; (2c78 <__libc_fini_array+0x24>)
    2c5a:	1b2c      	subs	r4, r5, r4
    2c5c:	10a4      	asrs	r4, r4, #2
    2c5e:	d005      	beq.n	2c6c <__libc_fini_array+0x18>
    2c60:	3c01      	subs	r4, #1
    2c62:	f855 3d04 	ldr.w	r3, [r5, #-4]!
    2c66:	4798      	blx	r3
    2c68:	2c00      	cmp	r4, #0
    2c6a:	d1f9      	bne.n	2c60 <__libc_fini_array+0xc>
    2c6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    2c70:	f001 be44 	b.w	48fc <_fini>
    2c74:	0000490c 	.word	0x0000490c
    2c78:	00004908 	.word	0x00004908

00002c7c <__fputwc>:
    2c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2c80:	b082      	sub	sp, #8
    2c82:	4680      	mov	r8, r0
    2c84:	4689      	mov	r9, r1
    2c86:	4614      	mov	r4, r2
    2c88:	f000 fb3c 	bl	3304 <__locale_mb_cur_max>
    2c8c:	2801      	cmp	r0, #1
    2c8e:	d033      	beq.n	2cf8 <__fputwc+0x7c>
    2c90:	f104 035c 	add.w	r3, r4, #92	; 0x5c
    2c94:	464a      	mov	r2, r9
    2c96:	a901      	add	r1, sp, #4
    2c98:	4640      	mov	r0, r8
    2c9a:	f001 fad5 	bl	4248 <_wcrtomb_r>
    2c9e:	f1b0 3fff 	cmp.w	r0, #4294967295
    2ca2:	4682      	mov	sl, r0
    2ca4:	d021      	beq.n	2cea <__fputwc+0x6e>
    2ca6:	b388      	cbz	r0, 2d0c <__fputwc+0x90>
    2ca8:	f89d 6004 	ldrb.w	r6, [sp, #4]
    2cac:	2500      	movs	r5, #0
    2cae:	e008      	b.n	2cc2 <__fputwc+0x46>
    2cb0:	6823      	ldr	r3, [r4, #0]
    2cb2:	1c5a      	adds	r2, r3, #1
    2cb4:	6022      	str	r2, [r4, #0]
    2cb6:	701e      	strb	r6, [r3, #0]
    2cb8:	3501      	adds	r5, #1
    2cba:	4555      	cmp	r5, sl
    2cbc:	d226      	bcs.n	2d0c <__fputwc+0x90>
    2cbe:	ab01      	add	r3, sp, #4
    2cc0:	5d5e      	ldrb	r6, [r3, r5]
    2cc2:	68a3      	ldr	r3, [r4, #8]
    2cc4:	3b01      	subs	r3, #1
    2cc6:	2b00      	cmp	r3, #0
    2cc8:	60a3      	str	r3, [r4, #8]
    2cca:	daf1      	bge.n	2cb0 <__fputwc+0x34>
    2ccc:	69a7      	ldr	r7, [r4, #24]
    2cce:	42bb      	cmp	r3, r7
    2cd0:	4631      	mov	r1, r6
    2cd2:	4622      	mov	r2, r4
    2cd4:	4640      	mov	r0, r8
    2cd6:	db01      	blt.n	2cdc <__fputwc+0x60>
    2cd8:	2e0a      	cmp	r6, #10
    2cda:	d1e9      	bne.n	2cb0 <__fputwc+0x34>
    2cdc:	f001 fa5e 	bl	419c <__swbuf_r>
    2ce0:	1c43      	adds	r3, r0, #1
    2ce2:	d1e9      	bne.n	2cb8 <__fputwc+0x3c>
    2ce4:	b002      	add	sp, #8
    2ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2cea:	89a3      	ldrh	r3, [r4, #12]
    2cec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2cf0:	81a3      	strh	r3, [r4, #12]
    2cf2:	b002      	add	sp, #8
    2cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2cf8:	f109 33ff 	add.w	r3, r9, #4294967295
    2cfc:	2bfe      	cmp	r3, #254	; 0xfe
    2cfe:	d8c7      	bhi.n	2c90 <__fputwc+0x14>
    2d00:	fa5f f689 	uxtb.w	r6, r9
    2d04:	4682      	mov	sl, r0
    2d06:	f88d 6004 	strb.w	r6, [sp, #4]
    2d0a:	e7cf      	b.n	2cac <__fputwc+0x30>
    2d0c:	4648      	mov	r0, r9
    2d0e:	b002      	add	sp, #8
    2d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00002d14 <_fputwc_r>:
    2d14:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
    2d18:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    2d1c:	d10a      	bne.n	2d34 <_fputwc_r+0x20>
    2d1e:	b410      	push	{r4}
    2d20:	6e54      	ldr	r4, [r2, #100]	; 0x64
    2d22:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    2d26:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
    2d2a:	6654      	str	r4, [r2, #100]	; 0x64
    2d2c:	8193      	strh	r3, [r2, #12]
    2d2e:	bc10      	pop	{r4}
    2d30:	f7ff bfa4 	b.w	2c7c <__fputwc>
    2d34:	f7ff bfa2 	b.w	2c7c <__fputwc>

00002d38 <_malloc_trim_r>:
    2d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2d3a:	4f23      	ldr	r7, [pc, #140]	; (2dc8 <_malloc_trim_r+0x90>)
    2d3c:	460c      	mov	r4, r1
    2d3e:	4606      	mov	r6, r0
    2d40:	f000 ff6c 	bl	3c1c <__malloc_lock>
    2d44:	68bb      	ldr	r3, [r7, #8]
    2d46:	685d      	ldr	r5, [r3, #4]
    2d48:	f025 0503 	bic.w	r5, r5, #3
    2d4c:	1b29      	subs	r1, r5, r4
    2d4e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
    2d52:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
    2d56:	f021 010f 	bic.w	r1, r1, #15
    2d5a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
    2d5e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
    2d62:	db07      	blt.n	2d74 <_malloc_trim_r+0x3c>
    2d64:	2100      	movs	r1, #0
    2d66:	4630      	mov	r0, r6
    2d68:	f001 f94c 	bl	4004 <_sbrk_r>
    2d6c:	68bb      	ldr	r3, [r7, #8]
    2d6e:	442b      	add	r3, r5
    2d70:	4298      	cmp	r0, r3
    2d72:	d004      	beq.n	2d7e <_malloc_trim_r+0x46>
    2d74:	4630      	mov	r0, r6
    2d76:	f000 ff53 	bl	3c20 <__malloc_unlock>
    2d7a:	2000      	movs	r0, #0
    2d7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2d7e:	4261      	negs	r1, r4
    2d80:	4630      	mov	r0, r6
    2d82:	f001 f93f 	bl	4004 <_sbrk_r>
    2d86:	3001      	adds	r0, #1
    2d88:	d00d      	beq.n	2da6 <_malloc_trim_r+0x6e>
    2d8a:	4b10      	ldr	r3, [pc, #64]	; (2dcc <_malloc_trim_r+0x94>)
    2d8c:	68ba      	ldr	r2, [r7, #8]
    2d8e:	6819      	ldr	r1, [r3, #0]
    2d90:	1b2d      	subs	r5, r5, r4
    2d92:	f045 0501 	orr.w	r5, r5, #1
    2d96:	4630      	mov	r0, r6
    2d98:	1b09      	subs	r1, r1, r4
    2d9a:	6055      	str	r5, [r2, #4]
    2d9c:	6019      	str	r1, [r3, #0]
    2d9e:	f000 ff3f 	bl	3c20 <__malloc_unlock>
    2da2:	2001      	movs	r0, #1
    2da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2da6:	2100      	movs	r1, #0
    2da8:	4630      	mov	r0, r6
    2daa:	f001 f92b 	bl	4004 <_sbrk_r>
    2dae:	68ba      	ldr	r2, [r7, #8]
    2db0:	1a83      	subs	r3, r0, r2
    2db2:	2b0f      	cmp	r3, #15
    2db4:	ddde      	ble.n	2d74 <_malloc_trim_r+0x3c>
    2db6:	4c06      	ldr	r4, [pc, #24]	; (2dd0 <_malloc_trim_r+0x98>)
    2db8:	4904      	ldr	r1, [pc, #16]	; (2dcc <_malloc_trim_r+0x94>)
    2dba:	6824      	ldr	r4, [r4, #0]
    2dbc:	f043 0301 	orr.w	r3, r3, #1
    2dc0:	1b00      	subs	r0, r0, r4
    2dc2:	6053      	str	r3, [r2, #4]
    2dc4:	6008      	str	r0, [r1, #0]
    2dc6:	e7d5      	b.n	2d74 <_malloc_trim_r+0x3c>
    2dc8:	20000480 	.word	0x20000480
    2dcc:	200008f8 	.word	0x200008f8
    2dd0:	2000088c 	.word	0x2000088c

00002dd4 <_free_r>:
    2dd4:	2900      	cmp	r1, #0
    2dd6:	d045      	beq.n	2e64 <_free_r+0x90>
    2dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2ddc:	460d      	mov	r5, r1
    2dde:	4680      	mov	r8, r0
    2de0:	f000 ff1c 	bl	3c1c <__malloc_lock>
    2de4:	f855 7c04 	ldr.w	r7, [r5, #-4]
    2de8:	496a      	ldr	r1, [pc, #424]	; (2f94 <_free_r+0x1c0>)
    2dea:	f027 0301 	bic.w	r3, r7, #1
    2dee:	f1a5 0408 	sub.w	r4, r5, #8
    2df2:	18e2      	adds	r2, r4, r3
    2df4:	688e      	ldr	r6, [r1, #8]
    2df6:	6850      	ldr	r0, [r2, #4]
    2df8:	42b2      	cmp	r2, r6
    2dfa:	f020 0003 	bic.w	r0, r0, #3
    2dfe:	d062      	beq.n	2ec6 <_free_r+0xf2>
    2e00:	07fe      	lsls	r6, r7, #31
    2e02:	6050      	str	r0, [r2, #4]
    2e04:	d40b      	bmi.n	2e1e <_free_r+0x4a>
    2e06:	f855 7c08 	ldr.w	r7, [r5, #-8]
    2e0a:	1be4      	subs	r4, r4, r7
    2e0c:	f101 0e08 	add.w	lr, r1, #8
    2e10:	68a5      	ldr	r5, [r4, #8]
    2e12:	4575      	cmp	r5, lr
    2e14:	443b      	add	r3, r7
    2e16:	d06f      	beq.n	2ef8 <_free_r+0x124>
    2e18:	68e7      	ldr	r7, [r4, #12]
    2e1a:	60ef      	str	r7, [r5, #12]
    2e1c:	60bd      	str	r5, [r7, #8]
    2e1e:	1815      	adds	r5, r2, r0
    2e20:	686d      	ldr	r5, [r5, #4]
    2e22:	07ed      	lsls	r5, r5, #31
    2e24:	d542      	bpl.n	2eac <_free_r+0xd8>
    2e26:	f043 0201 	orr.w	r2, r3, #1
    2e2a:	6062      	str	r2, [r4, #4]
    2e2c:	50e3      	str	r3, [r4, r3]
    2e2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    2e32:	d218      	bcs.n	2e66 <_free_r+0x92>
    2e34:	08db      	lsrs	r3, r3, #3
    2e36:	1c5a      	adds	r2, r3, #1
    2e38:	684d      	ldr	r5, [r1, #4]
    2e3a:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
    2e3e:	60a7      	str	r7, [r4, #8]
    2e40:	2001      	movs	r0, #1
    2e42:	109b      	asrs	r3, r3, #2
    2e44:	fa00 f303 	lsl.w	r3, r0, r3
    2e48:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
    2e4c:	431d      	orrs	r5, r3
    2e4e:	3808      	subs	r0, #8
    2e50:	60e0      	str	r0, [r4, #12]
    2e52:	604d      	str	r5, [r1, #4]
    2e54:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
    2e58:	60fc      	str	r4, [r7, #12]
    2e5a:	4640      	mov	r0, r8
    2e5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    2e60:	f000 bede 	b.w	3c20 <__malloc_unlock>
    2e64:	4770      	bx	lr
    2e66:	0a5a      	lsrs	r2, r3, #9
    2e68:	2a04      	cmp	r2, #4
    2e6a:	d853      	bhi.n	2f14 <_free_r+0x140>
    2e6c:	099a      	lsrs	r2, r3, #6
    2e6e:	f102 0739 	add.w	r7, r2, #57	; 0x39
    2e72:	007f      	lsls	r7, r7, #1
    2e74:	f102 0538 	add.w	r5, r2, #56	; 0x38
    2e78:	eb01 0087 	add.w	r0, r1, r7, lsl #2
    2e7c:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
    2e80:	4944      	ldr	r1, [pc, #272]	; (2f94 <_free_r+0x1c0>)
    2e82:	3808      	subs	r0, #8
    2e84:	4290      	cmp	r0, r2
    2e86:	d04d      	beq.n	2f24 <_free_r+0x150>
    2e88:	6851      	ldr	r1, [r2, #4]
    2e8a:	f021 0103 	bic.w	r1, r1, #3
    2e8e:	428b      	cmp	r3, r1
    2e90:	d202      	bcs.n	2e98 <_free_r+0xc4>
    2e92:	6892      	ldr	r2, [r2, #8]
    2e94:	4290      	cmp	r0, r2
    2e96:	d1f7      	bne.n	2e88 <_free_r+0xb4>
    2e98:	68d0      	ldr	r0, [r2, #12]
    2e9a:	60e0      	str	r0, [r4, #12]
    2e9c:	60a2      	str	r2, [r4, #8]
    2e9e:	6084      	str	r4, [r0, #8]
    2ea0:	60d4      	str	r4, [r2, #12]
    2ea2:	4640      	mov	r0, r8
    2ea4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    2ea8:	f000 beba 	b.w	3c20 <__malloc_unlock>
    2eac:	6895      	ldr	r5, [r2, #8]
    2eae:	4f3a      	ldr	r7, [pc, #232]	; (2f98 <_free_r+0x1c4>)
    2eb0:	42bd      	cmp	r5, r7
    2eb2:	4403      	add	r3, r0
    2eb4:	d03f      	beq.n	2f36 <_free_r+0x162>
    2eb6:	68d0      	ldr	r0, [r2, #12]
    2eb8:	60e8      	str	r0, [r5, #12]
    2eba:	f043 0201 	orr.w	r2, r3, #1
    2ebe:	6085      	str	r5, [r0, #8]
    2ec0:	6062      	str	r2, [r4, #4]
    2ec2:	50e3      	str	r3, [r4, r3]
    2ec4:	e7b3      	b.n	2e2e <_free_r+0x5a>
    2ec6:	07ff      	lsls	r7, r7, #31
    2ec8:	4403      	add	r3, r0
    2eca:	d407      	bmi.n	2edc <_free_r+0x108>
    2ecc:	f855 2c08 	ldr.w	r2, [r5, #-8]
    2ed0:	1aa4      	subs	r4, r4, r2
    2ed2:	4413      	add	r3, r2
    2ed4:	68a0      	ldr	r0, [r4, #8]
    2ed6:	68e2      	ldr	r2, [r4, #12]
    2ed8:	60c2      	str	r2, [r0, #12]
    2eda:	6090      	str	r0, [r2, #8]
    2edc:	4a2f      	ldr	r2, [pc, #188]	; (2f9c <_free_r+0x1c8>)
    2ede:	6812      	ldr	r2, [r2, #0]
    2ee0:	f043 0001 	orr.w	r0, r3, #1
    2ee4:	4293      	cmp	r3, r2
    2ee6:	6060      	str	r0, [r4, #4]
    2ee8:	608c      	str	r4, [r1, #8]
    2eea:	d3b6      	bcc.n	2e5a <_free_r+0x86>
    2eec:	4b2c      	ldr	r3, [pc, #176]	; (2fa0 <_free_r+0x1cc>)
    2eee:	4640      	mov	r0, r8
    2ef0:	6819      	ldr	r1, [r3, #0]
    2ef2:	f7ff ff21 	bl	2d38 <_malloc_trim_r>
    2ef6:	e7b0      	b.n	2e5a <_free_r+0x86>
    2ef8:	1811      	adds	r1, r2, r0
    2efa:	6849      	ldr	r1, [r1, #4]
    2efc:	07c9      	lsls	r1, r1, #31
    2efe:	d444      	bmi.n	2f8a <_free_r+0x1b6>
    2f00:	6891      	ldr	r1, [r2, #8]
    2f02:	68d2      	ldr	r2, [r2, #12]
    2f04:	60ca      	str	r2, [r1, #12]
    2f06:	4403      	add	r3, r0
    2f08:	f043 0001 	orr.w	r0, r3, #1
    2f0c:	6091      	str	r1, [r2, #8]
    2f0e:	6060      	str	r0, [r4, #4]
    2f10:	50e3      	str	r3, [r4, r3]
    2f12:	e7a2      	b.n	2e5a <_free_r+0x86>
    2f14:	2a14      	cmp	r2, #20
    2f16:	d817      	bhi.n	2f48 <_free_r+0x174>
    2f18:	f102 075c 	add.w	r7, r2, #92	; 0x5c
    2f1c:	007f      	lsls	r7, r7, #1
    2f1e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
    2f22:	e7a9      	b.n	2e78 <_free_r+0xa4>
    2f24:	10aa      	asrs	r2, r5, #2
    2f26:	684b      	ldr	r3, [r1, #4]
    2f28:	2501      	movs	r5, #1
    2f2a:	fa05 f202 	lsl.w	r2, r5, r2
    2f2e:	4313      	orrs	r3, r2
    2f30:	604b      	str	r3, [r1, #4]
    2f32:	4602      	mov	r2, r0
    2f34:	e7b1      	b.n	2e9a <_free_r+0xc6>
    2f36:	f043 0201 	orr.w	r2, r3, #1
    2f3a:	614c      	str	r4, [r1, #20]
    2f3c:	610c      	str	r4, [r1, #16]
    2f3e:	60e5      	str	r5, [r4, #12]
    2f40:	60a5      	str	r5, [r4, #8]
    2f42:	6062      	str	r2, [r4, #4]
    2f44:	50e3      	str	r3, [r4, r3]
    2f46:	e788      	b.n	2e5a <_free_r+0x86>
    2f48:	2a54      	cmp	r2, #84	; 0x54
    2f4a:	d806      	bhi.n	2f5a <_free_r+0x186>
    2f4c:	0b1a      	lsrs	r2, r3, #12
    2f4e:	f102 076f 	add.w	r7, r2, #111	; 0x6f
    2f52:	007f      	lsls	r7, r7, #1
    2f54:	f102 056e 	add.w	r5, r2, #110	; 0x6e
    2f58:	e78e      	b.n	2e78 <_free_r+0xa4>
    2f5a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    2f5e:	d806      	bhi.n	2f6e <_free_r+0x19a>
    2f60:	0bda      	lsrs	r2, r3, #15
    2f62:	f102 0778 	add.w	r7, r2, #120	; 0x78
    2f66:	007f      	lsls	r7, r7, #1
    2f68:	f102 0577 	add.w	r5, r2, #119	; 0x77
    2f6c:	e784      	b.n	2e78 <_free_r+0xa4>
    2f6e:	f240 5054 	movw	r0, #1364	; 0x554
    2f72:	4282      	cmp	r2, r0
    2f74:	d806      	bhi.n	2f84 <_free_r+0x1b0>
    2f76:	0c9a      	lsrs	r2, r3, #18
    2f78:	f102 077d 	add.w	r7, r2, #125	; 0x7d
    2f7c:	007f      	lsls	r7, r7, #1
    2f7e:	f102 057c 	add.w	r5, r2, #124	; 0x7c
    2f82:	e779      	b.n	2e78 <_free_r+0xa4>
    2f84:	27fe      	movs	r7, #254	; 0xfe
    2f86:	257e      	movs	r5, #126	; 0x7e
    2f88:	e776      	b.n	2e78 <_free_r+0xa4>
    2f8a:	f043 0201 	orr.w	r2, r3, #1
    2f8e:	6062      	str	r2, [r4, #4]
    2f90:	50e3      	str	r3, [r4, r3]
    2f92:	e762      	b.n	2e5a <_free_r+0x86>
    2f94:	20000480 	.word	0x20000480
    2f98:	20000488 	.word	0x20000488
    2f9c:	20000888 	.word	0x20000888
    2fa0:	200008f4 	.word	0x200008f4

00002fa4 <__sfvwrite_r>:
    2fa4:	6893      	ldr	r3, [r2, #8]
    2fa6:	2b00      	cmp	r3, #0
    2fa8:	d076      	beq.n	3098 <__sfvwrite_r+0xf4>
    2faa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2fae:	898b      	ldrh	r3, [r1, #12]
    2fb0:	b085      	sub	sp, #20
    2fb2:	460c      	mov	r4, r1
    2fb4:	0719      	lsls	r1, r3, #28
    2fb6:	9001      	str	r0, [sp, #4]
    2fb8:	4616      	mov	r6, r2
    2fba:	d529      	bpl.n	3010 <__sfvwrite_r+0x6c>
    2fbc:	6922      	ldr	r2, [r4, #16]
    2fbe:	b33a      	cbz	r2, 3010 <__sfvwrite_r+0x6c>
    2fc0:	f003 0802 	and.w	r8, r3, #2
    2fc4:	fa1f f088 	uxth.w	r0, r8
    2fc8:	6835      	ldr	r5, [r6, #0]
    2fca:	2800      	cmp	r0, #0
    2fcc:	d02f      	beq.n	302e <__sfvwrite_r+0x8a>
    2fce:	f04f 0900 	mov.w	r9, #0
    2fd2:	4fb4      	ldr	r7, [pc, #720]	; (32a4 <__sfvwrite_r+0x300>)
    2fd4:	46c8      	mov	r8, r9
    2fd6:	46b2      	mov	sl, r6
    2fd8:	45b8      	cmp	r8, r7
    2fda:	4643      	mov	r3, r8
    2fdc:	464a      	mov	r2, r9
    2fde:	bf28      	it	cs
    2fe0:	463b      	movcs	r3, r7
    2fe2:	9801      	ldr	r0, [sp, #4]
    2fe4:	f1b8 0f00 	cmp.w	r8, #0
    2fe8:	d050      	beq.n	308c <__sfvwrite_r+0xe8>
    2fea:	69e1      	ldr	r1, [r4, #28]
    2fec:	6a66      	ldr	r6, [r4, #36]	; 0x24
    2fee:	47b0      	blx	r6
    2ff0:	2800      	cmp	r0, #0
    2ff2:	dd71      	ble.n	30d8 <__sfvwrite_r+0x134>
    2ff4:	f8da 3008 	ldr.w	r3, [sl, #8]
    2ff8:	1a1b      	subs	r3, r3, r0
    2ffa:	4481      	add	r9, r0
    2ffc:	ebc0 0808 	rsb	r8, r0, r8
    3000:	f8ca 3008 	str.w	r3, [sl, #8]
    3004:	2b00      	cmp	r3, #0
    3006:	d1e7      	bne.n	2fd8 <__sfvwrite_r+0x34>
    3008:	2000      	movs	r0, #0
    300a:	b005      	add	sp, #20
    300c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3010:	4621      	mov	r1, r4
    3012:	9801      	ldr	r0, [sp, #4]
    3014:	f7ff fc68 	bl	28e8 <__swsetup_r>
    3018:	2800      	cmp	r0, #0
    301a:	f040 813a 	bne.w	3292 <__sfvwrite_r+0x2ee>
    301e:	89a3      	ldrh	r3, [r4, #12]
    3020:	6835      	ldr	r5, [r6, #0]
    3022:	f003 0802 	and.w	r8, r3, #2
    3026:	fa1f f088 	uxth.w	r0, r8
    302a:	2800      	cmp	r0, #0
    302c:	d1cf      	bne.n	2fce <__sfvwrite_r+0x2a>
    302e:	f013 0901 	ands.w	r9, r3, #1
    3032:	d15b      	bne.n	30ec <__sfvwrite_r+0x148>
    3034:	464f      	mov	r7, r9
    3036:	9602      	str	r6, [sp, #8]
    3038:	b31f      	cbz	r7, 3082 <__sfvwrite_r+0xde>
    303a:	059a      	lsls	r2, r3, #22
    303c:	f8d4 8008 	ldr.w	r8, [r4, #8]
    3040:	d52c      	bpl.n	309c <__sfvwrite_r+0xf8>
    3042:	4547      	cmp	r7, r8
    3044:	46c2      	mov	sl, r8
    3046:	f0c0 80a4 	bcc.w	3192 <__sfvwrite_r+0x1ee>
    304a:	f413 6f90 	tst.w	r3, #1152	; 0x480
    304e:	f040 80b1 	bne.w	31b4 <__sfvwrite_r+0x210>
    3052:	6820      	ldr	r0, [r4, #0]
    3054:	4652      	mov	r2, sl
    3056:	4649      	mov	r1, r9
    3058:	f000 fd7c 	bl	3b54 <memmove>
    305c:	68a0      	ldr	r0, [r4, #8]
    305e:	6823      	ldr	r3, [r4, #0]
    3060:	ebc8 0000 	rsb	r0, r8, r0
    3064:	4453      	add	r3, sl
    3066:	60a0      	str	r0, [r4, #8]
    3068:	6023      	str	r3, [r4, #0]
    306a:	4638      	mov	r0, r7
    306c:	9a02      	ldr	r2, [sp, #8]
    306e:	6893      	ldr	r3, [r2, #8]
    3070:	1a1b      	subs	r3, r3, r0
    3072:	4481      	add	r9, r0
    3074:	1a3f      	subs	r7, r7, r0
    3076:	6093      	str	r3, [r2, #8]
    3078:	2b00      	cmp	r3, #0
    307a:	d0c5      	beq.n	3008 <__sfvwrite_r+0x64>
    307c:	89a3      	ldrh	r3, [r4, #12]
    307e:	2f00      	cmp	r7, #0
    3080:	d1db      	bne.n	303a <__sfvwrite_r+0x96>
    3082:	f8d5 9000 	ldr.w	r9, [r5]
    3086:	686f      	ldr	r7, [r5, #4]
    3088:	3508      	adds	r5, #8
    308a:	e7d5      	b.n	3038 <__sfvwrite_r+0x94>
    308c:	f8d5 9000 	ldr.w	r9, [r5]
    3090:	f8d5 8004 	ldr.w	r8, [r5, #4]
    3094:	3508      	adds	r5, #8
    3096:	e79f      	b.n	2fd8 <__sfvwrite_r+0x34>
    3098:	2000      	movs	r0, #0
    309a:	4770      	bx	lr
    309c:	6820      	ldr	r0, [r4, #0]
    309e:	6923      	ldr	r3, [r4, #16]
    30a0:	4298      	cmp	r0, r3
    30a2:	d803      	bhi.n	30ac <__sfvwrite_r+0x108>
    30a4:	6961      	ldr	r1, [r4, #20]
    30a6:	428f      	cmp	r7, r1
    30a8:	f080 80b7 	bcs.w	321a <__sfvwrite_r+0x276>
    30ac:	45b8      	cmp	r8, r7
    30ae:	bf28      	it	cs
    30b0:	46b8      	movcs	r8, r7
    30b2:	4642      	mov	r2, r8
    30b4:	4649      	mov	r1, r9
    30b6:	f000 fd4d 	bl	3b54 <memmove>
    30ba:	68a3      	ldr	r3, [r4, #8]
    30bc:	6822      	ldr	r2, [r4, #0]
    30be:	ebc8 0303 	rsb	r3, r8, r3
    30c2:	4442      	add	r2, r8
    30c4:	60a3      	str	r3, [r4, #8]
    30c6:	6022      	str	r2, [r4, #0]
    30c8:	2b00      	cmp	r3, #0
    30ca:	d149      	bne.n	3160 <__sfvwrite_r+0x1bc>
    30cc:	4621      	mov	r1, r4
    30ce:	9801      	ldr	r0, [sp, #4]
    30d0:	f7ff fd22 	bl	2b18 <_fflush_r>
    30d4:	2800      	cmp	r0, #0
    30d6:	d043      	beq.n	3160 <__sfvwrite_r+0x1bc>
    30d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    30dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    30e0:	f04f 30ff 	mov.w	r0, #4294967295
    30e4:	81a3      	strh	r3, [r4, #12]
    30e6:	b005      	add	sp, #20
    30e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    30ec:	4680      	mov	r8, r0
    30ee:	9002      	str	r0, [sp, #8]
    30f0:	4682      	mov	sl, r0
    30f2:	4681      	mov	r9, r0
    30f4:	f1b9 0f00 	cmp.w	r9, #0
    30f8:	d02a      	beq.n	3150 <__sfvwrite_r+0x1ac>
    30fa:	9b02      	ldr	r3, [sp, #8]
    30fc:	2b00      	cmp	r3, #0
    30fe:	d04c      	beq.n	319a <__sfvwrite_r+0x1f6>
    3100:	6820      	ldr	r0, [r4, #0]
    3102:	6923      	ldr	r3, [r4, #16]
    3104:	6962      	ldr	r2, [r4, #20]
    3106:	45c8      	cmp	r8, r9
    3108:	46c3      	mov	fp, r8
    310a:	bf28      	it	cs
    310c:	46cb      	movcs	fp, r9
    310e:	4298      	cmp	r0, r3
    3110:	465f      	mov	r7, fp
    3112:	d904      	bls.n	311e <__sfvwrite_r+0x17a>
    3114:	68a3      	ldr	r3, [r4, #8]
    3116:	4413      	add	r3, r2
    3118:	459b      	cmp	fp, r3
    311a:	f300 8090 	bgt.w	323e <__sfvwrite_r+0x29a>
    311e:	4593      	cmp	fp, r2
    3120:	db20      	blt.n	3164 <__sfvwrite_r+0x1c0>
    3122:	4613      	mov	r3, r2
    3124:	6a67      	ldr	r7, [r4, #36]	; 0x24
    3126:	69e1      	ldr	r1, [r4, #28]
    3128:	9801      	ldr	r0, [sp, #4]
    312a:	4652      	mov	r2, sl
    312c:	47b8      	blx	r7
    312e:	1e07      	subs	r7, r0, #0
    3130:	ddd2      	ble.n	30d8 <__sfvwrite_r+0x134>
    3132:	ebb8 0807 	subs.w	r8, r8, r7
    3136:	d023      	beq.n	3180 <__sfvwrite_r+0x1dc>
    3138:	68b3      	ldr	r3, [r6, #8]
    313a:	1bdb      	subs	r3, r3, r7
    313c:	44ba      	add	sl, r7
    313e:	ebc7 0909 	rsb	r9, r7, r9
    3142:	60b3      	str	r3, [r6, #8]
    3144:	2b00      	cmp	r3, #0
    3146:	f43f af5f 	beq.w	3008 <__sfvwrite_r+0x64>
    314a:	f1b9 0f00 	cmp.w	r9, #0
    314e:	d1d4      	bne.n	30fa <__sfvwrite_r+0x156>
    3150:	2300      	movs	r3, #0
    3152:	f8d5 a000 	ldr.w	sl, [r5]
    3156:	f8d5 9004 	ldr.w	r9, [r5, #4]
    315a:	9302      	str	r3, [sp, #8]
    315c:	3508      	adds	r5, #8
    315e:	e7c9      	b.n	30f4 <__sfvwrite_r+0x150>
    3160:	4640      	mov	r0, r8
    3162:	e783      	b.n	306c <__sfvwrite_r+0xc8>
    3164:	465a      	mov	r2, fp
    3166:	4651      	mov	r1, sl
    3168:	f000 fcf4 	bl	3b54 <memmove>
    316c:	68a2      	ldr	r2, [r4, #8]
    316e:	6823      	ldr	r3, [r4, #0]
    3170:	ebcb 0202 	rsb	r2, fp, r2
    3174:	445b      	add	r3, fp
    3176:	ebb8 0807 	subs.w	r8, r8, r7
    317a:	60a2      	str	r2, [r4, #8]
    317c:	6023      	str	r3, [r4, #0]
    317e:	d1db      	bne.n	3138 <__sfvwrite_r+0x194>
    3180:	4621      	mov	r1, r4
    3182:	9801      	ldr	r0, [sp, #4]
    3184:	f7ff fcc8 	bl	2b18 <_fflush_r>
    3188:	2800      	cmp	r0, #0
    318a:	d1a5      	bne.n	30d8 <__sfvwrite_r+0x134>
    318c:	f8cd 8008 	str.w	r8, [sp, #8]
    3190:	e7d2      	b.n	3138 <__sfvwrite_r+0x194>
    3192:	6820      	ldr	r0, [r4, #0]
    3194:	46b8      	mov	r8, r7
    3196:	46ba      	mov	sl, r7
    3198:	e75c      	b.n	3054 <__sfvwrite_r+0xb0>
    319a:	464a      	mov	r2, r9
    319c:	210a      	movs	r1, #10
    319e:	4650      	mov	r0, sl
    31a0:	f000 fbee 	bl	3980 <memchr>
    31a4:	2800      	cmp	r0, #0
    31a6:	d06f      	beq.n	3288 <__sfvwrite_r+0x2e4>
    31a8:	3001      	adds	r0, #1
    31aa:	2301      	movs	r3, #1
    31ac:	ebca 0800 	rsb	r8, sl, r0
    31b0:	9302      	str	r3, [sp, #8]
    31b2:	e7a5      	b.n	3100 <__sfvwrite_r+0x15c>
    31b4:	6962      	ldr	r2, [r4, #20]
    31b6:	6820      	ldr	r0, [r4, #0]
    31b8:	6921      	ldr	r1, [r4, #16]
    31ba:	eb02 0842 	add.w	r8, r2, r2, lsl #1
    31be:	ebc1 0a00 	rsb	sl, r1, r0
    31c2:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
    31c6:	f10a 0001 	add.w	r0, sl, #1
    31ca:	ea4f 0868 	mov.w	r8, r8, asr #1
    31ce:	4438      	add	r0, r7
    31d0:	4540      	cmp	r0, r8
    31d2:	4642      	mov	r2, r8
    31d4:	bf84      	itt	hi
    31d6:	4680      	movhi	r8, r0
    31d8:	4642      	movhi	r2, r8
    31da:	055b      	lsls	r3, r3, #21
    31dc:	d542      	bpl.n	3264 <__sfvwrite_r+0x2c0>
    31de:	4611      	mov	r1, r2
    31e0:	9801      	ldr	r0, [sp, #4]
    31e2:	f000 f911 	bl	3408 <_malloc_r>
    31e6:	4683      	mov	fp, r0
    31e8:	2800      	cmp	r0, #0
    31ea:	d055      	beq.n	3298 <__sfvwrite_r+0x2f4>
    31ec:	4652      	mov	r2, sl
    31ee:	6921      	ldr	r1, [r4, #16]
    31f0:	f000 fc16 	bl	3a20 <memcpy>
    31f4:	89a3      	ldrh	r3, [r4, #12]
    31f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    31fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    31fe:	81a3      	strh	r3, [r4, #12]
    3200:	ebca 0308 	rsb	r3, sl, r8
    3204:	eb0b 000a 	add.w	r0, fp, sl
    3208:	f8c4 8014 	str.w	r8, [r4, #20]
    320c:	f8c4 b010 	str.w	fp, [r4, #16]
    3210:	6020      	str	r0, [r4, #0]
    3212:	60a3      	str	r3, [r4, #8]
    3214:	46b8      	mov	r8, r7
    3216:	46ba      	mov	sl, r7
    3218:	e71c      	b.n	3054 <__sfvwrite_r+0xb0>
    321a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
    321e:	42bb      	cmp	r3, r7
    3220:	bf28      	it	cs
    3222:	463b      	movcs	r3, r7
    3224:	464a      	mov	r2, r9
    3226:	fb93 f3f1 	sdiv	r3, r3, r1
    322a:	9801      	ldr	r0, [sp, #4]
    322c:	6a66      	ldr	r6, [r4, #36]	; 0x24
    322e:	fb01 f303 	mul.w	r3, r1, r3
    3232:	69e1      	ldr	r1, [r4, #28]
    3234:	47b0      	blx	r6
    3236:	2800      	cmp	r0, #0
    3238:	f73f af18 	bgt.w	306c <__sfvwrite_r+0xc8>
    323c:	e74c      	b.n	30d8 <__sfvwrite_r+0x134>
    323e:	461a      	mov	r2, r3
    3240:	4651      	mov	r1, sl
    3242:	9303      	str	r3, [sp, #12]
    3244:	f000 fc86 	bl	3b54 <memmove>
    3248:	6822      	ldr	r2, [r4, #0]
    324a:	9b03      	ldr	r3, [sp, #12]
    324c:	9801      	ldr	r0, [sp, #4]
    324e:	441a      	add	r2, r3
    3250:	6022      	str	r2, [r4, #0]
    3252:	4621      	mov	r1, r4
    3254:	f7ff fc60 	bl	2b18 <_fflush_r>
    3258:	9b03      	ldr	r3, [sp, #12]
    325a:	2800      	cmp	r0, #0
    325c:	f47f af3c 	bne.w	30d8 <__sfvwrite_r+0x134>
    3260:	461f      	mov	r7, r3
    3262:	e766      	b.n	3132 <__sfvwrite_r+0x18e>
    3264:	9801      	ldr	r0, [sp, #4]
    3266:	f000 fcdd 	bl	3c24 <_realloc_r>
    326a:	4683      	mov	fp, r0
    326c:	2800      	cmp	r0, #0
    326e:	d1c7      	bne.n	3200 <__sfvwrite_r+0x25c>
    3270:	9d01      	ldr	r5, [sp, #4]
    3272:	6921      	ldr	r1, [r4, #16]
    3274:	4628      	mov	r0, r5
    3276:	f7ff fdad 	bl	2dd4 <_free_r>
    327a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    327e:	220c      	movs	r2, #12
    3280:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    3284:	602a      	str	r2, [r5, #0]
    3286:	e729      	b.n	30dc <__sfvwrite_r+0x138>
    3288:	2301      	movs	r3, #1
    328a:	f109 0801 	add.w	r8, r9, #1
    328e:	9302      	str	r3, [sp, #8]
    3290:	e736      	b.n	3100 <__sfvwrite_r+0x15c>
    3292:	f04f 30ff 	mov.w	r0, #4294967295
    3296:	e6b8      	b.n	300a <__sfvwrite_r+0x66>
    3298:	9a01      	ldr	r2, [sp, #4]
    329a:	230c      	movs	r3, #12
    329c:	6013      	str	r3, [r2, #0]
    329e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    32a2:	e71b      	b.n	30dc <__sfvwrite_r+0x138>
    32a4:	7ffffc00 	.word	0x7ffffc00

000032a8 <_fwalk_reent>:
    32a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    32ac:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
    32b0:	d01f      	beq.n	32f2 <_fwalk_reent+0x4a>
    32b2:	4688      	mov	r8, r1
    32b4:	4606      	mov	r6, r0
    32b6:	f04f 0900 	mov.w	r9, #0
    32ba:	687d      	ldr	r5, [r7, #4]
    32bc:	68bc      	ldr	r4, [r7, #8]
    32be:	3d01      	subs	r5, #1
    32c0:	d411      	bmi.n	32e6 <_fwalk_reent+0x3e>
    32c2:	89a3      	ldrh	r3, [r4, #12]
    32c4:	2b01      	cmp	r3, #1
    32c6:	f105 35ff 	add.w	r5, r5, #4294967295
    32ca:	d908      	bls.n	32de <_fwalk_reent+0x36>
    32cc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    32d0:	3301      	adds	r3, #1
    32d2:	4621      	mov	r1, r4
    32d4:	4630      	mov	r0, r6
    32d6:	d002      	beq.n	32de <_fwalk_reent+0x36>
    32d8:	47c0      	blx	r8
    32da:	ea49 0900 	orr.w	r9, r9, r0
    32de:	1c6b      	adds	r3, r5, #1
    32e0:	f104 0468 	add.w	r4, r4, #104	; 0x68
    32e4:	d1ed      	bne.n	32c2 <_fwalk_reent+0x1a>
    32e6:	683f      	ldr	r7, [r7, #0]
    32e8:	2f00      	cmp	r7, #0
    32ea:	d1e6      	bne.n	32ba <_fwalk_reent+0x12>
    32ec:	4648      	mov	r0, r9
    32ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    32f2:	46b9      	mov	r9, r7
    32f4:	4648      	mov	r0, r9
    32f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    32fa:	bf00      	nop

000032fc <__locale_charset>:
    32fc:	4800      	ldr	r0, [pc, #0]	; (3300 <__locale_charset+0x4>)
    32fe:	4770      	bx	lr
    3300:	2000045c 	.word	0x2000045c

00003304 <__locale_mb_cur_max>:
    3304:	4b01      	ldr	r3, [pc, #4]	; (330c <__locale_mb_cur_max+0x8>)
    3306:	6818      	ldr	r0, [r3, #0]
    3308:	4770      	bx	lr
    330a:	bf00      	nop
    330c:	2000047c 	.word	0x2000047c

00003310 <__swhatbuf_r>:
    3310:	b570      	push	{r4, r5, r6, lr}
    3312:	460d      	mov	r5, r1
    3314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    3318:	2900      	cmp	r1, #0
    331a:	b090      	sub	sp, #64	; 0x40
    331c:	4614      	mov	r4, r2
    331e:	461e      	mov	r6, r3
    3320:	db14      	blt.n	334c <__swhatbuf_r+0x3c>
    3322:	aa01      	add	r2, sp, #4
    3324:	f001 f884 	bl	4430 <_fstat_r>
    3328:	2800      	cmp	r0, #0
    332a:	db0f      	blt.n	334c <__swhatbuf_r+0x3c>
    332c:	9a02      	ldr	r2, [sp, #8]
    332e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
    3332:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
    3336:	fab2 f282 	clz	r2, r2
    333a:	0952      	lsrs	r2, r2, #5
    333c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    3340:	f44f 6000 	mov.w	r0, #2048	; 0x800
    3344:	6032      	str	r2, [r6, #0]
    3346:	6023      	str	r3, [r4, #0]
    3348:	b010      	add	sp, #64	; 0x40
    334a:	bd70      	pop	{r4, r5, r6, pc}
    334c:	89a8      	ldrh	r0, [r5, #12]
    334e:	f000 0080 	and.w	r0, r0, #128	; 0x80
    3352:	b282      	uxth	r2, r0
    3354:	2000      	movs	r0, #0
    3356:	6030      	str	r0, [r6, #0]
    3358:	b11a      	cbz	r2, 3362 <__swhatbuf_r+0x52>
    335a:	2340      	movs	r3, #64	; 0x40
    335c:	6023      	str	r3, [r4, #0]
    335e:	b010      	add	sp, #64	; 0x40
    3360:	bd70      	pop	{r4, r5, r6, pc}
    3362:	f44f 6380 	mov.w	r3, #1024	; 0x400
    3366:	4610      	mov	r0, r2
    3368:	6023      	str	r3, [r4, #0]
    336a:	b010      	add	sp, #64	; 0x40
    336c:	bd70      	pop	{r4, r5, r6, pc}
    336e:	bf00      	nop

00003370 <__smakebuf_r>:
    3370:	898a      	ldrh	r2, [r1, #12]
    3372:	0792      	lsls	r2, r2, #30
    3374:	460b      	mov	r3, r1
    3376:	d506      	bpl.n	3386 <__smakebuf_r+0x16>
    3378:	f101 0243 	add.w	r2, r1, #67	; 0x43
    337c:	2101      	movs	r1, #1
    337e:	601a      	str	r2, [r3, #0]
    3380:	611a      	str	r2, [r3, #16]
    3382:	6159      	str	r1, [r3, #20]
    3384:	4770      	bx	lr
    3386:	b5f0      	push	{r4, r5, r6, r7, lr}
    3388:	b083      	sub	sp, #12
    338a:	ab01      	add	r3, sp, #4
    338c:	466a      	mov	r2, sp
    338e:	460c      	mov	r4, r1
    3390:	4605      	mov	r5, r0
    3392:	f7ff ffbd 	bl	3310 <__swhatbuf_r>
    3396:	9900      	ldr	r1, [sp, #0]
    3398:	4606      	mov	r6, r0
    339a:	4628      	mov	r0, r5
    339c:	f000 f834 	bl	3408 <_malloc_r>
    33a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    33a4:	b1d0      	cbz	r0, 33dc <__smakebuf_r+0x6c>
    33a6:	9a01      	ldr	r2, [sp, #4]
    33a8:	4f12      	ldr	r7, [pc, #72]	; (33f4 <__smakebuf_r+0x84>)
    33aa:	9900      	ldr	r1, [sp, #0]
    33ac:	63ef      	str	r7, [r5, #60]	; 0x3c
    33ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    33b2:	81a3      	strh	r3, [r4, #12]
    33b4:	6020      	str	r0, [r4, #0]
    33b6:	6120      	str	r0, [r4, #16]
    33b8:	6161      	str	r1, [r4, #20]
    33ba:	b91a      	cbnz	r2, 33c4 <__smakebuf_r+0x54>
    33bc:	4333      	orrs	r3, r6
    33be:	81a3      	strh	r3, [r4, #12]
    33c0:	b003      	add	sp, #12
    33c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    33c4:	4628      	mov	r0, r5
    33c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    33ca:	f001 f845 	bl	4458 <_isatty_r>
    33ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    33d2:	2800      	cmp	r0, #0
    33d4:	d0f2      	beq.n	33bc <__smakebuf_r+0x4c>
    33d6:	f043 0301 	orr.w	r3, r3, #1
    33da:	e7ef      	b.n	33bc <__smakebuf_r+0x4c>
    33dc:	059a      	lsls	r2, r3, #22
    33de:	d4ef      	bmi.n	33c0 <__smakebuf_r+0x50>
    33e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
    33e4:	f043 0302 	orr.w	r3, r3, #2
    33e8:	2101      	movs	r1, #1
    33ea:	81a3      	strh	r3, [r4, #12]
    33ec:	6022      	str	r2, [r4, #0]
    33ee:	6122      	str	r2, [r4, #16]
    33f0:	6161      	str	r1, [r4, #20]
    33f2:	e7e5      	b.n	33c0 <__smakebuf_r+0x50>
    33f4:	00002b45 	.word	0x00002b45

000033f8 <malloc>:
    33f8:	4b02      	ldr	r3, [pc, #8]	; (3404 <malloc+0xc>)
    33fa:	4601      	mov	r1, r0
    33fc:	6818      	ldr	r0, [r3, #0]
    33fe:	f000 b803 	b.w	3408 <_malloc_r>
    3402:	bf00      	nop
    3404:	20000458 	.word	0x20000458

00003408 <_malloc_r>:
    3408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    340c:	f101 050b 	add.w	r5, r1, #11
    3410:	2d16      	cmp	r5, #22
    3412:	b083      	sub	sp, #12
    3414:	4606      	mov	r6, r0
    3416:	f240 809f 	bls.w	3558 <_malloc_r+0x150>
    341a:	f035 0507 	bics.w	r5, r5, #7
    341e:	f100 80bf 	bmi.w	35a0 <_malloc_r+0x198>
    3422:	42a9      	cmp	r1, r5
    3424:	f200 80bc 	bhi.w	35a0 <_malloc_r+0x198>
    3428:	f000 fbf8 	bl	3c1c <__malloc_lock>
    342c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
    3430:	f0c0 829c 	bcc.w	396c <_malloc_r+0x564>
    3434:	0a6b      	lsrs	r3, r5, #9
    3436:	f000 80ba 	beq.w	35ae <_malloc_r+0x1a6>
    343a:	2b04      	cmp	r3, #4
    343c:	f200 8183 	bhi.w	3746 <_malloc_r+0x33e>
    3440:	09a8      	lsrs	r0, r5, #6
    3442:	f100 0e39 	add.w	lr, r0, #57	; 0x39
    3446:	ea4f 034e 	mov.w	r3, lr, lsl #1
    344a:	3038      	adds	r0, #56	; 0x38
    344c:	4fc4      	ldr	r7, [pc, #784]	; (3760 <_malloc_r+0x358>)
    344e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    3452:	f1a3 0108 	sub.w	r1, r3, #8
    3456:	685c      	ldr	r4, [r3, #4]
    3458:	42a1      	cmp	r1, r4
    345a:	d107      	bne.n	346c <_malloc_r+0x64>
    345c:	e0ac      	b.n	35b8 <_malloc_r+0x1b0>
    345e:	2a00      	cmp	r2, #0
    3460:	f280 80ac 	bge.w	35bc <_malloc_r+0x1b4>
    3464:	68e4      	ldr	r4, [r4, #12]
    3466:	42a1      	cmp	r1, r4
    3468:	f000 80a6 	beq.w	35b8 <_malloc_r+0x1b0>
    346c:	6863      	ldr	r3, [r4, #4]
    346e:	f023 0303 	bic.w	r3, r3, #3
    3472:	1b5a      	subs	r2, r3, r5
    3474:	2a0f      	cmp	r2, #15
    3476:	ddf2      	ble.n	345e <_malloc_r+0x56>
    3478:	49b9      	ldr	r1, [pc, #740]	; (3760 <_malloc_r+0x358>)
    347a:	693c      	ldr	r4, [r7, #16]
    347c:	f101 0e08 	add.w	lr, r1, #8
    3480:	4574      	cmp	r4, lr
    3482:	f000 81b3 	beq.w	37ec <_malloc_r+0x3e4>
    3486:	6863      	ldr	r3, [r4, #4]
    3488:	f023 0303 	bic.w	r3, r3, #3
    348c:	1b5a      	subs	r2, r3, r5
    348e:	2a0f      	cmp	r2, #15
    3490:	f300 8199 	bgt.w	37c6 <_malloc_r+0x3be>
    3494:	2a00      	cmp	r2, #0
    3496:	f8c1 e014 	str.w	lr, [r1, #20]
    349a:	f8c1 e010 	str.w	lr, [r1, #16]
    349e:	f280 809e 	bge.w	35de <_malloc_r+0x1d6>
    34a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    34a6:	f080 8167 	bcs.w	3778 <_malloc_r+0x370>
    34aa:	08db      	lsrs	r3, r3, #3
    34ac:	f103 0c01 	add.w	ip, r3, #1
    34b0:	2201      	movs	r2, #1
    34b2:	109b      	asrs	r3, r3, #2
    34b4:	fa02 f303 	lsl.w	r3, r2, r3
    34b8:	684a      	ldr	r2, [r1, #4]
    34ba:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
    34be:	f8c4 8008 	str.w	r8, [r4, #8]
    34c2:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
    34c6:	431a      	orrs	r2, r3
    34c8:	f1a9 0308 	sub.w	r3, r9, #8
    34cc:	60e3      	str	r3, [r4, #12]
    34ce:	604a      	str	r2, [r1, #4]
    34d0:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
    34d4:	f8c8 400c 	str.w	r4, [r8, #12]
    34d8:	1083      	asrs	r3, r0, #2
    34da:	2401      	movs	r4, #1
    34dc:	409c      	lsls	r4, r3
    34de:	4294      	cmp	r4, r2
    34e0:	f200 808a 	bhi.w	35f8 <_malloc_r+0x1f0>
    34e4:	4214      	tst	r4, r2
    34e6:	d106      	bne.n	34f6 <_malloc_r+0xee>
    34e8:	f020 0003 	bic.w	r0, r0, #3
    34ec:	0064      	lsls	r4, r4, #1
    34ee:	4214      	tst	r4, r2
    34f0:	f100 0004 	add.w	r0, r0, #4
    34f4:	d0fa      	beq.n	34ec <_malloc_r+0xe4>
    34f6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
    34fa:	46cc      	mov	ip, r9
    34fc:	4680      	mov	r8, r0
    34fe:	f8dc 100c 	ldr.w	r1, [ip, #12]
    3502:	458c      	cmp	ip, r1
    3504:	d107      	bne.n	3516 <_malloc_r+0x10e>
    3506:	e173      	b.n	37f0 <_malloc_r+0x3e8>
    3508:	2a00      	cmp	r2, #0
    350a:	f280 8181 	bge.w	3810 <_malloc_r+0x408>
    350e:	68c9      	ldr	r1, [r1, #12]
    3510:	458c      	cmp	ip, r1
    3512:	f000 816d 	beq.w	37f0 <_malloc_r+0x3e8>
    3516:	684b      	ldr	r3, [r1, #4]
    3518:	f023 0303 	bic.w	r3, r3, #3
    351c:	1b5a      	subs	r2, r3, r5
    351e:	2a0f      	cmp	r2, #15
    3520:	ddf2      	ble.n	3508 <_malloc_r+0x100>
    3522:	460c      	mov	r4, r1
    3524:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    3528:	f854 8f08 	ldr.w	r8, [r4, #8]!
    352c:	194b      	adds	r3, r1, r5
    352e:	f045 0501 	orr.w	r5, r5, #1
    3532:	604d      	str	r5, [r1, #4]
    3534:	f042 0101 	orr.w	r1, r2, #1
    3538:	f8c8 c00c 	str.w	ip, [r8, #12]
    353c:	4630      	mov	r0, r6
    353e:	f8cc 8008 	str.w	r8, [ip, #8]
    3542:	617b      	str	r3, [r7, #20]
    3544:	613b      	str	r3, [r7, #16]
    3546:	f8c3 e00c 	str.w	lr, [r3, #12]
    354a:	f8c3 e008 	str.w	lr, [r3, #8]
    354e:	6059      	str	r1, [r3, #4]
    3550:	509a      	str	r2, [r3, r2]
    3552:	f000 fb65 	bl	3c20 <__malloc_unlock>
    3556:	e01f      	b.n	3598 <_malloc_r+0x190>
    3558:	2910      	cmp	r1, #16
    355a:	d821      	bhi.n	35a0 <_malloc_r+0x198>
    355c:	f000 fb5e 	bl	3c1c <__malloc_lock>
    3560:	2510      	movs	r5, #16
    3562:	2306      	movs	r3, #6
    3564:	2002      	movs	r0, #2
    3566:	4f7e      	ldr	r7, [pc, #504]	; (3760 <_malloc_r+0x358>)
    3568:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    356c:	f1a3 0208 	sub.w	r2, r3, #8
    3570:	685c      	ldr	r4, [r3, #4]
    3572:	4294      	cmp	r4, r2
    3574:	f000 8145 	beq.w	3802 <_malloc_r+0x3fa>
    3578:	6863      	ldr	r3, [r4, #4]
    357a:	68e1      	ldr	r1, [r4, #12]
    357c:	68a5      	ldr	r5, [r4, #8]
    357e:	f023 0303 	bic.w	r3, r3, #3
    3582:	4423      	add	r3, r4
    3584:	4630      	mov	r0, r6
    3586:	685a      	ldr	r2, [r3, #4]
    3588:	60e9      	str	r1, [r5, #12]
    358a:	f042 0201 	orr.w	r2, r2, #1
    358e:	608d      	str	r5, [r1, #8]
    3590:	605a      	str	r2, [r3, #4]
    3592:	f000 fb45 	bl	3c20 <__malloc_unlock>
    3596:	3408      	adds	r4, #8
    3598:	4620      	mov	r0, r4
    359a:	b003      	add	sp, #12
    359c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    35a0:	2400      	movs	r4, #0
    35a2:	230c      	movs	r3, #12
    35a4:	4620      	mov	r0, r4
    35a6:	6033      	str	r3, [r6, #0]
    35a8:	b003      	add	sp, #12
    35aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    35ae:	2380      	movs	r3, #128	; 0x80
    35b0:	f04f 0e40 	mov.w	lr, #64	; 0x40
    35b4:	203f      	movs	r0, #63	; 0x3f
    35b6:	e749      	b.n	344c <_malloc_r+0x44>
    35b8:	4670      	mov	r0, lr
    35ba:	e75d      	b.n	3478 <_malloc_r+0x70>
    35bc:	4423      	add	r3, r4
    35be:	68e1      	ldr	r1, [r4, #12]
    35c0:	685a      	ldr	r2, [r3, #4]
    35c2:	68a5      	ldr	r5, [r4, #8]
    35c4:	f042 0201 	orr.w	r2, r2, #1
    35c8:	60e9      	str	r1, [r5, #12]
    35ca:	4630      	mov	r0, r6
    35cc:	608d      	str	r5, [r1, #8]
    35ce:	605a      	str	r2, [r3, #4]
    35d0:	f000 fb26 	bl	3c20 <__malloc_unlock>
    35d4:	3408      	adds	r4, #8
    35d6:	4620      	mov	r0, r4
    35d8:	b003      	add	sp, #12
    35da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    35de:	4423      	add	r3, r4
    35e0:	4630      	mov	r0, r6
    35e2:	685a      	ldr	r2, [r3, #4]
    35e4:	f042 0201 	orr.w	r2, r2, #1
    35e8:	605a      	str	r2, [r3, #4]
    35ea:	f000 fb19 	bl	3c20 <__malloc_unlock>
    35ee:	3408      	adds	r4, #8
    35f0:	4620      	mov	r0, r4
    35f2:	b003      	add	sp, #12
    35f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    35f8:	68bc      	ldr	r4, [r7, #8]
    35fa:	6863      	ldr	r3, [r4, #4]
    35fc:	f023 0803 	bic.w	r8, r3, #3
    3600:	45a8      	cmp	r8, r5
    3602:	d304      	bcc.n	360e <_malloc_r+0x206>
    3604:	ebc5 0308 	rsb	r3, r5, r8
    3608:	2b0f      	cmp	r3, #15
    360a:	f300 808c 	bgt.w	3726 <_malloc_r+0x31e>
    360e:	4b55      	ldr	r3, [pc, #340]	; (3764 <_malloc_r+0x35c>)
    3610:	f8df 9160 	ldr.w	r9, [pc, #352]	; 3774 <_malloc_r+0x36c>
    3614:	681a      	ldr	r2, [r3, #0]
    3616:	f8d9 3000 	ldr.w	r3, [r9]
    361a:	3301      	adds	r3, #1
    361c:	442a      	add	r2, r5
    361e:	eb04 0a08 	add.w	sl, r4, r8
    3622:	f000 8160 	beq.w	38e6 <_malloc_r+0x4de>
    3626:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    362a:	320f      	adds	r2, #15
    362c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
    3630:	f022 020f 	bic.w	r2, r2, #15
    3634:	4611      	mov	r1, r2
    3636:	4630      	mov	r0, r6
    3638:	9201      	str	r2, [sp, #4]
    363a:	f000 fce3 	bl	4004 <_sbrk_r>
    363e:	f1b0 3fff 	cmp.w	r0, #4294967295
    3642:	4683      	mov	fp, r0
    3644:	9a01      	ldr	r2, [sp, #4]
    3646:	f000 8158 	beq.w	38fa <_malloc_r+0x4f2>
    364a:	4582      	cmp	sl, r0
    364c:	f200 80fc 	bhi.w	3848 <_malloc_r+0x440>
    3650:	4b45      	ldr	r3, [pc, #276]	; (3768 <_malloc_r+0x360>)
    3652:	6819      	ldr	r1, [r3, #0]
    3654:	45da      	cmp	sl, fp
    3656:	4411      	add	r1, r2
    3658:	6019      	str	r1, [r3, #0]
    365a:	f000 8153 	beq.w	3904 <_malloc_r+0x4fc>
    365e:	f8d9 0000 	ldr.w	r0, [r9]
    3662:	f8df e110 	ldr.w	lr, [pc, #272]	; 3774 <_malloc_r+0x36c>
    3666:	3001      	adds	r0, #1
    3668:	bf1b      	ittet	ne
    366a:	ebca 0a0b 	rsbne	sl, sl, fp
    366e:	4451      	addne	r1, sl
    3670:	f8ce b000 	streq.w	fp, [lr]
    3674:	6019      	strne	r1, [r3, #0]
    3676:	f01b 0107 	ands.w	r1, fp, #7
    367a:	f000 8117 	beq.w	38ac <_malloc_r+0x4a4>
    367e:	f1c1 0008 	rsb	r0, r1, #8
    3682:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
    3686:	4483      	add	fp, r0
    3688:	3108      	adds	r1, #8
    368a:	445a      	add	r2, fp
    368c:	f3c2 020b 	ubfx	r2, r2, #0, #12
    3690:	ebc2 0901 	rsb	r9, r2, r1
    3694:	4649      	mov	r1, r9
    3696:	4630      	mov	r0, r6
    3698:	9301      	str	r3, [sp, #4]
    369a:	f000 fcb3 	bl	4004 <_sbrk_r>
    369e:	1c43      	adds	r3, r0, #1
    36a0:	9b01      	ldr	r3, [sp, #4]
    36a2:	f000 813f 	beq.w	3924 <_malloc_r+0x51c>
    36a6:	ebcb 0200 	rsb	r2, fp, r0
    36aa:	444a      	add	r2, r9
    36ac:	f042 0201 	orr.w	r2, r2, #1
    36b0:	6819      	ldr	r1, [r3, #0]
    36b2:	f8c7 b008 	str.w	fp, [r7, #8]
    36b6:	4449      	add	r1, r9
    36b8:	42bc      	cmp	r4, r7
    36ba:	f8cb 2004 	str.w	r2, [fp, #4]
    36be:	6019      	str	r1, [r3, #0]
    36c0:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 3768 <_malloc_r+0x360>
    36c4:	d016      	beq.n	36f4 <_malloc_r+0x2ec>
    36c6:	f1b8 0f0f 	cmp.w	r8, #15
    36ca:	f240 80fd 	bls.w	38c8 <_malloc_r+0x4c0>
    36ce:	6862      	ldr	r2, [r4, #4]
    36d0:	f1a8 030c 	sub.w	r3, r8, #12
    36d4:	f023 0307 	bic.w	r3, r3, #7
    36d8:	18e0      	adds	r0, r4, r3
    36da:	f002 0201 	and.w	r2, r2, #1
    36de:	f04f 0e05 	mov.w	lr, #5
    36e2:	431a      	orrs	r2, r3
    36e4:	2b0f      	cmp	r3, #15
    36e6:	6062      	str	r2, [r4, #4]
    36e8:	f8c0 e004 	str.w	lr, [r0, #4]
    36ec:	f8c0 e008 	str.w	lr, [r0, #8]
    36f0:	f200 811c 	bhi.w	392c <_malloc_r+0x524>
    36f4:	4b1d      	ldr	r3, [pc, #116]	; (376c <_malloc_r+0x364>)
    36f6:	68bc      	ldr	r4, [r7, #8]
    36f8:	681a      	ldr	r2, [r3, #0]
    36fa:	4291      	cmp	r1, r2
    36fc:	bf88      	it	hi
    36fe:	6019      	strhi	r1, [r3, #0]
    3700:	4b1b      	ldr	r3, [pc, #108]	; (3770 <_malloc_r+0x368>)
    3702:	681a      	ldr	r2, [r3, #0]
    3704:	4291      	cmp	r1, r2
    3706:	6862      	ldr	r2, [r4, #4]
    3708:	bf88      	it	hi
    370a:	6019      	strhi	r1, [r3, #0]
    370c:	f022 0203 	bic.w	r2, r2, #3
    3710:	4295      	cmp	r5, r2
    3712:	eba2 0305 	sub.w	r3, r2, r5
    3716:	d801      	bhi.n	371c <_malloc_r+0x314>
    3718:	2b0f      	cmp	r3, #15
    371a:	dc04      	bgt.n	3726 <_malloc_r+0x31e>
    371c:	4630      	mov	r0, r6
    371e:	f000 fa7f 	bl	3c20 <__malloc_unlock>
    3722:	2400      	movs	r4, #0
    3724:	e738      	b.n	3598 <_malloc_r+0x190>
    3726:	1962      	adds	r2, r4, r5
    3728:	f043 0301 	orr.w	r3, r3, #1
    372c:	f045 0501 	orr.w	r5, r5, #1
    3730:	6065      	str	r5, [r4, #4]
    3732:	4630      	mov	r0, r6
    3734:	60ba      	str	r2, [r7, #8]
    3736:	6053      	str	r3, [r2, #4]
    3738:	f000 fa72 	bl	3c20 <__malloc_unlock>
    373c:	3408      	adds	r4, #8
    373e:	4620      	mov	r0, r4
    3740:	b003      	add	sp, #12
    3742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3746:	2b14      	cmp	r3, #20
    3748:	d971      	bls.n	382e <_malloc_r+0x426>
    374a:	2b54      	cmp	r3, #84	; 0x54
    374c:	f200 80a4 	bhi.w	3898 <_malloc_r+0x490>
    3750:	0b28      	lsrs	r0, r5, #12
    3752:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
    3756:	ea4f 034e 	mov.w	r3, lr, lsl #1
    375a:	306e      	adds	r0, #110	; 0x6e
    375c:	e676      	b.n	344c <_malloc_r+0x44>
    375e:	bf00      	nop
    3760:	20000480 	.word	0x20000480
    3764:	200008f4 	.word	0x200008f4
    3768:	200008f8 	.word	0x200008f8
    376c:	200008f0 	.word	0x200008f0
    3770:	200008ec 	.word	0x200008ec
    3774:	2000088c 	.word	0x2000088c
    3778:	0a5a      	lsrs	r2, r3, #9
    377a:	2a04      	cmp	r2, #4
    377c:	d95e      	bls.n	383c <_malloc_r+0x434>
    377e:	2a14      	cmp	r2, #20
    3780:	f200 80b3 	bhi.w	38ea <_malloc_r+0x4e2>
    3784:	f102 015c 	add.w	r1, r2, #92	; 0x5c
    3788:	0049      	lsls	r1, r1, #1
    378a:	325b      	adds	r2, #91	; 0x5b
    378c:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
    3790:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
    3794:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 3974 <_malloc_r+0x56c>
    3798:	f1ac 0c08 	sub.w	ip, ip, #8
    379c:	458c      	cmp	ip, r1
    379e:	f000 8088 	beq.w	38b2 <_malloc_r+0x4aa>
    37a2:	684a      	ldr	r2, [r1, #4]
    37a4:	f022 0203 	bic.w	r2, r2, #3
    37a8:	4293      	cmp	r3, r2
    37aa:	d202      	bcs.n	37b2 <_malloc_r+0x3aa>
    37ac:	6889      	ldr	r1, [r1, #8]
    37ae:	458c      	cmp	ip, r1
    37b0:	d1f7      	bne.n	37a2 <_malloc_r+0x39a>
    37b2:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    37b6:	687a      	ldr	r2, [r7, #4]
    37b8:	f8c4 c00c 	str.w	ip, [r4, #12]
    37bc:	60a1      	str	r1, [r4, #8]
    37be:	f8cc 4008 	str.w	r4, [ip, #8]
    37c2:	60cc      	str	r4, [r1, #12]
    37c4:	e688      	b.n	34d8 <_malloc_r+0xd0>
    37c6:	1963      	adds	r3, r4, r5
    37c8:	f042 0701 	orr.w	r7, r2, #1
    37cc:	f045 0501 	orr.w	r5, r5, #1
    37d0:	6065      	str	r5, [r4, #4]
    37d2:	4630      	mov	r0, r6
    37d4:	614b      	str	r3, [r1, #20]
    37d6:	610b      	str	r3, [r1, #16]
    37d8:	f8c3 e00c 	str.w	lr, [r3, #12]
    37dc:	f8c3 e008 	str.w	lr, [r3, #8]
    37e0:	605f      	str	r7, [r3, #4]
    37e2:	509a      	str	r2, [r3, r2]
    37e4:	3408      	adds	r4, #8
    37e6:	f000 fa1b 	bl	3c20 <__malloc_unlock>
    37ea:	e6d5      	b.n	3598 <_malloc_r+0x190>
    37ec:	684a      	ldr	r2, [r1, #4]
    37ee:	e673      	b.n	34d8 <_malloc_r+0xd0>
    37f0:	f108 0801 	add.w	r8, r8, #1
    37f4:	f018 0f03 	tst.w	r8, #3
    37f8:	f10c 0c08 	add.w	ip, ip, #8
    37fc:	f47f ae7f 	bne.w	34fe <_malloc_r+0xf6>
    3800:	e030      	b.n	3864 <_malloc_r+0x45c>
    3802:	68dc      	ldr	r4, [r3, #12]
    3804:	42a3      	cmp	r3, r4
    3806:	bf08      	it	eq
    3808:	3002      	addeq	r0, #2
    380a:	f43f ae35 	beq.w	3478 <_malloc_r+0x70>
    380e:	e6b3      	b.n	3578 <_malloc_r+0x170>
    3810:	440b      	add	r3, r1
    3812:	460c      	mov	r4, r1
    3814:	685a      	ldr	r2, [r3, #4]
    3816:	68c9      	ldr	r1, [r1, #12]
    3818:	f854 5f08 	ldr.w	r5, [r4, #8]!
    381c:	f042 0201 	orr.w	r2, r2, #1
    3820:	605a      	str	r2, [r3, #4]
    3822:	4630      	mov	r0, r6
    3824:	60e9      	str	r1, [r5, #12]
    3826:	608d      	str	r5, [r1, #8]
    3828:	f000 f9fa 	bl	3c20 <__malloc_unlock>
    382c:	e6b4      	b.n	3598 <_malloc_r+0x190>
    382e:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
    3832:	f103 005b 	add.w	r0, r3, #91	; 0x5b
    3836:	ea4f 034e 	mov.w	r3, lr, lsl #1
    383a:	e607      	b.n	344c <_malloc_r+0x44>
    383c:	099a      	lsrs	r2, r3, #6
    383e:	f102 0139 	add.w	r1, r2, #57	; 0x39
    3842:	0049      	lsls	r1, r1, #1
    3844:	3238      	adds	r2, #56	; 0x38
    3846:	e7a1      	b.n	378c <_malloc_r+0x384>
    3848:	42bc      	cmp	r4, r7
    384a:	4b4a      	ldr	r3, [pc, #296]	; (3974 <_malloc_r+0x56c>)
    384c:	f43f af00 	beq.w	3650 <_malloc_r+0x248>
    3850:	689c      	ldr	r4, [r3, #8]
    3852:	6862      	ldr	r2, [r4, #4]
    3854:	f022 0203 	bic.w	r2, r2, #3
    3858:	e75a      	b.n	3710 <_malloc_r+0x308>
    385a:	f859 3908 	ldr.w	r3, [r9], #-8
    385e:	4599      	cmp	r9, r3
    3860:	f040 8082 	bne.w	3968 <_malloc_r+0x560>
    3864:	f010 0f03 	tst.w	r0, #3
    3868:	f100 30ff 	add.w	r0, r0, #4294967295
    386c:	d1f5      	bne.n	385a <_malloc_r+0x452>
    386e:	687b      	ldr	r3, [r7, #4]
    3870:	ea23 0304 	bic.w	r3, r3, r4
    3874:	607b      	str	r3, [r7, #4]
    3876:	0064      	lsls	r4, r4, #1
    3878:	429c      	cmp	r4, r3
    387a:	f63f aebd 	bhi.w	35f8 <_malloc_r+0x1f0>
    387e:	2c00      	cmp	r4, #0
    3880:	f43f aeba 	beq.w	35f8 <_malloc_r+0x1f0>
    3884:	421c      	tst	r4, r3
    3886:	4640      	mov	r0, r8
    3888:	f47f ae35 	bne.w	34f6 <_malloc_r+0xee>
    388c:	0064      	lsls	r4, r4, #1
    388e:	421c      	tst	r4, r3
    3890:	f100 0004 	add.w	r0, r0, #4
    3894:	d0fa      	beq.n	388c <_malloc_r+0x484>
    3896:	e62e      	b.n	34f6 <_malloc_r+0xee>
    3898:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
    389c:	d818      	bhi.n	38d0 <_malloc_r+0x4c8>
    389e:	0be8      	lsrs	r0, r5, #15
    38a0:	f100 0e78 	add.w	lr, r0, #120	; 0x78
    38a4:	ea4f 034e 	mov.w	r3, lr, lsl #1
    38a8:	3077      	adds	r0, #119	; 0x77
    38aa:	e5cf      	b.n	344c <_malloc_r+0x44>
    38ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    38b0:	e6eb      	b.n	368a <_malloc_r+0x282>
    38b2:	2101      	movs	r1, #1
    38b4:	f8d8 3004 	ldr.w	r3, [r8, #4]
    38b8:	1092      	asrs	r2, r2, #2
    38ba:	fa01 f202 	lsl.w	r2, r1, r2
    38be:	431a      	orrs	r2, r3
    38c0:	f8c8 2004 	str.w	r2, [r8, #4]
    38c4:	4661      	mov	r1, ip
    38c6:	e777      	b.n	37b8 <_malloc_r+0x3b0>
    38c8:	2301      	movs	r3, #1
    38ca:	f8cb 3004 	str.w	r3, [fp, #4]
    38ce:	e725      	b.n	371c <_malloc_r+0x314>
    38d0:	f240 5254 	movw	r2, #1364	; 0x554
    38d4:	4293      	cmp	r3, r2
    38d6:	d820      	bhi.n	391a <_malloc_r+0x512>
    38d8:	0ca8      	lsrs	r0, r5, #18
    38da:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
    38de:	ea4f 034e 	mov.w	r3, lr, lsl #1
    38e2:	307c      	adds	r0, #124	; 0x7c
    38e4:	e5b2      	b.n	344c <_malloc_r+0x44>
    38e6:	3210      	adds	r2, #16
    38e8:	e6a4      	b.n	3634 <_malloc_r+0x22c>
    38ea:	2a54      	cmp	r2, #84	; 0x54
    38ec:	d826      	bhi.n	393c <_malloc_r+0x534>
    38ee:	0b1a      	lsrs	r2, r3, #12
    38f0:	f102 016f 	add.w	r1, r2, #111	; 0x6f
    38f4:	0049      	lsls	r1, r1, #1
    38f6:	326e      	adds	r2, #110	; 0x6e
    38f8:	e748      	b.n	378c <_malloc_r+0x384>
    38fa:	68bc      	ldr	r4, [r7, #8]
    38fc:	6862      	ldr	r2, [r4, #4]
    38fe:	f022 0203 	bic.w	r2, r2, #3
    3902:	e705      	b.n	3710 <_malloc_r+0x308>
    3904:	f3ca 000b 	ubfx	r0, sl, #0, #12
    3908:	2800      	cmp	r0, #0
    390a:	f47f aea8 	bne.w	365e <_malloc_r+0x256>
    390e:	4442      	add	r2, r8
    3910:	68bb      	ldr	r3, [r7, #8]
    3912:	f042 0201 	orr.w	r2, r2, #1
    3916:	605a      	str	r2, [r3, #4]
    3918:	e6ec      	b.n	36f4 <_malloc_r+0x2ec>
    391a:	23fe      	movs	r3, #254	; 0xfe
    391c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
    3920:	207e      	movs	r0, #126	; 0x7e
    3922:	e593      	b.n	344c <_malloc_r+0x44>
    3924:	2201      	movs	r2, #1
    3926:	f04f 0900 	mov.w	r9, #0
    392a:	e6c1      	b.n	36b0 <_malloc_r+0x2a8>
    392c:	f104 0108 	add.w	r1, r4, #8
    3930:	4630      	mov	r0, r6
    3932:	f7ff fa4f 	bl	2dd4 <_free_r>
    3936:	f8d9 1000 	ldr.w	r1, [r9]
    393a:	e6db      	b.n	36f4 <_malloc_r+0x2ec>
    393c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    3940:	d805      	bhi.n	394e <_malloc_r+0x546>
    3942:	0bda      	lsrs	r2, r3, #15
    3944:	f102 0178 	add.w	r1, r2, #120	; 0x78
    3948:	0049      	lsls	r1, r1, #1
    394a:	3277      	adds	r2, #119	; 0x77
    394c:	e71e      	b.n	378c <_malloc_r+0x384>
    394e:	f240 5154 	movw	r1, #1364	; 0x554
    3952:	428a      	cmp	r2, r1
    3954:	d805      	bhi.n	3962 <_malloc_r+0x55a>
    3956:	0c9a      	lsrs	r2, r3, #18
    3958:	f102 017d 	add.w	r1, r2, #125	; 0x7d
    395c:	0049      	lsls	r1, r1, #1
    395e:	327c      	adds	r2, #124	; 0x7c
    3960:	e714      	b.n	378c <_malloc_r+0x384>
    3962:	21fe      	movs	r1, #254	; 0xfe
    3964:	227e      	movs	r2, #126	; 0x7e
    3966:	e711      	b.n	378c <_malloc_r+0x384>
    3968:	687b      	ldr	r3, [r7, #4]
    396a:	e784      	b.n	3876 <_malloc_r+0x46e>
    396c:	08e8      	lsrs	r0, r5, #3
    396e:	1c43      	adds	r3, r0, #1
    3970:	005b      	lsls	r3, r3, #1
    3972:	e5f8      	b.n	3566 <_malloc_r+0x15e>
    3974:	20000480 	.word	0x20000480
	...

00003980 <memchr>:
    3980:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    3984:	2a10      	cmp	r2, #16
    3986:	db2b      	blt.n	39e0 <memchr+0x60>
    3988:	f010 0f07 	tst.w	r0, #7
    398c:	d008      	beq.n	39a0 <memchr+0x20>
    398e:	f810 3b01 	ldrb.w	r3, [r0], #1
    3992:	3a01      	subs	r2, #1
    3994:	428b      	cmp	r3, r1
    3996:	d02d      	beq.n	39f4 <memchr+0x74>
    3998:	f010 0f07 	tst.w	r0, #7
    399c:	b342      	cbz	r2, 39f0 <memchr+0x70>
    399e:	d1f6      	bne.n	398e <memchr+0xe>
    39a0:	b4f0      	push	{r4, r5, r6, r7}
    39a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    39a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    39aa:	f022 0407 	bic.w	r4, r2, #7
    39ae:	f07f 0700 	mvns.w	r7, #0
    39b2:	2300      	movs	r3, #0
    39b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    39b8:	3c08      	subs	r4, #8
    39ba:	ea85 0501 	eor.w	r5, r5, r1
    39be:	ea86 0601 	eor.w	r6, r6, r1
    39c2:	fa85 f547 	uadd8	r5, r5, r7
    39c6:	faa3 f587 	sel	r5, r3, r7
    39ca:	fa86 f647 	uadd8	r6, r6, r7
    39ce:	faa5 f687 	sel	r6, r5, r7
    39d2:	b98e      	cbnz	r6, 39f8 <memchr+0x78>
    39d4:	d1ee      	bne.n	39b4 <memchr+0x34>
    39d6:	bcf0      	pop	{r4, r5, r6, r7}
    39d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    39dc:	f002 0207 	and.w	r2, r2, #7
    39e0:	b132      	cbz	r2, 39f0 <memchr+0x70>
    39e2:	f810 3b01 	ldrb.w	r3, [r0], #1
    39e6:	3a01      	subs	r2, #1
    39e8:	ea83 0301 	eor.w	r3, r3, r1
    39ec:	b113      	cbz	r3, 39f4 <memchr+0x74>
    39ee:	d1f8      	bne.n	39e2 <memchr+0x62>
    39f0:	2000      	movs	r0, #0
    39f2:	4770      	bx	lr
    39f4:	3801      	subs	r0, #1
    39f6:	4770      	bx	lr
    39f8:	2d00      	cmp	r5, #0
    39fa:	bf06      	itte	eq
    39fc:	4635      	moveq	r5, r6
    39fe:	3803      	subeq	r0, #3
    3a00:	3807      	subne	r0, #7
    3a02:	f015 0f01 	tst.w	r5, #1
    3a06:	d107      	bne.n	3a18 <memchr+0x98>
    3a08:	3001      	adds	r0, #1
    3a0a:	f415 7f80 	tst.w	r5, #256	; 0x100
    3a0e:	bf02      	ittt	eq
    3a10:	3001      	addeq	r0, #1
    3a12:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    3a16:	3001      	addeq	r0, #1
    3a18:	bcf0      	pop	{r4, r5, r6, r7}
    3a1a:	3801      	subs	r0, #1
    3a1c:	4770      	bx	lr
    3a1e:	bf00      	nop

00003a20 <memcpy>:
    3a20:	4684      	mov	ip, r0
    3a22:	ea41 0300 	orr.w	r3, r1, r0
    3a26:	f013 0303 	ands.w	r3, r3, #3
    3a2a:	d16d      	bne.n	3b08 <memcpy+0xe8>
    3a2c:	3a40      	subs	r2, #64	; 0x40
    3a2e:	d341      	bcc.n	3ab4 <memcpy+0x94>
    3a30:	f851 3b04 	ldr.w	r3, [r1], #4
    3a34:	f840 3b04 	str.w	r3, [r0], #4
    3a38:	f851 3b04 	ldr.w	r3, [r1], #4
    3a3c:	f840 3b04 	str.w	r3, [r0], #4
    3a40:	f851 3b04 	ldr.w	r3, [r1], #4
    3a44:	f840 3b04 	str.w	r3, [r0], #4
    3a48:	f851 3b04 	ldr.w	r3, [r1], #4
    3a4c:	f840 3b04 	str.w	r3, [r0], #4
    3a50:	f851 3b04 	ldr.w	r3, [r1], #4
    3a54:	f840 3b04 	str.w	r3, [r0], #4
    3a58:	f851 3b04 	ldr.w	r3, [r1], #4
    3a5c:	f840 3b04 	str.w	r3, [r0], #4
    3a60:	f851 3b04 	ldr.w	r3, [r1], #4
    3a64:	f840 3b04 	str.w	r3, [r0], #4
    3a68:	f851 3b04 	ldr.w	r3, [r1], #4
    3a6c:	f840 3b04 	str.w	r3, [r0], #4
    3a70:	f851 3b04 	ldr.w	r3, [r1], #4
    3a74:	f840 3b04 	str.w	r3, [r0], #4
    3a78:	f851 3b04 	ldr.w	r3, [r1], #4
    3a7c:	f840 3b04 	str.w	r3, [r0], #4
    3a80:	f851 3b04 	ldr.w	r3, [r1], #4
    3a84:	f840 3b04 	str.w	r3, [r0], #4
    3a88:	f851 3b04 	ldr.w	r3, [r1], #4
    3a8c:	f840 3b04 	str.w	r3, [r0], #4
    3a90:	f851 3b04 	ldr.w	r3, [r1], #4
    3a94:	f840 3b04 	str.w	r3, [r0], #4
    3a98:	f851 3b04 	ldr.w	r3, [r1], #4
    3a9c:	f840 3b04 	str.w	r3, [r0], #4
    3aa0:	f851 3b04 	ldr.w	r3, [r1], #4
    3aa4:	f840 3b04 	str.w	r3, [r0], #4
    3aa8:	f851 3b04 	ldr.w	r3, [r1], #4
    3aac:	f840 3b04 	str.w	r3, [r0], #4
    3ab0:	3a40      	subs	r2, #64	; 0x40
    3ab2:	d2bd      	bcs.n	3a30 <memcpy+0x10>
    3ab4:	3230      	adds	r2, #48	; 0x30
    3ab6:	d311      	bcc.n	3adc <memcpy+0xbc>
    3ab8:	f851 3b04 	ldr.w	r3, [r1], #4
    3abc:	f840 3b04 	str.w	r3, [r0], #4
    3ac0:	f851 3b04 	ldr.w	r3, [r1], #4
    3ac4:	f840 3b04 	str.w	r3, [r0], #4
    3ac8:	f851 3b04 	ldr.w	r3, [r1], #4
    3acc:	f840 3b04 	str.w	r3, [r0], #4
    3ad0:	f851 3b04 	ldr.w	r3, [r1], #4
    3ad4:	f840 3b04 	str.w	r3, [r0], #4
    3ad8:	3a10      	subs	r2, #16
    3ada:	d2ed      	bcs.n	3ab8 <memcpy+0x98>
    3adc:	320c      	adds	r2, #12
    3ade:	d305      	bcc.n	3aec <memcpy+0xcc>
    3ae0:	f851 3b04 	ldr.w	r3, [r1], #4
    3ae4:	f840 3b04 	str.w	r3, [r0], #4
    3ae8:	3a04      	subs	r2, #4
    3aea:	d2f9      	bcs.n	3ae0 <memcpy+0xc0>
    3aec:	3204      	adds	r2, #4
    3aee:	d008      	beq.n	3b02 <memcpy+0xe2>
    3af0:	07d2      	lsls	r2, r2, #31
    3af2:	bf1c      	itt	ne
    3af4:	f811 3b01 	ldrbne.w	r3, [r1], #1
    3af8:	f800 3b01 	strbne.w	r3, [r0], #1
    3afc:	d301      	bcc.n	3b02 <memcpy+0xe2>
    3afe:	880b      	ldrh	r3, [r1, #0]
    3b00:	8003      	strh	r3, [r0, #0]
    3b02:	4660      	mov	r0, ip
    3b04:	4770      	bx	lr
    3b06:	bf00      	nop
    3b08:	2a08      	cmp	r2, #8
    3b0a:	d313      	bcc.n	3b34 <memcpy+0x114>
    3b0c:	078b      	lsls	r3, r1, #30
    3b0e:	d08d      	beq.n	3a2c <memcpy+0xc>
    3b10:	f010 0303 	ands.w	r3, r0, #3
    3b14:	d08a      	beq.n	3a2c <memcpy+0xc>
    3b16:	f1c3 0304 	rsb	r3, r3, #4
    3b1a:	1ad2      	subs	r2, r2, r3
    3b1c:	07db      	lsls	r3, r3, #31
    3b1e:	bf1c      	itt	ne
    3b20:	f811 3b01 	ldrbne.w	r3, [r1], #1
    3b24:	f800 3b01 	strbne.w	r3, [r0], #1
    3b28:	d380      	bcc.n	3a2c <memcpy+0xc>
    3b2a:	f831 3b02 	ldrh.w	r3, [r1], #2
    3b2e:	f820 3b02 	strh.w	r3, [r0], #2
    3b32:	e77b      	b.n	3a2c <memcpy+0xc>
    3b34:	3a04      	subs	r2, #4
    3b36:	d3d9      	bcc.n	3aec <memcpy+0xcc>
    3b38:	3a01      	subs	r2, #1
    3b3a:	f811 3b01 	ldrb.w	r3, [r1], #1
    3b3e:	f800 3b01 	strb.w	r3, [r0], #1
    3b42:	d2f9      	bcs.n	3b38 <memcpy+0x118>
    3b44:	780b      	ldrb	r3, [r1, #0]
    3b46:	7003      	strb	r3, [r0, #0]
    3b48:	784b      	ldrb	r3, [r1, #1]
    3b4a:	7043      	strb	r3, [r0, #1]
    3b4c:	788b      	ldrb	r3, [r1, #2]
    3b4e:	7083      	strb	r3, [r0, #2]
    3b50:	4660      	mov	r0, ip
    3b52:	4770      	bx	lr

00003b54 <memmove>:
    3b54:	4288      	cmp	r0, r1
    3b56:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b58:	d90d      	bls.n	3b76 <memmove+0x22>
    3b5a:	188b      	adds	r3, r1, r2
    3b5c:	4298      	cmp	r0, r3
    3b5e:	d20a      	bcs.n	3b76 <memmove+0x22>
    3b60:	1881      	adds	r1, r0, r2
    3b62:	2a00      	cmp	r2, #0
    3b64:	d051      	beq.n	3c0a <memmove+0xb6>
    3b66:	1a9a      	subs	r2, r3, r2
    3b68:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    3b6c:	f801 4d01 	strb.w	r4, [r1, #-1]!
    3b70:	4293      	cmp	r3, r2
    3b72:	d1f9      	bne.n	3b68 <memmove+0x14>
    3b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b76:	2a0f      	cmp	r2, #15
    3b78:	d948      	bls.n	3c0c <memmove+0xb8>
    3b7a:	ea41 0300 	orr.w	r3, r1, r0
    3b7e:	079b      	lsls	r3, r3, #30
    3b80:	d146      	bne.n	3c10 <memmove+0xbc>
    3b82:	f100 0410 	add.w	r4, r0, #16
    3b86:	f101 0310 	add.w	r3, r1, #16
    3b8a:	4615      	mov	r5, r2
    3b8c:	f853 6c10 	ldr.w	r6, [r3, #-16]
    3b90:	f844 6c10 	str.w	r6, [r4, #-16]
    3b94:	f853 6c0c 	ldr.w	r6, [r3, #-12]
    3b98:	f844 6c0c 	str.w	r6, [r4, #-12]
    3b9c:	f853 6c08 	ldr.w	r6, [r3, #-8]
    3ba0:	f844 6c08 	str.w	r6, [r4, #-8]
    3ba4:	3d10      	subs	r5, #16
    3ba6:	f853 6c04 	ldr.w	r6, [r3, #-4]
    3baa:	f844 6c04 	str.w	r6, [r4, #-4]
    3bae:	2d0f      	cmp	r5, #15
    3bb0:	f103 0310 	add.w	r3, r3, #16
    3bb4:	f104 0410 	add.w	r4, r4, #16
    3bb8:	d8e8      	bhi.n	3b8c <memmove+0x38>
    3bba:	f1a2 0310 	sub.w	r3, r2, #16
    3bbe:	f023 030f 	bic.w	r3, r3, #15
    3bc2:	f002 0e0f 	and.w	lr, r2, #15
    3bc6:	3310      	adds	r3, #16
    3bc8:	f1be 0f03 	cmp.w	lr, #3
    3bcc:	4419      	add	r1, r3
    3bce:	4403      	add	r3, r0
    3bd0:	d921      	bls.n	3c16 <memmove+0xc2>
    3bd2:	1f1e      	subs	r6, r3, #4
    3bd4:	460d      	mov	r5, r1
    3bd6:	4674      	mov	r4, lr
    3bd8:	3c04      	subs	r4, #4
    3bda:	f855 7b04 	ldr.w	r7, [r5], #4
    3bde:	f846 7f04 	str.w	r7, [r6, #4]!
    3be2:	2c03      	cmp	r4, #3
    3be4:	d8f8      	bhi.n	3bd8 <memmove+0x84>
    3be6:	f1ae 0404 	sub.w	r4, lr, #4
    3bea:	f024 0403 	bic.w	r4, r4, #3
    3bee:	3404      	adds	r4, #4
    3bf0:	4423      	add	r3, r4
    3bf2:	4421      	add	r1, r4
    3bf4:	f002 0203 	and.w	r2, r2, #3
    3bf8:	b162      	cbz	r2, 3c14 <memmove+0xc0>
    3bfa:	3b01      	subs	r3, #1
    3bfc:	440a      	add	r2, r1
    3bfe:	f811 4b01 	ldrb.w	r4, [r1], #1
    3c02:	f803 4f01 	strb.w	r4, [r3, #1]!
    3c06:	428a      	cmp	r2, r1
    3c08:	d1f9      	bne.n	3bfe <memmove+0xaa>
    3c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c0c:	4603      	mov	r3, r0
    3c0e:	e7f3      	b.n	3bf8 <memmove+0xa4>
    3c10:	4603      	mov	r3, r0
    3c12:	e7f2      	b.n	3bfa <memmove+0xa6>
    3c14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c16:	4672      	mov	r2, lr
    3c18:	e7ee      	b.n	3bf8 <memmove+0xa4>
    3c1a:	bf00      	nop

00003c1c <__malloc_lock>:
    3c1c:	4770      	bx	lr
    3c1e:	bf00      	nop

00003c20 <__malloc_unlock>:
    3c20:	4770      	bx	lr
    3c22:	bf00      	nop

00003c24 <_realloc_r>:
    3c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3c28:	4617      	mov	r7, r2
    3c2a:	b083      	sub	sp, #12
    3c2c:	2900      	cmp	r1, #0
    3c2e:	f000 80c1 	beq.w	3db4 <_realloc_r+0x190>
    3c32:	460e      	mov	r6, r1
    3c34:	4681      	mov	r9, r0
    3c36:	f107 050b 	add.w	r5, r7, #11
    3c3a:	f7ff ffef 	bl	3c1c <__malloc_lock>
    3c3e:	f856 ec04 	ldr.w	lr, [r6, #-4]
    3c42:	2d16      	cmp	r5, #22
    3c44:	f02e 0403 	bic.w	r4, lr, #3
    3c48:	f1a6 0808 	sub.w	r8, r6, #8
    3c4c:	d840      	bhi.n	3cd0 <_realloc_r+0xac>
    3c4e:	2210      	movs	r2, #16
    3c50:	4615      	mov	r5, r2
    3c52:	42af      	cmp	r7, r5
    3c54:	d841      	bhi.n	3cda <_realloc_r+0xb6>
    3c56:	4294      	cmp	r4, r2
    3c58:	da75      	bge.n	3d46 <_realloc_r+0x122>
    3c5a:	4bc9      	ldr	r3, [pc, #804]	; (3f80 <_realloc_r+0x35c>)
    3c5c:	6899      	ldr	r1, [r3, #8]
    3c5e:	eb08 0004 	add.w	r0, r8, r4
    3c62:	4288      	cmp	r0, r1
    3c64:	6841      	ldr	r1, [r0, #4]
    3c66:	f000 80d9 	beq.w	3e1c <_realloc_r+0x1f8>
    3c6a:	f021 0301 	bic.w	r3, r1, #1
    3c6e:	4403      	add	r3, r0
    3c70:	685b      	ldr	r3, [r3, #4]
    3c72:	07db      	lsls	r3, r3, #31
    3c74:	d57d      	bpl.n	3d72 <_realloc_r+0x14e>
    3c76:	f01e 0f01 	tst.w	lr, #1
    3c7a:	d035      	beq.n	3ce8 <_realloc_r+0xc4>
    3c7c:	4639      	mov	r1, r7
    3c7e:	4648      	mov	r0, r9
    3c80:	f7ff fbc2 	bl	3408 <_malloc_r>
    3c84:	4607      	mov	r7, r0
    3c86:	b1e0      	cbz	r0, 3cc2 <_realloc_r+0x9e>
    3c88:	f856 3c04 	ldr.w	r3, [r6, #-4]
    3c8c:	f023 0301 	bic.w	r3, r3, #1
    3c90:	4443      	add	r3, r8
    3c92:	f1a0 0208 	sub.w	r2, r0, #8
    3c96:	429a      	cmp	r2, r3
    3c98:	f000 8144 	beq.w	3f24 <_realloc_r+0x300>
    3c9c:	1f22      	subs	r2, r4, #4
    3c9e:	2a24      	cmp	r2, #36	; 0x24
    3ca0:	f200 8131 	bhi.w	3f06 <_realloc_r+0x2e2>
    3ca4:	2a13      	cmp	r2, #19
    3ca6:	f200 8104 	bhi.w	3eb2 <_realloc_r+0x28e>
    3caa:	4603      	mov	r3, r0
    3cac:	4632      	mov	r2, r6
    3cae:	6811      	ldr	r1, [r2, #0]
    3cb0:	6019      	str	r1, [r3, #0]
    3cb2:	6851      	ldr	r1, [r2, #4]
    3cb4:	6059      	str	r1, [r3, #4]
    3cb6:	6892      	ldr	r2, [r2, #8]
    3cb8:	609a      	str	r2, [r3, #8]
    3cba:	4631      	mov	r1, r6
    3cbc:	4648      	mov	r0, r9
    3cbe:	f7ff f889 	bl	2dd4 <_free_r>
    3cc2:	4648      	mov	r0, r9
    3cc4:	f7ff ffac 	bl	3c20 <__malloc_unlock>
    3cc8:	4638      	mov	r0, r7
    3cca:	b003      	add	sp, #12
    3ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3cd0:	f025 0507 	bic.w	r5, r5, #7
    3cd4:	2d00      	cmp	r5, #0
    3cd6:	462a      	mov	r2, r5
    3cd8:	dabb      	bge.n	3c52 <_realloc_r+0x2e>
    3cda:	230c      	movs	r3, #12
    3cdc:	2000      	movs	r0, #0
    3cde:	f8c9 3000 	str.w	r3, [r9]
    3ce2:	b003      	add	sp, #12
    3ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3ce8:	f856 3c08 	ldr.w	r3, [r6, #-8]
    3cec:	ebc3 0a08 	rsb	sl, r3, r8
    3cf0:	f8da 3004 	ldr.w	r3, [sl, #4]
    3cf4:	f023 0c03 	bic.w	ip, r3, #3
    3cf8:	eb04 030c 	add.w	r3, r4, ip
    3cfc:	4293      	cmp	r3, r2
    3cfe:	dbbd      	blt.n	3c7c <_realloc_r+0x58>
    3d00:	4657      	mov	r7, sl
    3d02:	f8da 100c 	ldr.w	r1, [sl, #12]
    3d06:	f857 0f08 	ldr.w	r0, [r7, #8]!
    3d0a:	1f22      	subs	r2, r4, #4
    3d0c:	2a24      	cmp	r2, #36	; 0x24
    3d0e:	60c1      	str	r1, [r0, #12]
    3d10:	6088      	str	r0, [r1, #8]
    3d12:	f200 8117 	bhi.w	3f44 <_realloc_r+0x320>
    3d16:	2a13      	cmp	r2, #19
    3d18:	f240 8112 	bls.w	3f40 <_realloc_r+0x31c>
    3d1c:	6831      	ldr	r1, [r6, #0]
    3d1e:	f8ca 1008 	str.w	r1, [sl, #8]
    3d22:	6871      	ldr	r1, [r6, #4]
    3d24:	f8ca 100c 	str.w	r1, [sl, #12]
    3d28:	2a1b      	cmp	r2, #27
    3d2a:	f200 812b 	bhi.w	3f84 <_realloc_r+0x360>
    3d2e:	3608      	adds	r6, #8
    3d30:	f10a 0210 	add.w	r2, sl, #16
    3d34:	6831      	ldr	r1, [r6, #0]
    3d36:	6011      	str	r1, [r2, #0]
    3d38:	6871      	ldr	r1, [r6, #4]
    3d3a:	6051      	str	r1, [r2, #4]
    3d3c:	68b1      	ldr	r1, [r6, #8]
    3d3e:	6091      	str	r1, [r2, #8]
    3d40:	463e      	mov	r6, r7
    3d42:	461c      	mov	r4, r3
    3d44:	46d0      	mov	r8, sl
    3d46:	1b63      	subs	r3, r4, r5
    3d48:	2b0f      	cmp	r3, #15
    3d4a:	d81d      	bhi.n	3d88 <_realloc_r+0x164>
    3d4c:	f8d8 3004 	ldr.w	r3, [r8, #4]
    3d50:	f003 0301 	and.w	r3, r3, #1
    3d54:	4323      	orrs	r3, r4
    3d56:	4444      	add	r4, r8
    3d58:	f8c8 3004 	str.w	r3, [r8, #4]
    3d5c:	6863      	ldr	r3, [r4, #4]
    3d5e:	f043 0301 	orr.w	r3, r3, #1
    3d62:	6063      	str	r3, [r4, #4]
    3d64:	4648      	mov	r0, r9
    3d66:	f7ff ff5b 	bl	3c20 <__malloc_unlock>
    3d6a:	4630      	mov	r0, r6
    3d6c:	b003      	add	sp, #12
    3d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3d72:	f021 0103 	bic.w	r1, r1, #3
    3d76:	4421      	add	r1, r4
    3d78:	4291      	cmp	r1, r2
    3d7a:	db21      	blt.n	3dc0 <_realloc_r+0x19c>
    3d7c:	68c3      	ldr	r3, [r0, #12]
    3d7e:	6882      	ldr	r2, [r0, #8]
    3d80:	460c      	mov	r4, r1
    3d82:	60d3      	str	r3, [r2, #12]
    3d84:	609a      	str	r2, [r3, #8]
    3d86:	e7de      	b.n	3d46 <_realloc_r+0x122>
    3d88:	f8d8 2004 	ldr.w	r2, [r8, #4]
    3d8c:	eb08 0105 	add.w	r1, r8, r5
    3d90:	f002 0201 	and.w	r2, r2, #1
    3d94:	4315      	orrs	r5, r2
    3d96:	f043 0201 	orr.w	r2, r3, #1
    3d9a:	440b      	add	r3, r1
    3d9c:	f8c8 5004 	str.w	r5, [r8, #4]
    3da0:	604a      	str	r2, [r1, #4]
    3da2:	685a      	ldr	r2, [r3, #4]
    3da4:	f042 0201 	orr.w	r2, r2, #1
    3da8:	3108      	adds	r1, #8
    3daa:	605a      	str	r2, [r3, #4]
    3dac:	4648      	mov	r0, r9
    3dae:	f7ff f811 	bl	2dd4 <_free_r>
    3db2:	e7d7      	b.n	3d64 <_realloc_r+0x140>
    3db4:	4611      	mov	r1, r2
    3db6:	b003      	add	sp, #12
    3db8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3dbc:	f7ff bb24 	b.w	3408 <_malloc_r>
    3dc0:	f01e 0f01 	tst.w	lr, #1
    3dc4:	f47f af5a 	bne.w	3c7c <_realloc_r+0x58>
    3dc8:	f856 3c08 	ldr.w	r3, [r6, #-8]
    3dcc:	ebc3 0a08 	rsb	sl, r3, r8
    3dd0:	f8da 3004 	ldr.w	r3, [sl, #4]
    3dd4:	f023 0c03 	bic.w	ip, r3, #3
    3dd8:	eb01 0e0c 	add.w	lr, r1, ip
    3ddc:	4596      	cmp	lr, r2
    3dde:	db8b      	blt.n	3cf8 <_realloc_r+0xd4>
    3de0:	68c3      	ldr	r3, [r0, #12]
    3de2:	6882      	ldr	r2, [r0, #8]
    3de4:	4657      	mov	r7, sl
    3de6:	60d3      	str	r3, [r2, #12]
    3de8:	609a      	str	r2, [r3, #8]
    3dea:	f857 1f08 	ldr.w	r1, [r7, #8]!
    3dee:	f8da 300c 	ldr.w	r3, [sl, #12]
    3df2:	60cb      	str	r3, [r1, #12]
    3df4:	1f22      	subs	r2, r4, #4
    3df6:	2a24      	cmp	r2, #36	; 0x24
    3df8:	6099      	str	r1, [r3, #8]
    3dfa:	f200 8099 	bhi.w	3f30 <_realloc_r+0x30c>
    3dfe:	2a13      	cmp	r2, #19
    3e00:	d962      	bls.n	3ec8 <_realloc_r+0x2a4>
    3e02:	6833      	ldr	r3, [r6, #0]
    3e04:	f8ca 3008 	str.w	r3, [sl, #8]
    3e08:	6873      	ldr	r3, [r6, #4]
    3e0a:	f8ca 300c 	str.w	r3, [sl, #12]
    3e0e:	2a1b      	cmp	r2, #27
    3e10:	f200 80a0 	bhi.w	3f54 <_realloc_r+0x330>
    3e14:	3608      	adds	r6, #8
    3e16:	f10a 0310 	add.w	r3, sl, #16
    3e1a:	e056      	b.n	3eca <_realloc_r+0x2a6>
    3e1c:	f021 0b03 	bic.w	fp, r1, #3
    3e20:	44a3      	add	fp, r4
    3e22:	f105 0010 	add.w	r0, r5, #16
    3e26:	4583      	cmp	fp, r0
    3e28:	da59      	bge.n	3ede <_realloc_r+0x2ba>
    3e2a:	f01e 0f01 	tst.w	lr, #1
    3e2e:	f47f af25 	bne.w	3c7c <_realloc_r+0x58>
    3e32:	f856 1c08 	ldr.w	r1, [r6, #-8]
    3e36:	ebc1 0a08 	rsb	sl, r1, r8
    3e3a:	f8da 1004 	ldr.w	r1, [sl, #4]
    3e3e:	f021 0c03 	bic.w	ip, r1, #3
    3e42:	44e3      	add	fp, ip
    3e44:	4558      	cmp	r0, fp
    3e46:	f73f af57 	bgt.w	3cf8 <_realloc_r+0xd4>
    3e4a:	4657      	mov	r7, sl
    3e4c:	f8da 100c 	ldr.w	r1, [sl, #12]
    3e50:	f857 0f08 	ldr.w	r0, [r7, #8]!
    3e54:	1f22      	subs	r2, r4, #4
    3e56:	2a24      	cmp	r2, #36	; 0x24
    3e58:	60c1      	str	r1, [r0, #12]
    3e5a:	6088      	str	r0, [r1, #8]
    3e5c:	f200 80b4 	bhi.w	3fc8 <_realloc_r+0x3a4>
    3e60:	2a13      	cmp	r2, #19
    3e62:	f240 80a5 	bls.w	3fb0 <_realloc_r+0x38c>
    3e66:	6831      	ldr	r1, [r6, #0]
    3e68:	f8ca 1008 	str.w	r1, [sl, #8]
    3e6c:	6871      	ldr	r1, [r6, #4]
    3e6e:	f8ca 100c 	str.w	r1, [sl, #12]
    3e72:	2a1b      	cmp	r2, #27
    3e74:	f200 80af 	bhi.w	3fd6 <_realloc_r+0x3b2>
    3e78:	3608      	adds	r6, #8
    3e7a:	f10a 0210 	add.w	r2, sl, #16
    3e7e:	6831      	ldr	r1, [r6, #0]
    3e80:	6011      	str	r1, [r2, #0]
    3e82:	6871      	ldr	r1, [r6, #4]
    3e84:	6051      	str	r1, [r2, #4]
    3e86:	68b1      	ldr	r1, [r6, #8]
    3e88:	6091      	str	r1, [r2, #8]
    3e8a:	eb0a 0105 	add.w	r1, sl, r5
    3e8e:	ebc5 020b 	rsb	r2, r5, fp
    3e92:	f042 0201 	orr.w	r2, r2, #1
    3e96:	6099      	str	r1, [r3, #8]
    3e98:	604a      	str	r2, [r1, #4]
    3e9a:	f8da 3004 	ldr.w	r3, [sl, #4]
    3e9e:	f003 0301 	and.w	r3, r3, #1
    3ea2:	431d      	orrs	r5, r3
    3ea4:	4648      	mov	r0, r9
    3ea6:	f8ca 5004 	str.w	r5, [sl, #4]
    3eaa:	f7ff feb9 	bl	3c20 <__malloc_unlock>
    3eae:	4638      	mov	r0, r7
    3eb0:	e75c      	b.n	3d6c <_realloc_r+0x148>
    3eb2:	6833      	ldr	r3, [r6, #0]
    3eb4:	6003      	str	r3, [r0, #0]
    3eb6:	6873      	ldr	r3, [r6, #4]
    3eb8:	6043      	str	r3, [r0, #4]
    3eba:	2a1b      	cmp	r2, #27
    3ebc:	d827      	bhi.n	3f0e <_realloc_r+0x2ea>
    3ebe:	f100 0308 	add.w	r3, r0, #8
    3ec2:	f106 0208 	add.w	r2, r6, #8
    3ec6:	e6f2      	b.n	3cae <_realloc_r+0x8a>
    3ec8:	463b      	mov	r3, r7
    3eca:	6832      	ldr	r2, [r6, #0]
    3ecc:	601a      	str	r2, [r3, #0]
    3ece:	6872      	ldr	r2, [r6, #4]
    3ed0:	605a      	str	r2, [r3, #4]
    3ed2:	68b2      	ldr	r2, [r6, #8]
    3ed4:	609a      	str	r2, [r3, #8]
    3ed6:	463e      	mov	r6, r7
    3ed8:	4674      	mov	r4, lr
    3eda:	46d0      	mov	r8, sl
    3edc:	e733      	b.n	3d46 <_realloc_r+0x122>
    3ede:	eb08 0105 	add.w	r1, r8, r5
    3ee2:	ebc5 0b0b 	rsb	fp, r5, fp
    3ee6:	f04b 0201 	orr.w	r2, fp, #1
    3eea:	6099      	str	r1, [r3, #8]
    3eec:	604a      	str	r2, [r1, #4]
    3eee:	f856 3c04 	ldr.w	r3, [r6, #-4]
    3ef2:	f003 0301 	and.w	r3, r3, #1
    3ef6:	431d      	orrs	r5, r3
    3ef8:	4648      	mov	r0, r9
    3efa:	f846 5c04 	str.w	r5, [r6, #-4]
    3efe:	f7ff fe8f 	bl	3c20 <__malloc_unlock>
    3f02:	4630      	mov	r0, r6
    3f04:	e732      	b.n	3d6c <_realloc_r+0x148>
    3f06:	4631      	mov	r1, r6
    3f08:	f7ff fe24 	bl	3b54 <memmove>
    3f0c:	e6d5      	b.n	3cba <_realloc_r+0x96>
    3f0e:	68b3      	ldr	r3, [r6, #8]
    3f10:	6083      	str	r3, [r0, #8]
    3f12:	68f3      	ldr	r3, [r6, #12]
    3f14:	60c3      	str	r3, [r0, #12]
    3f16:	2a24      	cmp	r2, #36	; 0x24
    3f18:	d028      	beq.n	3f6c <_realloc_r+0x348>
    3f1a:	f100 0310 	add.w	r3, r0, #16
    3f1e:	f106 0210 	add.w	r2, r6, #16
    3f22:	e6c4      	b.n	3cae <_realloc_r+0x8a>
    3f24:	f850 3c04 	ldr.w	r3, [r0, #-4]
    3f28:	f023 0303 	bic.w	r3, r3, #3
    3f2c:	441c      	add	r4, r3
    3f2e:	e70a      	b.n	3d46 <_realloc_r+0x122>
    3f30:	4631      	mov	r1, r6
    3f32:	4638      	mov	r0, r7
    3f34:	4674      	mov	r4, lr
    3f36:	46d0      	mov	r8, sl
    3f38:	f7ff fe0c 	bl	3b54 <memmove>
    3f3c:	463e      	mov	r6, r7
    3f3e:	e702      	b.n	3d46 <_realloc_r+0x122>
    3f40:	463a      	mov	r2, r7
    3f42:	e6f7      	b.n	3d34 <_realloc_r+0x110>
    3f44:	4631      	mov	r1, r6
    3f46:	4638      	mov	r0, r7
    3f48:	461c      	mov	r4, r3
    3f4a:	46d0      	mov	r8, sl
    3f4c:	f7ff fe02 	bl	3b54 <memmove>
    3f50:	463e      	mov	r6, r7
    3f52:	e6f8      	b.n	3d46 <_realloc_r+0x122>
    3f54:	68b3      	ldr	r3, [r6, #8]
    3f56:	f8ca 3010 	str.w	r3, [sl, #16]
    3f5a:	68f3      	ldr	r3, [r6, #12]
    3f5c:	f8ca 3014 	str.w	r3, [sl, #20]
    3f60:	2a24      	cmp	r2, #36	; 0x24
    3f62:	d01b      	beq.n	3f9c <_realloc_r+0x378>
    3f64:	3610      	adds	r6, #16
    3f66:	f10a 0318 	add.w	r3, sl, #24
    3f6a:	e7ae      	b.n	3eca <_realloc_r+0x2a6>
    3f6c:	6933      	ldr	r3, [r6, #16]
    3f6e:	6103      	str	r3, [r0, #16]
    3f70:	6973      	ldr	r3, [r6, #20]
    3f72:	6143      	str	r3, [r0, #20]
    3f74:	f106 0218 	add.w	r2, r6, #24
    3f78:	f100 0318 	add.w	r3, r0, #24
    3f7c:	e697      	b.n	3cae <_realloc_r+0x8a>
    3f7e:	bf00      	nop
    3f80:	20000480 	.word	0x20000480
    3f84:	68b1      	ldr	r1, [r6, #8]
    3f86:	f8ca 1010 	str.w	r1, [sl, #16]
    3f8a:	68f1      	ldr	r1, [r6, #12]
    3f8c:	f8ca 1014 	str.w	r1, [sl, #20]
    3f90:	2a24      	cmp	r2, #36	; 0x24
    3f92:	d00f      	beq.n	3fb4 <_realloc_r+0x390>
    3f94:	3610      	adds	r6, #16
    3f96:	f10a 0218 	add.w	r2, sl, #24
    3f9a:	e6cb      	b.n	3d34 <_realloc_r+0x110>
    3f9c:	6933      	ldr	r3, [r6, #16]
    3f9e:	f8ca 3018 	str.w	r3, [sl, #24]
    3fa2:	6973      	ldr	r3, [r6, #20]
    3fa4:	f8ca 301c 	str.w	r3, [sl, #28]
    3fa8:	3618      	adds	r6, #24
    3faa:	f10a 0320 	add.w	r3, sl, #32
    3fae:	e78c      	b.n	3eca <_realloc_r+0x2a6>
    3fb0:	463a      	mov	r2, r7
    3fb2:	e764      	b.n	3e7e <_realloc_r+0x25a>
    3fb4:	6932      	ldr	r2, [r6, #16]
    3fb6:	f8ca 2018 	str.w	r2, [sl, #24]
    3fba:	6972      	ldr	r2, [r6, #20]
    3fbc:	f8ca 201c 	str.w	r2, [sl, #28]
    3fc0:	3618      	adds	r6, #24
    3fc2:	f10a 0220 	add.w	r2, sl, #32
    3fc6:	e6b5      	b.n	3d34 <_realloc_r+0x110>
    3fc8:	4631      	mov	r1, r6
    3fca:	4638      	mov	r0, r7
    3fcc:	9301      	str	r3, [sp, #4]
    3fce:	f7ff fdc1 	bl	3b54 <memmove>
    3fd2:	9b01      	ldr	r3, [sp, #4]
    3fd4:	e759      	b.n	3e8a <_realloc_r+0x266>
    3fd6:	68b1      	ldr	r1, [r6, #8]
    3fd8:	f8ca 1010 	str.w	r1, [sl, #16]
    3fdc:	68f1      	ldr	r1, [r6, #12]
    3fde:	f8ca 1014 	str.w	r1, [sl, #20]
    3fe2:	2a24      	cmp	r2, #36	; 0x24
    3fe4:	d003      	beq.n	3fee <_realloc_r+0x3ca>
    3fe6:	3610      	adds	r6, #16
    3fe8:	f10a 0218 	add.w	r2, sl, #24
    3fec:	e747      	b.n	3e7e <_realloc_r+0x25a>
    3fee:	6932      	ldr	r2, [r6, #16]
    3ff0:	f8ca 2018 	str.w	r2, [sl, #24]
    3ff4:	6972      	ldr	r2, [r6, #20]
    3ff6:	f8ca 201c 	str.w	r2, [sl, #28]
    3ffa:	3618      	adds	r6, #24
    3ffc:	f10a 0220 	add.w	r2, sl, #32
    4000:	e73d      	b.n	3e7e <_realloc_r+0x25a>
    4002:	bf00      	nop

00004004 <_sbrk_r>:
    4004:	b538      	push	{r3, r4, r5, lr}
    4006:	4c07      	ldr	r4, [pc, #28]	; (4024 <_sbrk_r+0x20>)
    4008:	2300      	movs	r3, #0
    400a:	4605      	mov	r5, r0
    400c:	4608      	mov	r0, r1
    400e:	6023      	str	r3, [r4, #0]
    4010:	f7fd fa30 	bl	1474 <_sbrk>
    4014:	1c43      	adds	r3, r0, #1
    4016:	d000      	beq.n	401a <_sbrk_r+0x16>
    4018:	bd38      	pop	{r3, r4, r5, pc}
    401a:	6823      	ldr	r3, [r4, #0]
    401c:	2b00      	cmp	r3, #0
    401e:	d0fb      	beq.n	4018 <_sbrk_r+0x14>
    4020:	602b      	str	r3, [r5, #0]
    4022:	bd38      	pop	{r3, r4, r5, pc}
    4024:	2000092c 	.word	0x2000092c

00004028 <__sread>:
    4028:	b510      	push	{r4, lr}
    402a:	460c      	mov	r4, r1
    402c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4030:	f000 fa3a 	bl	44a8 <_read_r>
    4034:	2800      	cmp	r0, #0
    4036:	db03      	blt.n	4040 <__sread+0x18>
    4038:	6d23      	ldr	r3, [r4, #80]	; 0x50
    403a:	4403      	add	r3, r0
    403c:	6523      	str	r3, [r4, #80]	; 0x50
    403e:	bd10      	pop	{r4, pc}
    4040:	89a3      	ldrh	r3, [r4, #12]
    4042:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    4046:	81a3      	strh	r3, [r4, #12]
    4048:	bd10      	pop	{r4, pc}
    404a:	bf00      	nop

0000404c <__swrite>:
    404c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4050:	4616      	mov	r6, r2
    4052:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
    4056:	461f      	mov	r7, r3
    4058:	05d3      	lsls	r3, r2, #23
    405a:	460c      	mov	r4, r1
    405c:	4605      	mov	r5, r0
    405e:	d507      	bpl.n	4070 <__swrite+0x24>
    4060:	2200      	movs	r2, #0
    4062:	2302      	movs	r3, #2
    4064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4068:	f000 fa08 	bl	447c <_lseek_r>
    406c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    4070:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    4074:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    4078:	81a2      	strh	r2, [r4, #12]
    407a:	463b      	mov	r3, r7
    407c:	4632      	mov	r2, r6
    407e:	4628      	mov	r0, r5
    4080:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    4084:	f000 b918 	b.w	42b8 <_write_r>

00004088 <__sseek>:
    4088:	b510      	push	{r4, lr}
    408a:	460c      	mov	r4, r1
    408c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4090:	f000 f9f4 	bl	447c <_lseek_r>
    4094:	89a3      	ldrh	r3, [r4, #12]
    4096:	1c42      	adds	r2, r0, #1
    4098:	bf0e      	itee	eq
    409a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    409e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    40a2:	6520      	strne	r0, [r4, #80]	; 0x50
    40a4:	81a3      	strh	r3, [r4, #12]
    40a6:	bd10      	pop	{r4, pc}

000040a8 <__sclose>:
    40a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    40ac:	f000 b96c 	b.w	4388 <_close_r>
	...

000040c0 <strlen>:
    40c0:	f890 f000 	pld	[r0]
    40c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
    40c8:	f020 0107 	bic.w	r1, r0, #7
    40cc:	f06f 0c00 	mvn.w	ip, #0
    40d0:	f010 0407 	ands.w	r4, r0, #7
    40d4:	f891 f020 	pld	[r1, #32]
    40d8:	f040 8049 	bne.w	416e <strlen+0xae>
    40dc:	f04f 0400 	mov.w	r4, #0
    40e0:	f06f 0007 	mvn.w	r0, #7
    40e4:	e9d1 2300 	ldrd	r2, r3, [r1]
    40e8:	f891 f040 	pld	[r1, #64]	; 0x40
    40ec:	f100 0008 	add.w	r0, r0, #8
    40f0:	fa82 f24c 	uadd8	r2, r2, ip
    40f4:	faa4 f28c 	sel	r2, r4, ip
    40f8:	fa83 f34c 	uadd8	r3, r3, ip
    40fc:	faa2 f38c 	sel	r3, r2, ip
    4100:	bb4b      	cbnz	r3, 4156 <strlen+0x96>
    4102:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
    4106:	fa82 f24c 	uadd8	r2, r2, ip
    410a:	f100 0008 	add.w	r0, r0, #8
    410e:	faa4 f28c 	sel	r2, r4, ip
    4112:	fa83 f34c 	uadd8	r3, r3, ip
    4116:	faa2 f38c 	sel	r3, r2, ip
    411a:	b9e3      	cbnz	r3, 4156 <strlen+0x96>
    411c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
    4120:	fa82 f24c 	uadd8	r2, r2, ip
    4124:	f100 0008 	add.w	r0, r0, #8
    4128:	faa4 f28c 	sel	r2, r4, ip
    412c:	fa83 f34c 	uadd8	r3, r3, ip
    4130:	faa2 f38c 	sel	r3, r2, ip
    4134:	b97b      	cbnz	r3, 4156 <strlen+0x96>
    4136:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
    413a:	f101 0120 	add.w	r1, r1, #32
    413e:	fa82 f24c 	uadd8	r2, r2, ip
    4142:	f100 0008 	add.w	r0, r0, #8
    4146:	faa4 f28c 	sel	r2, r4, ip
    414a:	fa83 f34c 	uadd8	r3, r3, ip
    414e:	faa2 f38c 	sel	r3, r2, ip
    4152:	2b00      	cmp	r3, #0
    4154:	d0c6      	beq.n	40e4 <strlen+0x24>
    4156:	2a00      	cmp	r2, #0
    4158:	bf04      	itt	eq
    415a:	3004      	addeq	r0, #4
    415c:	461a      	moveq	r2, r3
    415e:	ba12      	rev	r2, r2
    4160:	fab2 f282 	clz	r2, r2
    4164:	e8fd 4502 	ldrd	r4, r5, [sp], #8
    4168:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
    416c:	4770      	bx	lr
    416e:	e9d1 2300 	ldrd	r2, r3, [r1]
    4172:	f004 0503 	and.w	r5, r4, #3
    4176:	f1c4 0000 	rsb	r0, r4, #0
    417a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
    417e:	f014 0f04 	tst.w	r4, #4
    4182:	f891 f040 	pld	[r1, #64]	; 0x40
    4186:	fa0c f505 	lsl.w	r5, ip, r5
    418a:	ea62 0205 	orn	r2, r2, r5
    418e:	bf1c      	itt	ne
    4190:	ea63 0305 	ornne	r3, r3, r5
    4194:	4662      	movne	r2, ip
    4196:	f04f 0400 	mov.w	r4, #0
    419a:	e7a9      	b.n	40f0 <strlen+0x30>

0000419c <__swbuf_r>:
    419c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    419e:	460e      	mov	r6, r1
    41a0:	4614      	mov	r4, r2
    41a2:	4607      	mov	r7, r0
    41a4:	b110      	cbz	r0, 41ac <__swbuf_r+0x10>
    41a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
    41a8:	2b00      	cmp	r3, #0
    41aa:	d04a      	beq.n	4242 <__swbuf_r+0xa6>
    41ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    41b0:	69a3      	ldr	r3, [r4, #24]
    41b2:	60a3      	str	r3, [r4, #8]
    41b4:	b291      	uxth	r1, r2
    41b6:	0708      	lsls	r0, r1, #28
    41b8:	d538      	bpl.n	422c <__swbuf_r+0x90>
    41ba:	6923      	ldr	r3, [r4, #16]
    41bc:	2b00      	cmp	r3, #0
    41be:	d035      	beq.n	422c <__swbuf_r+0x90>
    41c0:	0489      	lsls	r1, r1, #18
    41c2:	b2f5      	uxtb	r5, r6
    41c4:	d515      	bpl.n	41f2 <__swbuf_r+0x56>
    41c6:	6822      	ldr	r2, [r4, #0]
    41c8:	6961      	ldr	r1, [r4, #20]
    41ca:	1ad3      	subs	r3, r2, r3
    41cc:	428b      	cmp	r3, r1
    41ce:	da1c      	bge.n	420a <__swbuf_r+0x6e>
    41d0:	3301      	adds	r3, #1
    41d2:	68a1      	ldr	r1, [r4, #8]
    41d4:	1c50      	adds	r0, r2, #1
    41d6:	3901      	subs	r1, #1
    41d8:	60a1      	str	r1, [r4, #8]
    41da:	6020      	str	r0, [r4, #0]
    41dc:	7016      	strb	r6, [r2, #0]
    41de:	6962      	ldr	r2, [r4, #20]
    41e0:	429a      	cmp	r2, r3
    41e2:	d01a      	beq.n	421a <__swbuf_r+0x7e>
    41e4:	89a3      	ldrh	r3, [r4, #12]
    41e6:	07db      	lsls	r3, r3, #31
    41e8:	d501      	bpl.n	41ee <__swbuf_r+0x52>
    41ea:	2d0a      	cmp	r5, #10
    41ec:	d015      	beq.n	421a <__swbuf_r+0x7e>
    41ee:	4628      	mov	r0, r5
    41f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    41f2:	6e61      	ldr	r1, [r4, #100]	; 0x64
    41f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    41f8:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
    41fc:	81a2      	strh	r2, [r4, #12]
    41fe:	6822      	ldr	r2, [r4, #0]
    4200:	6661      	str	r1, [r4, #100]	; 0x64
    4202:	6961      	ldr	r1, [r4, #20]
    4204:	1ad3      	subs	r3, r2, r3
    4206:	428b      	cmp	r3, r1
    4208:	dbe2      	blt.n	41d0 <__swbuf_r+0x34>
    420a:	4621      	mov	r1, r4
    420c:	4638      	mov	r0, r7
    420e:	f7fe fc83 	bl	2b18 <_fflush_r>
    4212:	b940      	cbnz	r0, 4226 <__swbuf_r+0x8a>
    4214:	6822      	ldr	r2, [r4, #0]
    4216:	2301      	movs	r3, #1
    4218:	e7db      	b.n	41d2 <__swbuf_r+0x36>
    421a:	4621      	mov	r1, r4
    421c:	4638      	mov	r0, r7
    421e:	f7fe fc7b 	bl	2b18 <_fflush_r>
    4222:	2800      	cmp	r0, #0
    4224:	d0e3      	beq.n	41ee <__swbuf_r+0x52>
    4226:	f04f 30ff 	mov.w	r0, #4294967295
    422a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    422c:	4621      	mov	r1, r4
    422e:	4638      	mov	r0, r7
    4230:	f7fe fb5a 	bl	28e8 <__swsetup_r>
    4234:	2800      	cmp	r0, #0
    4236:	d1f6      	bne.n	4226 <__swbuf_r+0x8a>
    4238:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    423c:	6923      	ldr	r3, [r4, #16]
    423e:	b291      	uxth	r1, r2
    4240:	e7be      	b.n	41c0 <__swbuf_r+0x24>
    4242:	f7fe fcfd 	bl	2c40 <__sinit>
    4246:	e7b1      	b.n	41ac <__swbuf_r+0x10>

00004248 <_wcrtomb_r>:
    4248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    424c:	4605      	mov	r5, r0
    424e:	b086      	sub	sp, #24
    4250:	461e      	mov	r6, r3
    4252:	460c      	mov	r4, r1
    4254:	b1a1      	cbz	r1, 4280 <_wcrtomb_r+0x38>
    4256:	4b10      	ldr	r3, [pc, #64]	; (4298 <_wcrtomb_r+0x50>)
    4258:	4617      	mov	r7, r2
    425a:	f8d3 8000 	ldr.w	r8, [r3]
    425e:	f7ff f84d 	bl	32fc <__locale_charset>
    4262:	9600      	str	r6, [sp, #0]
    4264:	4603      	mov	r3, r0
    4266:	463a      	mov	r2, r7
    4268:	4621      	mov	r1, r4
    426a:	4628      	mov	r0, r5
    426c:	47c0      	blx	r8
    426e:	1c43      	adds	r3, r0, #1
    4270:	d103      	bne.n	427a <_wcrtomb_r+0x32>
    4272:	2200      	movs	r2, #0
    4274:	238a      	movs	r3, #138	; 0x8a
    4276:	6032      	str	r2, [r6, #0]
    4278:	602b      	str	r3, [r5, #0]
    427a:	b006      	add	sp, #24
    427c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4280:	4b05      	ldr	r3, [pc, #20]	; (4298 <_wcrtomb_r+0x50>)
    4282:	681f      	ldr	r7, [r3, #0]
    4284:	f7ff f83a 	bl	32fc <__locale_charset>
    4288:	9600      	str	r6, [sp, #0]
    428a:	4603      	mov	r3, r0
    428c:	4622      	mov	r2, r4
    428e:	a903      	add	r1, sp, #12
    4290:	4628      	mov	r0, r5
    4292:	47b8      	blx	r7
    4294:	e7eb      	b.n	426e <_wcrtomb_r+0x26>
    4296:	bf00      	nop
    4298:	20000890 	.word	0x20000890

0000429c <__ascii_wctomb>:
    429c:	b121      	cbz	r1, 42a8 <__ascii_wctomb+0xc>
    429e:	2aff      	cmp	r2, #255	; 0xff
    42a0:	d804      	bhi.n	42ac <__ascii_wctomb+0x10>
    42a2:	700a      	strb	r2, [r1, #0]
    42a4:	2001      	movs	r0, #1
    42a6:	4770      	bx	lr
    42a8:	4608      	mov	r0, r1
    42aa:	4770      	bx	lr
    42ac:	238a      	movs	r3, #138	; 0x8a
    42ae:	6003      	str	r3, [r0, #0]
    42b0:	f04f 30ff 	mov.w	r0, #4294967295
    42b4:	4770      	bx	lr
    42b6:	bf00      	nop

000042b8 <_write_r>:
    42b8:	b570      	push	{r4, r5, r6, lr}
    42ba:	460d      	mov	r5, r1
    42bc:	4c08      	ldr	r4, [pc, #32]	; (42e0 <_write_r+0x28>)
    42be:	4611      	mov	r1, r2
    42c0:	4606      	mov	r6, r0
    42c2:	461a      	mov	r2, r3
    42c4:	4628      	mov	r0, r5
    42c6:	2300      	movs	r3, #0
    42c8:	6023      	str	r3, [r4, #0]
    42ca:	f7fc f835 	bl	338 <_write>
    42ce:	1c43      	adds	r3, r0, #1
    42d0:	d000      	beq.n	42d4 <_write_r+0x1c>
    42d2:	bd70      	pop	{r4, r5, r6, pc}
    42d4:	6823      	ldr	r3, [r4, #0]
    42d6:	2b00      	cmp	r3, #0
    42d8:	d0fb      	beq.n	42d2 <_write_r+0x1a>
    42da:	6033      	str	r3, [r6, #0]
    42dc:	bd70      	pop	{r4, r5, r6, pc}
    42de:	bf00      	nop
    42e0:	2000092c 	.word	0x2000092c

000042e4 <__register_exitproc>:
    42e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    42e8:	4c25      	ldr	r4, [pc, #148]	; (4380 <__register_exitproc+0x9c>)
    42ea:	6825      	ldr	r5, [r4, #0]
    42ec:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
    42f0:	4606      	mov	r6, r0
    42f2:	4688      	mov	r8, r1
    42f4:	4692      	mov	sl, r2
    42f6:	4699      	mov	r9, r3
    42f8:	b3c4      	cbz	r4, 436c <__register_exitproc+0x88>
    42fa:	6860      	ldr	r0, [r4, #4]
    42fc:	281f      	cmp	r0, #31
    42fe:	dc17      	bgt.n	4330 <__register_exitproc+0x4c>
    4300:	1c43      	adds	r3, r0, #1
    4302:	b176      	cbz	r6, 4322 <__register_exitproc+0x3e>
    4304:	eb04 0580 	add.w	r5, r4, r0, lsl #2
    4308:	2201      	movs	r2, #1
    430a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
    430e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
    4312:	4082      	lsls	r2, r0
    4314:	4311      	orrs	r1, r2
    4316:	2e02      	cmp	r6, #2
    4318:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
    431c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
    4320:	d01e      	beq.n	4360 <__register_exitproc+0x7c>
    4322:	3002      	adds	r0, #2
    4324:	6063      	str	r3, [r4, #4]
    4326:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
    432a:	2000      	movs	r0, #0
    432c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4330:	4b14      	ldr	r3, [pc, #80]	; (4384 <__register_exitproc+0xa0>)
    4332:	b303      	cbz	r3, 4376 <__register_exitproc+0x92>
    4334:	f44f 70c8 	mov.w	r0, #400	; 0x190
    4338:	f7ff f85e 	bl	33f8 <malloc>
    433c:	4604      	mov	r4, r0
    433e:	b1d0      	cbz	r0, 4376 <__register_exitproc+0x92>
    4340:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
    4344:	2700      	movs	r7, #0
    4346:	e880 0088 	stmia.w	r0, {r3, r7}
    434a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    434e:	4638      	mov	r0, r7
    4350:	2301      	movs	r3, #1
    4352:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
    4356:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
    435a:	2e00      	cmp	r6, #0
    435c:	d0e1      	beq.n	4322 <__register_exitproc+0x3e>
    435e:	e7d1      	b.n	4304 <__register_exitproc+0x20>
    4360:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
    4364:	430a      	orrs	r2, r1
    4366:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
    436a:	e7da      	b.n	4322 <__register_exitproc+0x3e>
    436c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
    4370:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    4374:	e7c1      	b.n	42fa <__register_exitproc+0x16>
    4376:	f04f 30ff 	mov.w	r0, #4294967295
    437a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    437e:	bf00      	nop
    4380:	00004894 	.word	0x00004894
    4384:	000033f9 	.word	0x000033f9

00004388 <_close_r>:
    4388:	b538      	push	{r3, r4, r5, lr}
    438a:	4c07      	ldr	r4, [pc, #28]	; (43a8 <_close_r+0x20>)
    438c:	2300      	movs	r3, #0
    438e:	4605      	mov	r5, r0
    4390:	4608      	mov	r0, r1
    4392:	6023      	str	r3, [r4, #0]
    4394:	f7fd f888 	bl	14a8 <_close>
    4398:	1c43      	adds	r3, r0, #1
    439a:	d000      	beq.n	439e <_close_r+0x16>
    439c:	bd38      	pop	{r3, r4, r5, pc}
    439e:	6823      	ldr	r3, [r4, #0]
    43a0:	2b00      	cmp	r3, #0
    43a2:	d0fb      	beq.n	439c <_close_r+0x14>
    43a4:	602b      	str	r3, [r5, #0]
    43a6:	bd38      	pop	{r3, r4, r5, pc}
    43a8:	2000092c 	.word	0x2000092c

000043ac <_fclose_r>:
    43ac:	2900      	cmp	r1, #0
    43ae:	d03d      	beq.n	442c <_fclose_r+0x80>
    43b0:	b570      	push	{r4, r5, r6, lr}
    43b2:	4605      	mov	r5, r0
    43b4:	460c      	mov	r4, r1
    43b6:	b108      	cbz	r0, 43bc <_fclose_r+0x10>
    43b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
    43ba:	b37b      	cbz	r3, 441c <_fclose_r+0x70>
    43bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    43c0:	b90b      	cbnz	r3, 43c6 <_fclose_r+0x1a>
    43c2:	2000      	movs	r0, #0
    43c4:	bd70      	pop	{r4, r5, r6, pc}
    43c6:	4621      	mov	r1, r4
    43c8:	4628      	mov	r0, r5
    43ca:	f7fe fb01 	bl	29d0 <__sflush_r>
    43ce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    43d0:	4606      	mov	r6, r0
    43d2:	b133      	cbz	r3, 43e2 <_fclose_r+0x36>
    43d4:	69e1      	ldr	r1, [r4, #28]
    43d6:	4628      	mov	r0, r5
    43d8:	4798      	blx	r3
    43da:	2800      	cmp	r0, #0
    43dc:	bfb8      	it	lt
    43de:	f04f 36ff 	movlt.w	r6, #4294967295
    43e2:	89a3      	ldrh	r3, [r4, #12]
    43e4:	061b      	lsls	r3, r3, #24
    43e6:	d41c      	bmi.n	4422 <_fclose_r+0x76>
    43e8:	6b21      	ldr	r1, [r4, #48]	; 0x30
    43ea:	b141      	cbz	r1, 43fe <_fclose_r+0x52>
    43ec:	f104 0340 	add.w	r3, r4, #64	; 0x40
    43f0:	4299      	cmp	r1, r3
    43f2:	d002      	beq.n	43fa <_fclose_r+0x4e>
    43f4:	4628      	mov	r0, r5
    43f6:	f7fe fced 	bl	2dd4 <_free_r>
    43fa:	2300      	movs	r3, #0
    43fc:	6323      	str	r3, [r4, #48]	; 0x30
    43fe:	6c61      	ldr	r1, [r4, #68]	; 0x44
    4400:	b121      	cbz	r1, 440c <_fclose_r+0x60>
    4402:	4628      	mov	r0, r5
    4404:	f7fe fce6 	bl	2dd4 <_free_r>
    4408:	2300      	movs	r3, #0
    440a:	6463      	str	r3, [r4, #68]	; 0x44
    440c:	f7fe fc1e 	bl	2c4c <__sfp_lock_acquire>
    4410:	2300      	movs	r3, #0
    4412:	81a3      	strh	r3, [r4, #12]
    4414:	f7fe fc1c 	bl	2c50 <__sfp_lock_release>
    4418:	4630      	mov	r0, r6
    441a:	bd70      	pop	{r4, r5, r6, pc}
    441c:	f7fe fc10 	bl	2c40 <__sinit>
    4420:	e7cc      	b.n	43bc <_fclose_r+0x10>
    4422:	6921      	ldr	r1, [r4, #16]
    4424:	4628      	mov	r0, r5
    4426:	f7fe fcd5 	bl	2dd4 <_free_r>
    442a:	e7dd      	b.n	43e8 <_fclose_r+0x3c>
    442c:	2000      	movs	r0, #0
    442e:	4770      	bx	lr

00004430 <_fstat_r>:
    4430:	b538      	push	{r3, r4, r5, lr}
    4432:	460b      	mov	r3, r1
    4434:	4c07      	ldr	r4, [pc, #28]	; (4454 <_fstat_r+0x24>)
    4436:	4605      	mov	r5, r0
    4438:	4611      	mov	r1, r2
    443a:	4618      	mov	r0, r3
    443c:	2300      	movs	r3, #0
    443e:	6023      	str	r3, [r4, #0]
    4440:	f7fd f836 	bl	14b0 <_fstat>
    4444:	1c43      	adds	r3, r0, #1
    4446:	d000      	beq.n	444a <_fstat_r+0x1a>
    4448:	bd38      	pop	{r3, r4, r5, pc}
    444a:	6823      	ldr	r3, [r4, #0]
    444c:	2b00      	cmp	r3, #0
    444e:	d0fb      	beq.n	4448 <_fstat_r+0x18>
    4450:	602b      	str	r3, [r5, #0]
    4452:	bd38      	pop	{r3, r4, r5, pc}
    4454:	2000092c 	.word	0x2000092c

00004458 <_isatty_r>:
    4458:	b538      	push	{r3, r4, r5, lr}
    445a:	4c07      	ldr	r4, [pc, #28]	; (4478 <_isatty_r+0x20>)
    445c:	2300      	movs	r3, #0
    445e:	4605      	mov	r5, r0
    4460:	4608      	mov	r0, r1
    4462:	6023      	str	r3, [r4, #0]
    4464:	f7fd f82a 	bl	14bc <_isatty>
    4468:	1c43      	adds	r3, r0, #1
    446a:	d000      	beq.n	446e <_isatty_r+0x16>
    446c:	bd38      	pop	{r3, r4, r5, pc}
    446e:	6823      	ldr	r3, [r4, #0]
    4470:	2b00      	cmp	r3, #0
    4472:	d0fb      	beq.n	446c <_isatty_r+0x14>
    4474:	602b      	str	r3, [r5, #0]
    4476:	bd38      	pop	{r3, r4, r5, pc}
    4478:	2000092c 	.word	0x2000092c

0000447c <_lseek_r>:
    447c:	b570      	push	{r4, r5, r6, lr}
    447e:	460d      	mov	r5, r1
    4480:	4c08      	ldr	r4, [pc, #32]	; (44a4 <_lseek_r+0x28>)
    4482:	4611      	mov	r1, r2
    4484:	4606      	mov	r6, r0
    4486:	461a      	mov	r2, r3
    4488:	4628      	mov	r0, r5
    448a:	2300      	movs	r3, #0
    448c:	6023      	str	r3, [r4, #0]
    448e:	f7fd f817 	bl	14c0 <_lseek>
    4492:	1c43      	adds	r3, r0, #1
    4494:	d000      	beq.n	4498 <_lseek_r+0x1c>
    4496:	bd70      	pop	{r4, r5, r6, pc}
    4498:	6823      	ldr	r3, [r4, #0]
    449a:	2b00      	cmp	r3, #0
    449c:	d0fb      	beq.n	4496 <_lseek_r+0x1a>
    449e:	6033      	str	r3, [r6, #0]
    44a0:	bd70      	pop	{r4, r5, r6, pc}
    44a2:	bf00      	nop
    44a4:	2000092c 	.word	0x2000092c

000044a8 <_read_r>:
    44a8:	b570      	push	{r4, r5, r6, lr}
    44aa:	460d      	mov	r5, r1
    44ac:	4c08      	ldr	r4, [pc, #32]	; (44d0 <_read_r+0x28>)
    44ae:	4611      	mov	r1, r2
    44b0:	4606      	mov	r6, r0
    44b2:	461a      	mov	r2, r3
    44b4:	4628      	mov	r0, r5
    44b6:	2300      	movs	r3, #0
    44b8:	6023      	str	r3, [r4, #0]
    44ba:	f7fb fe8f 	bl	1dc <_read>
    44be:	1c43      	adds	r3, r0, #1
    44c0:	d000      	beq.n	44c4 <_read_r+0x1c>
    44c2:	bd70      	pop	{r4, r5, r6, pc}
    44c4:	6823      	ldr	r3, [r4, #0]
    44c6:	2b00      	cmp	r3, #0
    44c8:	d0fb      	beq.n	44c2 <_read_r+0x1a>
    44ca:	6033      	str	r3, [r6, #0]
    44cc:	bd70      	pop	{r4, r5, r6, pc}
    44ce:	bf00      	nop
    44d0:	2000092c 	.word	0x2000092c

000044d4 <__aeabi_uldivmod>:
    44d4:	b953      	cbnz	r3, 44ec <__aeabi_uldivmod+0x18>
    44d6:	b94a      	cbnz	r2, 44ec <__aeabi_uldivmod+0x18>
    44d8:	2900      	cmp	r1, #0
    44da:	bf08      	it	eq
    44dc:	2800      	cmpeq	r0, #0
    44de:	bf1c      	itt	ne
    44e0:	f04f 31ff 	movne.w	r1, #4294967295
    44e4:	f04f 30ff 	movne.w	r0, #4294967295
    44e8:	f000 b97e 	b.w	47e8 <__aeabi_idiv0>
    44ec:	f1ad 0c08 	sub.w	ip, sp, #8
    44f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    44f4:	f000 f806 	bl	4504 <__udivmoddi4>
    44f8:	f8dd e004 	ldr.w	lr, [sp, #4]
    44fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    4500:	b004      	add	sp, #16
    4502:	4770      	bx	lr

00004504 <__udivmoddi4>:
    4504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4508:	468c      	mov	ip, r1
    450a:	460e      	mov	r6, r1
    450c:	4604      	mov	r4, r0
    450e:	9d08      	ldr	r5, [sp, #32]
    4510:	2b00      	cmp	r3, #0
    4512:	d150      	bne.n	45b6 <__udivmoddi4+0xb2>
    4514:	428a      	cmp	r2, r1
    4516:	4617      	mov	r7, r2
    4518:	d96c      	bls.n	45f4 <__udivmoddi4+0xf0>
    451a:	fab2 fe82 	clz	lr, r2
    451e:	f1be 0f00 	cmp.w	lr, #0
    4522:	d00b      	beq.n	453c <__udivmoddi4+0x38>
    4524:	f1ce 0420 	rsb	r4, lr, #32
    4528:	fa20 f404 	lsr.w	r4, r0, r4
    452c:	fa01 f60e 	lsl.w	r6, r1, lr
    4530:	ea44 0c06 	orr.w	ip, r4, r6
    4534:	fa02 f70e 	lsl.w	r7, r2, lr
    4538:	fa00 f40e 	lsl.w	r4, r0, lr
    453c:	ea4f 4917 	mov.w	r9, r7, lsr #16
    4540:	0c22      	lsrs	r2, r4, #16
    4542:	fbbc f0f9 	udiv	r0, ip, r9
    4546:	fa1f f887 	uxth.w	r8, r7
    454a:	fb09 c610 	mls	r6, r9, r0, ip
    454e:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
    4552:	fb00 f308 	mul.w	r3, r0, r8
    4556:	42b3      	cmp	r3, r6
    4558:	d909      	bls.n	456e <__udivmoddi4+0x6a>
    455a:	19f6      	adds	r6, r6, r7
    455c:	f100 32ff 	add.w	r2, r0, #4294967295
    4560:	f080 8122 	bcs.w	47a8 <__udivmoddi4+0x2a4>
    4564:	42b3      	cmp	r3, r6
    4566:	f240 811f 	bls.w	47a8 <__udivmoddi4+0x2a4>
    456a:	3802      	subs	r0, #2
    456c:	443e      	add	r6, r7
    456e:	1af6      	subs	r6, r6, r3
    4570:	b2a2      	uxth	r2, r4
    4572:	fbb6 f3f9 	udiv	r3, r6, r9
    4576:	fb09 6613 	mls	r6, r9, r3, r6
    457a:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
    457e:	fb03 f808 	mul.w	r8, r3, r8
    4582:	45a0      	cmp	r8, r4
    4584:	d909      	bls.n	459a <__udivmoddi4+0x96>
    4586:	19e4      	adds	r4, r4, r7
    4588:	f103 32ff 	add.w	r2, r3, #4294967295
    458c:	f080 810a 	bcs.w	47a4 <__udivmoddi4+0x2a0>
    4590:	45a0      	cmp	r8, r4
    4592:	f240 8107 	bls.w	47a4 <__udivmoddi4+0x2a0>
    4596:	3b02      	subs	r3, #2
    4598:	443c      	add	r4, r7
    459a:	ebc8 0404 	rsb	r4, r8, r4
    459e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    45a2:	2100      	movs	r1, #0
    45a4:	2d00      	cmp	r5, #0
    45a6:	d062      	beq.n	466e <__udivmoddi4+0x16a>
    45a8:	fa24 f40e 	lsr.w	r4, r4, lr
    45ac:	2300      	movs	r3, #0
    45ae:	602c      	str	r4, [r5, #0]
    45b0:	606b      	str	r3, [r5, #4]
    45b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    45b6:	428b      	cmp	r3, r1
    45b8:	d907      	bls.n	45ca <__udivmoddi4+0xc6>
    45ba:	2d00      	cmp	r5, #0
    45bc:	d055      	beq.n	466a <__udivmoddi4+0x166>
    45be:	2100      	movs	r1, #0
    45c0:	e885 0041 	stmia.w	r5, {r0, r6}
    45c4:	4608      	mov	r0, r1
    45c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    45ca:	fab3 f183 	clz	r1, r3
    45ce:	2900      	cmp	r1, #0
    45d0:	f040 8090 	bne.w	46f4 <__udivmoddi4+0x1f0>
    45d4:	42b3      	cmp	r3, r6
    45d6:	d302      	bcc.n	45de <__udivmoddi4+0xda>
    45d8:	4282      	cmp	r2, r0
    45da:	f200 80f8 	bhi.w	47ce <__udivmoddi4+0x2ca>
    45de:	1a84      	subs	r4, r0, r2
    45e0:	eb66 0603 	sbc.w	r6, r6, r3
    45e4:	2001      	movs	r0, #1
    45e6:	46b4      	mov	ip, r6
    45e8:	2d00      	cmp	r5, #0
    45ea:	d040      	beq.n	466e <__udivmoddi4+0x16a>
    45ec:	e885 1010 	stmia.w	r5, {r4, ip}
    45f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    45f4:	b912      	cbnz	r2, 45fc <__udivmoddi4+0xf8>
    45f6:	2701      	movs	r7, #1
    45f8:	fbb7 f7f2 	udiv	r7, r7, r2
    45fc:	fab7 fe87 	clz	lr, r7
    4600:	f1be 0f00 	cmp.w	lr, #0
    4604:	d135      	bne.n	4672 <__udivmoddi4+0x16e>
    4606:	1bf3      	subs	r3, r6, r7
    4608:	ea4f 4817 	mov.w	r8, r7, lsr #16
    460c:	fa1f fc87 	uxth.w	ip, r7
    4610:	2101      	movs	r1, #1
    4612:	fbb3 f0f8 	udiv	r0, r3, r8
    4616:	0c22      	lsrs	r2, r4, #16
    4618:	fb08 3610 	mls	r6, r8, r0, r3
    461c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
    4620:	fb0c f300 	mul.w	r3, ip, r0
    4624:	42b3      	cmp	r3, r6
    4626:	d907      	bls.n	4638 <__udivmoddi4+0x134>
    4628:	19f6      	adds	r6, r6, r7
    462a:	f100 32ff 	add.w	r2, r0, #4294967295
    462e:	d202      	bcs.n	4636 <__udivmoddi4+0x132>
    4630:	42b3      	cmp	r3, r6
    4632:	f200 80ce 	bhi.w	47d2 <__udivmoddi4+0x2ce>
    4636:	4610      	mov	r0, r2
    4638:	1af6      	subs	r6, r6, r3
    463a:	b2a2      	uxth	r2, r4
    463c:	fbb6 f3f8 	udiv	r3, r6, r8
    4640:	fb08 6613 	mls	r6, r8, r3, r6
    4644:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
    4648:	fb0c fc03 	mul.w	ip, ip, r3
    464c:	45a4      	cmp	ip, r4
    464e:	d907      	bls.n	4660 <__udivmoddi4+0x15c>
    4650:	19e4      	adds	r4, r4, r7
    4652:	f103 32ff 	add.w	r2, r3, #4294967295
    4656:	d202      	bcs.n	465e <__udivmoddi4+0x15a>
    4658:	45a4      	cmp	ip, r4
    465a:	f200 80b5 	bhi.w	47c8 <__udivmoddi4+0x2c4>
    465e:	4613      	mov	r3, r2
    4660:	ebcc 0404 	rsb	r4, ip, r4
    4664:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    4668:	e79c      	b.n	45a4 <__udivmoddi4+0xa0>
    466a:	4629      	mov	r1, r5
    466c:	4628      	mov	r0, r5
    466e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4672:	f1ce 0120 	rsb	r1, lr, #32
    4676:	fa06 f30e 	lsl.w	r3, r6, lr
    467a:	fa07 f70e 	lsl.w	r7, r7, lr
    467e:	fa20 f901 	lsr.w	r9, r0, r1
    4682:	ea4f 4817 	mov.w	r8, r7, lsr #16
    4686:	40ce      	lsrs	r6, r1
    4688:	ea49 0903 	orr.w	r9, r9, r3
    468c:	fbb6 faf8 	udiv	sl, r6, r8
    4690:	ea4f 4419 	mov.w	r4, r9, lsr #16
    4694:	fb08 661a 	mls	r6, r8, sl, r6
    4698:	fa1f fc87 	uxth.w	ip, r7
    469c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
    46a0:	fb0a f20c 	mul.w	r2, sl, ip
    46a4:	429a      	cmp	r2, r3
    46a6:	fa00 f40e 	lsl.w	r4, r0, lr
    46aa:	d90a      	bls.n	46c2 <__udivmoddi4+0x1be>
    46ac:	19db      	adds	r3, r3, r7
    46ae:	f10a 31ff 	add.w	r1, sl, #4294967295
    46b2:	f080 8087 	bcs.w	47c4 <__udivmoddi4+0x2c0>
    46b6:	429a      	cmp	r2, r3
    46b8:	f240 8084 	bls.w	47c4 <__udivmoddi4+0x2c0>
    46bc:	f1aa 0a02 	sub.w	sl, sl, #2
    46c0:	443b      	add	r3, r7
    46c2:	1a9b      	subs	r3, r3, r2
    46c4:	fa1f f989 	uxth.w	r9, r9
    46c8:	fbb3 f1f8 	udiv	r1, r3, r8
    46cc:	fb08 3311 	mls	r3, r8, r1, r3
    46d0:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
    46d4:	fb01 f60c 	mul.w	r6, r1, ip
    46d8:	429e      	cmp	r6, r3
    46da:	d907      	bls.n	46ec <__udivmoddi4+0x1e8>
    46dc:	19db      	adds	r3, r3, r7
    46de:	f101 32ff 	add.w	r2, r1, #4294967295
    46e2:	d26b      	bcs.n	47bc <__udivmoddi4+0x2b8>
    46e4:	429e      	cmp	r6, r3
    46e6:	d969      	bls.n	47bc <__udivmoddi4+0x2b8>
    46e8:	3902      	subs	r1, #2
    46ea:	443b      	add	r3, r7
    46ec:	1b9b      	subs	r3, r3, r6
    46ee:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
    46f2:	e78e      	b.n	4612 <__udivmoddi4+0x10e>
    46f4:	f1c1 0e20 	rsb	lr, r1, #32
    46f8:	fa22 f40e 	lsr.w	r4, r2, lr
    46fc:	408b      	lsls	r3, r1
    46fe:	4323      	orrs	r3, r4
    4700:	fa20 f70e 	lsr.w	r7, r0, lr
    4704:	fa06 f401 	lsl.w	r4, r6, r1
    4708:	ea4f 4c13 	mov.w	ip, r3, lsr #16
    470c:	fa26 f60e 	lsr.w	r6, r6, lr
    4710:	433c      	orrs	r4, r7
    4712:	fbb6 f9fc 	udiv	r9, r6, ip
    4716:	0c27      	lsrs	r7, r4, #16
    4718:	fb0c 6619 	mls	r6, ip, r9, r6
    471c:	fa1f f883 	uxth.w	r8, r3
    4720:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
    4724:	fb09 f708 	mul.w	r7, r9, r8
    4728:	42b7      	cmp	r7, r6
    472a:	fa02 f201 	lsl.w	r2, r2, r1
    472e:	fa00 fa01 	lsl.w	sl, r0, r1
    4732:	d908      	bls.n	4746 <__udivmoddi4+0x242>
    4734:	18f6      	adds	r6, r6, r3
    4736:	f109 30ff 	add.w	r0, r9, #4294967295
    473a:	d241      	bcs.n	47c0 <__udivmoddi4+0x2bc>
    473c:	42b7      	cmp	r7, r6
    473e:	d93f      	bls.n	47c0 <__udivmoddi4+0x2bc>
    4740:	f1a9 0902 	sub.w	r9, r9, #2
    4744:	441e      	add	r6, r3
    4746:	1bf6      	subs	r6, r6, r7
    4748:	b2a0      	uxth	r0, r4
    474a:	fbb6 f4fc 	udiv	r4, r6, ip
    474e:	fb0c 6614 	mls	r6, ip, r4, r6
    4752:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
    4756:	fb04 f808 	mul.w	r8, r4, r8
    475a:	45b8      	cmp	r8, r7
    475c:	d907      	bls.n	476e <__udivmoddi4+0x26a>
    475e:	18ff      	adds	r7, r7, r3
    4760:	f104 30ff 	add.w	r0, r4, #4294967295
    4764:	d228      	bcs.n	47b8 <__udivmoddi4+0x2b4>
    4766:	45b8      	cmp	r8, r7
    4768:	d926      	bls.n	47b8 <__udivmoddi4+0x2b4>
    476a:	3c02      	subs	r4, #2
    476c:	441f      	add	r7, r3
    476e:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
    4772:	ebc8 0707 	rsb	r7, r8, r7
    4776:	fba0 8902 	umull	r8, r9, r0, r2
    477a:	454f      	cmp	r7, r9
    477c:	4644      	mov	r4, r8
    477e:	464e      	mov	r6, r9
    4780:	d314      	bcc.n	47ac <__udivmoddi4+0x2a8>
    4782:	d029      	beq.n	47d8 <__udivmoddi4+0x2d4>
    4784:	b365      	cbz	r5, 47e0 <__udivmoddi4+0x2dc>
    4786:	ebba 0304 	subs.w	r3, sl, r4
    478a:	eb67 0706 	sbc.w	r7, r7, r6
    478e:	fa07 fe0e 	lsl.w	lr, r7, lr
    4792:	40cb      	lsrs	r3, r1
    4794:	40cf      	lsrs	r7, r1
    4796:	ea4e 0303 	orr.w	r3, lr, r3
    479a:	e885 0088 	stmia.w	r5, {r3, r7}
    479e:	2100      	movs	r1, #0
    47a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    47a4:	4613      	mov	r3, r2
    47a6:	e6f8      	b.n	459a <__udivmoddi4+0x96>
    47a8:	4610      	mov	r0, r2
    47aa:	e6e0      	b.n	456e <__udivmoddi4+0x6a>
    47ac:	ebb8 0402 	subs.w	r4, r8, r2
    47b0:	eb69 0603 	sbc.w	r6, r9, r3
    47b4:	3801      	subs	r0, #1
    47b6:	e7e5      	b.n	4784 <__udivmoddi4+0x280>
    47b8:	4604      	mov	r4, r0
    47ba:	e7d8      	b.n	476e <__udivmoddi4+0x26a>
    47bc:	4611      	mov	r1, r2
    47be:	e795      	b.n	46ec <__udivmoddi4+0x1e8>
    47c0:	4681      	mov	r9, r0
    47c2:	e7c0      	b.n	4746 <__udivmoddi4+0x242>
    47c4:	468a      	mov	sl, r1
    47c6:	e77c      	b.n	46c2 <__udivmoddi4+0x1be>
    47c8:	3b02      	subs	r3, #2
    47ca:	443c      	add	r4, r7
    47cc:	e748      	b.n	4660 <__udivmoddi4+0x15c>
    47ce:	4608      	mov	r0, r1
    47d0:	e70a      	b.n	45e8 <__udivmoddi4+0xe4>
    47d2:	3802      	subs	r0, #2
    47d4:	443e      	add	r6, r7
    47d6:	e72f      	b.n	4638 <__udivmoddi4+0x134>
    47d8:	45c2      	cmp	sl, r8
    47da:	d3e7      	bcc.n	47ac <__udivmoddi4+0x2a8>
    47dc:	463e      	mov	r6, r7
    47de:	e7d1      	b.n	4784 <__udivmoddi4+0x280>
    47e0:	4629      	mov	r1, r5
    47e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    47e6:	bf00      	nop

000047e8 <__aeabi_idiv0>:
    47e8:	4770      	bx	lr
    47ea:	bf00      	nop
    47ec:	74747542 	.word	0x74747542
    47f0:	30206e6f 	.word	0x30206e6f
    47f4:	000a0d20 	.word	0x000a0d20
    47f8:	74747542 	.word	0x74747542
    47fc:	31206e6f 	.word	0x31206e6f
    4800:	000a0d20 	.word	0x000a0d20
    4804:	74747542 	.word	0x74747542
    4808:	32206e6f 	.word	0x32206e6f
    480c:	000a0d20 	.word	0x000a0d20
    4810:	74747542 	.word	0x74747542
    4814:	33206e6f 	.word	0x33206e6f
    4818:	000a0d20 	.word	0x000a0d20
    481c:	6e6b6e55 	.word	0x6e6b6e55
    4820:	206e776f 	.word	0x206e776f
    4824:	626d756e 	.word	0x626d756e
    4828:	20217265 	.word	0x20217265
    482c:	00000a0d 	.word	0x00000a0d
    4830:	63696857 	.word	0x63696857
    4834:	454c2068 	.word	0x454c2068
    4838:	68732044 	.word	0x68732044
    483c:	646c756f 	.word	0x646c756f
    4840:	6c204920 	.word	0x6c204920
    4844:	74686769 	.word	0x74686769
    4848:	20707520 	.word	0x20707520
    484c:	7250202d 	.word	0x7250202d
    4850:	20737365 	.word	0x20737365
    4854:	31202c30 	.word	0x31202c30
    4858:	2c32202c 	.word	0x2c32202c
    485c:	20726f20 	.word	0x20726f20
    4860:	0d203f33 	.word	0x0d203f33
    4864:	0000000a 	.word	0x0000000a
    4868:	5020724f 	.word	0x5020724f
    486c:	20485355 	.word	0x20485355
    4870:	75622061 	.word	0x75622061
    4874:	6e6f7474 	.word	0x6e6f7474
    4878:	206f7420 	.word	0x206f7420
    487c:	20746567 	.word	0x20746567
    4880:	65722061 	.word	0x65722061
    4884:	6e6f7073 	.word	0x6e6f7073
    4888:	20216573 	.word	0x20216573
    488c:	00000a0d 	.word	0x00000a0d
    4890:	00000043 	.word	0x00000043

00004894 <_global_impure_ptr>:
    4894:	20000030                                0.. 

00004898 <zeroes.6993>:
    4898:	30303030 30303030 30303030 30303030     0000000000000000
    48a8:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    48b8:	00000000 33323130 37363534 62613938     ....0123456789ab
    48c8:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

000048d8 <blanks.6992>:
    48d8:	20202020 20202020 20202020 20202020                     

000048e8 <_init>:
    48e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    48ea:	bf00      	nop
    48ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
    48ee:	bc08      	pop	{r3}
    48f0:	469e      	mov	lr, r3
    48f2:	4770      	bx	lr

000048f4 <__init_array_start>:
    48f4:	000029b1 	.word	0x000029b1

000048f8 <__frame_dummy_init_array_entry>:
    48f8:	000001a5                                ....

000048fc <_fini>:
    48fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    48fe:	bf00      	nop
    4900:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4902:	bc08      	pop	{r3}
    4904:	469e      	mov	lr, r3
    4906:	4770      	bx	lr

00004908 <__fini_array_start>:
    4908:	00000181 	.word	0x00000181

Disassembly of section .relocate:

20000000 <bpm_ps_no_halt_exec>:
 */
RAMFUNC bool bpm_ps_no_halt_exec(Bpm *bpm, uint32_t pmcon)
{
	bool b_psok = false;
	bool b_timeout = false;
	BPM_UNLOCK(PMCON);
20000000:	4a07      	ldr	r2, [pc, #28]	; (20000020 <bpm_ps_no_halt_exec+0x20>)
20000002:	4b08      	ldr	r3, [pc, #32]	; (20000024 <bpm_ps_no_halt_exec+0x24>)
20000004:	619a      	str	r2, [r3, #24]
	bpm->BPM_PMCON = pmcon;
20000006:	61c1      	str	r1, [r0, #28]
	do {
		b_psok = (BPM->BPM_SR & BPM_SR_PSOK);
20000008:	4619      	mov	r1, r3
		b_timeout = (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk);
2000000a:	4a07      	ldr	r2, [pc, #28]	; (20000028 <bpm_ps_no_halt_exec+0x28>)
	bool b_psok = false;
	bool b_timeout = false;
	BPM_UNLOCK(PMCON);
	bpm->BPM_PMCON = pmcon;
	do {
		b_psok = (BPM->BPM_SR & BPM_SR_PSOK);
2000000c:	6948      	ldr	r0, [r1, #20]
		b_timeout = (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk);
2000000e:	6813      	ldr	r3, [r2, #0]
20000010:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
	} while (!b_psok && !b_timeout);
20000014:	f010 0001 	ands.w	r0, r0, #1
20000018:	d101      	bne.n	2000001e <bpm_ps_no_halt_exec+0x1e>
2000001a:	2b00      	cmp	r3, #0
2000001c:	d0f6      	beq.n	2000000c <bpm_ps_no_halt_exec+0xc>
	return b_psok;
}
2000001e:	4770      	bx	lr
20000020:	aa00001c 	.word	0xaa00001c
20000024:	400f0000 	.word	0x400f0000
20000028:	e000e010 	.word	0xe000e010

2000002c <g_interrupt_enabled>:
2000002c:	00000001                                ....

20000030 <impure_data>:
20000030:	00000000 2000031c 20000384 200003ec     ....... ... ... 
	...
20000064:	00004890 00000000 00000000 00000000     .H..............
	...
200000d8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200000e8:	0005deec 0000000b 00000000 00000000     ................
	...

20000458 <_impure_ptr>:
20000458:	20000030                                0.. 

2000045c <lc_ctype_charset>:
2000045c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2000047c <__mb_cur_max>:
2000047c:	00000001                                ....

20000480 <__malloc_av_>:
	...
20000488:	20000480 20000480 20000488 20000488     ... ... ... ... 
20000498:	20000490 20000490 20000498 20000498     ... ... ... ... 
200004a8:	200004a0 200004a0 200004a8 200004a8     ... ... ... ... 
200004b8:	200004b0 200004b0 200004b8 200004b8     ... ... ... ... 
200004c8:	200004c0 200004c0 200004c8 200004c8     ... ... ... ... 
200004d8:	200004d0 200004d0 200004d8 200004d8     ... ... ... ... 
200004e8:	200004e0 200004e0 200004e8 200004e8     ... ... ... ... 
200004f8:	200004f0 200004f0 200004f8 200004f8     ... ... ... ... 
20000508:	20000500 20000500 20000508 20000508     ... ... ... ... 
20000518:	20000510 20000510 20000518 20000518     ... ... ... ... 
20000528:	20000520 20000520 20000528 20000528      ..  .. (.. (.. 
20000538:	20000530 20000530 20000538 20000538     0.. 0.. 8.. 8.. 
20000548:	20000540 20000540 20000548 20000548     @.. @.. H.. H.. 
20000558:	20000550 20000550 20000558 20000558     P.. P.. X.. X.. 
20000568:	20000560 20000560 20000568 20000568     `.. `.. h.. h.. 
20000578:	20000570 20000570 20000578 20000578     p.. p.. x.. x.. 
20000588:	20000580 20000580 20000588 20000588     ... ... ... ... 
20000598:	20000590 20000590 20000598 20000598     ... ... ... ... 
200005a8:	200005a0 200005a0 200005a8 200005a8     ... ... ... ... 
200005b8:	200005b0 200005b0 200005b8 200005b8     ... ... ... ... 
200005c8:	200005c0 200005c0 200005c8 200005c8     ... ... ... ... 
200005d8:	200005d0 200005d0 200005d8 200005d8     ... ... ... ... 
200005e8:	200005e0 200005e0 200005e8 200005e8     ... ... ... ... 
200005f8:	200005f0 200005f0 200005f8 200005f8     ... ... ... ... 
20000608:	20000600 20000600 20000608 20000608     ... ... ... ... 
20000618:	20000610 20000610 20000618 20000618     ... ... ... ... 
20000628:	20000620 20000620 20000628 20000628      ..  .. (.. (.. 
20000638:	20000630 20000630 20000638 20000638     0.. 0.. 8.. 8.. 
20000648:	20000640 20000640 20000648 20000648     @.. @.. H.. H.. 
20000658:	20000650 20000650 20000658 20000658     P.. P.. X.. X.. 
20000668:	20000660 20000660 20000668 20000668     `.. `.. h.. h.. 
20000678:	20000670 20000670 20000678 20000678     p.. p.. x.. x.. 
20000688:	20000680 20000680 20000688 20000688     ... ... ... ... 
20000698:	20000690 20000690 20000698 20000698     ... ... ... ... 
200006a8:	200006a0 200006a0 200006a8 200006a8     ... ... ... ... 
200006b8:	200006b0 200006b0 200006b8 200006b8     ... ... ... ... 
200006c8:	200006c0 200006c0 200006c8 200006c8     ... ... ... ... 
200006d8:	200006d0 200006d0 200006d8 200006d8     ... ... ... ... 
200006e8:	200006e0 200006e0 200006e8 200006e8     ... ... ... ... 
200006f8:	200006f0 200006f0 200006f8 200006f8     ... ... ... ... 
20000708:	20000700 20000700 20000708 20000708     ... ... ... ... 
20000718:	20000710 20000710 20000718 20000718     ... ... ... ... 
20000728:	20000720 20000720 20000728 20000728      ..  .. (.. (.. 
20000738:	20000730 20000730 20000738 20000738     0.. 0.. 8.. 8.. 
20000748:	20000740 20000740 20000748 20000748     @.. @.. H.. H.. 
20000758:	20000750 20000750 20000758 20000758     P.. P.. X.. X.. 
20000768:	20000760 20000760 20000768 20000768     `.. `.. h.. h.. 
20000778:	20000770 20000770 20000778 20000778     p.. p.. x.. x.. 
20000788:	20000780 20000780 20000788 20000788     ... ... ... ... 
20000798:	20000790 20000790 20000798 20000798     ... ... ... ... 
200007a8:	200007a0 200007a0 200007a8 200007a8     ... ... ... ... 
200007b8:	200007b0 200007b0 200007b8 200007b8     ... ... ... ... 
200007c8:	200007c0 200007c0 200007c8 200007c8     ... ... ... ... 
200007d8:	200007d0 200007d0 200007d8 200007d8     ... ... ... ... 
200007e8:	200007e0 200007e0 200007e8 200007e8     ... ... ... ... 
200007f8:	200007f0 200007f0 200007f8 200007f8     ... ... ... ... 
20000808:	20000800 20000800 20000808 20000808     ... ... ... ... 
20000818:	20000810 20000810 20000818 20000818     ... ... ... ... 
20000828:	20000820 20000820 20000828 20000828      ..  .. (.. (.. 
20000838:	20000830 20000830 20000838 20000838     0.. 0.. 8.. 8.. 
20000848:	20000840 20000840 20000848 20000848     @.. @.. H.. H.. 
20000858:	20000850 20000850 20000858 20000858     P.. P.. X.. X.. 
20000868:	20000860 20000860 20000868 20000868     `.. `.. h.. h.. 
20000878:	20000870 20000870 20000878 20000878     p.. p.. x.. x.. 

20000888 <__malloc_trim_threshold>:
20000888:	00020000                                ....

2000088c <__malloc_sbrk_base>:
2000088c:	ffffffff                                ....

20000890 <__wctomb>:
20000890:	0000429d                                .B..
