ARM GAS  /tmp/cc8cor6I.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB288:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/cc8cor6I.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** 
  62:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  63:Core/Src/stm32l4xx_hal_msp.c **** 
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  65:Core/Src/stm32l4xx_hal_msp.c ****                                         /**
  66:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  67:Core/Src/stm32l4xx_hal_msp.c ****   */
  68:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  69:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 69 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  70:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 74 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 74 3 view .LVU2
  39              		.loc 1 74 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 1A6E     		ldr	r2, [r3, #96]
ARM GAS  /tmp/cc8cor6I.s 			page 3


  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 1A66     		str	r2, [r3, #96]
  44              		.loc 1 74 3 view .LVU4
  45 000c 1A6E     		ldr	r2, [r3, #96]
  46 000e 02F00102 		and	r2, r2, #1
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 74 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 74 3 view .LVU6
  75:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 75 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 75 3 view .LVU8
  55              		.loc 1 75 3 view .LVU9
  56 0016 9A6D     		ldr	r2, [r3, #88]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c 9A65     		str	r2, [r3, #88]
  59              		.loc 1 75 3 view .LVU10
  60 001e 9B6D     		ldr	r3, [r3, #88]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 75 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 75 3 view .LVU12
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32l4xx_hal_msp.c **** }
  67              		.loc 1 82 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE288:
  79              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_ADC_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_ADC_MspInit:
  87              	.LVL0:
  88              	.LFB289:
  83:Core/Src/stm32l4xx_hal_msp.c **** 
  84:Core/Src/stm32l4xx_hal_msp.c **** /**
  85:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /tmp/cc8cor6I.s 			page 4


  87:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32l4xx_hal_msp.c **** */
  90:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32l4xx_hal_msp.c **** {
  89              		.loc 1 91 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 91 1 is_stmt 0 view .LVU15
  94 0000 30B5     		push	{r4, r5, lr}
  95              		.cfi_def_cfa_offset 12
  96              		.cfi_offset 4, -12
  97              		.cfi_offset 5, -8
  98              		.cfi_offset 14, -4
  99 0002 89B0     		sub	sp, sp, #36
 100              		.cfi_def_cfa_offset 48
  92:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 92 3 is_stmt 1 view .LVU16
 102              		.loc 1 92 20 is_stmt 0 view .LVU17
 103 0004 0023     		movs	r3, #0
 104 0006 0393     		str	r3, [sp, #12]
 105 0008 0493     		str	r3, [sp, #16]
 106 000a 0593     		str	r3, [sp, #20]
 107 000c 0693     		str	r3, [sp, #24]
 108 000e 0793     		str	r3, [sp, #28]
  93:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 109              		.loc 1 93 3 is_stmt 1 view .LVU18
 110              		.loc 1 93 10 is_stmt 0 view .LVU19
 111 0010 0268     		ldr	r2, [r0]
 112              		.loc 1 93 5 view .LVU20
 113 0012 294B     		ldr	r3, .L11
 114 0014 9A42     		cmp	r2, r3
 115 0016 01D0     		beq	.L9
 116              	.LVL1:
 117              	.L5:
  94:Core/Src/stm32l4xx_hal_msp.c ****   {
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32l4xx_hal_msp.c **** 
  97:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 100:Core/Src/stm32l4xx_hal_msp.c **** 
 101:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 102:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 103:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 104:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 105:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 106:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> ADC1_IN3
 107:Core/Src/stm32l4xx_hal_msp.c ****     PC3     ------> ADC1_IN4
 108:Core/Src/stm32l4xx_hal_msp.c ****     PA4     ------> ADC1_IN9
 109:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> ADC1_IN10
 110:Core/Src/stm32l4xx_hal_msp.c ****     PA7     ------> ADC1_IN12
 111:Core/Src/stm32l4xx_hal_msp.c ****     PC4     ------> ADC1_IN13
 112:Core/Src/stm32l4xx_hal_msp.c ****     */
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 114:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin;
ARM GAS  /tmp/cc8cor6I.s 			page 5


 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 118:Core/Src/stm32l4xx_hal_msp.c **** 
 119:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = A4_Pin|A5_Pin|A6_Pin;
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 121:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 122:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 123:Core/Src/stm32l4xx_hal_msp.c **** 
 124:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA Init */
 125:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 Init */
 126:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 127:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_0;
 128:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 129:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 130:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 133:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 134:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 135:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 136:Core/Src/stm32l4xx_hal_msp.c ****     {
 137:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 138:Core/Src/stm32l4xx_hal_msp.c ****     }
 139:Core/Src/stm32l4xx_hal_msp.c **** 
 140:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 141:Core/Src/stm32l4xx_hal_msp.c **** 
 142:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 143:Core/Src/stm32l4xx_hal_msp.c **** 
 144:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 145:Core/Src/stm32l4xx_hal_msp.c ****   }
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c **** }
 118              		.loc 1 147 1 view .LVU21
 119 0018 09B0     		add	sp, sp, #36
 120              		.cfi_remember_state
 121              		.cfi_def_cfa_offset 12
 122              		@ sp needed
 123 001a 30BD     		pop	{r4, r5, pc}
 124              	.LVL2:
 125              	.L9:
 126              		.cfi_restore_state
 127              		.loc 1 147 1 view .LVU22
 128 001c 0446     		mov	r4, r0
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 129              		.loc 1 99 5 is_stmt 1 view .LVU23
 130              	.LBB4:
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 131              		.loc 1 99 5 view .LVU24
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 132              		.loc 1 99 5 view .LVU25
 133 001e 03F17043 		add	r3, r3, #-268435456
 134 0022 A3F5F833 		sub	r3, r3, #126976
 135 0026 DA6C     		ldr	r2, [r3, #76]
 136 0028 42F40052 		orr	r2, r2, #8192
 137 002c DA64     		str	r2, [r3, #76]
  99:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/cc8cor6I.s 			page 6


 138              		.loc 1 99 5 view .LVU26
 139 002e DA6C     		ldr	r2, [r3, #76]
 140 0030 02F40052 		and	r2, r2, #8192
 141 0034 0092     		str	r2, [sp]
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 142              		.loc 1 99 5 view .LVU27
 143 0036 009A     		ldr	r2, [sp]
 144              	.LBE4:
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 145              		.loc 1 99 5 view .LVU28
 101:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 146              		.loc 1 101 5 view .LVU29
 147              	.LBB5:
 101:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 148              		.loc 1 101 5 view .LVU30
 101:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 149              		.loc 1 101 5 view .LVU31
 150 0038 DA6C     		ldr	r2, [r3, #76]
 151 003a 42F00402 		orr	r2, r2, #4
 152 003e DA64     		str	r2, [r3, #76]
 101:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 153              		.loc 1 101 5 view .LVU32
 154 0040 DA6C     		ldr	r2, [r3, #76]
 155 0042 02F00402 		and	r2, r2, #4
 156 0046 0192     		str	r2, [sp, #4]
 101:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 157              		.loc 1 101 5 view .LVU33
 158 0048 019A     		ldr	r2, [sp, #4]
 159              	.LBE5:
 101:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 160              		.loc 1 101 5 view .LVU34
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 102 5 view .LVU35
 162              	.LBB6:
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 102 5 view .LVU36
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 164              		.loc 1 102 5 view .LVU37
 165 004a DA6C     		ldr	r2, [r3, #76]
 166 004c 42F00102 		orr	r2, r2, #1
 167 0050 DA64     		str	r2, [r3, #76]
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 102 5 view .LVU38
 169 0052 DB6C     		ldr	r3, [r3, #76]
 170 0054 03F00103 		and	r3, r3, #1
 171 0058 0293     		str	r3, [sp, #8]
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 102 5 view .LVU39
 173 005a 029B     		ldr	r3, [sp, #8]
 174              	.LBE6:
 102:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 175              		.loc 1 102 5 view .LVU40
 113:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin;
 176              		.loc 1 113 5 view .LVU41
 113:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin;
 177              		.loc 1 113 25 is_stmt 0 view .LVU42
 178 005c 1F23     		movs	r3, #31
ARM GAS  /tmp/cc8cor6I.s 			page 7


 179 005e 0393     		str	r3, [sp, #12]
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 115 5 is_stmt 1 view .LVU43
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 115 26 is_stmt 0 view .LVU44
 182 0060 0B25     		movs	r5, #11
 183 0062 0495     		str	r5, [sp, #16]
 116:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 184              		.loc 1 116 5 is_stmt 1 view .LVU45
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 185              		.loc 1 117 5 view .LVU46
 186 0064 03A9     		add	r1, sp, #12
 187 0066 1548     		ldr	r0, .L11+4
 188              	.LVL3:
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 189              		.loc 1 117 5 is_stmt 0 view .LVU47
 190 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL4:
 119:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 192              		.loc 1 119 5 is_stmt 1 view .LVU48
 119:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 193              		.loc 1 119 25 is_stmt 0 view .LVU49
 194 006c B023     		movs	r3, #176
 195 006e 0393     		str	r3, [sp, #12]
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 196              		.loc 1 120 5 is_stmt 1 view .LVU50
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 120 26 is_stmt 0 view .LVU51
 198 0070 0495     		str	r5, [sp, #16]
 121:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 199              		.loc 1 121 5 is_stmt 1 view .LVU52
 121:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 200              		.loc 1 121 26 is_stmt 0 view .LVU53
 201 0072 0025     		movs	r5, #0
 202 0074 0595     		str	r5, [sp, #20]
 122:Core/Src/stm32l4xx_hal_msp.c **** 
 203              		.loc 1 122 5 is_stmt 1 view .LVU54
 204 0076 03A9     		add	r1, sp, #12
 205 0078 4FF09040 		mov	r0, #1207959552
 206 007c FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL5:
 126:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_0;
 208              		.loc 1 126 5 view .LVU55
 126:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_0;
 209              		.loc 1 126 24 is_stmt 0 view .LVU56
 210 0080 0F48     		ldr	r0, .L11+8
 211 0082 104B     		ldr	r3, .L11+12
 212 0084 0360     		str	r3, [r0]
 127:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 213              		.loc 1 127 5 is_stmt 1 view .LVU57
 127:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 214              		.loc 1 127 28 is_stmt 0 view .LVU58
 215 0086 4560     		str	r5, [r0, #4]
 128:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 216              		.loc 1 128 5 is_stmt 1 view .LVU59
 128:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 217              		.loc 1 128 30 is_stmt 0 view .LVU60
ARM GAS  /tmp/cc8cor6I.s 			page 8


 218 0088 8560     		str	r5, [r0, #8]
 129:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 219              		.loc 1 129 5 is_stmt 1 view .LVU61
 129:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 220              		.loc 1 129 30 is_stmt 0 view .LVU62
 221 008a C560     		str	r5, [r0, #12]
 130:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 222              		.loc 1 130 5 is_stmt 1 view .LVU63
 130:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 223              		.loc 1 130 27 is_stmt 0 view .LVU64
 224 008c 8023     		movs	r3, #128
 225 008e 0361     		str	r3, [r0, #16]
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 226              		.loc 1 131 5 is_stmt 1 view .LVU65
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 227              		.loc 1 131 40 is_stmt 0 view .LVU66
 228 0090 4FF48073 		mov	r3, #256
 229 0094 4361     		str	r3, [r0, #20]
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 230              		.loc 1 132 5 is_stmt 1 view .LVU67
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 231              		.loc 1 132 37 is_stmt 0 view .LVU68
 232 0096 4FF48063 		mov	r3, #1024
 233 009a 8361     		str	r3, [r0, #24]
 133:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 234              		.loc 1 133 5 is_stmt 1 view .LVU69
 133:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 235              		.loc 1 133 25 is_stmt 0 view .LVU70
 236 009c 2023     		movs	r3, #32
 237 009e C361     		str	r3, [r0, #28]
 134:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 238              		.loc 1 134 5 is_stmt 1 view .LVU71
 134:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 239              		.loc 1 134 29 is_stmt 0 view .LVU72
 240 00a0 0562     		str	r5, [r0, #32]
 135:Core/Src/stm32l4xx_hal_msp.c ****     {
 241              		.loc 1 135 5 is_stmt 1 view .LVU73
 135:Core/Src/stm32l4xx_hal_msp.c ****     {
 242              		.loc 1 135 9 is_stmt 0 view .LVU74
 243 00a2 FFF7FEFF 		bl	HAL_DMA_Init
 244              	.LVL6:
 135:Core/Src/stm32l4xx_hal_msp.c ****     {
 245              		.loc 1 135 8 view .LVU75
 246 00a6 18B9     		cbnz	r0, .L10
 247              	.L7:
 140:Core/Src/stm32l4xx_hal_msp.c **** 
 248              		.loc 1 140 5 is_stmt 1 view .LVU76
 140:Core/Src/stm32l4xx_hal_msp.c **** 
 249              		.loc 1 140 5 view .LVU77
 250 00a8 054B     		ldr	r3, .L11+8
 251 00aa E364     		str	r3, [r4, #76]
 140:Core/Src/stm32l4xx_hal_msp.c **** 
 252              		.loc 1 140 5 view .LVU78
 253 00ac 9C62     		str	r4, [r3, #40]
 140:Core/Src/stm32l4xx_hal_msp.c **** 
 254              		.loc 1 140 5 view .LVU79
 255              		.loc 1 147 1 is_stmt 0 view .LVU80
ARM GAS  /tmp/cc8cor6I.s 			page 9


 256 00ae B3E7     		b	.L5
 257              	.L10:
 137:Core/Src/stm32l4xx_hal_msp.c ****     }
 258              		.loc 1 137 7 is_stmt 1 view .LVU81
 259 00b0 FFF7FEFF 		bl	Error_Handler
 260              	.LVL7:
 261 00b4 F8E7     		b	.L7
 262              	.L12:
 263 00b6 00BF     		.align	2
 264              	.L11:
 265 00b8 00000450 		.word	1342439424
 266 00bc 00080048 		.word	1207961600
 267 00c0 00000000 		.word	hdma_adc1
 268 00c4 08000240 		.word	1073872904
 269              		.cfi_endproc
 270              	.LFE289:
 272              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 273              		.align	1
 274              		.global	HAL_ADC_MspDeInit
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	HAL_ADC_MspDeInit:
 280              	.LVL8:
 281              	.LFB290:
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 149:Core/Src/stm32l4xx_hal_msp.c **** /**
 150:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 151:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 152:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 153:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32l4xx_hal_msp.c **** */
 155:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 156:Core/Src/stm32l4xx_hal_msp.c **** {
 282              		.loc 1 156 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 157:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 286              		.loc 1 157 3 view .LVU83
 287              		.loc 1 157 10 is_stmt 0 view .LVU84
 288 0000 0268     		ldr	r2, [r0]
 289              		.loc 1 157 5 view .LVU85
 290 0002 0C4B     		ldr	r3, .L20
 291 0004 9A42     		cmp	r2, r3
 292 0006 00D0     		beq	.L19
 293 0008 7047     		bx	lr
 294              	.L19:
 156:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 295              		.loc 1 156 1 view .LVU86
 296 000a 10B5     		push	{r4, lr}
 297              		.cfi_def_cfa_offset 8
 298              		.cfi_offset 4, -8
 299              		.cfi_offset 14, -4
 300 000c 0446     		mov	r4, r0
 158:Core/Src/stm32l4xx_hal_msp.c ****   {
 159:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
ARM GAS  /tmp/cc8cor6I.s 			page 10


 160:Core/Src/stm32l4xx_hal_msp.c **** 
 161:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 162:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 163:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 301              		.loc 1 163 5 is_stmt 1 view .LVU87
 302 000e 0A4A     		ldr	r2, .L20+4
 303 0010 D36C     		ldr	r3, [r2, #76]
 304 0012 23F40053 		bic	r3, r3, #8192
 305 0016 D364     		str	r3, [r2, #76]
 164:Core/Src/stm32l4xx_hal_msp.c **** 
 165:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 166:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 167:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 168:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> ADC1_IN3
 169:Core/Src/stm32l4xx_hal_msp.c ****     PC3     ------> ADC1_IN4
 170:Core/Src/stm32l4xx_hal_msp.c ****     PA4     ------> ADC1_IN9
 171:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> ADC1_IN10
 172:Core/Src/stm32l4xx_hal_msp.c ****     PA7     ------> ADC1_IN12
 173:Core/Src/stm32l4xx_hal_msp.c ****     PC4     ------> ADC1_IN13
 174:Core/Src/stm32l4xx_hal_msp.c ****     */
 175:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, A0_Pin|A1_Pin|A2_Pin|A3_Pin
 306              		.loc 1 175 5 view .LVU88
 307 0018 1F21     		movs	r1, #31
 308 001a 0848     		ldr	r0, .L20+8
 309              	.LVL9:
 310              		.loc 1 175 5 is_stmt 0 view .LVU89
 311 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 312              	.LVL10:
 176:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin);
 177:Core/Src/stm32l4xx_hal_msp.c **** 
 178:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, A4_Pin|A5_Pin|A6_Pin);
 313              		.loc 1 178 5 is_stmt 1 view .LVU90
 314 0020 B021     		movs	r1, #176
 315 0022 4FF09040 		mov	r0, #1207959552
 316 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 317              	.LVL11:
 179:Core/Src/stm32l4xx_hal_msp.c **** 
 180:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 181:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 318              		.loc 1 181 5 view .LVU91
 319 002a E06C     		ldr	r0, [r4, #76]
 320 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 321              	.LVL12:
 182:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 183:Core/Src/stm32l4xx_hal_msp.c **** 
 184:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 185:Core/Src/stm32l4xx_hal_msp.c ****   }
 186:Core/Src/stm32l4xx_hal_msp.c **** 
 187:Core/Src/stm32l4xx_hal_msp.c **** }
 322              		.loc 1 187 1 is_stmt 0 view .LVU92
 323 0030 10BD     		pop	{r4, pc}
 324              	.LVL13:
 325              	.L21:
 326              		.loc 1 187 1 view .LVU93
 327 0032 00BF     		.align	2
 328              	.L20:
 329 0034 00000450 		.word	1342439424
ARM GAS  /tmp/cc8cor6I.s 			page 11


 330 0038 00100240 		.word	1073876992
 331 003c 00080048 		.word	1207961600
 332              		.cfi_endproc
 333              	.LFE290:
 335              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 336              		.align	1
 337              		.global	HAL_TIM_Base_MspInit
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 342              	HAL_TIM_Base_MspInit:
 343              	.LVL14:
 344              	.LFB291:
 188:Core/Src/stm32l4xx_hal_msp.c **** 
 189:Core/Src/stm32l4xx_hal_msp.c **** /**
 190:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 191:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 192:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 193:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 194:Core/Src/stm32l4xx_hal_msp.c **** */
 195:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 196:Core/Src/stm32l4xx_hal_msp.c **** {
 345              		.loc 1 196 1 is_stmt 1 view -0
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 16
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349              		.loc 1 196 1 is_stmt 0 view .LVU95
 350 0000 00B5     		push	{lr}
 351              		.cfi_def_cfa_offset 4
 352              		.cfi_offset 14, -4
 353 0002 85B0     		sub	sp, sp, #20
 354              		.cfi_def_cfa_offset 24
 197:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 355              		.loc 1 197 3 is_stmt 1 view .LVU96
 356              		.loc 1 197 15 is_stmt 0 view .LVU97
 357 0004 0368     		ldr	r3, [r0]
 358              		.loc 1 197 5 view .LVU98
 359 0006 2D4A     		ldr	r2, .L32
 360 0008 9342     		cmp	r3, r2
 361 000a 0BD0     		beq	.L28
 198:Core/Src/stm32l4xx_hal_msp.c ****   {
 199:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 200:Core/Src/stm32l4xx_hal_msp.c **** 
 201:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 202:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 203:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 204:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 205:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 12, 0);
 206:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 207:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 13, 0);
 208:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 209:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 210:Core/Src/stm32l4xx_hal_msp.c **** 
 211:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 212:Core/Src/stm32l4xx_hal_msp.c ****   }
 213:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM7)
 362              		.loc 1 213 8 is_stmt 1 view .LVU99
ARM GAS  /tmp/cc8cor6I.s 			page 12


 363              		.loc 1 213 10 is_stmt 0 view .LVU100
 364 000c 2C4A     		ldr	r2, .L32+4
 365 000e 9342     		cmp	r3, r2
 366 0010 23D0     		beq	.L29
 214:Core/Src/stm32l4xx_hal_msp.c ****   {
 215:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 216:Core/Src/stm32l4xx_hal_msp.c **** 
 217:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 0 */
 218:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 219:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 220:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 221:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 222:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 223:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 224:Core/Src/stm32l4xx_hal_msp.c **** 
 225:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 1 */
 226:Core/Src/stm32l4xx_hal_msp.c ****   }
 227:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 367              		.loc 1 227 8 is_stmt 1 view .LVU101
 368              		.loc 1 227 10 is_stmt 0 view .LVU102
 369 0012 2C4A     		ldr	r2, .L32+8
 370 0014 9342     		cmp	r3, r2
 371 0016 33D0     		beq	.L30
 228:Core/Src/stm32l4xx_hal_msp.c ****   {
 229:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 230:Core/Src/stm32l4xx_hal_msp.c **** 
 231:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 0 */
 232:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 233:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 234:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt Init */
 235:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 12, 0);
 236:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 237:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 238:Core/Src/stm32l4xx_hal_msp.c **** 
 239:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 1 */
 240:Core/Src/stm32l4xx_hal_msp.c ****   }
 241:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 372              		.loc 1 241 8 is_stmt 1 view .LVU103
 373              		.loc 1 241 10 is_stmt 0 view .LVU104
 374 0018 2B4A     		ldr	r2, .L32+12
 375 001a 9342     		cmp	r3, r2
 376 001c 43D0     		beq	.L31
 377              	.LVL15:
 378              	.L22:
 242:Core/Src/stm32l4xx_hal_msp.c ****   {
 243:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 244:Core/Src/stm32l4xx_hal_msp.c **** 
 245:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 246:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 247:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 248:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 249:Core/Src/stm32l4xx_hal_msp.c **** 
 250:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 251:Core/Src/stm32l4xx_hal_msp.c ****   }
 252:Core/Src/stm32l4xx_hal_msp.c **** 
 253:Core/Src/stm32l4xx_hal_msp.c **** }
 379              		.loc 1 253 1 view .LVU105
ARM GAS  /tmp/cc8cor6I.s 			page 13


 380 001e 05B0     		add	sp, sp, #20
 381              		.cfi_remember_state
 382              		.cfi_def_cfa_offset 4
 383              		@ sp needed
 384 0020 5DF804FB 		ldr	pc, [sp], #4
 385              	.LVL16:
 386              	.L28:
 387              		.cfi_restore_state
 203:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 388              		.loc 1 203 5 is_stmt 1 view .LVU106
 389              	.LBB7:
 203:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 390              		.loc 1 203 5 view .LVU107
 203:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 391              		.loc 1 203 5 view .LVU108
 392 0024 294B     		ldr	r3, .L32+16
 393 0026 1A6E     		ldr	r2, [r3, #96]
 394 0028 42F40062 		orr	r2, r2, #2048
 395 002c 1A66     		str	r2, [r3, #96]
 203:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 396              		.loc 1 203 5 view .LVU109
 397 002e 1B6E     		ldr	r3, [r3, #96]
 398 0030 03F40063 		and	r3, r3, #2048
 399 0034 0093     		str	r3, [sp]
 203:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 400              		.loc 1 203 5 view .LVU110
 401 0036 009B     		ldr	r3, [sp]
 402              	.LBE7:
 203:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 403              		.loc 1 203 5 view .LVU111
 205:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 404              		.loc 1 205 5 view .LVU112
 405 0038 0022     		movs	r2, #0
 406 003a 0C21     		movs	r1, #12
 407 003c 1820     		movs	r0, #24
 408              	.LVL17:
 205:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 409              		.loc 1 205 5 is_stmt 0 view .LVU113
 410 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 411              	.LVL18:
 206:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 13, 0);
 412              		.loc 1 206 5 is_stmt 1 view .LVU114
 413 0042 1820     		movs	r0, #24
 414 0044 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 415              	.LVL19:
 207:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 416              		.loc 1 207 5 view .LVU115
 417 0048 0022     		movs	r2, #0
 418 004a 0D21     		movs	r1, #13
 419 004c 1B20     		movs	r0, #27
 420 004e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 421              	.LVL20:
 208:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 422              		.loc 1 208 5 view .LVU116
 423 0052 1B20     		movs	r0, #27
 424 0054 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 425              	.LVL21:
ARM GAS  /tmp/cc8cor6I.s 			page 14


 426 0058 E1E7     		b	.L22
 427              	.LVL22:
 428              	.L29:
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 429              		.loc 1 219 5 view .LVU117
 430              	.LBB8:
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 431              		.loc 1 219 5 view .LVU118
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 432              		.loc 1 219 5 view .LVU119
 433 005a 1C4B     		ldr	r3, .L32+16
 434 005c 9A6D     		ldr	r2, [r3, #88]
 435 005e 42F02002 		orr	r2, r2, #32
 436 0062 9A65     		str	r2, [r3, #88]
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 437              		.loc 1 219 5 view .LVU120
 438 0064 9B6D     		ldr	r3, [r3, #88]
 439 0066 03F02003 		and	r3, r3, #32
 440 006a 0193     		str	r3, [sp, #4]
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 441              		.loc 1 219 5 view .LVU121
 442 006c 019B     		ldr	r3, [sp, #4]
 443              	.LBE8:
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 444              		.loc 1 219 5 view .LVU122
 221:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 445              		.loc 1 221 5 view .LVU123
 446 006e 0022     		movs	r2, #0
 447 0070 0221     		movs	r1, #2
 448 0072 3720     		movs	r0, #55
 449              	.LVL23:
 221:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 450              		.loc 1 221 5 is_stmt 0 view .LVU124
 451 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 452              	.LVL24:
 222:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 453              		.loc 1 222 5 is_stmt 1 view .LVU125
 454 0078 3720     		movs	r0, #55
 455 007a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 456              	.LVL25:
 457 007e CEE7     		b	.L22
 458              	.LVL26:
 459              	.L30:
 233:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt Init */
 460              		.loc 1 233 5 view .LVU126
 461              	.LBB9:
 233:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt Init */
 462              		.loc 1 233 5 view .LVU127
 233:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt Init */
 463              		.loc 1 233 5 view .LVU128
 464 0080 124B     		ldr	r3, .L32+16
 465 0082 1A6E     		ldr	r2, [r3, #96]
 466 0084 42F48032 		orr	r2, r2, #65536
 467 0088 1A66     		str	r2, [r3, #96]
 233:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt Init */
 468              		.loc 1 233 5 view .LVU129
 469 008a 1B6E     		ldr	r3, [r3, #96]
ARM GAS  /tmp/cc8cor6I.s 			page 15


 470 008c 03F48033 		and	r3, r3, #65536
 471 0090 0293     		str	r3, [sp, #8]
 233:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt Init */
 472              		.loc 1 233 5 view .LVU130
 473 0092 029B     		ldr	r3, [sp, #8]
 474              	.LBE9:
 233:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt Init */
 475              		.loc 1 233 5 view .LVU131
 235:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 476              		.loc 1 235 5 view .LVU132
 477 0094 0022     		movs	r2, #0
 478 0096 0C21     		movs	r1, #12
 479 0098 1820     		movs	r0, #24
 480              	.LVL27:
 235:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 481              		.loc 1 235 5 is_stmt 0 view .LVU133
 482 009a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 483              	.LVL28:
 236:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 484              		.loc 1 236 5 is_stmt 1 view .LVU134
 485 009e 1820     		movs	r0, #24
 486 00a0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 487              	.LVL29:
 488 00a4 BBE7     		b	.L22
 489              	.LVL30:
 490              	.L31:
 247:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 491              		.loc 1 247 5 view .LVU135
 492              	.LBB10:
 247:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 493              		.loc 1 247 5 view .LVU136
 247:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 494              		.loc 1 247 5 view .LVU137
 495 00a6 094B     		ldr	r3, .L32+16
 496 00a8 1A6E     		ldr	r2, [r3, #96]
 497 00aa 42F40032 		orr	r2, r2, #131072
 498 00ae 1A66     		str	r2, [r3, #96]
 247:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 499              		.loc 1 247 5 view .LVU138
 500 00b0 1B6E     		ldr	r3, [r3, #96]
 501 00b2 03F40033 		and	r3, r3, #131072
 502 00b6 0393     		str	r3, [sp, #12]
 247:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 503              		.loc 1 247 5 view .LVU139
 504 00b8 039B     		ldr	r3, [sp, #12]
 505              	.LBE10:
 247:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 506              		.loc 1 247 5 view .LVU140
 507              		.loc 1 253 1 is_stmt 0 view .LVU141
 508 00ba B0E7     		b	.L22
 509              	.L33:
 510              		.align	2
 511              	.L32:
 512 00bc 002C0140 		.word	1073818624
 513 00c0 00140040 		.word	1073746944
 514 00c4 00400140 		.word	1073823744
 515 00c8 00440140 		.word	1073824768
ARM GAS  /tmp/cc8cor6I.s 			page 16


 516 00cc 00100240 		.word	1073876992
 517              		.cfi_endproc
 518              	.LFE291:
 520              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 521              		.align	1
 522              		.global	HAL_TIM_MspPostInit
 523              		.syntax unified
 524              		.thumb
 525              		.thumb_func
 527              	HAL_TIM_MspPostInit:
 528              	.LVL31:
 529              	.LFB292:
 254:Core/Src/stm32l4xx_hal_msp.c **** 
 255:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 256:Core/Src/stm32l4xx_hal_msp.c **** {
 530              		.loc 1 256 1 is_stmt 1 view -0
 531              		.cfi_startproc
 532              		@ args = 0, pretend = 0, frame = 32
 533              		@ frame_needed = 0, uses_anonymous_args = 0
 534              		.loc 1 256 1 is_stmt 0 view .LVU143
 535 0000 00B5     		push	{lr}
 536              		.cfi_def_cfa_offset 4
 537              		.cfi_offset 14, -4
 538 0002 89B0     		sub	sp, sp, #36
 539              		.cfi_def_cfa_offset 40
 257:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 540              		.loc 1 257 3 is_stmt 1 view .LVU144
 541              		.loc 1 257 20 is_stmt 0 view .LVU145
 542 0004 0023     		movs	r3, #0
 543 0006 0393     		str	r3, [sp, #12]
 544 0008 0493     		str	r3, [sp, #16]
 545 000a 0593     		str	r3, [sp, #20]
 546 000c 0693     		str	r3, [sp, #24]
 547 000e 0793     		str	r3, [sp, #28]
 258:Core/Src/stm32l4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 548              		.loc 1 258 3 is_stmt 1 view .LVU146
 549              		.loc 1 258 10 is_stmt 0 view .LVU147
 550 0010 0368     		ldr	r3, [r0]
 551              		.loc 1 258 5 view .LVU148
 552 0012 1A4A     		ldr	r2, .L40
 553 0014 9342     		cmp	r3, r2
 554 0016 05D0     		beq	.L38
 259:Core/Src/stm32l4xx_hal_msp.c ****   {
 260:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 261:Core/Src/stm32l4xx_hal_msp.c **** 
 262:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 263:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 264:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 265:Core/Src/stm32l4xx_hal_msp.c ****     PB15     ------> TIM1_CH3N
 266:Core/Src/stm32l4xx_hal_msp.c ****     */
 267:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = O9_Pin;
 268:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 269:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 270:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 271:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 272:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O9_GPIO_Port, &GPIO_InitStruct);
 273:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/cc8cor6I.s 			page 17


 274:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 275:Core/Src/stm32l4xx_hal_msp.c **** 
 276:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 277:Core/Src/stm32l4xx_hal_msp.c ****   }
 278:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim->Instance==TIM15)
 555              		.loc 1 278 8 is_stmt 1 view .LVU149
 556              		.loc 1 278 10 is_stmt 0 view .LVU150
 557 0018 194A     		ldr	r2, .L40+4
 558 001a 9342     		cmp	r3, r2
 559 001c 18D0     		beq	.L39
 560              	.LVL32:
 561              	.L34:
 279:Core/Src/stm32l4xx_hal_msp.c ****   {
 280:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspPostInit 0 */
 281:Core/Src/stm32l4xx_hal_msp.c **** 
 282:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspPostInit 0 */
 283:Core/Src/stm32l4xx_hal_msp.c **** 
 284:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 285:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 286:Core/Src/stm32l4xx_hal_msp.c ****     PB14     ------> TIM15_CH1
 287:Core/Src/stm32l4xx_hal_msp.c ****     */
 288:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = O8_Pin;
 289:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 290:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 291:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 292:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 293:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O8_GPIO_Port, &GPIO_InitStruct);
 294:Core/Src/stm32l4xx_hal_msp.c **** 
 295:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspPostInit 1 */
 296:Core/Src/stm32l4xx_hal_msp.c **** 
 297:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspPostInit 1 */
 298:Core/Src/stm32l4xx_hal_msp.c ****   }
 299:Core/Src/stm32l4xx_hal_msp.c **** 
 300:Core/Src/stm32l4xx_hal_msp.c **** }
 562              		.loc 1 300 1 view .LVU151
 563 001e 09B0     		add	sp, sp, #36
 564              		.cfi_remember_state
 565              		.cfi_def_cfa_offset 4
 566              		@ sp needed
 567 0020 5DF804FB 		ldr	pc, [sp], #4
 568              	.LVL33:
 569              	.L38:
 570              		.cfi_restore_state
 263:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 571              		.loc 1 263 5 is_stmt 1 view .LVU152
 572              	.LBB11:
 263:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 573              		.loc 1 263 5 view .LVU153
 263:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 574              		.loc 1 263 5 view .LVU154
 575 0024 174B     		ldr	r3, .L40+8
 576 0026 DA6C     		ldr	r2, [r3, #76]
 577 0028 42F00202 		orr	r2, r2, #2
 578 002c DA64     		str	r2, [r3, #76]
 263:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 579              		.loc 1 263 5 view .LVU155
 580 002e DB6C     		ldr	r3, [r3, #76]
ARM GAS  /tmp/cc8cor6I.s 			page 18


 581 0030 03F00203 		and	r3, r3, #2
 582 0034 0193     		str	r3, [sp, #4]
 263:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 583              		.loc 1 263 5 view .LVU156
 584 0036 019B     		ldr	r3, [sp, #4]
 585              	.LBE11:
 263:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 586              		.loc 1 263 5 view .LVU157
 267:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 587              		.loc 1 267 5 view .LVU158
 267:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 588              		.loc 1 267 25 is_stmt 0 view .LVU159
 589 0038 4FF40043 		mov	r3, #32768
 590 003c 0393     		str	r3, [sp, #12]
 268:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 591              		.loc 1 268 5 is_stmt 1 view .LVU160
 268:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 592              		.loc 1 268 26 is_stmt 0 view .LVU161
 593 003e 0223     		movs	r3, #2
 594 0040 0493     		str	r3, [sp, #16]
 269:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 595              		.loc 1 269 5 is_stmt 1 view .LVU162
 270:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 596              		.loc 1 270 5 view .LVU163
 271:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O9_GPIO_Port, &GPIO_InitStruct);
 597              		.loc 1 271 5 view .LVU164
 271:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O9_GPIO_Port, &GPIO_InitStruct);
 598              		.loc 1 271 31 is_stmt 0 view .LVU165
 599 0042 0123     		movs	r3, #1
 600 0044 0793     		str	r3, [sp, #28]
 272:Core/Src/stm32l4xx_hal_msp.c **** 
 601              		.loc 1 272 5 is_stmt 1 view .LVU166
 602 0046 03A9     		add	r1, sp, #12
 603 0048 0F48     		ldr	r0, .L40+12
 604              	.LVL34:
 272:Core/Src/stm32l4xx_hal_msp.c **** 
 605              		.loc 1 272 5 is_stmt 0 view .LVU167
 606 004a FFF7FEFF 		bl	HAL_GPIO_Init
 607              	.LVL35:
 608 004e E6E7     		b	.L34
 609              	.LVL36:
 610              	.L39:
 284:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 611              		.loc 1 284 5 is_stmt 1 view .LVU168
 612              	.LBB12:
 284:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 613              		.loc 1 284 5 view .LVU169
 284:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 614              		.loc 1 284 5 view .LVU170
 615 0050 0C4B     		ldr	r3, .L40+8
 616 0052 DA6C     		ldr	r2, [r3, #76]
 617 0054 42F00202 		orr	r2, r2, #2
 618 0058 DA64     		str	r2, [r3, #76]
 284:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 619              		.loc 1 284 5 view .LVU171
 620 005a DB6C     		ldr	r3, [r3, #76]
 621 005c 03F00203 		and	r3, r3, #2
ARM GAS  /tmp/cc8cor6I.s 			page 19


 622 0060 0293     		str	r3, [sp, #8]
 284:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 623              		.loc 1 284 5 view .LVU172
 624 0062 029B     		ldr	r3, [sp, #8]
 625              	.LBE12:
 284:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 626              		.loc 1 284 5 view .LVU173
 288:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 627              		.loc 1 288 5 view .LVU174
 288:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 628              		.loc 1 288 25 is_stmt 0 view .LVU175
 629 0064 4FF48043 		mov	r3, #16384
 630 0068 0393     		str	r3, [sp, #12]
 289:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 631              		.loc 1 289 5 is_stmt 1 view .LVU176
 289:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 632              		.loc 1 289 26 is_stmt 0 view .LVU177
 633 006a 0223     		movs	r3, #2
 634 006c 0493     		str	r3, [sp, #16]
 290:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 635              		.loc 1 290 5 is_stmt 1 view .LVU178
 291:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 636              		.loc 1 291 5 view .LVU179
 292:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O8_GPIO_Port, &GPIO_InitStruct);
 637              		.loc 1 292 5 view .LVU180
 292:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O8_GPIO_Port, &GPIO_InitStruct);
 638              		.loc 1 292 31 is_stmt 0 view .LVU181
 639 006e 0E23     		movs	r3, #14
 640 0070 0793     		str	r3, [sp, #28]
 293:Core/Src/stm32l4xx_hal_msp.c **** 
 641              		.loc 1 293 5 is_stmt 1 view .LVU182
 642 0072 03A9     		add	r1, sp, #12
 643 0074 0448     		ldr	r0, .L40+12
 644              	.LVL37:
 293:Core/Src/stm32l4xx_hal_msp.c **** 
 645              		.loc 1 293 5 is_stmt 0 view .LVU183
 646 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 647              	.LVL38:
 648              		.loc 1 300 1 view .LVU184
 649 007a D0E7     		b	.L34
 650              	.L41:
 651              		.align	2
 652              	.L40:
 653 007c 002C0140 		.word	1073818624
 654 0080 00400140 		.word	1073823744
 655 0084 00100240 		.word	1073876992
 656 0088 00040048 		.word	1207960576
 657              		.cfi_endproc
 658              	.LFE292:
 660              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 661              		.align	1
 662              		.global	HAL_TIM_Base_MspDeInit
 663              		.syntax unified
 664              		.thumb
 665              		.thumb_func
 667              	HAL_TIM_Base_MspDeInit:
 668              	.LVL39:
ARM GAS  /tmp/cc8cor6I.s 			page 20


 669              	.LFB293:
 301:Core/Src/stm32l4xx_hal_msp.c **** /**
 302:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 303:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 304:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 305:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 306:Core/Src/stm32l4xx_hal_msp.c **** */
 307:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 308:Core/Src/stm32l4xx_hal_msp.c **** {
 670              		.loc 1 308 1 is_stmt 1 view -0
 671              		.cfi_startproc
 672              		@ args = 0, pretend = 0, frame = 0
 673              		@ frame_needed = 0, uses_anonymous_args = 0
 674              		.loc 1 308 1 is_stmt 0 view .LVU186
 675 0000 08B5     		push	{r3, lr}
 676              		.cfi_def_cfa_offset 8
 677              		.cfi_offset 3, -8
 678              		.cfi_offset 14, -4
 309:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 679              		.loc 1 309 3 is_stmt 1 view .LVU187
 680              		.loc 1 309 15 is_stmt 0 view .LVU188
 681 0002 0368     		ldr	r3, [r0]
 682              		.loc 1 309 5 view .LVU189
 683 0004 174A     		ldr	r2, .L52
 684 0006 9342     		cmp	r3, r2
 685 0008 09D0     		beq	.L48
 310:Core/Src/stm32l4xx_hal_msp.c ****   {
 311:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 312:Core/Src/stm32l4xx_hal_msp.c **** 
 313:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 314:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 315:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 316:Core/Src/stm32l4xx_hal_msp.c **** 
 317:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 318:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1:TIM1_BRK_TIM15_IRQn disable */
 319:Core/Src/stm32l4xx_hal_msp.c ****     /**
 320:Core/Src/stm32l4xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM1_BRK_TIM15_IRQn" interrupt
 321:Core/Src/stm32l4xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 322:Core/Src/stm32l4xx_hal_msp.c ****     */
 323:Core/Src/stm32l4xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn); */
 324:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1:TIM1_BRK_TIM15_IRQn disable */
 325:Core/Src/stm32l4xx_hal_msp.c **** 
 326:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 327:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 328:Core/Src/stm32l4xx_hal_msp.c **** 
 329:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 330:Core/Src/stm32l4xx_hal_msp.c ****   }
 331:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM7)
 686              		.loc 1 331 8 is_stmt 1 view .LVU190
 687              		.loc 1 331 10 is_stmt 0 view .LVU191
 688 000a 174A     		ldr	r2, .L52+4
 689 000c 9342     		cmp	r3, r2
 690 000e 10D0     		beq	.L49
 332:Core/Src/stm32l4xx_hal_msp.c ****   {
 333:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 334:Core/Src/stm32l4xx_hal_msp.c **** 
 335:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 0 */
ARM GAS  /tmp/cc8cor6I.s 			page 21


 336:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 337:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 338:Core/Src/stm32l4xx_hal_msp.c **** 
 339:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt DeInit */
 340:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
 341:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 342:Core/Src/stm32l4xx_hal_msp.c **** 
 343:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 344:Core/Src/stm32l4xx_hal_msp.c ****   }
 345:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 691              		.loc 1 345 8 is_stmt 1 view .LVU192
 692              		.loc 1 345 10 is_stmt 0 view .LVU193
 693 0010 164A     		ldr	r2, .L52+8
 694 0012 9342     		cmp	r3, r2
 695 0014 17D0     		beq	.L50
 346:Core/Src/stm32l4xx_hal_msp.c ****   {
 347:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
 348:Core/Src/stm32l4xx_hal_msp.c **** 
 349:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 0 */
 350:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 351:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_DISABLE();
 352:Core/Src/stm32l4xx_hal_msp.c **** 
 353:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM15 interrupt DeInit */
 354:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15:TIM1_BRK_TIM15_IRQn disable */
 355:Core/Src/stm32l4xx_hal_msp.c ****     /**
 356:Core/Src/stm32l4xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM1_BRK_TIM15_IRQn" interrupt
 357:Core/Src/stm32l4xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 358:Core/Src/stm32l4xx_hal_msp.c ****     */
 359:Core/Src/stm32l4xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn); */
 360:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15:TIM1_BRK_TIM15_IRQn disable */
 361:Core/Src/stm32l4xx_hal_msp.c **** 
 362:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 363:Core/Src/stm32l4xx_hal_msp.c **** 
 364:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 1 */
 365:Core/Src/stm32l4xx_hal_msp.c ****   }
 366:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 696              		.loc 1 366 8 is_stmt 1 view .LVU194
 697              		.loc 1 366 10 is_stmt 0 view .LVU195
 698 0016 164A     		ldr	r2, .L52+12
 699 0018 9342     		cmp	r3, r2
 700 001a 1BD0     		beq	.L51
 701              	.LVL40:
 702              	.L42:
 367:Core/Src/stm32l4xx_hal_msp.c ****   {
 368:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 369:Core/Src/stm32l4xx_hal_msp.c **** 
 370:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 371:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 372:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 373:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 374:Core/Src/stm32l4xx_hal_msp.c **** 
 375:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 376:Core/Src/stm32l4xx_hal_msp.c ****   }
 377:Core/Src/stm32l4xx_hal_msp.c **** 
 378:Core/Src/stm32l4xx_hal_msp.c **** }
 703              		.loc 1 378 1 view .LVU196
 704 001c 08BD     		pop	{r3, pc}
ARM GAS  /tmp/cc8cor6I.s 			page 22


 705              	.LVL41:
 706              	.L48:
 315:Core/Src/stm32l4xx_hal_msp.c **** 
 707              		.loc 1 315 5 is_stmt 1 view .LVU197
 708 001e 02F56442 		add	r2, r2, #58368
 709 0022 136E     		ldr	r3, [r2, #96]
 710 0024 23F40063 		bic	r3, r3, #2048
 711 0028 1366     		str	r3, [r2, #96]
 326:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 712              		.loc 1 326 5 view .LVU198
 713 002a 1B20     		movs	r0, #27
 714              	.LVL42:
 326:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 715              		.loc 1 326 5 is_stmt 0 view .LVU199
 716 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 717              	.LVL43:
 718 0030 F4E7     		b	.L42
 719              	.LVL44:
 720              	.L49:
 337:Core/Src/stm32l4xx_hal_msp.c **** 
 721              		.loc 1 337 5 is_stmt 1 view .LVU200
 722 0032 02F5FE32 		add	r2, r2, #130048
 723 0036 936D     		ldr	r3, [r2, #88]
 724 0038 23F02003 		bic	r3, r3, #32
 725 003c 9365     		str	r3, [r2, #88]
 340:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 726              		.loc 1 340 5 view .LVU201
 727 003e 3720     		movs	r0, #55
 728              	.LVL45:
 340:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 729              		.loc 1 340 5 is_stmt 0 view .LVU202
 730 0040 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 731              	.LVL46:
 732 0044 EAE7     		b	.L42
 733              	.LVL47:
 734              	.L50:
 351:Core/Src/stm32l4xx_hal_msp.c **** 
 735              		.loc 1 351 5 is_stmt 1 view .LVU203
 736 0046 02F55042 		add	r2, r2, #53248
 737 004a 136E     		ldr	r3, [r2, #96]
 738 004c 23F48033 		bic	r3, r3, #65536
 739 0050 1366     		str	r3, [r2, #96]
 740 0052 E3E7     		b	.L42
 741              	.L51:
 372:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 742              		.loc 1 372 5 view .LVU204
 743 0054 02F54C42 		add	r2, r2, #52224
 744 0058 136E     		ldr	r3, [r2, #96]
 745 005a 23F40033 		bic	r3, r3, #131072
 746 005e 1366     		str	r3, [r2, #96]
 747              		.loc 1 378 1 is_stmt 0 view .LVU205
 748 0060 DCE7     		b	.L42
 749              	.L53:
 750 0062 00BF     		.align	2
 751              	.L52:
 752 0064 002C0140 		.word	1073818624
 753 0068 00140040 		.word	1073746944
ARM GAS  /tmp/cc8cor6I.s 			page 23


 754 006c 00400140 		.word	1073823744
 755 0070 00440140 		.word	1073824768
 756              		.cfi_endproc
 757              	.LFE293:
 759              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 760              		.align	1
 761              		.global	HAL_UART_MspInit
 762              		.syntax unified
 763              		.thumb
 764              		.thumb_func
 766              	HAL_UART_MspInit:
 767              	.LVL48:
 768              	.LFB294:
 379:Core/Src/stm32l4xx_hal_msp.c **** 
 380:Core/Src/stm32l4xx_hal_msp.c **** /**
 381:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 382:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 383:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 384:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 385:Core/Src/stm32l4xx_hal_msp.c **** */
 386:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 387:Core/Src/stm32l4xx_hal_msp.c **** {
 769              		.loc 1 387 1 is_stmt 1 view -0
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 136
 772              		@ frame_needed = 0, uses_anonymous_args = 0
 773              		.loc 1 387 1 is_stmt 0 view .LVU207
 774 0000 70B5     		push	{r4, r5, r6, lr}
 775              		.cfi_def_cfa_offset 16
 776              		.cfi_offset 4, -16
 777              		.cfi_offset 5, -12
 778              		.cfi_offset 6, -8
 779              		.cfi_offset 14, -4
 780 0002 A2B0     		sub	sp, sp, #136
 781              		.cfi_def_cfa_offset 152
 782 0004 0446     		mov	r4, r0
 388:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 783              		.loc 1 388 3 is_stmt 1 view .LVU208
 784              		.loc 1 388 20 is_stmt 0 view .LVU209
 785 0006 0021     		movs	r1, #0
 786 0008 1D91     		str	r1, [sp, #116]
 787 000a 1E91     		str	r1, [sp, #120]
 788 000c 1F91     		str	r1, [sp, #124]
 789 000e 2091     		str	r1, [sp, #128]
 790 0010 2191     		str	r1, [sp, #132]
 389:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 791              		.loc 1 389 3 is_stmt 1 view .LVU210
 792              		.loc 1 389 28 is_stmt 0 view .LVU211
 793 0012 5C22     		movs	r2, #92
 794 0014 06A8     		add	r0, sp, #24
 795              	.LVL49:
 796              		.loc 1 389 28 view .LVU212
 797 0016 FFF7FEFF 		bl	memset
 798              	.LVL50:
 390:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 799              		.loc 1 390 3 is_stmt 1 view .LVU213
 800              		.loc 1 390 11 is_stmt 0 view .LVU214
ARM GAS  /tmp/cc8cor6I.s 			page 24


 801 001a 2368     		ldr	r3, [r4]
 802              		.loc 1 390 5 view .LVU215
 803 001c 524A     		ldr	r2, .L70
 804 001e 9342     		cmp	r3, r2
 805 0020 07D0     		beq	.L63
 391:Core/Src/stm32l4xx_hal_msp.c ****   {
 392:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 393:Core/Src/stm32l4xx_hal_msp.c **** 
 394:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 395:Core/Src/stm32l4xx_hal_msp.c **** 
 396:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 397:Core/Src/stm32l4xx_hal_msp.c ****   */
 398:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 399:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 400:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 401:Core/Src/stm32l4xx_hal_msp.c ****     {
 402:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 403:Core/Src/stm32l4xx_hal_msp.c ****     }
 404:Core/Src/stm32l4xx_hal_msp.c **** 
 405:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 406:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 407:Core/Src/stm32l4xx_hal_msp.c **** 
 408:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 409:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 410:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 411:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 412:Core/Src/stm32l4xx_hal_msp.c ****     */
 413:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 414:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 415:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 416:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 417:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 418:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 419:Core/Src/stm32l4xx_hal_msp.c **** 
 420:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1 DMA Init */
 421:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1_RX Init */
 422:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA1_Channel5;
 423:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 424:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 425:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 426:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 427:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 428:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 429:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 430:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 431:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 432:Core/Src/stm32l4xx_hal_msp.c ****     {
 433:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 434:Core/Src/stm32l4xx_hal_msp.c ****     }
 435:Core/Src/stm32l4xx_hal_msp.c **** 
 436:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 437:Core/Src/stm32l4xx_hal_msp.c **** 
 438:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 439:Core/Src/stm32l4xx_hal_msp.c **** 
 440:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 441:Core/Src/stm32l4xx_hal_msp.c ****   }
 442:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART2)
ARM GAS  /tmp/cc8cor6I.s 			page 25


 806              		.loc 1 442 8 is_stmt 1 view .LVU216
 807              		.loc 1 442 10 is_stmt 0 view .LVU217
 808 0022 524A     		ldr	r2, .L70+4
 809 0024 9342     		cmp	r3, r2
 810 0026 47D0     		beq	.L64
 443:Core/Src/stm32l4xx_hal_msp.c ****   {
 444:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 445:Core/Src/stm32l4xx_hal_msp.c **** 
 446:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 447:Core/Src/stm32l4xx_hal_msp.c **** 
 448:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 449:Core/Src/stm32l4xx_hal_msp.c ****   */
 450:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 451:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 452:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 453:Core/Src/stm32l4xx_hal_msp.c ****     {
 454:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 455:Core/Src/stm32l4xx_hal_msp.c ****     }
 456:Core/Src/stm32l4xx_hal_msp.c **** 
 457:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 458:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 459:Core/Src/stm32l4xx_hal_msp.c **** 
 460:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 461:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 462:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 463:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 464:Core/Src/stm32l4xx_hal_msp.c ****     */
 465:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 466:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 467:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 468:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 469:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 470:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 471:Core/Src/stm32l4xx_hal_msp.c **** 
 472:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 473:Core/Src/stm32l4xx_hal_msp.c **** 
 474:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 475:Core/Src/stm32l4xx_hal_msp.c ****   }
 476:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 811              		.loc 1 476 8 is_stmt 1 view .LVU218
 812              		.loc 1 476 10 is_stmt 0 view .LVU219
 813 0028 514A     		ldr	r2, .L70+8
 814 002a 9342     		cmp	r3, r2
 815 002c 70D0     		beq	.L65
 816              	.L54:
 477:Core/Src/stm32l4xx_hal_msp.c ****   {
 478:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 479:Core/Src/stm32l4xx_hal_msp.c **** 
 480:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 481:Core/Src/stm32l4xx_hal_msp.c **** 
 482:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 483:Core/Src/stm32l4xx_hal_msp.c ****   */
 484:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 485:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 486:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 487:Core/Src/stm32l4xx_hal_msp.c ****     {
 488:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
ARM GAS  /tmp/cc8cor6I.s 			page 26


 489:Core/Src/stm32l4xx_hal_msp.c ****     }
 490:Core/Src/stm32l4xx_hal_msp.c **** 
 491:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 492:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 493:Core/Src/stm32l4xx_hal_msp.c **** 
 494:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 495:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 496:Core/Src/stm32l4xx_hal_msp.c ****     PB10     ------> USART3_TX
 497:Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> USART3_RX
 498:Core/Src/stm32l4xx_hal_msp.c ****     */
 499:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 500:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 501:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 502:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 503:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 504:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 505:Core/Src/stm32l4xx_hal_msp.c **** 
 506:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 507:Core/Src/stm32l4xx_hal_msp.c **** 
 508:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 509:Core/Src/stm32l4xx_hal_msp.c ****   }
 510:Core/Src/stm32l4xx_hal_msp.c **** 
 511:Core/Src/stm32l4xx_hal_msp.c **** }
 817              		.loc 1 511 1 view .LVU220
 818 002e 22B0     		add	sp, sp, #136
 819              		.cfi_remember_state
 820              		.cfi_def_cfa_offset 16
 821              		@ sp needed
 822 0030 70BD     		pop	{r4, r5, r6, pc}
 823              	.LVL51:
 824              	.L63:
 825              		.cfi_restore_state
 398:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 826              		.loc 1 398 5 is_stmt 1 view .LVU221
 398:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 827              		.loc 1 398 40 is_stmt 0 view .LVU222
 828 0032 0123     		movs	r3, #1
 829 0034 0693     		str	r3, [sp, #24]
 399:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 830              		.loc 1 399 5 is_stmt 1 view .LVU223
 400:Core/Src/stm32l4xx_hal_msp.c ****     {
 831              		.loc 1 400 5 view .LVU224
 400:Core/Src/stm32l4xx_hal_msp.c ****     {
 832              		.loc 1 400 9 is_stmt 0 view .LVU225
 833 0036 06A8     		add	r0, sp, #24
 834 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 835              	.LVL52:
 400:Core/Src/stm32l4xx_hal_msp.c ****     {
 836              		.loc 1 400 8 view .LVU226
 837 003c 0028     		cmp	r0, #0
 838 003e 35D1     		bne	.L66
 839              	.L56:
 406:Core/Src/stm32l4xx_hal_msp.c **** 
 840              		.loc 1 406 5 is_stmt 1 view .LVU227
 841              	.LBB13:
 406:Core/Src/stm32l4xx_hal_msp.c **** 
 842              		.loc 1 406 5 view .LVU228
ARM GAS  /tmp/cc8cor6I.s 			page 27


 406:Core/Src/stm32l4xx_hal_msp.c **** 
 843              		.loc 1 406 5 view .LVU229
 844 0040 4C4B     		ldr	r3, .L70+12
 845 0042 1A6E     		ldr	r2, [r3, #96]
 846 0044 42F48042 		orr	r2, r2, #16384
 847 0048 1A66     		str	r2, [r3, #96]
 406:Core/Src/stm32l4xx_hal_msp.c **** 
 848              		.loc 1 406 5 view .LVU230
 849 004a 1A6E     		ldr	r2, [r3, #96]
 850 004c 02F48042 		and	r2, r2, #16384
 851 0050 0092     		str	r2, [sp]
 406:Core/Src/stm32l4xx_hal_msp.c **** 
 852              		.loc 1 406 5 view .LVU231
 853 0052 009A     		ldr	r2, [sp]
 854              	.LBE13:
 406:Core/Src/stm32l4xx_hal_msp.c **** 
 855              		.loc 1 406 5 view .LVU232
 408:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 856              		.loc 1 408 5 view .LVU233
 857              	.LBB14:
 408:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 858              		.loc 1 408 5 view .LVU234
 408:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 859              		.loc 1 408 5 view .LVU235
 860 0054 DA6C     		ldr	r2, [r3, #76]
 861 0056 42F00102 		orr	r2, r2, #1
 862 005a DA64     		str	r2, [r3, #76]
 408:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 863              		.loc 1 408 5 view .LVU236
 864 005c DB6C     		ldr	r3, [r3, #76]
 865 005e 03F00103 		and	r3, r3, #1
 866 0062 0193     		str	r3, [sp, #4]
 408:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 867              		.loc 1 408 5 view .LVU237
 868 0064 019B     		ldr	r3, [sp, #4]
 869              	.LBE14:
 408:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 870              		.loc 1 408 5 view .LVU238
 413:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 871              		.loc 1 413 5 view .LVU239
 413:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 872              		.loc 1 413 25 is_stmt 0 view .LVU240
 873 0066 4FF4C063 		mov	r3, #1536
 874 006a 1D93     		str	r3, [sp, #116]
 414:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 875              		.loc 1 414 5 is_stmt 1 view .LVU241
 414:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 876              		.loc 1 414 26 is_stmt 0 view .LVU242
 877 006c 0226     		movs	r6, #2
 878 006e 1E96     		str	r6, [sp, #120]
 415:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 879              		.loc 1 415 5 is_stmt 1 view .LVU243
 415:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 880              		.loc 1 415 26 is_stmt 0 view .LVU244
 881 0070 0025     		movs	r5, #0
 882 0072 1F95     		str	r5, [sp, #124]
 416:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
ARM GAS  /tmp/cc8cor6I.s 			page 28


 883              		.loc 1 416 5 is_stmt 1 view .LVU245
 416:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 884              		.loc 1 416 27 is_stmt 0 view .LVU246
 885 0074 0323     		movs	r3, #3
 886 0076 2093     		str	r3, [sp, #128]
 417:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 887              		.loc 1 417 5 is_stmt 1 view .LVU247
 417:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 888              		.loc 1 417 31 is_stmt 0 view .LVU248
 889 0078 0723     		movs	r3, #7
 890 007a 2193     		str	r3, [sp, #132]
 418:Core/Src/stm32l4xx_hal_msp.c **** 
 891              		.loc 1 418 5 is_stmt 1 view .LVU249
 892 007c 1DA9     		add	r1, sp, #116
 893 007e 4FF09040 		mov	r0, #1207959552
 894 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 895              	.LVL53:
 422:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 896              		.loc 1 422 5 view .LVU250
 422:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 897              		.loc 1 422 29 is_stmt 0 view .LVU251
 898 0086 3C48     		ldr	r0, .L70+16
 899 0088 3C4B     		ldr	r3, .L70+20
 900 008a 0360     		str	r3, [r0]
 423:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 901              		.loc 1 423 5 is_stmt 1 view .LVU252
 423:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 902              		.loc 1 423 33 is_stmt 0 view .LVU253
 903 008c 4660     		str	r6, [r0, #4]
 424:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 904              		.loc 1 424 5 is_stmt 1 view .LVU254
 424:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 905              		.loc 1 424 35 is_stmt 0 view .LVU255
 906 008e 8560     		str	r5, [r0, #8]
 425:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 907              		.loc 1 425 5 is_stmt 1 view .LVU256
 425:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 908              		.loc 1 425 35 is_stmt 0 view .LVU257
 909 0090 C560     		str	r5, [r0, #12]
 426:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 910              		.loc 1 426 5 is_stmt 1 view .LVU258
 426:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 911              		.loc 1 426 32 is_stmt 0 view .LVU259
 912 0092 8023     		movs	r3, #128
 913 0094 0361     		str	r3, [r0, #16]
 427:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 914              		.loc 1 427 5 is_stmt 1 view .LVU260
 427:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 915              		.loc 1 427 45 is_stmt 0 view .LVU261
 916 0096 4561     		str	r5, [r0, #20]
 428:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 917              		.loc 1 428 5 is_stmt 1 view .LVU262
 428:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 918              		.loc 1 428 42 is_stmt 0 view .LVU263
 919 0098 8561     		str	r5, [r0, #24]
 429:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 920              		.loc 1 429 5 is_stmt 1 view .LVU264
ARM GAS  /tmp/cc8cor6I.s 			page 29


 429:Core/Src/stm32l4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 921              		.loc 1 429 30 is_stmt 0 view .LVU265
 922 009a C561     		str	r5, [r0, #28]
 430:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 923              		.loc 1 430 5 is_stmt 1 view .LVU266
 430:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 924              		.loc 1 430 34 is_stmt 0 view .LVU267
 925 009c 0562     		str	r5, [r0, #32]
 431:Core/Src/stm32l4xx_hal_msp.c ****     {
 926              		.loc 1 431 5 is_stmt 1 view .LVU268
 431:Core/Src/stm32l4xx_hal_msp.c ****     {
 927              		.loc 1 431 9 is_stmt 0 view .LVU269
 928 009e FFF7FEFF 		bl	HAL_DMA_Init
 929              	.LVL54:
 431:Core/Src/stm32l4xx_hal_msp.c ****     {
 930              		.loc 1 431 8 view .LVU270
 931 00a2 30B9     		cbnz	r0, .L67
 932              	.L57:
 436:Core/Src/stm32l4xx_hal_msp.c **** 
 933              		.loc 1 436 5 is_stmt 1 view .LVU271
 436:Core/Src/stm32l4xx_hal_msp.c **** 
 934              		.loc 1 436 5 view .LVU272
 935 00a4 344B     		ldr	r3, .L70+16
 936 00a6 2367     		str	r3, [r4, #112]
 436:Core/Src/stm32l4xx_hal_msp.c **** 
 937              		.loc 1 436 5 view .LVU273
 938 00a8 9C62     		str	r4, [r3, #40]
 436:Core/Src/stm32l4xx_hal_msp.c **** 
 939              		.loc 1 436 5 view .LVU274
 940 00aa C0E7     		b	.L54
 941              	.L66:
 402:Core/Src/stm32l4xx_hal_msp.c ****     }
 942              		.loc 1 402 7 view .LVU275
 943 00ac FFF7FEFF 		bl	Error_Handler
 944              	.LVL55:
 945 00b0 C6E7     		b	.L56
 946              	.L67:
 433:Core/Src/stm32l4xx_hal_msp.c ****     }
 947              		.loc 1 433 7 view .LVU276
 948 00b2 FFF7FEFF 		bl	Error_Handler
 949              	.LVL56:
 950 00b6 F5E7     		b	.L57
 951              	.L64:
 450:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 952              		.loc 1 450 5 view .LVU277
 450:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 953              		.loc 1 450 40 is_stmt 0 view .LVU278
 954 00b8 0223     		movs	r3, #2
 955 00ba 0693     		str	r3, [sp, #24]
 451:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 956              		.loc 1 451 5 is_stmt 1 view .LVU279
 452:Core/Src/stm32l4xx_hal_msp.c ****     {
 957              		.loc 1 452 5 view .LVU280
 452:Core/Src/stm32l4xx_hal_msp.c ****     {
 958              		.loc 1 452 9 is_stmt 0 view .LVU281
 959 00bc 06A8     		add	r0, sp, #24
 960 00be FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  /tmp/cc8cor6I.s 			page 30


 961              	.LVL57:
 452:Core/Src/stm32l4xx_hal_msp.c ****     {
 962              		.loc 1 452 8 view .LVU282
 963 00c2 10BB     		cbnz	r0, .L68
 964              	.L60:
 458:Core/Src/stm32l4xx_hal_msp.c **** 
 965              		.loc 1 458 5 is_stmt 1 view .LVU283
 966              	.LBB15:
 458:Core/Src/stm32l4xx_hal_msp.c **** 
 967              		.loc 1 458 5 view .LVU284
 458:Core/Src/stm32l4xx_hal_msp.c **** 
 968              		.loc 1 458 5 view .LVU285
 969 00c4 2B4B     		ldr	r3, .L70+12
 970 00c6 9A6D     		ldr	r2, [r3, #88]
 971 00c8 42F40032 		orr	r2, r2, #131072
 972 00cc 9A65     		str	r2, [r3, #88]
 458:Core/Src/stm32l4xx_hal_msp.c **** 
 973              		.loc 1 458 5 view .LVU286
 974 00ce 9A6D     		ldr	r2, [r3, #88]
 975 00d0 02F40032 		and	r2, r2, #131072
 976 00d4 0292     		str	r2, [sp, #8]
 458:Core/Src/stm32l4xx_hal_msp.c **** 
 977              		.loc 1 458 5 view .LVU287
 978 00d6 029A     		ldr	r2, [sp, #8]
 979              	.LBE15:
 458:Core/Src/stm32l4xx_hal_msp.c **** 
 980              		.loc 1 458 5 view .LVU288
 460:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 981              		.loc 1 460 5 view .LVU289
 982              	.LBB16:
 460:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 983              		.loc 1 460 5 view .LVU290
 460:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 984              		.loc 1 460 5 view .LVU291
 985 00d8 DA6C     		ldr	r2, [r3, #76]
 986 00da 42F00102 		orr	r2, r2, #1
 987 00de DA64     		str	r2, [r3, #76]
 460:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 988              		.loc 1 460 5 view .LVU292
 989 00e0 DB6C     		ldr	r3, [r3, #76]
 990 00e2 03F00103 		and	r3, r3, #1
 991 00e6 0393     		str	r3, [sp, #12]
 460:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 992              		.loc 1 460 5 view .LVU293
 993 00e8 039B     		ldr	r3, [sp, #12]
 994              	.LBE16:
 460:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 995              		.loc 1 460 5 view .LVU294
 465:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 996              		.loc 1 465 5 view .LVU295
 465:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 997              		.loc 1 465 25 is_stmt 0 view .LVU296
 998 00ea 0C23     		movs	r3, #12
 999 00ec 1D93     		str	r3, [sp, #116]
 466:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1000              		.loc 1 466 5 is_stmt 1 view .LVU297
 466:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cc8cor6I.s 			page 31


 1001              		.loc 1 466 26 is_stmt 0 view .LVU298
 1002 00ee 0223     		movs	r3, #2
 1003 00f0 1E93     		str	r3, [sp, #120]
 467:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1004              		.loc 1 467 5 is_stmt 1 view .LVU299
 467:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1005              		.loc 1 467 26 is_stmt 0 view .LVU300
 1006 00f2 0023     		movs	r3, #0
 1007 00f4 1F93     		str	r3, [sp, #124]
 468:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1008              		.loc 1 468 5 is_stmt 1 view .LVU301
 468:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1009              		.loc 1 468 27 is_stmt 0 view .LVU302
 1010 00f6 0323     		movs	r3, #3
 1011 00f8 2093     		str	r3, [sp, #128]
 469:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1012              		.loc 1 469 5 is_stmt 1 view .LVU303
 469:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1013              		.loc 1 469 31 is_stmt 0 view .LVU304
 1014 00fa 0723     		movs	r3, #7
 1015 00fc 2193     		str	r3, [sp, #132]
 470:Core/Src/stm32l4xx_hal_msp.c **** 
 1016              		.loc 1 470 5 is_stmt 1 view .LVU305
 1017 00fe 1DA9     		add	r1, sp, #116
 1018 0100 4FF09040 		mov	r0, #1207959552
 1019 0104 FFF7FEFF 		bl	HAL_GPIO_Init
 1020              	.LVL58:
 1021 0108 91E7     		b	.L54
 1022              	.L68:
 454:Core/Src/stm32l4xx_hal_msp.c ****     }
 1023              		.loc 1 454 7 view .LVU306
 1024 010a FFF7FEFF 		bl	Error_Handler
 1025              	.LVL59:
 1026 010e D9E7     		b	.L60
 1027              	.L65:
 484:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 1028              		.loc 1 484 5 view .LVU307
 484:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 1029              		.loc 1 484 40 is_stmt 0 view .LVU308
 1030 0110 0423     		movs	r3, #4
 1031 0112 0693     		str	r3, [sp, #24]
 485:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1032              		.loc 1 485 5 is_stmt 1 view .LVU309
 486:Core/Src/stm32l4xx_hal_msp.c ****     {
 1033              		.loc 1 486 5 view .LVU310
 486:Core/Src/stm32l4xx_hal_msp.c ****     {
 1034              		.loc 1 486 9 is_stmt 0 view .LVU311
 1035 0114 06A8     		add	r0, sp, #24
 1036 0116 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1037              	.LVL60:
 486:Core/Src/stm32l4xx_hal_msp.c ****     {
 1038              		.loc 1 486 8 view .LVU312
 1039 011a 10BB     		cbnz	r0, .L69
 1040              	.L61:
 492:Core/Src/stm32l4xx_hal_msp.c **** 
 1041              		.loc 1 492 5 is_stmt 1 view .LVU313
 1042              	.LBB17:
ARM GAS  /tmp/cc8cor6I.s 			page 32


 492:Core/Src/stm32l4xx_hal_msp.c **** 
 1043              		.loc 1 492 5 view .LVU314
 492:Core/Src/stm32l4xx_hal_msp.c **** 
 1044              		.loc 1 492 5 view .LVU315
 1045 011c 154B     		ldr	r3, .L70+12
 1046 011e 9A6D     		ldr	r2, [r3, #88]
 1047 0120 42F48022 		orr	r2, r2, #262144
 1048 0124 9A65     		str	r2, [r3, #88]
 492:Core/Src/stm32l4xx_hal_msp.c **** 
 1049              		.loc 1 492 5 view .LVU316
 1050 0126 9A6D     		ldr	r2, [r3, #88]
 1051 0128 02F48022 		and	r2, r2, #262144
 1052 012c 0492     		str	r2, [sp, #16]
 492:Core/Src/stm32l4xx_hal_msp.c **** 
 1053              		.loc 1 492 5 view .LVU317
 1054 012e 049A     		ldr	r2, [sp, #16]
 1055              	.LBE17:
 492:Core/Src/stm32l4xx_hal_msp.c **** 
 1056              		.loc 1 492 5 view .LVU318
 494:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1057              		.loc 1 494 5 view .LVU319
 1058              	.LBB18:
 494:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1059              		.loc 1 494 5 view .LVU320
 494:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1060              		.loc 1 494 5 view .LVU321
 1061 0130 DA6C     		ldr	r2, [r3, #76]
 1062 0132 42F00202 		orr	r2, r2, #2
 1063 0136 DA64     		str	r2, [r3, #76]
 494:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1064              		.loc 1 494 5 view .LVU322
 1065 0138 DB6C     		ldr	r3, [r3, #76]
 1066 013a 03F00203 		and	r3, r3, #2
 1067 013e 0593     		str	r3, [sp, #20]
 494:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1068              		.loc 1 494 5 view .LVU323
 1069 0140 059B     		ldr	r3, [sp, #20]
 1070              	.LBE18:
 494:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1071              		.loc 1 494 5 view .LVU324
 499:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1072              		.loc 1 499 5 view .LVU325
 499:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1073              		.loc 1 499 25 is_stmt 0 view .LVU326
 1074 0142 4FF44063 		mov	r3, #3072
 1075 0146 1D93     		str	r3, [sp, #116]
 500:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1076              		.loc 1 500 5 is_stmt 1 view .LVU327
 500:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1077              		.loc 1 500 26 is_stmt 0 view .LVU328
 1078 0148 0223     		movs	r3, #2
 1079 014a 1E93     		str	r3, [sp, #120]
 501:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1080              		.loc 1 501 5 is_stmt 1 view .LVU329
 501:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1081              		.loc 1 501 26 is_stmt 0 view .LVU330
 1082 014c 0023     		movs	r3, #0
ARM GAS  /tmp/cc8cor6I.s 			page 33


 1083 014e 1F93     		str	r3, [sp, #124]
 502:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1084              		.loc 1 502 5 is_stmt 1 view .LVU331
 502:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1085              		.loc 1 502 27 is_stmt 0 view .LVU332
 1086 0150 0323     		movs	r3, #3
 1087 0152 2093     		str	r3, [sp, #128]
 503:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1088              		.loc 1 503 5 is_stmt 1 view .LVU333
 503:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1089              		.loc 1 503 31 is_stmt 0 view .LVU334
 1090 0154 0723     		movs	r3, #7
 1091 0156 2193     		str	r3, [sp, #132]
 504:Core/Src/stm32l4xx_hal_msp.c **** 
 1092              		.loc 1 504 5 is_stmt 1 view .LVU335
 1093 0158 1DA9     		add	r1, sp, #116
 1094 015a 0948     		ldr	r0, .L70+24
 1095 015c FFF7FEFF 		bl	HAL_GPIO_Init
 1096              	.LVL61:
 1097              		.loc 1 511 1 is_stmt 0 view .LVU336
 1098 0160 65E7     		b	.L54
 1099              	.L69:
 488:Core/Src/stm32l4xx_hal_msp.c ****     }
 1100              		.loc 1 488 7 is_stmt 1 view .LVU337
 1101 0162 FFF7FEFF 		bl	Error_Handler
 1102              	.LVL62:
 1103 0166 D9E7     		b	.L61
 1104              	.L71:
 1105              		.align	2
 1106              	.L70:
 1107 0168 00380140 		.word	1073821696
 1108 016c 00440040 		.word	1073759232
 1109 0170 00480040 		.word	1073760256
 1110 0174 00100240 		.word	1073876992
 1111 0178 00000000 		.word	hdma_usart1_rx
 1112 017c 58000240 		.word	1073872984
 1113 0180 00040048 		.word	1207960576
 1114              		.cfi_endproc
 1115              	.LFE294:
 1117              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1118              		.align	1
 1119              		.global	HAL_UART_MspDeInit
 1120              		.syntax unified
 1121              		.thumb
 1122              		.thumb_func
 1124              	HAL_UART_MspDeInit:
 1125              	.LVL63:
 1126              	.LFB295:
 512:Core/Src/stm32l4xx_hal_msp.c **** 
 513:Core/Src/stm32l4xx_hal_msp.c **** /**
 514:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 515:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 516:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 517:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 518:Core/Src/stm32l4xx_hal_msp.c **** */
 519:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 520:Core/Src/stm32l4xx_hal_msp.c **** {
ARM GAS  /tmp/cc8cor6I.s 			page 34


 1127              		.loc 1 520 1 view -0
 1128              		.cfi_startproc
 1129              		@ args = 0, pretend = 0, frame = 0
 1130              		@ frame_needed = 0, uses_anonymous_args = 0
 1131              		.loc 1 520 1 is_stmt 0 view .LVU339
 1132 0000 10B5     		push	{r4, lr}
 1133              		.cfi_def_cfa_offset 8
 1134              		.cfi_offset 4, -8
 1135              		.cfi_offset 14, -4
 521:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1136              		.loc 1 521 3 is_stmt 1 view .LVU340
 1137              		.loc 1 521 11 is_stmt 0 view .LVU341
 1138 0002 0368     		ldr	r3, [r0]
 1139              		.loc 1 521 5 view .LVU342
 1140 0004 194A     		ldr	r2, .L80
 1141 0006 9342     		cmp	r3, r2
 1142 0008 06D0     		beq	.L77
 522:Core/Src/stm32l4xx_hal_msp.c ****   {
 523:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 524:Core/Src/stm32l4xx_hal_msp.c **** 
 525:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 526:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 527:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 528:Core/Src/stm32l4xx_hal_msp.c **** 
 529:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 530:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 531:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 532:Core/Src/stm32l4xx_hal_msp.c ****     */
 533:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 534:Core/Src/stm32l4xx_hal_msp.c **** 
 535:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1 DMA DeInit */
 536:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 537:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 538:Core/Src/stm32l4xx_hal_msp.c **** 
 539:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 540:Core/Src/stm32l4xx_hal_msp.c ****   }
 541:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 1143              		.loc 1 541 8 is_stmt 1 view .LVU343
 1144              		.loc 1 541 10 is_stmt 0 view .LVU344
 1145 000a 194A     		ldr	r2, .L80+4
 1146 000c 9342     		cmp	r3, r2
 1147 000e 14D0     		beq	.L78
 542:Core/Src/stm32l4xx_hal_msp.c ****   {
 543:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 544:Core/Src/stm32l4xx_hal_msp.c **** 
 545:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 546:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 547:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 548:Core/Src/stm32l4xx_hal_msp.c **** 
 549:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 550:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 551:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 552:Core/Src/stm32l4xx_hal_msp.c ****     */
 553:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 554:Core/Src/stm32l4xx_hal_msp.c **** 
 555:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 556:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/cc8cor6I.s 			page 35


 557:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 558:Core/Src/stm32l4xx_hal_msp.c ****   }
 559:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 1148              		.loc 1 559 8 is_stmt 1 view .LVU345
 1149              		.loc 1 559 10 is_stmt 0 view .LVU346
 1150 0010 184A     		ldr	r2, .L80+8
 1151 0012 9342     		cmp	r3, r2
 1152 0014 1DD0     		beq	.L79
 1153              	.LVL64:
 1154              	.L72:
 560:Core/Src/stm32l4xx_hal_msp.c ****   {
 561:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 562:Core/Src/stm32l4xx_hal_msp.c **** 
 563:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 564:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 565:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 566:Core/Src/stm32l4xx_hal_msp.c **** 
 567:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 568:Core/Src/stm32l4xx_hal_msp.c ****     PB10     ------> USART3_TX
 569:Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> USART3_RX
 570:Core/Src/stm32l4xx_hal_msp.c ****     */
 571:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 572:Core/Src/stm32l4xx_hal_msp.c **** 
 573:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 574:Core/Src/stm32l4xx_hal_msp.c **** 
 575:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 576:Core/Src/stm32l4xx_hal_msp.c ****   }
 577:Core/Src/stm32l4xx_hal_msp.c **** 
 578:Core/Src/stm32l4xx_hal_msp.c **** }
 1155              		.loc 1 578 1 view .LVU347
 1156 0016 10BD     		pop	{r4, pc}
 1157              	.LVL65:
 1158              	.L77:
 1159              		.loc 1 578 1 view .LVU348
 1160 0018 0446     		mov	r4, r0
 527:Core/Src/stm32l4xx_hal_msp.c **** 
 1161              		.loc 1 527 5 is_stmt 1 view .LVU349
 1162 001a 02F55842 		add	r2, r2, #55296
 1163 001e 136E     		ldr	r3, [r2, #96]
 1164 0020 23F48043 		bic	r3, r3, #16384
 1165 0024 1366     		str	r3, [r2, #96]
 533:Core/Src/stm32l4xx_hal_msp.c **** 
 1166              		.loc 1 533 5 view .LVU350
 1167 0026 4FF4C061 		mov	r1, #1536
 1168 002a 4FF09040 		mov	r0, #1207959552
 1169              	.LVL66:
 533:Core/Src/stm32l4xx_hal_msp.c **** 
 1170              		.loc 1 533 5 is_stmt 0 view .LVU351
 1171 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1172              	.LVL67:
 536:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 1173              		.loc 1 536 5 is_stmt 1 view .LVU352
 1174 0032 206F     		ldr	r0, [r4, #112]
 1175 0034 FFF7FEFF 		bl	HAL_DMA_DeInit
 1176              	.LVL68:
 1177 0038 EDE7     		b	.L72
 1178              	.LVL69:
ARM GAS  /tmp/cc8cor6I.s 			page 36


 1179              	.L78:
 547:Core/Src/stm32l4xx_hal_msp.c **** 
 1180              		.loc 1 547 5 view .LVU353
 1181 003a 02F5E632 		add	r2, r2, #117760
 1182 003e 936D     		ldr	r3, [r2, #88]
 1183 0040 23F40033 		bic	r3, r3, #131072
 1184 0044 9365     		str	r3, [r2, #88]
 553:Core/Src/stm32l4xx_hal_msp.c **** 
 1185              		.loc 1 553 5 view .LVU354
 1186 0046 0C21     		movs	r1, #12
 1187 0048 4FF09040 		mov	r0, #1207959552
 1188              	.LVL70:
 553:Core/Src/stm32l4xx_hal_msp.c **** 
 1189              		.loc 1 553 5 is_stmt 0 view .LVU355
 1190 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1191              	.LVL71:
 1192 0050 E1E7     		b	.L72
 1193              	.LVL72:
 1194              	.L79:
 565:Core/Src/stm32l4xx_hal_msp.c **** 
 1195              		.loc 1 565 5 is_stmt 1 view .LVU356
 1196 0052 02F5E432 		add	r2, r2, #116736
 1197 0056 936D     		ldr	r3, [r2, #88]
 1198 0058 23F48023 		bic	r3, r3, #262144
 1199 005c 9365     		str	r3, [r2, #88]
 571:Core/Src/stm32l4xx_hal_msp.c **** 
 1200              		.loc 1 571 5 view .LVU357
 1201 005e 4FF44061 		mov	r1, #3072
 1202 0062 0548     		ldr	r0, .L80+12
 1203              	.LVL73:
 571:Core/Src/stm32l4xx_hal_msp.c **** 
 1204              		.loc 1 571 5 is_stmt 0 view .LVU358
 1205 0064 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1206              	.LVL74:
 1207              		.loc 1 578 1 view .LVU359
 1208 0068 D5E7     		b	.L72
 1209              	.L81:
 1210 006a 00BF     		.align	2
 1211              	.L80:
 1212 006c 00380140 		.word	1073821696
 1213 0070 00440040 		.word	1073759232
 1214 0074 00480040 		.word	1073760256
 1215 0078 00040048 		.word	1207960576
 1216              		.cfi_endproc
 1217              	.LFE295:
 1219              		.text
 1220              	.Letext0:
 1221              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l431xx.h"
 1222              		.file 3 "/home/retfie/.config/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 1223              		.file 4 "/home/retfie/.config/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 1224              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1225              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1226              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1227              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1228              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1229              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1230              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
ARM GAS  /tmp/cc8cor6I.s 			page 37


 1231              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1232              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1233              		.file 14 "Core/Inc/main.h"
 1234              		.file 15 "<built-in>"
ARM GAS  /tmp/cc8cor6I.s 			page 38


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/cc8cor6I.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc8cor6I.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc8cor6I.s:75     .text.HAL_MspInit:000000000000002c $d
     /tmp/cc8cor6I.s:80     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cc8cor6I.s:86     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cc8cor6I.s:265    .text.HAL_ADC_MspInit:00000000000000b8 $d
     /tmp/cc8cor6I.s:273    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cc8cor6I.s:279    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cc8cor6I.s:329    .text.HAL_ADC_MspDeInit:0000000000000034 $d
     /tmp/cc8cor6I.s:336    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc8cor6I.s:342    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc8cor6I.s:512    .text.HAL_TIM_Base_MspInit:00000000000000bc $d
     /tmp/cc8cor6I.s:521    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cc8cor6I.s:527    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cc8cor6I.s:653    .text.HAL_TIM_MspPostInit:000000000000007c $d
     /tmp/cc8cor6I.s:661    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc8cor6I.s:667    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc8cor6I.s:752    .text.HAL_TIM_Base_MspDeInit:0000000000000064 $d
     /tmp/cc8cor6I.s:760    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc8cor6I.s:766    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc8cor6I.s:1107   .text.HAL_UART_MspInit:0000000000000168 $d
     /tmp/cc8cor6I.s:1118   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc8cor6I.s:1124   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc8cor6I.s:1212   .text.HAL_UART_MspDeInit:000000000000006c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
hdma_usart1_rx
