==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file '../hlsSources/srcs/axiStreamGate.cpp' ...
WARNING: [HLS 200-40] In file included from ../hlsSources/srcs/axiStreamGate.cpp:1:
../hlsSources/srcs/axiStreamGate.cpp:29:20: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  if((*programming == 0)){
      ~~~~~~~~~~~~~^~~~
../hlsSources/srcs/axiStreamGate.cpp:29:20: note: remove extraneous parentheses around the comparison to silence this warning
  if((*programming == 0)){
     ~             ^   ~
../hlsSources/srcs/axiStreamGate.cpp:29:20: note: use '=' to turn this equality comparison into an assignment
  if((*programming == 0)){
                   ^~
                   =
1 warning generated.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 476.852 ; gain = 132.512 ; free physical = 12098 ; free virtual = 39366
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 476.852 ; gain = 132.512 ; free physical = 12097 ; free virtual = 39366
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 476.852 ; gain = 132.512 ; free physical = 12097 ; free virtual = 39366
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 476.852 ; gain = 132.512 ; free physical = 12097 ; free virtual = 39366
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 476.852 ; gain = 132.512 ; free physical = 12079 ; free virtual = 39348
WARNING: [XFORM 203-561] 'Loop-1' (../hlsSources/srcs/axiStreamGate.cpp:29:3) in function 'axiStreamGate' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 476.852 ; gain = 132.512 ; free physical = 12077 ; free virtual = 39347
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axiStreamGate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axiStreamGate'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.66 seconds; current allocated memory: 112.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 113.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axiStreamGate'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/packetIn_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/packetIn_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/packetIn_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/programming' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/packetOut_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/packetOut_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/packetOut_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'axiStreamGate/programSafe' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axiStreamGate' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'programming' and 'programSafe' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axiStreamGate'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 113.517 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 476.852 ; gain = 132.512 ; free physical = 12077 ; free virtual = 39347
INFO: [SYSC 207-301] Generating SystemC RTL for axiStreamGate.
INFO: [VHDL 208-304] Generating VHDL RTL for axiStreamGate.
INFO: [VLOG 209-307] Generating Verilog RTL for axiStreamGate.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening project '/nfs/ug/thesis/thesis0/pc/Graham/galapagos_test/hlsIP_adm-8k5/reverseEndian64'.
INFO: [HLS 200-10] Adding design file '../hlsSources/srcs/reverseEndian64.cpp' to the project
INFO: [HLS 200-10] Opening solution '/nfs/ug/thesis/thesis0/pc/Graham/galapagos_test/hlsIP_adm-8k5/reverseEndian64/solution1'.
