// Seed: 1861164972
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3
);
  initial begin
    id_1 = "";
  end
  logic id_4;
  logic id_5;
  always @(negedge id_0);
  logic id_6 = 1;
endmodule
