///Register `DRAMTMG0` reader
pub type R = crate::R<DRAMTMG0rs>;
///Register `DRAMTMG0` writer
pub type W = crate::W<DRAMTMG0rs>;
///Field `T_RAS_MIN` reader - T_RAS_MIN
pub type T_RAS_MIN_R = crate::FieldReader;
///Field `T_RAS_MIN` writer - T_RAS_MIN
pub type T_RAS_MIN_W<'a, REG> = crate::FieldWriter<'a, REG, 6>;
///Field `T_RAS_MAX` reader - T_RAS_MAX
pub type T_RAS_MAX_R = crate::FieldReader;
///Field `T_RAS_MAX` writer - T_RAS_MAX
pub type T_RAS_MAX_W<'a, REG> = crate::FieldWriter<'a, REG, 7>;
///Field `T_FAW` reader - T_FAW
pub type T_FAW_R = crate::FieldReader;
///Field `T_FAW` writer - T_FAW
pub type T_FAW_W<'a, REG> = crate::FieldWriter<'a, REG, 6>;
///Field `WR2PRE` reader - WR2PRE
pub type WR2PRE_R = crate::FieldReader;
///Field `WR2PRE` writer - WR2PRE
pub type WR2PRE_W<'a, REG> = crate::FieldWriter<'a, REG, 7>;
impl R {
    ///Bits 0:5 - T_RAS_MIN
    #[inline(always)]
    pub fn t_ras_min(&self) -> T_RAS_MIN_R {
        T_RAS_MIN_R::new((self.bits & 0x3f) as u8)
    }
    ///Bits 8:14 - T_RAS_MAX
    #[inline(always)]
    pub fn t_ras_max(&self) -> T_RAS_MAX_R {
        T_RAS_MAX_R::new(((self.bits >> 8) & 0x7f) as u8)
    }
    ///Bits 16:21 - T_FAW
    #[inline(always)]
    pub fn t_faw(&self) -> T_FAW_R {
        T_FAW_R::new(((self.bits >> 16) & 0x3f) as u8)
    }
    ///Bits 24:30 - WR2PRE
    #[inline(always)]
    pub fn wr2pre(&self) -> WR2PRE_R {
        WR2PRE_R::new(((self.bits >> 24) & 0x7f) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DRAMTMG0")
            .field("t_ras_min", &self.t_ras_min())
            .field("t_ras_max", &self.t_ras_max())
            .field("t_faw", &self.t_faw())
            .field("wr2pre", &self.wr2pre())
            .finish()
    }
}
impl W {
    ///Bits 0:5 - T_RAS_MIN
    #[inline(always)]
    pub fn t_ras_min(&mut self) -> T_RAS_MIN_W<DRAMTMG0rs> {
        T_RAS_MIN_W::new(self, 0)
    }
    ///Bits 8:14 - T_RAS_MAX
    #[inline(always)]
    pub fn t_ras_max(&mut self) -> T_RAS_MAX_W<DRAMTMG0rs> {
        T_RAS_MAX_W::new(self, 8)
    }
    ///Bits 16:21 - T_FAW
    #[inline(always)]
    pub fn t_faw(&mut self) -> T_FAW_W<DRAMTMG0rs> {
        T_FAW_W::new(self, 16)
    }
    ///Bits 24:30 - WR2PRE
    #[inline(always)]
    pub fn wr2pre(&mut self) -> WR2PRE_W<DRAMTMG0rs> {
        WR2PRE_W::new(self, 24)
    }
}
/**DDRCTRL SDRAM timing register 0

You can [`read`](crate::Reg::read) this register and get [`dramtmg0::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dramtmg0::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#DDRCTRL:DRAMTMG0)*/
pub struct DRAMTMG0rs;
impl crate::RegisterSpec for DRAMTMG0rs {
    type Ux = u32;
}
///`read()` method returns [`dramtmg0::R`](R) reader structure
impl crate::Readable for DRAMTMG0rs {}
///`write(|w| ..)` method takes [`dramtmg0::W`](W) writer structure
impl crate::Writable for DRAMTMG0rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets DRAMTMG0 to value 0x0f10_1b0f
impl crate::Resettable for DRAMTMG0rs {
    const RESET_VALUE: u32 = 0x0f10_1b0f;
}
