<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86ISelLowering.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">X86ISelLowering.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="X86ISelLowering_8h_source.html">X86ISelLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86ShuffleDecode_8h_source.html">MCTargetDesc/X86ShuffleDecode.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86_8h_source.html">X86.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86CallingConv_8h_source.html">X86CallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86FrameLowering_8h_source.html">X86FrameLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86InstrBuilder_8h_source.html">X86InstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86IntrinsicsInfo_8h_source.html">X86IntrinsicsInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86MachineFunctionInfo_8h_source.html">X86MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86TargetMachine_8h_source.html">X86TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86TargetObjectFile_8h_source.html">X86TargetObjectFile.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallBitVector_8h_source.html">llvm/ADT/SmallBitVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringExtras_8h_source.html">llvm/ADT/StringExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringSwitch_8h_source.html">llvm/ADT/StringSwitch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BlockFrequencyInfo_8h_source.html">llvm/Analysis/BlockFrequencyInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ObjCARCUtil_8h_source.html">llvm/Analysis/ObjCARCUtil.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ProfileSummaryInfo_8h_source.html">llvm/Analysis/ProfileSummaryInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="VectorUtils_8h_source.html">llvm/Analysis/VectorUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IntrinsicLowering_8h_source.html">llvm/CodeGen/IntrinsicLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineJumpTableInfo_8h_source.html">llvm/CodeGen/MachineJumpTableInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineLoopInfo_8h_source.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineModuleInfo_8h_source.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetLowering_8h_source.html">llvm/CodeGen/TargetLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="WinEHFuncInfo_8h_source.html">llvm/CodeGen/WinEHFuncInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallingConv_8h_source.html">llvm/IR/CallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DerivedTypes_8h_source.html">llvm/IR/DerivedTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DiagnosticInfo_8h_source.html">llvm/IR/DiagnosticInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="EHPersonalities_8h_source.html">llvm/IR/EHPersonalities.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalAlias_8h_source.html">llvm/IR/GlobalAlias.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalVariable_8h_source.html">llvm/IR/GlobalVariable.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IRBuilder_8h_source.html">llvm/IR/IRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Instructions_8h_source.html">llvm/IR/Instructions.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Intrinsics_8h_source.html">llvm/IR/Intrinsics.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PatternMatch_8h_source.html">llvm/IR/PatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCAsmInfo_8h_source.html">llvm/MC/MCAsmInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCContext_8h_source.html">llvm/MC/MCContext.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCExpr_8h_source.html">llvm/MC/MCExpr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCSymbol_8h_source.html">llvm/MC/MCSymbol.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="KnownBits_8h_source.html">llvm/Support/KnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;bitset&gt;</code><br />
<code>#include &lt;cctype&gt;</code><br />
<code>#include &lt;numeric&gt;</code><br />
</div>
<p><a href="X86ISelLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1X86"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html">llvm::X86</a></td></tr>
<tr class="memdesc:namespacellvm_1_1X86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define some predicates that are used for node matching. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;x86-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a290aaab2d34a6ea303fab92c815e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0a290aaab2d34a6ea303fab92c815e14">NODE_NAME_CASE</a>(<a class="el" href="AVRISelLowering_8cpp.html#a2e1214d6023fa12e254e244835f2ba99">NODE</a>)&#160;&#160;&#160;<a class="el" href="lib_2Target_2X86_2README_8txt.html#a584a2a450ec732e41ba350173f4fb64b">case</a> X86ISD::NODE: <a class="el" href="lib_2Target_2X86_2README_8txt.html#a9717e7bbecb906637e86cef6da3d83c2">return</a> &quot;X86ISD::&quot; #NODE;</td></tr>
<tr class="separator:a0a290aaab2d34a6ea303fab92c815e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a0f9858d25f3972978a0c1fc3aaecd9b9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9">BitTestKind</a> : unsigned { <br />
&#160;&#160;<a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9ae5161004051c90bb6f598930852987cb">UndefBit</a>, 
<a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9a4cc26eca46c3ce40194e36e7a7a71e6a">ConstantBit</a>, 
<a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9a642dc7c1945b51b8be5c93c192941871">NotConstantBit</a>, 
<a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9ad36cdbc0b5f807270425b921f62d8df7">ShiftBit</a>, 
<br />
&#160;&#160;<a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9a9984891960bfc49a531eff7822550f9e">NotShiftBit</a>
<br />
 }</td></tr>
<tr class="separator:a0f9858d25f3972978a0c1fc3aaecd9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ceda6312dc84dbd6f0b4382747af21f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="namespacellvm_1_1X86.html#a7ceda6312dc84dbd6f0b4382747af21faf20ba120fee712e351cd784e6142a6e6">llvm::X86::MaxShuffleCombineDepth</a> = 8
 }</td></tr>
<tr class="separator:a7ceda6312dc84dbd6f0b4382747af21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac06788932cd1a15c825f8a90f2285034"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a> { <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835">ShrinkMode::MULS8</a>, 
<a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d">ShrinkMode::MULU8</a>, 
<a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea">ShrinkMode::MULS16</a>, 
<a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0">ShrinkMode::MULU16</a>
 }</td></tr>
<tr class="memdesc:ac06788932cd1a15c825f8a90f2285034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Different mul shrinking modes.  <a href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">More...</a><br /></td></tr>
<tr class="separator:ac06788932cd1a15c825f8a90f2285034"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a38e4db8f05f5d3fe014af90a4fe9993b">STATISTIC</a> (NumTailCalls, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> tail <a class="el" href="LibCallsShrinkWrap_8cpp.html#ad69a360cbb9e0e837f4dbf4d33af74d8">calls</a>&quot;)</td></tr>
<tr class="separator:a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df9cc3269d03373740e69dcb005d729"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9df9cc3269d03373740e69dcb005d729">errorUnsupported</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *Msg)</td></tr>
<tr class="memdesc:a9df9cc3269d03373740e69dcb005d729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call this when the user attempts to do something unsupported, like returning a double without SSE2 enabled on x86_64.  <a href="X86ISelLowering_8cpp.html#a9df9cc3269d03373740e69dcb005d729">More...</a><br /></td></tr>
<tr class="separator:a9df9cc3269d03373740e69dcb005d729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0db77b37e22d0c64449237fd6dd0c3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7f0db77b37e22d0c64449237fd6dd0c3">shouldDisableRetRegFromCSR</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="memdesc:a7f0db77b37e22d0c64449237fd6dd0c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a CC can dynamically exclude a register from the list of callee-saved-registers (TargetRegistryInfo::getCalleeSavedRegs()) based on the return registers.  <a href="X86ISelLowering_8cpp.html#a7f0db77b37e22d0c64449237fd6dd0c3">More...</a><br /></td></tr>
<tr class="separator:a7f0db77b37e22d0c64449237fd6dd0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5aac3e546576ba5bcd403a19c60643a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa5aac3e546576ba5bcd403a19c60643a">shouldDisableArgRegFromCSR</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="memdesc:aa5aac3e546576ba5bcd403a19c60643a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a CC can dynamically exclude a register from the list of callee-saved-registers (TargetRegistryInfo::getCalleeSavedRegs()) based on the parameters.  <a href="X86ISelLowering_8cpp.html#aa5aac3e546576ba5bcd403a19c60643a">More...</a><br /></td></tr>
<tr class="separator:aa5aac3e546576ba5bcd403a19c60643a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a0054237318ed3881d58214ac89633"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1MVT.html">MVT</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad2a0054237318ed3881d58214ac89633">handleMaskRegisterForCallingConv</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumElts, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad2a0054237318ed3881d58214ac89633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c9c6945a82cfdf0cd02fe49f3a4107"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a79c9c6945a82cfdf0cd02fe49f3a4107">getMaxByValAlign</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="structllvm_1_1Align.html">Align</a> &amp;MaxAlign)</td></tr>
<tr class="memdesc:a79c9c6945a82cfdf0cd02fe49f3a4107"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper for getByValTypeAlignment to determine the desired ByVal argument alignment.  <a href="X86ISelLowering_8cpp.html#a79c9c6945a82cfdf0cd02fe49f3a4107">More...</a><br /></td></tr>
<tr class="separator:a79c9c6945a82cfdf0cd02fe49f3a4107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec0a89ba2bd4f839f4509ff10117b85f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aec0a89ba2bd4f839f4509ff10117b85f">isBitAligned</a> (<a class="el" href="structllvm_1_1Align.html">Align</a> Alignment, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> SizeInBits)</td></tr>
<tr class="separator:aec0a89ba2bd4f839f4509ff10117b85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf395b1362beab9f5199bd2094f3d19c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaf395b1362beab9f5199bd2094f3d19c">hasStackGuardSlotTLS</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TargetTriple)</td></tr>
<tr class="separator:aaf395b1362beab9f5199bd2094f3d19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf8859646db67b32c2364c09ad04df7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4cf8859646db67b32c2364c09ad04df7">SegmentOffset</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">AddressSpace</a>)</td></tr>
<tr class="separator:a4cf8859646db67b32c2364c09ad04df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb03836327f532e092a6308a11f502b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adb03836327f532e092a6308a11f502b2">lowerMasksToReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ValArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;ValLoc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;Dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:adb03836327f532e092a6308a11f502b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowers masks values (v*i1) to the local register values.  <a href="X86ISelLowering_8cpp.html#adb03836327f532e092a6308a11f502b2">More...</a><br /></td></tr>
<tr class="separator:adb03836327f532e092a6308a11f502b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f8f033071ba366a904dd07c613b2ed"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a71f8f033071ba366a904dd07c613b2ed">Passv64i1ArgInRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;Dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&gt; &amp;RegsToPass, <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA, <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;NextVA, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a71f8f033071ba366a904dd07c613b2ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Breaks v64i1 value into two registers and adds the new node to the DAG.  <a href="X86ISelLowering_8cpp.html#a71f8f033071ba366a904dd07c613b2ed">More...</a><br /></td></tr>
<tr class="separator:a71f8f033071ba366a904dd07c613b2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56b6b241a7da328f8016e1d6316bf16"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa56b6b241a7da328f8016e1d6316bf16">getv64i1Argument</a> (<a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA, <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;NextVA, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Root, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;Dl, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *InFlag=nullptr)</td></tr>
<tr class="memdesc:aa56b6b241a7da328f8016e1d6316bf16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads two 32 bit registers and creates a 64 bit mask value.  <a href="X86ISelLowering_8cpp.html#aa56b6b241a7da328f8016e1d6316bf16">More...</a><br /></td></tr>
<tr class="separator:aa56b6b241a7da328f8016e1d6316bf16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad67936b5bf3f18e3143d26c72f2e2547"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad67936b5bf3f18e3143d26c72f2e2547">lowerRegToMasks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ValArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;ValVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;ValLoc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;Dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad67936b5bf3f18e3143d26c72f2e2547"><td class="mdescLeft">&#160;</td><td class="mdescRight">The function will lower a register of various sizes (8/16/32/64) to a mask value of the expected size (v8i1/v16i1/v32i1/v64i1)  <a href="X86ISelLowering_8cpp.html#ad67936b5bf3f18e3143d26c72f2e2547">More...</a><br /></td></tr>
<tr class="separator:ad67936b5bf3f18e3143d26c72f2e2547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa546b9d95bbcbc4590bbd3bfdafcf9c0"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:aa546b9d95bbcbc4590bbd3bfdafcf9c0"><td class="memTemplItemLeft" align="right" valign="top">static bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa546b9d95bbcbc4590bbd3bfdafcf9c0">hasCalleePopSRet</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classT.html">T</a> &gt; &amp;Args, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aa546b9d95bbcbc4590bbd3bfdafcf9c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines whether Args, either a set of outgoing arguments to a call, or a set of incoming args of a call, contains an sret pointer that the callee pops.  <a href="X86ISelLowering_8cpp.html#aa546b9d95bbcbc4590bbd3bfdafcf9c0">More...</a><br /></td></tr>
<tr class="separator:aa546b9d95bbcbc4590bbd3bfdafcf9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9ebb68837f38cc7f83ab4fb11b3267"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8c9ebb68837f38cc7f83ab4fb11b3267">CreateCopyOfByValArgument</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Dst, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a8c9ebb68837f38cc7f83ab4fb11b3267"><td class="mdescLeft">&#160;</td><td class="mdescRight">Make a copy of an aggregate at address specified by "Src" to address "Dst" with size and alignment information specified by the specific parameter attribute.  <a href="X86ISelLowering_8cpp.html#a8c9ebb68837f38cc7f83ab4fb11b3267">More...</a><br /></td></tr>
<tr class="separator:a8c9ebb68837f38cc7f83ab4fb11b3267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="memdesc:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the calling convention is one that we can guarantee TCO for.  <a href="X86ISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">More...</a><br /></td></tr>
<tr class="separator:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae812d40144fafed6fd7c00cffb790504"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="memdesc:ae812d40144fafed6fd7c00cffb790504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if we might ever do TCO for calls with this calling convention.  <a href="X86ISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">More...</a><br /></td></tr>
<tr class="separator:ae812d40144fafed6fd7c00cffb790504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bae7076c284f85288d5edb636823176"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6bae7076c284f85288d5edb636823176">shouldGuaranteeTCO</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, bool GuaranteedTailCallOpt)</td></tr>
<tr class="memdesc:a6bae7076c284f85288d5edb636823176"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the function is being made into a tailcall target by changing its ABI.  <a href="X86ISelLowering_8cpp.html#a6bae7076c284f85288d5edb636823176">More...</a><br /></td></tr>
<tr class="separator:a6bae7076c284f85288d5edb636823176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af507a637524170aba7837ceb61023065"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; MCPhysReg &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af507a637524170aba7837ceb61023065">get64BitArgumentGPRs</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af507a637524170aba7837ceb61023065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74bd11888d38f6374fd8a9de32f5c427"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; MCPhysReg &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a74bd11888d38f6374fd8a9de32f5c427">get64BitArgumentXMMs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a74bd11888d38f6374fd8a9de32f5c427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54abb6932796b17143639e3fcf318b01"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a54abb6932796b17143639e3fcf318b01">isSortedByValueNo</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &gt; ArgLocs)</td></tr>
<tr class="separator:a54abb6932796b17143639e3fcf318b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e32d9a4b0cb160ffd67dfdf53f7fa6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa3e32d9a4b0cb160ffd67dfdf53f7fa6">EmitTailCallStoreRetAddr</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RetAddrFrIdx, <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SlotSize, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FPDiff, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:aa3e32d9a4b0cb160ffd67dfdf53f7fa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a store of the return address if tail call optimization is performed and it is required (FPDiff!=0).  <a href="X86ISelLowering_8cpp.html#aa3e32d9a4b0cb160ffd67dfdf53f7fa6">More...</a><br /></td></tr>
<tr class="separator:aa3e32d9a4b0cb160ffd67dfdf53f7fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba15b33a7b6d8fd6431d14dc3d3c5e9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaba15b33a7b6d8fd6431d14dc3d3c5e9">getMOVL</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="memdesc:aaba15b33a7b6d8fd6431d14dc3d3c5e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector_shuffle mask for an movs{s|d}, movd operation of specified width.  <a href="X86ISelLowering_8cpp.html#aaba15b33a7b6d8fd6431d14dc3d3c5e9">More...</a><br /></td></tr>
<tr class="separator:aaba15b33a7b6d8fd6431d14dc3d3c5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a313bdf934f1f8454b6800d8d997801d2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a313bdf934f1f8454b6800d8d997801d2">MatchingStackOffset</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags, <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)</td></tr>
<tr class="memdesc:a313bdf934f1f8454b6800d8d997801d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the given stack call argument is already available in the same position (relatively) of the caller's incoming argument stack.  <a href="X86ISelLowering_8cpp.html#a313bdf934f1f8454b6800d8d997801d2">More...</a><br /></td></tr>
<tr class="separator:a313bdf934f1f8454b6800d8d997801d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e9ffc69ac314ed0568b4dff93aa60f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a91e9ffc69ac314ed0568b4dff93aa60f">isTargetShuffle</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode)</td></tr>
<tr class="separator:a91e9ffc69ac314ed0568b4dff93aa60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb1c9be43724d8bd97c0292a22a9628"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aabb1c9be43724d8bd97c0292a22a9628">isTargetShuffleVariableMask</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode)</td></tr>
<tr class="separator:aabb1c9be43724d8bd97c0292a22a9628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dac1d71afa3d79d42946a8fc81a77ab"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1dac1d71afa3d79d42946a8fc81a77ab">isX86CCSigned</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86CC)</td></tr>
<tr class="memdesc:a1dac1d71afa3d79d42946a8fc81a77ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the condition is an signed comparison operation.  <a href="X86ISelLowering_8cpp.html#a1dac1d71afa3d79d42946a8fc81a77ab">More...</a><br /></td></tr>
<tr class="separator:a1dac1d71afa3d79d42946a8fc81a77ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8208dbb5e1bd820d048068a9c7e41bb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab8208dbb5e1bd820d048068a9c7e41bb">TranslateIntegerX86CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> SetCCOpcode)</td></tr>
<tr class="separator:ab8208dbb5e1bd820d048068a9c7e41bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e4cb621551faefc62d285fd35db6a8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab2e4cb621551faefc62d285fd35db6a8">TranslateX86CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> SetCCOpcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, bool isFP, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab2e4cb621551faefc62d285fd35db6a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do a one-to-one translation of a ISD::CondCode to the X86-specific condition code, returning the condition code and the LHS/RHS of the comparison to make.  <a href="X86ISelLowering_8cpp.html#ab2e4cb621551faefc62d285fd35db6a8">More...</a><br /></td></tr>
<tr class="separator:ab2e4cb621551faefc62d285fd35db6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd81b6b6c94f4d8bc640c9e18cf39186"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afd81b6b6c94f4d8bc640c9e18cf39186">hasFPCMov</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86CC)</td></tr>
<tr class="memdesc:afd81b6b6c94f4d8bc640c9e18cf39186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is there a floating point cmov for the specific X86 condition code? Current x86 isa includes the following FP cmov instructions: fcmovb, fcomvbe, fcomve, fcmovu, fcmovae, fcmova, fcmovne, fcmovnu.  <a href="X86ISelLowering_8cpp.html#afd81b6b6c94f4d8bc640c9e18cf39186">More...</a><br /></td></tr>
<tr class="separator:afd81b6b6c94f4d8bc640c9e18cf39186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd31a321ede677580cf581e388b4d7c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acfd31a321ede677580cf581e388b4d7c">useVPTERNLOG</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:acfd31a321ede677580cf581e388b4d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ffe79bb38686b4c283e3959fdf8b31"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a90ffe79bb38686b4c283e3959fdf8b31">isUndefOrEqual</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Val, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> CmpVal)</td></tr>
<tr class="memdesc:a90ffe79bb38686b4c283e3959fdf8b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Val is the undef sentinel value or equal to the specified value.  <a href="X86ISelLowering_8cpp.html#a90ffe79bb38686b4c283e3959fdf8b31">More...</a><br /></td></tr>
<tr class="separator:a90ffe79bb38686b4c283e3959fdf8b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a725f58b715bca880b3653e565fe1ae74"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a725f58b715bca880b3653e565fe1ae74">isUndefOrEqual</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> CmpVal)</td></tr>
<tr class="memdesc:a725f58b715bca880b3653e565fe1ae74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask is the undef sentinel value or equal to the specified value.  <a href="X86ISelLowering_8cpp.html#a725f58b715bca880b3653e565fe1ae74">More...</a><br /></td></tr>
<tr class="separator:a725f58b715bca880b3653e565fe1ae74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8a120f777ff4dc79c2bcda21b9be9b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aef8a120f777ff4dc79c2bcda21b9be9b">isUndefOrZero</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Val)</td></tr>
<tr class="memdesc:aef8a120f777ff4dc79c2bcda21b9be9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Val is either the undef or zero sentinel value.  <a href="X86ISelLowering_8cpp.html#aef8a120f777ff4dc79c2bcda21b9be9b">More...</a><br /></td></tr>
<tr class="separator:aef8a120f777ff4dc79c2bcda21b9be9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f70409be6aadf7e5967d643c821d44f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6f70409be6aadf7e5967d643c821d44f">isUndefInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Pos, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size)</td></tr>
<tr class="memdesc:a6f70409be6aadf7e5967d643c821d44f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is the undef sentinel value.  <a href="X86ISelLowering_8cpp.html#a6f70409be6aadf7e5967d643c821d44f">More...</a><br /></td></tr>
<tr class="separator:a6f70409be6aadf7e5967d643c821d44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac0f0c7139f1e0d84956fbdc78a5c8e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4ac0f0c7139f1e0d84956fbdc78a5c8e">isUndefLowerHalf</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:a4ac0f0c7139f1e0d84956fbdc78a5c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the mask creates a vector whose lower half is undefined.  <a href="X86ISelLowering_8cpp.html#a4ac0f0c7139f1e0d84956fbdc78a5c8e">More...</a><br /></td></tr>
<tr class="separator:a4ac0f0c7139f1e0d84956fbdc78a5c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61fff877cacd45bec356194e6bec57f2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a61fff877cacd45bec356194e6bec57f2">isUndefUpperHalf</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:a61fff877cacd45bec356194e6bec57f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the mask creates a vector whose upper half is undefined.  <a href="X86ISelLowering_8cpp.html#a61fff877cacd45bec356194e6bec57f2">More...</a><br /></td></tr>
<tr class="separator:a61fff877cacd45bec356194e6bec57f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884776a595f070c30713cfdc12602ae3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a884776a595f070c30713cfdc12602ae3">isInRange</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Val, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Low, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Hi)</td></tr>
<tr class="memdesc:a884776a595f070c30713cfdc12602ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Val falls within the specified range (L, H].  <a href="X86ISelLowering_8cpp.html#a884776a595f070c30713cfdc12602ae3">More...</a><br /></td></tr>
<tr class="separator:a884776a595f070c30713cfdc12602ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e36e5bb680d0d59602e5ba15ad5bd3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a78e36e5bb680d0d59602e5ba15ad5bd3">isAnyInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Low, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Hi)</td></tr>
<tr class="memdesc:a78e36e5bb680d0d59602e5ba15ad5bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the value of any element in Mask falls within the specified range (L, H].  <a href="X86ISelLowering_8cpp.html#a78e36e5bb680d0d59602e5ba15ad5bd3">More...</a><br /></td></tr>
<tr class="separator:a78e36e5bb680d0d59602e5ba15ad5bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae99689589cdaf9234c2835f05623a842"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae99689589cdaf9234c2835f05623a842">isAnyZero</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:ae99689589cdaf9234c2835f05623a842"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the value of any element in Mask is the zero sentinel value.  <a href="X86ISelLowering_8cpp.html#ae99689589cdaf9234c2835f05623a842">More...</a><br /></td></tr>
<tr class="separator:ae99689589cdaf9234c2835f05623a842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa918c5d3579eabe089d56f7333b28d6"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaa918c5d3579eabe089d56f7333b28d6">isAnyZeroOrUndef</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:aaa918c5d3579eabe089d56f7333b28d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the value of any element in Mask is the zero or undef sentinel values.  <a href="X86ISelLowering_8cpp.html#aaa918c5d3579eabe089d56f7333b28d6">More...</a><br /></td></tr>
<tr class="separator:aaa918c5d3579eabe089d56f7333b28d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e04027bce62ec4ab85683196cf97716"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9e04027bce62ec4ab85683196cf97716">isUndefOrInRange</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Val, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Low, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Hi)</td></tr>
<tr class="memdesc:a9e04027bce62ec4ab85683196cf97716"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Val is undef or if its value falls within the specified range (L, H].  <a href="X86ISelLowering_8cpp.html#a9e04027bce62ec4ab85683196cf97716">More...</a><br /></td></tr>
<tr class="separator:a9e04027bce62ec4ab85683196cf97716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc633e249c53dfc9c4ad4a7a3683307"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acdc633e249c53dfc9c4ad4a7a3683307">isUndefOrInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Low, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Hi)</td></tr>
<tr class="memdesc:acdc633e249c53dfc9c4ad4a7a3683307"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask is undef or if its value falls within the specified range (L, H].  <a href="X86ISelLowering_8cpp.html#acdc633e249c53dfc9c4ad4a7a3683307">More...</a><br /></td></tr>
<tr class="separator:acdc633e249c53dfc9c4ad4a7a3683307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b15fb1db61f62b231736ee83c5370b0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9b15fb1db61f62b231736ee83c5370b0">isUndefOrZeroOrInRange</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Val, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Low, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Hi)</td></tr>
<tr class="memdesc:a9b15fb1db61f62b231736ee83c5370b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Val is undef, zero or if its value falls within the specified range (L, H].  <a href="X86ISelLowering_8cpp.html#a9b15fb1db61f62b231736ee83c5370b0">More...</a><br /></td></tr>
<tr class="separator:a9b15fb1db61f62b231736ee83c5370b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ccdcea2404253ccf30e5edeaeedd854"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8ccdcea2404253ccf30e5edeaeedd854">isUndefOrZeroOrInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Low, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Hi)</td></tr>
<tr class="memdesc:a8ccdcea2404253ccf30e5edeaeedd854"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask is undef, zero or if its value falls within the specified range (L, H].  <a href="X86ISelLowering_8cpp.html#a8ccdcea2404253ccf30e5edeaeedd854">More...</a><br /></td></tr>
<tr class="separator:a8ccdcea2404253ccf30e5edeaeedd854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62c6be38ef70e3cb785ca99e3642a52"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af62c6be38ef70e3cb785ca99e3642a52">isSequentialOrUndefInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Pos, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Low, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Step=1)</td></tr>
<tr class="memdesc:af62c6be38ef70e3cb785ca99e3642a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos + Size, falls within the specified sequence (Low, Low + Step, ..., Low + (Size - 1) * Step) or is undef.  <a href="X86ISelLowering_8cpp.html#af62c6be38ef70e3cb785ca99e3642a52">More...</a><br /></td></tr>
<tr class="separator:af62c6be38ef70e3cb785ca99e3642a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59c1884c0993f538346305371165751"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad59c1884c0993f538346305371165751">isSequentialOrUndefOrZeroInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Pos, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Low, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Step=1)</td></tr>
<tr class="memdesc:ad59c1884c0993f538346305371165751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos+Size, falls within the specified sequential range (Low, Low+Size], or is undef or is zero.  <a href="X86ISelLowering_8cpp.html#ad59c1884c0993f538346305371165751">More...</a><br /></td></tr>
<tr class="separator:ad59c1884c0993f538346305371165751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206d09d378fc9700fa93cd72adba2257"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a206d09d378fc9700fa93cd72adba2257">isUndefOrZeroInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Pos, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size)</td></tr>
<tr class="memdesc:a206d09d378fc9700fa93cd72adba2257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is undef or is zero.  <a href="X86ISelLowering_8cpp.html#a206d09d378fc9700fa93cd72adba2257">More...</a><br /></td></tr>
<tr class="separator:a206d09d378fc9700fa93cd72adba2257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6fc8ed265d8edfefb78f7985fed146e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad6fc8ed265d8edfefb78f7985fed146e">canWidenShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;WidenedMask)</td></tr>
<tr class="memdesc:ad6fc8ed265d8edfefb78f7985fed146e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to test whether a shuffle mask could be simplified by widening the elements being shuffled.  <a href="X86ISelLowering_8cpp.html#ad6fc8ed265d8edfefb78f7985fed146e">More...</a><br /></td></tr>
<tr class="separator:ad6fc8ed265d8edfefb78f7985fed146e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b34d93dd35343dbb2d4d9496ed85cd9"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0b34d93dd35343dbb2d4d9496ed85cd9">canWidenShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, bool V2IsZero, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;WidenedMask)</td></tr>
<tr class="separator:a0b34d93dd35343dbb2d4d9496ed85cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90b7c018c6482771ca6f21a58842810"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af90b7c018c6482771ca6f21a58842810">canWidenShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="separator:af90b7c018c6482771ca6f21a58842810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14321b844507103cd4de1f202c33f455"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a14321b844507103cd4de1f202c33f455">scaleShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumDstElts, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;ScaledMask)</td></tr>
<tr class="separator:a14321b844507103cd4de1f202c33f455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2105859ef64dda1ac442681719f5c33b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2105859ef64dda1ac442681719f5c33b">getConstVector</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Values, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, bool IsMask=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="separator:a2105859ef64dda1ac442681719f5c33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fee8159812bebf4f298bb3c525cdb2f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7fee8159812bebf4f298bb3c525cdb2f">getConstVector</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; Bits, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Undefs, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:a7fee8159812bebf4f298bb3c525cdb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac007ab17eae964d8d0dc51a9cd535667"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac007ab17eae964d8d0dc51a9cd535667">getZeroVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:ac007ab17eae964d8d0dc51a9cd535667"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector of specified type with all zero elements.  <a href="X86ISelLowering_8cpp.html#ac007ab17eae964d8d0dc51a9cd535667">More...</a><br /></td></tr>
<tr class="separator:ac007ab17eae964d8d0dc51a9cd535667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf7fdf566795e8a3ba5a665bb8d3303f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abf7fdf566795e8a3ba5a665bb8d3303f">getSplitVectorSrc</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, bool AllowCommute)</td></tr>
<tr class="separator:abf7fdf566795e8a3ba5a665bb8d3303f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2572a2d7cf0d8584f28c2c1c2e14c8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3d2572a2d7cf0d8584f28c2c1c2e14c8">extractSubVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> vectorWidth)</td></tr>
<tr class="separator:a3d2572a2d7cf0d8584f28c2c1c2e14c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1235e2e2ca58b93e3b22bc6c8b3d9ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af1235e2e2ca58b93e3b22bc6c8b3d9ab">extract128BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:af1235e2e2ca58b93e3b22bc6c8b3d9ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a DAG to grab 128-bits from a vector &gt; 128 bits.  <a href="X86ISelLowering_8cpp.html#af1235e2e2ca58b93e3b22bc6c8b3d9ab">More...</a><br /></td></tr>
<tr class="separator:af1235e2e2ca58b93e3b22bc6c8b3d9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2433dc6459ebb75035c03803968a2cd7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2433dc6459ebb75035c03803968a2cd7">extract256BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a2433dc6459ebb75035c03803968a2cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a DAG to grab 256-bits from a 512-bit vector.  <a href="X86ISelLowering_8cpp.html#a2433dc6459ebb75035c03803968a2cd7">More...</a><br /></td></tr>
<tr class="separator:a2433dc6459ebb75035c03803968a2cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb0f27acb965339dde328392c1adaf7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7cb0f27acb965339dde328392c1adaf7">insertSubVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> vectorWidth)</td></tr>
<tr class="separator:a7cb0f27acb965339dde328392c1adaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d41ad70a90ca184815fa009b650b97"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a22d41ad70a90ca184815fa009b650b97">insert128BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a22d41ad70a90ca184815fa009b650b97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a DAG to put 128-bits into a vector &gt; 128 bits.  <a href="X86ISelLowering_8cpp.html#a22d41ad70a90ca184815fa009b650b97">More...</a><br /></td></tr>
<tr class="separator:a22d41ad70a90ca184815fa009b650b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6edfdb2ee22d183ae51d57796e56f8e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6edfdb2ee22d183ae51d57796e56f8e3">widenSubVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, bool ZeroNewElements, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a6edfdb2ee22d183ae51d57796e56f8e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef.  <a href="X86ISelLowering_8cpp.html#a6edfdb2ee22d183ae51d57796e56f8e3">More...</a><br /></td></tr>
<tr class="separator:a6edfdb2ee22d183ae51d57796e56f8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52454f48bb708641ee0dd9853e5f1558"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a52454f48bb708641ee0dd9853e5f1558">widenSubVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, bool ZeroNewElements, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> WideSizeInBits)</td></tr>
<tr class="memdesc:a52454f48bb708641ee0dd9853e5f1558"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef.  <a href="X86ISelLowering_8cpp.html#a52454f48bb708641ee0dd9853e5f1558">More...</a><br /></td></tr>
<tr class="separator:a52454f48bb708641ee0dd9853e5f1558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8360ec6c03540a7ad4753613cfc66f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9e8360ec6c03540a7ad4753613cfc66f">collectConcatOps</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9e8360ec6c03540a7ad4753613cfc66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9acd06fdfc22a65f3760f4356078d0"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3d9acd06fdfc22a65f3760f4356078d0">splitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:a3d9acd06fdfc22a65f3760f4356078d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bcd2df8826153c4293867897a27c054"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9bcd2df8826153c4293867897a27c054">splitVectorOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9bcd2df8826153c4293867897a27c054"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break an operation into 2 half sized ops and then concatenate the results.  <a href="X86ISelLowering_8cpp.html#a9bcd2df8826153c4293867897a27c054">More...</a><br /></td></tr>
<tr class="separator:a9bcd2df8826153c4293867897a27c054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1756190e422665c39bfae034c2a44eb7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1756190e422665c39bfae034c2a44eb7">splitVectorIntUnary</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a1756190e422665c39bfae034c2a44eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break an unary integer operation into 2 half sized ops and then concatenate the result back.  <a href="X86ISelLowering_8cpp.html#a1756190e422665c39bfae034c2a44eb7">More...</a><br /></td></tr>
<tr class="separator:a1756190e422665c39bfae034c2a44eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab373f17a297501bd5b475e98b1b67b81"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab373f17a297501bd5b475e98b1b67b81">splitVectorIntBinary</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab373f17a297501bd5b475e98b1b67b81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break a binary integer operation into 2 half sized ops and then concatenate the result back.  <a href="X86ISelLowering_8cpp.html#ab373f17a297501bd5b475e98b1b67b81">More...</a><br /></td></tr>
<tr class="separator:ab373f17a297501bd5b475e98b1b67b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0409fb04e071cd7a523f022dffec2a3"><td class="memTemplParams" colspan="2">template&lt;typename F &gt; </td></tr>
<tr class="memitem:af0409fb04e071cd7a523f022dffec2a3"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af0409fb04e071cd7a523f022dffec2a3">SplitOpsAndApply</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> <a class="el" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, bool CheckBWI=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:af0409fb04e071cd7a523f022dffec2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9606293f9b700b964e76f7fd75a0b4c9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9606293f9b700b964e76f7fd75a0b4c9">getAVX512Node</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a9606293f9b700b964e76f7fd75a0b4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c34ea579237aedce7149724afc490ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1c34ea579237aedce7149724afc490ab">insert1BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a1c34ea579237aedce7149724afc490ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert i1-subvector to i1-vector.  <a href="X86ISelLowering_8cpp.html#a1c34ea579237aedce7149724afc490ab">More...</a><br /></td></tr>
<tr class="separator:a1c34ea579237aedce7149724afc490ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac11671a35605d3033849a1e314831179"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac11671a35605d3033849a1e314831179">concatSubVectors</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:ac11671a35605d3033849a1e314831179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a458b41b670c695bfe6c37217b7007c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4a458b41b670c695bfe6c37217b7007c">getOnesVector</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a4a458b41b670c695bfe6c37217b7007c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector of specified type with all bits set.  <a href="X86ISelLowering_8cpp.html#a4a458b41b670c695bfe6c37217b7007c">More...</a><br /></td></tr>
<tr class="separator:a4a458b41b670c695bfe6c37217b7007c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7162a570369a85f2a5238452e196e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6d7162a570369a85f2a5238452e196e3">getEXTEND_VECTOR_INREG</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6d7162a570369a85f2a5238452e196e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81759e8ae2c9ab3b98619cce9995ad74"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81759e8ae2c9ab3b98619cce9995ad74">IsNOT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a81759e8ae2c9ab3b98619cce9995ad74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43be1b9abf919e872b51cfd766dbe8ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a43be1b9abf919e872b51cfd766dbe8ed">getVectorShuffle</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="separator:a43be1b9abf919e872b51cfd766dbe8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62da151f0f1229e0bdc97b26645bfc5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac62da151f0f1229e0bdc97b26645bfc5">getUnpackl</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="memdesc:ac62da151f0f1229e0bdc97b26645bfc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector_shuffle node for an unpackl operation.  <a href="X86ISelLowering_8cpp.html#ac62da151f0f1229e0bdc97b26645bfc5">More...</a><br /></td></tr>
<tr class="separator:ac62da151f0f1229e0bdc97b26645bfc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9589ec3f929c700043a0e16b512e41a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa9589ec3f929c700043a0e16b512e41a">getUnpackh</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="memdesc:aa9589ec3f929c700043a0e16b512e41a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector_shuffle node for an unpackh operation.  <a href="X86ISelLowering_8cpp.html#aa9589ec3f929c700043a0e16b512e41a">More...</a><br /></td></tr>
<tr class="separator:aa9589ec3f929c700043a0e16b512e41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4c97240f140a6a8c3003d0e19798be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4d4c97240f140a6a8c3003d0e19798be">getPack</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, bool PackHiHalf=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:a4d4c97240f140a6a8c3003d0e19798be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a node that packs the LHS + RHS nodes together at half width.  <a href="X86ISelLowering_8cpp.html#a4d4c97240f140a6a8c3003d0e19798be">More...</a><br /></td></tr>
<tr class="separator:a4d4c97240f140a6a8c3003d0e19798be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadeaf4ecc93abb786c5e2aae78a5355c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aadeaf4ecc93abb786c5e2aae78a5355c">getShuffleVectorZeroOrUndef</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Idx, bool IsZero, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aadeaf4ecc93abb786c5e2aae78a5355c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a vector_shuffle of the specified vector of zero or undef vector.  <a href="X86ISelLowering_8cpp.html#aadeaf4ecc93abb786c5e2aae78a5355c">More...</a><br /></td></tr>
<tr class="separator:aadeaf4ecc93abb786c5e2aae78a5355c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79aa4cc50b8e3e223eb5adeb168e4f21"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a79aa4cc50b8e3e223eb5adeb168e4f21">getTargetConstantFromBasePtr</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>)</td></tr>
<tr class="separator:a79aa4cc50b8e3e223eb5adeb168e4f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338f1ca2f142ca20ed7275362fec457c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a338f1ca2f142ca20ed7275362fec457c">getTargetConstantFromNode</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *Load)</td></tr>
<tr class="separator:a338f1ca2f142ca20ed7275362fec457c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c9332f99dbe9fa4a23d2d307b165ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a41c9332f99dbe9fa4a23d2d307b165ca">getTargetConstantFromNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a41c9332f99dbe9fa4a23d2d307b165ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9113ea8e53ba9c81f55f15c11c7a522"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad9113ea8e53ba9c81f55f15c11c7a522">getTargetConstantBitsFromNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> EltSizeInBits, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UndefElts, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; &amp;EltBits, bool AllowWholeUndefs=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, bool AllowPartialUndefs=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:ad9113ea8e53ba9c81f55f15c11c7a522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae914ecbf92d09be7f8da203ec3dd5bbc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#ae914ecbf92d09be7f8da203ec3dd5bbc">llvm::X86::isConstantSplat</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;SplatVal, bool AllowPartialUndefs=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:ae914ecbf92d09be7f8da203ec3dd5bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">If Op is a constant whose elements are all the same constant or undefined, return true and return the constant value in <code>SplatVal</code>.  <a href="namespacellvm_1_1X86.html#ae914ecbf92d09be7f8da203ec3dd5bbc">More...</a><br /></td></tr>
<tr class="separator:ae914ecbf92d09be7f8da203ec3dd5bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05ad372d1e6700f8125ad1fee07271b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab05ad372d1e6700f8125ad1fee07271b">getTargetShuffleMaskIndices</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MaskNode, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> MaskEltSizeInBits, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt; &amp;RawMask, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UndefElts)</td></tr>
<tr class="separator:ab05ad372d1e6700f8125ad1fee07271b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7b3bd2cd0e9fba1b88684b186f08b0b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae7b3bd2cd0e9fba1b88684b186f08b0b">createPackShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;Mask, bool Unary, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumStages=1)</td></tr>
<tr class="memdesc:ae7b3bd2cd0e9fba1b88684b186f08b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a shuffle mask that matches the PACKSS/PACKUS truncation.  <a href="X86ISelLowering_8cpp.html#ae7b3bd2cd0e9fba1b88684b186f08b0b">More...</a><br /></td></tr>
<tr class="separator:ae7b3bd2cd0e9fba1b88684b186f08b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e33cb0aa9b4fbae99810b4d70d29f25"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2e33cb0aa9b4fbae99810b4d70d29f25">getPackDemandedElts</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedLHS, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedRHS)</td></tr>
<tr class="separator:a2e33cb0aa9b4fbae99810b4d70d29f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c620fc470731fdb2a41678c294a1e6c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8c620fc470731fdb2a41678c294a1e6c">getHorizDemandedElts</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedLHS, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedRHS)</td></tr>
<tr class="separator:a8c620fc470731fdb2a41678c294a1e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f658c75b135fdd8ffee5218e907db3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a75f658c75b135fdd8ffee5218e907db3">getTargetShuffleMask</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, bool AllowSentinelZero, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;Mask, bool &amp;IsUnary)</td></tr>
<tr class="memdesc:a75f658c75b135fdd8ffee5218e907db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates the shuffle mask corresponding to the target-specific opcode.  <a href="X86ISelLowering_8cpp.html#a75f658c75b135fdd8ffee5218e907db3">More...</a><br /></td></tr>
<tr class="separator:a75f658c75b135fdd8ffee5218e907db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ebe500aeb42d0daf4d8081db6fc6f4"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a75ebe500aeb42d0daf4d8081db6fc6f4">getTargetShuffleMask</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, bool AllowSentinelZero, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;Mask)</td></tr>
<tr class="separator:a75ebe500aeb42d0daf4d8081db6fc6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21ca860de08b06c8c3d51c536ba0c90"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac21ca860de08b06c8c3d51c536ba0c90">computeZeroableShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero)</td></tr>
<tr class="memdesc:ac21ca860de08b06c8c3d51c536ba0c90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute whether each element of a shuffle is zeroable.  <a href="X86ISelLowering_8cpp.html#ac21ca860de08b06c8c3d51c536ba0c90">More...</a><br /></td></tr>
<tr class="separator:ac21ca860de08b06c8c3d51c536ba0c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af71303967827d0c63f1caa626e59aa38"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af71303967827d0c63f1caa626e59aa38">getTargetShuffleAndZeroables</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero)</td></tr>
<tr class="memdesc:af71303967827d0c63f1caa626e59aa38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decode a target shuffle mask and inputs and see if any values are known to be undef or zero from their inputs.  <a href="X86ISelLowering_8cpp.html#af71303967827d0c63f1caa626e59aa38">More...</a><br /></td></tr>
<tr class="separator:af71303967827d0c63f1caa626e59aa38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a735ccd5c4f719f05d522e22a0ade0a26"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a735ccd5c4f719f05d522e22a0ade0a26">resolveTargetShuffleFromZeroables</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, bool ResolveKnownZeros=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:a735ccd5c4f719f05d522e22a0ade0a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf9c73db3d255463a574759f2ee030c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aebf9c73db3d255463a574759f2ee030c">resolveZeroablesFromTargetShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;Mask, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero)</td></tr>
<tr class="separator:aebf9c73db3d255463a574759f2ee030c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eda61e02d6245a6cbc5ec5c09f1198a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7eda61e02d6245a6cbc5ec5c09f1198a">createShuffleMaskFromVSELECT</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, bool IsBLENDV=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="separator:a7eda61e02d6245a6cbc5ec5c09f1198a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d46d110a0572a24271e707cbeebb79"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a27d46d110a0572a24271e707cbeebb79">getTargetShuffleInputs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Inputs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Depth, bool ResolveKnownElts)</td></tr>
<tr class="separator:a27d46d110a0572a24271e707cbeebb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc43ca790e9a82ad51249f2e93d2e17"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4fc43ca790e9a82ad51249f2e93d2e17">getFauxShuffleMask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Depth, bool ResolveKnownElts)</td></tr>
<tr class="separator:a4fc43ca790e9a82ad51249f2e93d2e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ed119a74aa160e44fcd158476e353e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a69ed119a74aa160e44fcd158476e353e">resolveTargetShuffleInputsAndMask</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Inputs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;Mask)</td></tr>
<tr class="memdesc:a69ed119a74aa160e44fcd158476e353e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Removes unused/repeated shuffle source inputs and adjusts the shuffle mask.  <a href="X86ISelLowering_8cpp.html#a69ed119a74aa160e44fcd158476e353e">More...</a><br /></td></tr>
<tr class="separator:a69ed119a74aa160e44fcd158476e353e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb74cb21d8fa460f25834fb226bfc6fa"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acb74cb21d8fa460f25834fb226bfc6fa">getTargetShuffleInputs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Inputs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;Mask, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Depth, bool ResolveKnownElts)</td></tr>
<tr class="memdesc:acb74cb21d8fa460f25834fb226bfc6fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calls getTargetShuffleAndZeroables to resolve a target shuffle mask's inputs and then sets the SM_SentinelUndef and SM_SentinelZero values.  <a href="X86ISelLowering_8cpp.html#acb74cb21d8fa460f25834fb226bfc6fa">More...</a><br /></td></tr>
<tr class="separator:acb74cb21d8fa460f25834fb226bfc6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae903428eabca0546973c2695d608bbc9"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae903428eabca0546973c2695d608bbc9">getTargetShuffleInputs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Inputs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Depth=0, bool ResolveKnownElts=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:ae903428eabca0546973c2695d608bbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f23ea50bb7d5e61ca17b8d73bc7f7e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a61f23ea50bb7d5e61ca17b8d73bc7f7e">getBROADCAST_LOAD</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *Mem, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a61f23ea50bb7d5e61ca17b8d73bc7f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7f52028e75ee798b0fbbde2445b95e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ada7f52028e75ee798b0fbbde2445b95e">getShuffleScalarElt</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Depth)</td></tr>
<tr class="memdesc:ada7f52028e75ee798b0fbbde2445b95e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the scalar element that will make up the i'th element of the result of the vector shuffle.  <a href="X86ISelLowering_8cpp.html#ada7f52028e75ee798b0fbbde2445b95e">More...</a><br /></td></tr>
<tr class="separator:ada7f52028e75ee798b0fbbde2445b95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a1ddb8f797e70b1547be36f8830507"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a75a1ddb8f797e70b1547be36f8830507">LowerBuildVectorAsInsert</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;NonZeroMask, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumNonZero, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumZero, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a75a1ddb8f797e70b1547be36f8830507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02345bf295dd13c388b75db2aae81db6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a02345bf295dd13c388b75db2aae81db6">LowerBuildVectorv16i8</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;NonZeroMask, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumNonZero, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumZero, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a02345bf295dd13c388b75db2aae81db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom lower build_vector of v16i8.  <a href="X86ISelLowering_8cpp.html#a02345bf295dd13c388b75db2aae81db6">More...</a><br /></td></tr>
<tr class="separator:a02345bf295dd13c388b75db2aae81db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a5915c89097e4d916e5c641632882e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a74a5915c89097e4d916e5c641632882e">LowerBuildVectorv8i16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;NonZeroMask, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumNonZero, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumZero, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a74a5915c89097e4d916e5c641632882e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom lower build_vector of v8i16.  <a href="X86ISelLowering_8cpp.html#a74a5915c89097e4d916e5c641632882e">More...</a><br /></td></tr>
<tr class="separator:a74a5915c89097e4d916e5c641632882e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c05613343fb93ecfd517f7b20ce1e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a24c05613343fb93ecfd517f7b20ce1e8">LowerBuildVectorv4x32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a24c05613343fb93ecfd517f7b20ce1e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom lower build_vector of v4i32 or v4f32.  <a href="X86ISelLowering_8cpp.html#a24c05613343fb93ecfd517f7b20ce1e8">More...</a><br /></td></tr>
<tr class="separator:a24c05613343fb93ecfd517f7b20ce1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ea3e3b3362aee4beee97df4ed04ec2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a82ea3e3b3362aee4beee97df4ed04ec2">getVShift</a> (bool isLeft, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumBits, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a82ea3e3b3362aee4beee97df4ed04ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a vector logical shift node.  <a href="X86ISelLowering_8cpp.html#a82ea3e3b3362aee4beee97df4ed04ec2">More...</a><br /></td></tr>
<tr class="separator:a82ea3e3b3362aee4beee97df4ed04ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8679ab19e5fd70f2011394a4923d7c43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8679ab19e5fd70f2011394a4923d7c43">LowerAsSplatVectorLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8679ab19e5fd70f2011394a4923d7c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d13ace08d99a3db97ddf471924d6da5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9d13ace08d99a3db97ddf471924d6da5">findEltLoadSrc</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Elt, <a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&amp;Ld, int64_t &amp;ByteOffset)</td></tr>
<tr class="separator:a9d13ace08d99a3db97ddf471924d6da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b5b432c1ab8d4774bfcfea2e7fc323"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a13b5b432c1ab8d4774bfcfea2e7fc323">EltsFromConsecutiveLoads</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Elts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, bool IsAfterLegalize)</td></tr>
<tr class="memdesc:a13b5b432c1ab8d4774bfcfea2e7fc323"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the initializing elements 'Elts' of a vector of type 'VT', see if the elements can be replaced by a single large load which has the same value as a build_vector or insert_subvector whose loaded operands are 'Elts'.  <a href="X86ISelLowering_8cpp.html#a13b5b432c1ab8d4774bfcfea2e7fc323">More...</a><br /></td></tr>
<tr class="separator:a13b5b432c1ab8d4774bfcfea2e7fc323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a208df5267fac83f34e5dbb36815b17b4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a208df5267fac83f34e5dbb36815b17b4">combineToConsecutiveLoads</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, bool IsAfterLegalize)</td></tr>
<tr class="separator:a208df5267fac83f34e5dbb36815b17b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1cc6f0bf5007ecac3fbaccc032a4317"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa1cc6f0bf5007ecac3fbaccc032a4317">getConstantVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;SplatValue, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SplatBitSize, <a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>)</td></tr>
<tr class="separator:aa1cc6f0bf5007ecac3fbaccc032a4317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2740fb8073dd44c958e5ee272444fde8"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2740fb8073dd44c958e5ee272444fde8">isFoldableUseOfShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a2740fb8073dd44c958e5ee272444fde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3bd738a3a35386f7ca6f45b7d8bff3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aad3bd738a3a35386f7ca6f45b7d8bff3">lowerBuildVectorAsBroadcast</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVOp, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aad3bd738a3a35386f7ca6f45b7d8bff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to use the vbroadcast instruction to generate a splat value from a splat BUILD_VECTOR which uses: a.  <a href="X86ISelLowering_8cpp.html#aad3bd738a3a35386f7ca6f45b7d8bff3">More...</a><br /></td></tr>
<tr class="separator:aad3bd738a3a35386f7ca6f45b7d8bff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afaf1cbe4bd00ba18fb62321d5cbe4646">getUnderlyingExtractedFromVec</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ExtractedFromVec, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtIdx)</td></tr>
<tr class="memdesc:afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="mdescLeft">&#160;</td><td class="mdescRight">For an EXTRACT_VECTOR_ELT with a constant index return the real underlying vector and index.  <a href="X86ISelLowering_8cpp.html#afaf1cbe4bd00ba18fb62321d5cbe4646">More...</a><br /></td></tr>
<tr class="separator:afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f41e4536175781a5dd1e2efc374952"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a65f41e4536175781a5dd1e2efc374952">buildFromShuffleMostly</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a65f41e4536175781a5dd1e2efc374952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd54e8f3c3c8ea92b2ecedb4f86c487"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aedd54e8f3c3c8ea92b2ecedb4f86c487">LowerBUILD_VECTORvXbf16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aedd54e8f3c3c8ea92b2ecedb4f86c487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829630b309f5c67aa0425af36b41b745"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a829630b309f5c67aa0425af36b41b745">LowerBUILD_VECTORvXi1</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a829630b309f5c67aa0425af36b41b745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af30484061fcf2186114d7d176ae1dd90"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="Compiler_8h.html#acc1c483f4b4ee2f17bb6643a3b353609">LLVM_ATTRIBUTE_UNUSED</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af30484061fcf2186114d7d176ae1dd90">isHorizOp</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode)</td></tr>
<tr class="separator:af30484061fcf2186114d7d176ae1dd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b17ed3f1a97f1d8aa795465e732cf8"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab8b17ed3f1a97f1d8aa795465e732cf8">isHorizontalBinOpPart</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> BaseIdx, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> LastIdx, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1)</td></tr>
<tr class="memdesc:ab8b17ed3f1a97f1d8aa795465e732cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a helper function of <a class="el" href="X86ISelLowering_8cpp.html#a2d9f20ebd030add135aa3cf106dbf993" title="Lower BUILD_VECTOR to a horizontal add/sub operation if possible.">LowerToHorizontalOp()</a>.  <a href="X86ISelLowering_8cpp.html#ab8b17ed3f1a97f1d8aa795465e732cf8">More...</a><br /></td></tr>
<tr class="separator:ab8b17ed3f1a97f1d8aa795465e732cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8b7d7b4d4abd86ab48a0f51f8a6c80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3e8b7d7b4d4abd86ab48a0f51f8a6c80">ExpandHorizontalBinOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86Opcode, bool <a class="el" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>, bool isUndefLO, bool isUndefHI)</td></tr>
<tr class="memdesc:a3e8b7d7b4d4abd86ab48a0f51f8a6c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a sequence of two 128-bit horizontal add/sub followed by a concat_vector.  <a href="X86ISelLowering_8cpp.html#a3e8b7d7b4d4abd86ab48a0f51f8a6c80">More...</a><br /></td></tr>
<tr class="separator:a3e8b7d7b4d4abd86ab48a0f51f8a6c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f0c9e6db4a0388d577d2da5a0487ca"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a10f0c9e6db4a0388d577d2da5a0487ca">isAddSubOrSubAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;NumExtracts, bool &amp;IsSubAdd)</td></tr>
<tr class="memdesc:a10f0c9e6db4a0388d577d2da5a0487ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true iff <code>BV</code> builds a vector with the result equivalent to the result of ADDSUB/SUBADD operation.  <a href="X86ISelLowering_8cpp.html#a10f0c9e6db4a0388d577d2da5a0487ca">More...</a><br /></td></tr>
<tr class="separator:a10f0c9e6db4a0388d577d2da5a0487ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ababdb755e930b1b856496616c735a117"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ababdb755e930b1b856496616c735a117">isFMAddSubOrFMSubAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd2, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ExpectedUses)</td></tr>
<tr class="memdesc:ababdb755e930b1b856496616c735a117"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if is possible to fold MUL and an idiom that has already been recognized as ADDSUB/SUBADD(<code>Opnd0</code>, <code>Opnd1</code>) into FMADDSUB/FMSUBADD(x, y, <code>Opnd1</code>).  <a href="X86ISelLowering_8cpp.html#ababdb755e930b1b856496616c735a117">More...</a><br /></td></tr>
<tr class="separator:ababdb755e930b1b856496616c735a117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95322999c3b7eed83b5467bf0b929e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab95322999c3b7eed83b5467bf0b929e3">lowerToAddSubOrFMAddSub</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab95322999c3b7eed83b5467bf0b929e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to fold a build_vector that performs an 'addsub' or 'fmaddsub' or 'fsubadd' operation accordingly to X86ISD::ADDSUB or X86ISD::FMADDSUB or X86ISD::FMSUBADD node.  <a href="X86ISelLowering_8cpp.html#ab95322999c3b7eed83b5467bf0b929e3">More...</a><br /></td></tr>
<tr class="separator:ab95322999c3b7eed83b5467bf0b929e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7deed7d39c19fcbc3252b3b0551d3c92"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7deed7d39c19fcbc3252b3b0551d3c92">isHopBuildVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;HOpcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1)</td></tr>
<tr class="separator:a7deed7d39c19fcbc3252b3b0551d3c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178918533dcdc74ccc95c9ae8c43dcac"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a178918533dcdc74ccc95c9ae8c43dcac">getHopForBuildVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HOpcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1)</td></tr>
<tr class="separator:a178918533dcdc74ccc95c9ae8c43dcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9f20ebd030add135aa3cf106dbf993"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2d9f20ebd030add135aa3cf106dbf993">LowerToHorizontalOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2d9f20ebd030add135aa3cf106dbf993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower BUILD_VECTOR to a horizontal add/sub operation if possible.  <a href="X86ISelLowering_8cpp.html#a2d9f20ebd030add135aa3cf106dbf993">More...</a><br /></td></tr>
<tr class="separator:a2d9f20ebd030add135aa3cf106dbf993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1dfb57da0320c661933ff2d6d7cde7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5b1dfb57da0320c661933ff2d6d7cde7">LowerShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5b1dfb57da0320c661933ff2d6d7cde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a7f57e28a59968ade9b2852d164df6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a95a7f57e28a59968ade9b2852d164df6">lowerBuildVectorToBitOp</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a95a7f57e28a59968ade9b2852d164df6"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a BUILD_VECTOR's source elements all apply the same bit operation and one of their operands is constant, lower to a pair of BUILD_VECTOR and just apply the bit to the vectors.  <a href="X86ISelLowering_8cpp.html#a95a7f57e28a59968ade9b2852d164df6">More...</a><br /></td></tr>
<tr class="separator:a95a7f57e28a59968ade9b2852d164df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4375fa908198f2e372148f631c5409b7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4375fa908198f2e372148f631c5409b7">materializeVectorConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4375fa908198f2e372148f631c5409b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a vector constant without a load.  <a href="X86ISelLowering_8cpp.html#a4375fa908198f2e372148f631c5409b7">More...</a><br /></td></tr>
<tr class="separator:a4375fa908198f2e372148f631c5409b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5db80d29dfef7133b98ecb6a250666"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#add5db80d29dfef7133b98ecb6a250666">createVariablePermute</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SrcVec, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> IndicesVec, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:add5db80d29dfef7133b98ecb6a250666"><td class="mdescLeft">&#160;</td><td class="mdescRight">Look for opportunities to create a VPERMV/VPERMILPV/PSHUFB variable permute from a vector of source values and a vector of extraction indices.  <a href="X86ISelLowering_8cpp.html#add5db80d29dfef7133b98ecb6a250666">More...</a><br /></td></tr>
<tr class="separator:add5db80d29dfef7133b98ecb6a250666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67470d27f3c6deda45ad7fe5e6addb79"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a67470d27f3c6deda45ad7fe5e6addb79">LowerBUILD_VECTORAsVariablePermute</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a67470d27f3c6deda45ad7fe5e6addb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac500e16c74b6cb60304069a03b41a946"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac500e16c74b6cb60304069a03b41a946">LowerAVXCONCAT_VECTORS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ac500e16c74b6cb60304069a03b41a946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d2c4e634576e31a243b938a43112af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a20d2c4e634576e31a243b938a43112af">LowerCONCAT_VECTORSvXi1</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a20d2c4e634576e31a243b938a43112af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff2581ea82c371cd3c4706d5f5a1cfb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaff2581ea82c371cd3c4706d5f5a1cfb">LowerCONCAT_VECTORS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aaff2581ea82c371cd3c4706d5f5a1cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78abc288ee7112f9f3df8f148a7e7af"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa78abc288ee7112f9f3df8f148a7e7af">isNoopShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:aa78abc288ee7112f9f3df8f148a7e7af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tiny helper function to identify a no-op mask.  <a href="X86ISelLowering_8cpp.html#aa78abc288ee7112f9f3df8f148a7e7af">More...</a><br /></td></tr>
<tr class="separator:aa78abc288ee7112f9f3df8f148a7e7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585054f95cdb1b92f7d0d74194936b3d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a585054f95cdb1b92f7d0d74194936b3d">isLaneCrossingShuffleMask</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> LaneSizeInBits, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ScalarSizeInBits, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:a585054f95cdb1b92f7d0d74194936b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether there are elements crossing LaneSizeInBits lanes in this shuffle mask.  <a href="X86ISelLowering_8cpp.html#a585054f95cdb1b92f7d0d74194936b3d">More...</a><br /></td></tr>
<tr class="separator:a585054f95cdb1b92f7d0d74194936b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30164b8008b40271942859d6196d0d8"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa30164b8008b40271942859d6196d0d8">is128BitLaneCrossingShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:aa30164b8008b40271942859d6196d0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether there are elements crossing 128-bit lanes in this shuffle mask.  <a href="X86ISelLowering_8cpp.html#aa30164b8008b40271942859d6196d0d8">More...</a><br /></td></tr>
<tr class="separator:aa30164b8008b40271942859d6196d0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a981ec0928acc0cac38685c41dfae42"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2a981ec0928acc0cac38685c41dfae42">isMultiLaneShuffleMask</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> LaneSizeInBits, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ScalarSizeInBits, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:a2a981ec0928acc0cac38685c41dfae42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether elements in each LaneSizeInBits lane in this shuffle mask come from multiple lanes - this is different to isLaneCrossingShuffleMask to better support 'repeated mask + lane permute' style shuffles.  <a href="X86ISelLowering_8cpp.html#a2a981ec0928acc0cac38685c41dfae42">More...</a><br /></td></tr>
<tr class="separator:a2a981ec0928acc0cac38685c41dfae42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc10bf9c359bf4ec9dee418334a39443"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afc10bf9c359bf4ec9dee418334a39443">isRepeatedShuffleMask</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> LaneSizeInBits, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:afc10bf9c359bf4ec9dee418334a39443"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a shuffle mask is equivalent within each sub-lane.  <a href="X86ISelLowering_8cpp.html#afc10bf9c359bf4ec9dee418334a39443">More...</a><br /></td></tr>
<tr class="separator:afc10bf9c359bf4ec9dee418334a39443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd446e684755fec65fa6ed3647fbb05"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2cd446e684755fec65fa6ed3647fbb05">is128BitLaneRepeatedShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:a2cd446e684755fec65fa6ed3647fbb05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a shuffle mask is equivalent within each 128-bit lane.  <a href="X86ISelLowering_8cpp.html#a2cd446e684755fec65fa6ed3647fbb05">More...</a><br /></td></tr>
<tr class="separator:a2cd446e684755fec65fa6ed3647fbb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9703e1717da1bad9f8bbd3785517dc"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aab9703e1717da1bad9f8bbd3785517dc">is128BitLaneRepeatedShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="separator:aab9703e1717da1bad9f8bbd3785517dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f482a133174a75f0ba10057f7adbb5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a41f482a133174a75f0ba10057f7adbb5">is256BitLaneRepeatedShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:a41f482a133174a75f0ba10057f7adbb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a shuffle mask is equivalent within each 256-bit lane.  <a href="X86ISelLowering_8cpp.html#a41f482a133174a75f0ba10057f7adbb5">More...</a><br /></td></tr>
<tr class="separator:a41f482a133174a75f0ba10057f7adbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5540ba5d97d02621fb9cd725d38655ef"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5540ba5d97d02621fb9cd725d38655ef">isRepeatedTargetShuffleMask</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> LaneSizeInBits, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> EltSizeInBits, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:a5540ba5d97d02621fb9cd725d38655ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a target shuffle mask is equivalent within each sub-lane.  <a href="X86ISelLowering_8cpp.html#a5540ba5d97d02621fb9cd725d38655ef">More...</a><br /></td></tr>
<tr class="separator:a5540ba5d97d02621fb9cd725d38655ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606dcc597bd47391259bdb57694b8466"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a606dcc597bd47391259bdb57694b8466">isRepeatedTargetShuffleMask</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> LaneSizeInBits, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:a606dcc597bd47391259bdb57694b8466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a target shuffle mask is equivalent within each sub-lane.  <a href="X86ISelLowering_8cpp.html#a606dcc597bd47391259bdb57694b8466">More...</a><br /></td></tr>
<tr class="separator:a606dcc597bd47391259bdb57694b8466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a574164d3518e850dc17bd9c7cea5ef"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9a574164d3518e850dc17bd9c7cea5ef">IsElementEquivalent</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> MaskSize, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExpectedOp, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Idx, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> ExpectedIdx)</td></tr>
<tr class="memdesc:a9a574164d3518e850dc17bd9c7cea5ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the vector elements referenced by two shuffle masks are equivalent.  <a href="X86ISelLowering_8cpp.html#a9a574164d3518e850dc17bd9c7cea5ef">More...</a><br /></td></tr>
<tr class="separator:a9a574164d3518e850dc17bd9c7cea5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3dc8b7983e80b5f9a0af208276e918a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae3dc8b7983e80b5f9a0af208276e918a">isShuffleEquivalent</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; ExpectedMask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>())</td></tr>
<tr class="memdesc:ae3dc8b7983e80b5f9a0af208276e918a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether a shuffle mask is equivalent to an explicit list of arguments.  <a href="X86ISelLowering_8cpp.html#ae3dc8b7983e80b5f9a0af208276e918a">More...</a><br /></td></tr>
<tr class="separator:ae3dc8b7983e80b5f9a0af208276e918a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af83ff96c157ea2db2a7f032cc9c80369"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af83ff96c157ea2db2a7f032cc9c80369">isTargetShuffleEquivalent</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; ExpectedMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>())</td></tr>
<tr class="memdesc:af83ff96c157ea2db2a7f032cc9c80369"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether a target shuffle mask is equivalent to an explicit pattern.  <a href="X86ISelLowering_8cpp.html#af83ff96c157ea2db2a7f032cc9c80369">More...</a><br /></td></tr>
<tr class="separator:af83ff96c157ea2db2a7f032cc9c80369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333ddbb47b4f66dbeacb1f6ba6e90c51"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a333ddbb47b4f66dbeacb1f6ba6e90c51">isUnpackWdShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a333ddbb47b4f66dbeacb1f6ba6e90c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b6e8508f5bf0ae450bb0b77296f356"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae0b6e8508f5bf0ae450bb0b77296f356">is128BitUnpackShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae0b6e8508f5bf0ae450bb0b77296f356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac920f476758be52d3901976f91f26552"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac920f476758be52d3901976f91f26552">hasIdenticalHalvesShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:ac920f476758be52d3901976f91f26552"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if a shuffle mask chooses elements identically in its top and bottom halves.  <a href="X86ISelLowering_8cpp.html#ac920f476758be52d3901976f91f26552">More...</a><br /></td></tr>
<tr class="separator:ac920f476758be52d3901976f91f26552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d002525e00017d195765b959cd0bc9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a72d002525e00017d195765b959cd0bc9">getV4X86ShuffleImm</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:a72d002525e00017d195765b959cd0bc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a 4-lane 8-bit shuffle immediate for a mask.  <a href="X86ISelLowering_8cpp.html#a72d002525e00017d195765b959cd0bc9">More...</a><br /></td></tr>
<tr class="separator:a72d002525e00017d195765b959cd0bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1c868e1b38f5eb5034beb9ce6d7ef0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6e1c868e1b38f5eb5034beb9ce6d7ef0">getV4X86ShuffleImm8ForMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6e1c868e1b38f5eb5034beb9ce6d7ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc45a2f128604768ee950e2e50b4b2c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adbc45a2f128604768ee950e2e50b4b2c">isNonZeroElementsInOrder</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;<a class="el" href="classllvm_1_1VectorType.html">VectorType</a>, bool &amp;IsZeroSideLeft)</td></tr>
<tr class="separator:adbc45a2f128604768ee950e2e50b4b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf11dbde3c84d0f3867d8f25f738149"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1cf11dbde3c84d0f3867d8f25f738149">lowerShuffleWithPSHUFB</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a1cf11dbde3c84d0f3867d8f25f738149"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a shuffle with a single PSHUFB of V1 or V2.  <a href="X86ISelLowering_8cpp.html#a1cf11dbde3c84d0f3867d8f25f738149">More...</a><br /></td></tr>
<tr class="separator:a1cf11dbde3c84d0f3867d8f25f738149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb1a2451497dfdf1119bd9343bd3052"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7fb1a2451497dfdf1119bd9343bd3052">getMaskNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a7fb1a2451497dfdf1119bd9343bd3052"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Mask with the necessary casting or extending for <code>Mask</code> according to <code>MaskVT</code> when lowering masking intrinsics.  <a href="X86ISelLowering_8cpp.html#a7fb1a2451497dfdf1119bd9343bd3052">More...</a><br /></td></tr>
<tr class="separator:a7fb1a2451497dfdf1119bd9343bd3052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae449eea2801b2319108d4d4f23500b45"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae449eea2801b2319108d4d4f23500b45">lowerShuffleToEXPAND</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae449eea2801b2319108d4d4f23500b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2586726258d4a6f1ee767165e7b64e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7a2586726258d4a6f1ee767165e7b64e">matchShuffleWithUNPCK</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;UnpackOpcode, bool IsUnary, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; TargetMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7a2586726258d4a6f1ee767165e7b64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766b151698176d3663cbbe4f5d56b272"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a766b151698176d3663cbbe4f5d56b272">lowerShuffleWithUNPCK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a766b151698176d3663cbbe4f5d56b272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6abd9e2ada4d329511d45bb245bb5fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab6abd9e2ada4d329511d45bb245bb5fe">lowerShuffleWithUNPCK256</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab6abd9e2ada4d329511d45bb245bb5fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the mask can be mapped to a preliminary shuffle (vperm 64-bit) followed by unpack 256-bit.  <a href="X86ISelLowering_8cpp.html#ab6abd9e2ada4d329511d45bb245bb5fe">More...</a><br /></td></tr>
<tr class="separator:ab6abd9e2ada4d329511d45bb245bb5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acabdb7ba50c76e8a7a040985d783f507"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acabdb7ba50c76e8a7a040985d783f507">matchShuffleAsVTRUNC</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;SrcVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;DstVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:acabdb7ba50c76e8a7a040985d783f507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae764d3ee202a305acb0ce1f52b9719fa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae764d3ee202a305acb0ce1f52b9719fa">getAVX512TruncNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> DstVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, bool ZeroUppers)</td></tr>
<tr class="separator:ae764d3ee202a305acb0ce1f52b9719fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe25313da4ec14f1e260d91672c31545"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afe25313da4ec14f1e260d91672c31545">lowerShuffleWithVPMOV</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:afe25313da4ec14f1e260d91672c31545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91771a953d65aeb837eecfef355de17f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a91771a953d65aeb837eecfef355de17f">lowerShuffleAsVTRUNC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a91771a953d65aeb837eecfef355de17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682d6bb4daa2daec606a5510e963066a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a682d6bb4daa2daec606a5510e963066a">canLowerByDroppingElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, bool MatchEven, bool IsSingleInput)</td></tr>
<tr class="memdesc:a682d6bb4daa2daec606a5510e963066a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether a compaction lowering can be done by dropping even/odd elements and compute how many times even/odd elements must be dropped.  <a href="X86ISelLowering_8cpp.html#a682d6bb4daa2daec606a5510e963066a">More...</a><br /></td></tr>
<tr class="separator:a682d6bb4daa2daec606a5510e963066a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac96fedf3e39b8aa423770a2ff05b7991"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac96fedf3e39b8aa423770a2ff05b7991">matchShuffleWithPACK</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;SrcVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;PackOpcode, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; TargetMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> MaxStages=1)</td></tr>
<tr class="separator:ac96fedf3e39b8aa423770a2ff05b7991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40aead6994aed6d0d353677bcbb632e9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a40aead6994aed6d0d353677bcbb632e9">lowerShuffleWithPACK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a40aead6994aed6d0d353677bcbb632e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419747b6445cfb3e87ebb2905eb6ae3a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a419747b6445cfb3e87ebb2905eb6ae3a">lowerShuffleAsBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a419747b6445cfb3e87ebb2905eb6ae3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to emit a bitmask instruction for a shuffle.  <a href="X86ISelLowering_8cpp.html#a419747b6445cfb3e87ebb2905eb6ae3a">More...</a><br /></td></tr>
<tr class="separator:a419747b6445cfb3e87ebb2905eb6ae3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e4483d03d2add97c23c0c74c7ede61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a52e4483d03d2add97c23c0c74c7ede61">lowerShuffleAsBitBlend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a52e4483d03d2add97c23c0c74c7ede61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to emit a blend instruction for a shuffle using bit math.  <a href="X86ISelLowering_8cpp.html#a52e4483d03d2add97c23c0c74c7ede61">More...</a><br /></td></tr>
<tr class="separator:a52e4483d03d2add97c23c0c74c7ede61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27efc9c5964a347b59ed81340d86e29e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a27efc9c5964a347b59ed81340d86e29e">getVectorMaskingNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PreservedSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a27efc9c5964a347b59ed81340d86e29e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return (and <code>Op</code>, <code>Mask</code>) for compare instructions or (vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>) for others along with the necessary casting or extending for <code>Mask</code> when lowering masking intrinsics.  <a href="X86ISelLowering_8cpp.html#a27efc9c5964a347b59ed81340d86e29e">More...</a><br /></td></tr>
<tr class="separator:a27efc9c5964a347b59ed81340d86e29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac43e54f20b5c565358eec77519811795"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac43e54f20b5c565358eec77519811795">matchShuffleAsBlend</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, bool &amp;ForceV1Zero, bool &amp;ForceV2Zero, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;BlendMask)</td></tr>
<tr class="separator:ac43e54f20b5c565358eec77519811795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a773313738753b97c7efdf953cdc27477"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a773313738753b97c7efdf953cdc27477">scaleVectorShuffleBlendMask</a> (<a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> BlendMask, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Size, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Scale)</td></tr>
<tr class="separator:a773313738753b97c7efdf953cdc27477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cca449265297eb5a0bde5f0e48b7c22"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9cca449265297eb5a0bde5f0e48b7c22">lowerShuffleAsBlend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Original, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9cca449265297eb5a0bde5f0e48b7c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to emit a blend instruction for a shuffle.  <a href="X86ISelLowering_8cpp.html#a9cca449265297eb5a0bde5f0e48b7c22">More...</a><br /></td></tr>
<tr class="separator:a9cca449265297eb5a0bde5f0e48b7c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dbaff79ac149c03dc9043429f143ac2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8dbaff79ac149c03dc9043429f143ac2">lowerShuffleAsBlendAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, bool ImmBlends=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:a8dbaff79ac149c03dc9043429f143ac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower as a blend of elements from two inputs followed by a single-input permutation.  <a href="X86ISelLowering_8cpp.html#a8dbaff79ac149c03dc9043429f143ac2">More...</a><br /></td></tr>
<tr class="separator:a8dbaff79ac149c03dc9043429f143ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada1954ec063385c2412de5ae3f7912b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aada1954ec063385c2412de5ae3f7912b">lowerShuffleAsUNPCKAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aada1954ec063385c2412de5ae3f7912b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower as an unpack of elements from two inputs followed by a single-input permutation.  <a href="X86ISelLowering_8cpp.html#aada1954ec063385c2412de5ae3f7912b">More...</a><br /></td></tr>
<tr class="separator:aada1954ec063385c2412de5ae3f7912b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8099113c1625de3abb0a7cb0da3628"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#add8099113c1625de3abb0a7cb0da3628">lowerShuffleAsPermuteAndUnpack</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:add8099113c1625de3abb0a7cb0da3628"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a shuffle as a permute of the inputs followed by an UNPCK instruction.  <a href="X86ISelLowering_8cpp.html#add8099113c1625de3abb0a7cb0da3628">More...</a><br /></td></tr>
<tr class="separator:add8099113c1625de3abb0a7cb0da3628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64d5b5c5c822cce481fecad41374b43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae64d5b5c5c822cce481fecad41374b43">lowerShuffleAsByteRotateAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae64d5b5c5c822cce481fecad41374b43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to form a PALIGNR-based rotate+permute, merging 2 inputs and then permuting the elements of the result in place.  <a href="X86ISelLowering_8cpp.html#ae64d5b5c5c822cce481fecad41374b43">More...</a><br /></td></tr>
<tr class="separator:ae64d5b5c5c822cce481fecad41374b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0dbaba301b3cd80185b8c6406fa1be6"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad0dbaba301b3cd80185b8c6406fa1be6">isBroadcastShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="separator:ad0dbaba301b3cd80185b8c6406fa1be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01377992bea3f58dac17c30755368c53"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a01377992bea3f58dac17c30755368c53">isNoopOrBroadcastShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="separator:a01377992bea3f58dac17c30755368c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d2843be3b35d610d392a72dd5a8e154"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1d2843be3b35d610d392a72dd5a8e154">lowerShuffleAsDecomposedShuffleMerge</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a1d2843be3b35d610d392a72dd5a8e154"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic routine to decompose a shuffle and blend into independent blends and permutes.  <a href="X86ISelLowering_8cpp.html#a1d2843be3b35d610d392a72dd5a8e154">More...</a><br /></td></tr>
<tr class="separator:a1d2843be3b35d610d392a72dd5a8e154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7c3e256f4f2912c037bd65b585cf4c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7b7c3e256f4f2912c037bd65b585cf4c">matchShuffleAsBitRotate</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> NumSubElts)</td></tr>
<tr class="memdesc:a7b7c3e256f4f2912c037bd65b585cf4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a bit rotation.  <a href="X86ISelLowering_8cpp.html#a7b7c3e256f4f2912c037bd65b585cf4c">More...</a><br /></td></tr>
<tr class="separator:a7b7c3e256f4f2912c037bd65b585cf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d33c0896d1afa7242d2984185d7432"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a82d33c0896d1afa7242d2984185d7432">matchShuffleAsBitRotate</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;RotateVT, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> EltSizeInBits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="separator:a82d33c0896d1afa7242d2984185d7432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceafaa0dd0c305fcd694e3211db2f9c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aceafaa0dd0c305fcd694e3211db2f9c2">lowerShuffleAsBitRotate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aceafaa0dd0c305fcd694e3211db2f9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower shuffle using X86ISD::VROTLI rotations.  <a href="X86ISelLowering_8cpp.html#aceafaa0dd0c305fcd694e3211db2f9c2">More...</a><br /></td></tr>
<tr class="separator:aceafaa0dd0c305fcd694e3211db2f9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a8d92cd399108599c754d242288eadc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9a8d92cd399108599c754d242288eadc">matchShuffleAsElementRotate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:a9a8d92cd399108599c754d242288eadc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to match a vector shuffle as an element rotation.  <a href="X86ISelLowering_8cpp.html#a9a8d92cd399108599c754d242288eadc">More...</a><br /></td></tr>
<tr class="separator:a9a8d92cd399108599c754d242288eadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfb42fd1c2e2adbd26d6050f7979e05"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adcfb42fd1c2e2adbd26d6050f7979e05">matchShuffleAsByteRotate</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:adcfb42fd1c2e2adbd26d6050f7979e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a byte rotation.  <a href="X86ISelLowering_8cpp.html#adcfb42fd1c2e2adbd26d6050f7979e05">More...</a><br /></td></tr>
<tr class="separator:adcfb42fd1c2e2adbd26d6050f7979e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad564305780050370c351e4dfa35ca35a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad564305780050370c351e4dfa35ca35a">lowerShuffleAsByteRotate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad564305780050370c351e4dfa35ca35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec377cd72f70cb35802c97c0309b02f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aec377cd72f70cb35802c97c0309b02f6">lowerShuffleAsVALIGN</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aec377cd72f70cb35802c97c0309b02f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a dword/qword rotation.  <a href="X86ISelLowering_8cpp.html#aec377cd72f70cb35802c97c0309b02f6">More...</a><br /></td></tr>
<tr class="separator:aec377cd72f70cb35802c97c0309b02f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa54817a233f0f0b0e3fb5f733c0b273"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaa54817a233f0f0b0e3fb5f733c0b273">lowerShuffleAsByteShiftMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aaa54817a233f0f0b0e3fb5f733c0b273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a byte shift sequence.  <a href="X86ISelLowering_8cpp.html#aaa54817a233f0f0b0e3fb5f733c0b273">More...</a><br /></td></tr>
<tr class="separator:aaa54817a233f0f0b0e3fb5f733c0b273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3030662cab4f127ea42c4f8f5a0b907"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab3030662cab4f127ea42c4f8f5a0b907">matchShuffleAsShift</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;ShiftVT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Opcode, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ScalarSizeInBits, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> MaskOffset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ab3030662cab4f127ea42c4f8f5a0b907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a bit shift (shifts in zeros).  <a href="X86ISelLowering_8cpp.html#ab3030662cab4f127ea42c4f8f5a0b907">More...</a><br /></td></tr>
<tr class="separator:ab3030662cab4f127ea42c4f8f5a0b907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6603d91c239142185ad49fe7cb80cd68"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6603d91c239142185ad49fe7cb80cd68">lowerShuffleAsShift</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6603d91c239142185ad49fe7cb80cd68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4e93889aaf56eb87af0a51dce84d0d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8e4e93889aaf56eb87af0a51dce84d0d">matchShuffleAsEXTRQ</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;BitLen, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;BitIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable)</td></tr>
<tr class="separator:a8e4e93889aaf56eb87af0a51dce84d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55af9657dc82151b4fe283322a9db6d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af55af9657dc82151b4fe283322a9db6d">matchShuffleAsINSERTQ</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;BitLen, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;BitIdx)</td></tr>
<tr class="separator:af55af9657dc82151b4fe283322a9db6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a944d68a54d7d2b97bc900a1f6b2d2910"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a944d68a54d7d2b97bc900a1f6b2d2910">lowerShuffleWithSSE4A</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a944d68a54d7d2b97bc900a1f6b2d2910"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle using SSE4a EXTRQ/INSERTQ.  <a href="X86ISelLowering_8cpp.html#a944d68a54d7d2b97bc900a1f6b2d2910">More...</a><br /></td></tr>
<tr class="separator:a944d68a54d7d2b97bc900a1f6b2d2910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48800ce6340e294183a533b91c1c6b60"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a48800ce6340e294183a533b91c1c6b60">lowerShuffleAsSpecificZeroOrAnyExtend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Scale, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, bool AnyExt, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> InputV, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a48800ce6340e294183a533b91c1c6b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle as a zero or any extension.  <a href="X86ISelLowering_8cpp.html#a48800ce6340e294183a533b91c1c6b60">More...</a><br /></td></tr>
<tr class="separator:a48800ce6340e294183a533b91c1c6b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b222d1c28274048f4f94c8df23038fc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5b222d1c28274048f4f94c8df23038fc">lowerShuffleAsZeroOrAnyExtend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5b222d1c28274048f4f94c8df23038fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a zero extension on any microarch.  <a href="X86ISelLowering_8cpp.html#a5b222d1c28274048f4f94c8df23038fc">More...</a><br /></td></tr>
<tr class="separator:a5b222d1c28274048f4f94c8df23038fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac6d9a708e0caf9a4220ab7563f7c2ea5">getScalarValueForVectorElement</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Idx, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to get a scalar value for a specific element of a vector.  <a href="X86ISelLowering_8cpp.html#ac6d9a708e0caf9a4220ab7563f7c2ea5">More...</a><br /></td></tr>
<tr class="separator:ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a308a98eacddb4eaa55f1ab3723416253"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a308a98eacddb4eaa55f1ab3723416253">isShuffleFoldableLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="memdesc:a308a98eacddb4eaa55f1ab3723416253"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to test for a load that can be folded with x86 shuffles.  <a href="X86ISelLowering_8cpp.html#a308a98eacddb4eaa55f1ab3723416253">More...</a><br /></td></tr>
<tr class="separator:a308a98eacddb4eaa55f1ab3723416253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b04473a00c64f7ecf96f8db0d94f624"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a5b04473a00c64f7ecf96f8db0d94f624"><td class="memTemplItemLeft" align="right" valign="top">static bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5b04473a00c64f7ecf96f8db0d94f624">isSoftFP16</a> (<a class="el" href="classT.html">T</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5b04473a00c64f7ecf96f8db0d94f624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f002d1380244ed0e6fbd6af6d65881"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a31f002d1380244ed0e6fbd6af6d65881">lowerShuffleAsElementInsertion</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a31f002d1380244ed0e6fbd6af6d65881"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower insertion of a single element into a zero vector.  <a href="X86ISelLowering_8cpp.html#a31f002d1380244ed0e6fbd6af6d65881">More...</a><br /></td></tr>
<tr class="separator:a31f002d1380244ed0e6fbd6af6d65881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dffd133ed36ade03df8e0b74619e7fc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3dffd133ed36ade03df8e0b74619e7fc">lowerShuffleAsTruncBroadcast</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> BroadcastIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3dffd133ed36ade03df8e0b74619e7fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower broadcast of a single - truncated - integer element, coming from a scalar_to_vector/build_vector node <code>V0</code> with larger elements.  <a href="X86ISelLowering_8cpp.html#a3dffd133ed36ade03df8e0b74619e7fc">More...</a><br /></td></tr>
<tr class="separator:a3dffd133ed36ade03df8e0b74619e7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d05d163b9fe668c6e62786abb5a53e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a77d05d163b9fe668c6e62786abb5a53e">isSingleSHUFPSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:a77d05d163b9fe668c6e62786abb5a53e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether this can be lowered with a single SHUFPS instruction.  <a href="X86ISelLowering_8cpp.html#a77d05d163b9fe668c6e62786abb5a53e">More...</a><br /></td></tr>
<tr class="separator:a77d05d163b9fe668c6e62786abb5a53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a577e058575e5c1a377758eafcaf621"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2a577e058575e5c1a377758eafcaf621">isShuffleMaskInputInPlace</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Input, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:a2a577e058575e5c1a377758eafcaf621"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether the specified input (0 or 1) is in-place blended by the given mask.  <a href="X86ISelLowering_8cpp.html#a2a577e058575e5c1a377758eafcaf621">More...</a><br /></td></tr>
<tr class="separator:a2a577e058575e5c1a377758eafcaf621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d14869834e07743880f9eac8f6d98b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a94d14869834e07743880f9eac8f6d98b">lowerShuffleOfExtractsAsVperm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a94d14869834e07743880f9eac8f6d98b"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are extracting two 128-bit halves of a vector and shuffling the result, match that to a 256-bit AVX2 vperm* instruction to avoid a multi-shuffle lowering.  <a href="X86ISelLowering_8cpp.html#a94d14869834e07743880f9eac8f6d98b">More...</a><br /></td></tr>
<tr class="separator:a94d14869834e07743880f9eac8f6d98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699145421612880595f18dd1b31bf7cb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a699145421612880595f18dd1b31bf7cb">lowerShuffleAsBroadcast</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a699145421612880595f18dd1b31bf7cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower broadcast of a single element.  <a href="X86ISelLowering_8cpp.html#a699145421612880595f18dd1b31bf7cb">More...</a><br /></td></tr>
<tr class="separator:a699145421612880595f18dd1b31bf7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8e7c708b19e092719fd83ed67c8bfd"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adb8e7c708b19e092719fd83ed67c8bfd">matchShuffleAsInsertPS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;InsertPSMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:adb8e7c708b19e092719fd83ed67c8bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc759db9e3d1280da2c27d3a473ead9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0bc759db9e3d1280da2c27d3a473ead9">lowerShuffleAsInsertPS</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0bc759db9e3d1280da2c27d3a473ead9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a977d9d87a9acedc6deb64f7f666455c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a977d9d87a9acedc6deb64f7f666455c6">lowerV2F64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a977d9d87a9acedc6deb64f7f666455c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 2-lane 64-bit floating point shuffles.  <a href="X86ISelLowering_8cpp.html#a977d9d87a9acedc6deb64f7f666455c6">More...</a><br /></td></tr>
<tr class="separator:a977d9d87a9acedc6deb64f7f666455c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad875c7cc64de6e878b36609f1fd03bc6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad875c7cc64de6e878b36609f1fd03bc6">lowerV2I64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad875c7cc64de6e878b36609f1fd03bc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 2-lane 64-bit integer shuffles.  <a href="X86ISelLowering_8cpp.html#ad875c7cc64de6e878b36609f1fd03bc6">More...</a><br /></td></tr>
<tr class="separator:ad875c7cc64de6e878b36609f1fd03bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af206105ce0e34fda78f7cc2398a3e948"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af206105ce0e34fda78f7cc2398a3e948">lowerShuffleWithSHUFPS</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:af206105ce0e34fda78f7cc2398a3e948"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle using the SHUFPS instruction.  <a href="X86ISelLowering_8cpp.html#af206105ce0e34fda78f7cc2398a3e948">More...</a><br /></td></tr>
<tr class="separator:af206105ce0e34fda78f7cc2398a3e948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130eb4b069f1ba74f4b41396cbc33f83"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a130eb4b069f1ba74f4b41396cbc33f83">lowerV4F32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a130eb4b069f1ba74f4b41396cbc33f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower 4-lane 32-bit floating point shuffles.  <a href="X86ISelLowering_8cpp.html#a130eb4b069f1ba74f4b41396cbc33f83">More...</a><br /></td></tr>
<tr class="separator:a130eb4b069f1ba74f4b41396cbc33f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f17de21891f3bfb04410592e553b63"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a84f17de21891f3bfb04410592e553b63">lowerV4I32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a84f17de21891f3bfb04410592e553b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower 4-lane i32 vector shuffles.  <a href="X86ISelLowering_8cpp.html#a84f17de21891f3bfb04410592e553b63">More...</a><br /></td></tr>
<tr class="separator:a84f17de21891f3bfb04410592e553b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96929c573ae5a98213a4d8c25554e53f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a96929c573ae5a98213a4d8c25554e53f">lowerV8I16GeneralSingleInputShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a96929c573ae5a98213a4d8c25554e53f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowering of single-input v8i16 shuffles is the cornerstone of SSE2 shuffle lowering, and the most complex part.  <a href="X86ISelLowering_8cpp.html#a96929c573ae5a98213a4d8c25554e53f">More...</a><br /></td></tr>
<tr class="separator:a96929c573ae5a98213a4d8c25554e53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54417063f7f8e0abb49ebde4ffd4857"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af54417063f7f8e0abb49ebde4ffd4857">lowerShuffleAsBlendOfPSHUFBs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, bool &amp;V1InUse, bool &amp;V2InUse)</td></tr>
<tr class="memdesc:af54417063f7f8e0abb49ebde4ffd4857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to form a PSHUFB-based shuffle+blend, opportunistically avoiding the blend if only one input is used.  <a href="X86ISelLowering_8cpp.html#af54417063f7f8e0abb49ebde4ffd4857">More...</a><br /></td></tr>
<tr class="separator:af54417063f7f8e0abb49ebde4ffd4857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d418ee6f30e69c9e0bbb4c770995028"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6d418ee6f30e69c9e0bbb4c770995028">lowerV8I16Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a6d418ee6f30e69c9e0bbb4c770995028"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic lowering of 8-lane i16 shuffles.  <a href="X86ISelLowering_8cpp.html#a6d418ee6f30e69c9e0bbb4c770995028">More...</a><br /></td></tr>
<tr class="separator:a6d418ee6f30e69c9e0bbb4c770995028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518426bb40221830497a0fa345f3eb98"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a518426bb40221830497a0fa345f3eb98">lowerV8F16Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a518426bb40221830497a0fa345f3eb98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower 8-lane 16-bit floating point shuffles.  <a href="X86ISelLowering_8cpp.html#a518426bb40221830497a0fa345f3eb98">More...</a><br /></td></tr>
<tr class="separator:a518426bb40221830497a0fa345f3eb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ad8f979aea899a97964f16faad6f06"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a84ad8f979aea899a97964f16faad6f06">lowerShuffleWithPERMV</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a84ad8f979aea899a97964f16faad6f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7304188de3005e0d0f0a62cbff5ad31"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac7304188de3005e0d0f0a62cbff5ad31">lowerV16I8Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac7304188de3005e0d0f0a62cbff5ad31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic lowering of v16i8 shuffles.  <a href="X86ISelLowering_8cpp.html#ac7304188de3005e0d0f0a62cbff5ad31">More...</a><br /></td></tr>
<tr class="separator:ac7304188de3005e0d0f0a62cbff5ad31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3750167f96cdf724a4be01f1cb6cb756"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3750167f96cdf724a4be01f1cb6cb756">lower128BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3750167f96cdf724a4be01f1cb6cb756"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dispatching routine to lower various 128-bit x86 vector shuffles.  <a href="X86ISelLowering_8cpp.html#a3750167f96cdf724a4be01f1cb6cb756">More...</a><br /></td></tr>
<tr class="separator:a3750167f96cdf724a4be01f1cb6cb756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2fb25fb122099a4f68952ea2f9f3c3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9d2fb25fb122099a4f68952ea2f9f3c3">splitAndLowerShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9d2fb25fb122099a4f68952ea2f9f3c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic routine to split vector shuffle into half-sized shuffles.  <a href="X86ISelLowering_8cpp.html#a9d2fb25fb122099a4f68952ea2f9f3c3">More...</a><br /></td></tr>
<tr class="separator:a9d2fb25fb122099a4f68952ea2f9f3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255d172a12765f42d8097c1a33e73f63"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a255d172a12765f42d8097c1a33e73f63">lowerShuffleAsSplitOrBlend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a255d172a12765f42d8097c1a33e73f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Either split a vector in halves or decompose the shuffles and the blend/unpack.  <a href="X86ISelLowering_8cpp.html#a255d172a12765f42d8097c1a33e73f63">More...</a><br /></td></tr>
<tr class="separator:a255d172a12765f42d8097c1a33e73f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa756e372b4d7da6ee89c3c01d5226f50"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa756e372b4d7da6ee89c3c01d5226f50">lowerShuffleAsLanePermuteAndSHUFP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa756e372b4d7da6ee89c3c01d5226f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf260b0a7ee2cfa1e24f28b771a5f24"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6cf260b0a7ee2cfa1e24f28b771a5f24">lowerShuffleAsLanePermuteAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a6cf260b0a7ee2cfa1e24f28b771a5f24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle crossing multiple 128-bit lanes as a lane permutation followed by a per-lane permutation.  <a href="X86ISelLowering_8cpp.html#a6cf260b0a7ee2cfa1e24f28b771a5f24">More...</a><br /></td></tr>
<tr class="separator:a6cf260b0a7ee2cfa1e24f28b771a5f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270e46f49c0e0cb4e64e1dc05d4b60fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a270e46f49c0e0cb4e64e1dc05d4b60fd">lowerShuffleAsLanePermuteAndShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a270e46f49c0e0cb4e64e1dc05d4b60fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle crossing multiple 128-bit lanes by shuffling one source with a lane permutation.  <a href="X86ISelLowering_8cpp.html#a270e46f49c0e0cb4e64e1dc05d4b60fd">More...</a><br /></td></tr>
<tr class="separator:a270e46f49c0e0cb4e64e1dc05d4b60fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf10af4763fc3f16c6e810e203b343ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abf10af4763fc3f16c6e810e203b343ee">lowerV2X128Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:abf10af4763fc3f16c6e810e203b343ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering 2-lane 128-bit shuffles.  <a href="X86ISelLowering_8cpp.html#abf10af4763fc3f16c6e810e203b343ee">More...</a><br /></td></tr>
<tr class="separator:abf10af4763fc3f16c6e810e203b343ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e8de83af5610677bfb2759b16ed30a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a75e8de83af5610677bfb2759b16ed30a">lowerShuffleAsLanePermuteAndRepeatedMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a75e8de83af5610677bfb2759b16ed30a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle by first fixing the 128-bit lanes and then shuffling each lane.  <a href="X86ISelLowering_8cpp.html#a75e8de83af5610677bfb2759b16ed30a">More...</a><br /></td></tr>
<tr class="separator:a75e8de83af5610677bfb2759b16ed30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f61cf26d62c676d9c56f47aff24c055"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4f61cf26d62c676d9c56f47aff24c055">getHalfShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; HalfMask, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;HalfIdx1, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;HalfIdx2)</td></tr>
<tr class="memdesc:a4f61cf26d62c676d9c56f47aff24c055"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the input shuffle mask results in a vector that is undefined in all upper or lower half elements and that mask accesses only 2 halves of the shuffle's operands, return true.  <a href="X86ISelLowering_8cpp.html#a4f61cf26d62c676d9c56f47aff24c055">More...</a><br /></td></tr>
<tr class="separator:a4f61cf26d62c676d9c56f47aff24c055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4f8734623aa917fe30c3cce1abf4a3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0c4f8734623aa917fe30c3cce1abf4a3">getShuffleHalfVectors</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; HalfMask, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> HalfIdx1, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> HalfIdx2, bool UndefLower, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, bool UseConcat=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:a0c4f8734623aa917fe30c3cce1abf4a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the output values from <a class="el" href="X86ISelLowering_8cpp.html#a4f61cf26d62c676d9c56f47aff24c055" title="If the input shuffle mask results in a vector that is undefined in all upper or lower half elements a...">getHalfShuffleMask()</a>, create a half width shuffle of extracted vectors followed by an insert back to full width.  <a href="X86ISelLowering_8cpp.html#a0c4f8734623aa917fe30c3cce1abf4a3">More...</a><br /></td></tr>
<tr class="separator:a0c4f8734623aa917fe30c3cce1abf4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae7a219ba4edae3c3b73ed2e34a4b01"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3ae7a219ba4edae3c3b73ed2e34a4b01">lowerShuffleWithUndefHalf</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3ae7a219ba4edae3c3b73ed2e34a4b01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower shuffles where an entire half of a 256 or 512-bit vector is UNDEF.  <a href="X86ISelLowering_8cpp.html#a3ae7a219ba4edae3c3b73ed2e34a4b01">More...</a><br /></td></tr>
<tr class="separator:a3ae7a219ba4edae3c3b73ed2e34a4b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35209eee5fcb8ae6f7f27dcf1aad26f2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a35209eee5fcb8ae6f7f27dcf1aad26f2">lowerShuffleAsRepeatedMaskAndLanePermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a35209eee5fcb8ae6f7f27dcf1aad26f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle case where shuffle sources are coming from the same 128-bit lane and every lane can be represented as the same repeating mask - allowing us to shuffle the sources with the repeating shuffle and then permute the result to the destination lanes.  <a href="X86ISelLowering_8cpp.html#a35209eee5fcb8ae6f7f27dcf1aad26f2">More...</a><br /></td></tr>
<tr class="separator:a35209eee5fcb8ae6f7f27dcf1aad26f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5126ab4b72405faf02b4f15471e44afa"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5126ab4b72405faf02b4f15471e44afa">matchShuffleWithSHUFPD</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, bool &amp;ForceV1Zero, bool &amp;ForceV2Zero, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;ShuffleImm, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable)</td></tr>
<tr class="separator:a5126ab4b72405faf02b4f15471e44afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d59f381efe14f0ff45673a947d5e752"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5d59f381efe14f0ff45673a947d5e752">lowerShuffleWithSHUFPD</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5d59f381efe14f0ff45673a947d5e752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa56217f486efff0ef3cbf1b6a7f524"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2fa56217f486efff0ef3cbf1b6a7f524">lowerShuffleAsVTRUNCAndUnpack</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2fa56217f486efff0ef3cbf1b6a7f524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeefb78459638421a22efc227acbf0a2a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aeefb78459638421a22efc227acbf0a2a">lowerShufflePairAsUNPCKAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aeefb78459638421a22efc227acbf0a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95949df6cb1d7bda100278739b387ae4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a95949df6cb1d7bda100278739b387ae4">lowerV4F64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a95949df6cb1d7bda100278739b387ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 4-lane 64-bit floating point shuffles.  <a href="X86ISelLowering_8cpp.html#a95949df6cb1d7bda100278739b387ae4">More...</a><br /></td></tr>
<tr class="separator:a95949df6cb1d7bda100278739b387ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49b62c7c6aee5221b1edd2922d43463"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa49b62c7c6aee5221b1edd2922d43463">lowerV4I64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa49b62c7c6aee5221b1edd2922d43463"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 4-lane 64-bit integer shuffles.  <a href="X86ISelLowering_8cpp.html#aa49b62c7c6aee5221b1edd2922d43463">More...</a><br /></td></tr>
<tr class="separator:aa49b62c7c6aee5221b1edd2922d43463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a4583d15a1549667880c7bfb8d1515"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae4a4583d15a1549667880c7bfb8d1515">lowerV8F32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae4a4583d15a1549667880c7bfb8d1515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 32-bit floating point shuffles.  <a href="X86ISelLowering_8cpp.html#ae4a4583d15a1549667880c7bfb8d1515">More...</a><br /></td></tr>
<tr class="separator:ae4a4583d15a1549667880c7bfb8d1515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18af24f5c6174c2b5745fb2df1f6681f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a18af24f5c6174c2b5745fb2df1f6681f">lowerV8I32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a18af24f5c6174c2b5745fb2df1f6681f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 32-bit integer shuffles.  <a href="X86ISelLowering_8cpp.html#a18af24f5c6174c2b5745fb2df1f6681f">More...</a><br /></td></tr>
<tr class="separator:a18af24f5c6174c2b5745fb2df1f6681f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9825a4649a44796ca264c208c18860"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3a9825a4649a44796ca264c208c18860">lowerV16I16Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3a9825a4649a44796ca264c208c18860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 16-bit integer shuffles.  <a href="X86ISelLowering_8cpp.html#a3a9825a4649a44796ca264c208c18860">More...</a><br /></td></tr>
<tr class="separator:a3a9825a4649a44796ca264c208c18860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bd9ae65ec61dd5e07e5ed4b98c68312"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3bd9ae65ec61dd5e07e5ed4b98c68312">lowerV32I8Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3bd9ae65ec61dd5e07e5ed4b98c68312"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 32-lane 8-bit integer shuffles.  <a href="X86ISelLowering_8cpp.html#a3bd9ae65ec61dd5e07e5ed4b98c68312">More...</a><br /></td></tr>
<tr class="separator:a3bd9ae65ec61dd5e07e5ed4b98c68312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d6ff96109b9309efae5cbdbcb04fed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a96d6ff96109b9309efae5cbdbcb04fed">lower256BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a96d6ff96109b9309efae5cbdbcb04fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-level routine to lower various 256-bit x86 vector shuffles.  <a href="X86ISelLowering_8cpp.html#a96d6ff96109b9309efae5cbdbcb04fed">More...</a><br /></td></tr>
<tr class="separator:a96d6ff96109b9309efae5cbdbcb04fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7c6d51f5fc88c995098264f649357b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1e7c6d51f5fc88c995098264f649357b">lowerV4X128Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a1e7c6d51f5fc88c995098264f649357b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a 128-bit shuffles.  <a href="X86ISelLowering_8cpp.html#a1e7c6d51f5fc88c995098264f649357b">More...</a><br /></td></tr>
<tr class="separator:a1e7c6d51f5fc88c995098264f649357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b2d4b16b821d90cb2506496f4fe1cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a80b2d4b16b821d90cb2506496f4fe1cf">lowerV8F64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a80b2d4b16b821d90cb2506496f4fe1cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 64-bit floating point shuffles.  <a href="X86ISelLowering_8cpp.html#a80b2d4b16b821d90cb2506496f4fe1cf">More...</a><br /></td></tr>
<tr class="separator:a80b2d4b16b821d90cb2506496f4fe1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafaf042072012185fe6b59d16b306644"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aafaf042072012185fe6b59d16b306644">lowerV16F32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aafaf042072012185fe6b59d16b306644"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 32-bit floating point shuffles.  <a href="X86ISelLowering_8cpp.html#aafaf042072012185fe6b59d16b306644">More...</a><br /></td></tr>
<tr class="separator:aafaf042072012185fe6b59d16b306644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f3532954b1c7887a8a0bc00311abd20"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8f3532954b1c7887a8a0bc00311abd20">lowerV8I64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a8f3532954b1c7887a8a0bc00311abd20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 64-bit integer shuffles.  <a href="X86ISelLowering_8cpp.html#a8f3532954b1c7887a8a0bc00311abd20">More...</a><br /></td></tr>
<tr class="separator:a8f3532954b1c7887a8a0bc00311abd20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a764da3f6d8f5529a23fc52e4705d2fc8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a764da3f6d8f5529a23fc52e4705d2fc8">lowerV16I32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a764da3f6d8f5529a23fc52e4705d2fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 32-bit integer shuffles.  <a href="X86ISelLowering_8cpp.html#a764da3f6d8f5529a23fc52e4705d2fc8">More...</a><br /></td></tr>
<tr class="separator:a764da3f6d8f5529a23fc52e4705d2fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f422515233e6de0de7b3114bc268d68"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5f422515233e6de0de7b3114bc268d68">lowerV32I16Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5f422515233e6de0de7b3114bc268d68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 32-lane 16-bit integer shuffles.  <a href="X86ISelLowering_8cpp.html#a5f422515233e6de0de7b3114bc268d68">More...</a><br /></td></tr>
<tr class="separator:a5f422515233e6de0de7b3114bc268d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6932db7c5cddedce4a015637df0efa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6a6932db7c5cddedce4a015637df0efa">lowerV64I8Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a6a6932db7c5cddedce4a015637df0efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 64-lane 8-bit integer shuffles.  <a href="X86ISelLowering_8cpp.html#a6a6932db7c5cddedce4a015637df0efa">More...</a><br /></td></tr>
<tr class="separator:a6a6932db7c5cddedce4a015637df0efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab470d50a207c5981bf85006f581a740b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab470d50a207c5981bf85006f581a740b">lower512BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab470d50a207c5981bf85006f581a740b"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-level routine to lower various 512-bit x86 vector shuffles.  <a href="X86ISelLowering_8cpp.html#ab470d50a207c5981bf85006f581a740b">More...</a><br /></td></tr>
<tr class="separator:ab470d50a207c5981bf85006f581a740b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5330aee63fc1e1cf7f4f0889d64631d5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5330aee63fc1e1cf7f4f0889d64631d5">lower1BitShuffleAsKSHIFTR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5330aee63fc1e1cf7f4f0889d64631d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bdd7eb8543c78919acfa6775f750617"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0bdd7eb8543c78919acfa6775f750617">match1BitShuffleAsKSHIFT</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Opcode, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> MaskOffset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable)</td></tr>
<tr class="separator:a0bdd7eb8543c78919acfa6775f750617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c4d94b8b92e288f152e1f1d9e2598d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a70c4d94b8b92e288f152e1f1d9e2598d">lower1BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a70c4d94b8b92e288f152e1f1d9e2598d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd85fc336a77111219214bf7e779d1f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6dd85fc336a77111219214bf7e779d1f">canonicalizeShuffleMaskWithCommute</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="memdesc:a6dd85fc336a77111219214bf7e779d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function that returns true if the shuffle mask should be commuted to improve canonicalization.  <a href="X86ISelLowering_8cpp.html#a6dd85fc336a77111219214bf7e779d1f">More...</a><br /></td></tr>
<tr class="separator:a6dd85fc336a77111219214bf7e779d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d2919802a6c338b67bdbce25ad3efdb"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0d2919802a6c338b67bdbce25ad3efdb">canCombineAsMaskOperation</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a0d2919802a6c338b67bdbce25ad3efdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1639f9e80414a665a5826e6e4ca6095"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac1639f9e80414a665a5826e6e4ca6095">canonicalizeShuffleMaskWithHorizOp</a> (<a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> RootSizeInBits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ac1639f9e80414a665a5826e6e4ca6095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c1fef093fb9dfcad2e86ddd0a2a4e6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab9c1fef093fb9dfcad2e86ddd0a2a4e6">lowerVECTOR_SHUFFLE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab9c1fef093fb9dfcad2e86ddd0a2a4e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top-level lowering for x86 vector shuffles.  <a href="X86ISelLowering_8cpp.html#ab9c1fef093fb9dfcad2e86ddd0a2a4e6">More...</a><br /></td></tr>
<tr class="separator:ab9c1fef093fb9dfcad2e86ddd0a2a4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac402e710afa6a0549f89ee90e9fa4cab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac402e710afa6a0549f89ee90e9fa4cab">lowerVSELECTtoVectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac402e710afa6a0549f89ee90e9fa4cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a VSELECT instruction to a vector shuffle.  <a href="X86ISelLowering_8cpp.html#ac402e710afa6a0549f89ee90e9fa4cab">More...</a><br /></td></tr>
<tr class="separator:ac402e710afa6a0549f89ee90e9fa4cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6a6ccf92180726bf08404b1e112fe3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3d6a6ccf92180726bf08404b1e112fe3">LowerEXTRACT_VECTOR_ELT_SSE4</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3d6a6ccf92180726bf08404b1e112fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4acdb0d749d0537888000052aadf256"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af4acdb0d749d0537888000052aadf256">ExtractBitFromMaskVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af4acdb0d749d0537888000052aadf256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extract one bit from mask vector, like v16i1 or v8i1.  <a href="X86ISelLowering_8cpp.html#af4acdb0d749d0537888000052aadf256">More...</a><br /></td></tr>
<tr class="separator:af4acdb0d749d0537888000052aadf256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a753b74cc2bc0353743c54e17f9e8acb3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a753b74cc2bc0353743c54e17f9e8acb3">InsertBitToMaskVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a753b74cc2bc0353743c54e17f9e8acb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert one bit to mask vector, like v16i1 or v8i1.  <a href="X86ISelLowering_8cpp.html#a753b74cc2bc0353743c54e17f9e8acb3">More...</a><br /></td></tr>
<tr class="separator:a753b74cc2bc0353743c54e17f9e8acb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e26c281236fd29f5a93e58a4397601"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1e26c281236fd29f5a93e58a4397601">LowerSCALAR_TO_VECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae1e26c281236fd29f5a93e58a4397601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebfb235de18f6e17d6d5de0a8b90b55"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7ebfb235de18f6e17d6d5de0a8b90b55">LowerINSERT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a7ebfb235de18f6e17d6d5de0a8b90b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b17710e28f01fe6b3f57216670ca8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae9b17710e28f01fe6b3f57216670ca8a">LowerEXTRACT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae9b17710e28f01fe6b3f57216670ca8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74fd4c6931a775f0c91f363e37296a7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af74fd4c6931a775f0c91f363e37296a7">GetTLSADDR</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *InFlag, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ReturnReg, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> char OperandFlags, bool LocalDynamic=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="separator:af74fd4c6931a775f0c91f363e37296a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e0473bcc59ce3b0c760f5a812be9ad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae7e0473bcc59ce3b0c760f5a812be9ad">LowerToTLSGeneralDynamicModel32</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT)</td></tr>
<tr class="separator:ae7e0473bcc59ce3b0c760f5a812be9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81621636cd7b12b67d6770529cb5411f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81621636cd7b12b67d6770529cb5411f">LowerToTLSGeneralDynamicModel64</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT)</td></tr>
<tr class="separator:a81621636cd7b12b67d6770529cb5411f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f948e468cfd3a6d2898b393c3cd71ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6f948e468cfd3a6d2898b393c3cd71ca">LowerToTLSGeneralDynamicModelX32</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT)</td></tr>
<tr class="separator:a6f948e468cfd3a6d2898b393c3cd71ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa38de8a6bc68bdfd3aea0e8900c7745"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afa38de8a6bc68bdfd3aea0e8900c7745">LowerToTLSLocalDynamicModel</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, bool Is64Bit, bool Is64BitLP64)</td></tr>
<tr class="separator:afa38de8a6bc68bdfd3aea0e8900c7745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7092b8371f80f3acf826e7bfc1e00d92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7092b8371f80f3acf826e7bfc1e00d92">LowerToTLSExecModel</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, <a class="el" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120">TLSModel::Model</a> <a class="el" href="README-SSE_8txt.html#a22e7866be85852a21786d1c32d5999a6">model</a>, bool <a class="el" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>, bool isPIC)</td></tr>
<tr class="separator:a7092b8371f80f3acf826e7bfc1e00d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63812eb1fe4e44df46b0b789597a8b5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a63812eb1fe4e44df46b0b789597a8b5f">LowerShiftParts</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a63812eb1fe4e44df46b0b789597a8b5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower SRA_PARTS and friends, which return two i32 values and take a 2 x i32 value to shift plus a shift amount.  <a href="X86ISelLowering_8cpp.html#a63812eb1fe4e44df46b0b789597a8b5f">More...</a><br /></td></tr>
<tr class="separator:a63812eb1fe4e44df46b0b789597a8b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46ba9bbc15f412436d64a0c4197a624"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad46ba9bbc15f412436d64a0c4197a624">LowerI64IntToFP_AVX512DQ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad46ba9bbc15f412436d64a0c4197a624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c5ccdb4b5c706c22d8fd175cf93d33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a13c5ccdb4b5c706c22d8fd175cf93d33">LowerI64IntToFP16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a13c5ccdb4b5c706c22d8fd175cf93d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da15799bcbc2b44ff28821c1d6d8938"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1da15799bcbc2b44ff28821c1d6d8938">useVectorCast</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> FromVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> ToVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1da15799bcbc2b44ff28821c1d6d8938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d9ecf254874e64ccf965ac120225b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a20d9ecf254874e64ccf965ac120225b2">vectorizeExtractedCast</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cast, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a20d9ecf254874e64ccf965ac120225b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a scalar cast operation that is extracted from a vector, try to vectorize the cast op followed by extraction.  <a href="X86ISelLowering_8cpp.html#a20d9ecf254874e64ccf965ac120225b2">More...</a><br /></td></tr>
<tr class="separator:a20d9ecf254874e64ccf965ac120225b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eaaa8f69ab6ebfdb866e186a9a73335"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9eaaa8f69ab6ebfdb866e186a9a73335">lowerFPToIntToFP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CastToFP, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a9eaaa8f69ab6ebfdb866e186a9a73335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a scalar cast to FP with a cast to integer operand (almost an ftrunc), try to vectorize the cast ops.  <a href="X86ISelLowering_8cpp.html#a9eaaa8f69ab6ebfdb866e186a9a73335">More...</a><br /></td></tr>
<tr class="separator:a9eaaa8f69ab6ebfdb866e186a9a73335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d3eda20e8c2509c27df8a69efa727f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa9d3eda20e8c2509c27df8a69efa727f">lowerINT_TO_FP_vXi64</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa9d3eda20e8c2509c27df8a69efa727f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7e9d79446828a4911f4bbf15d3b4f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6d7e9d79446828a4911f4bbf15d3b4f6">promoteXINT_TO_FP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6d7e9d79446828a4911f4bbf15d3b4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90993742f3ff1c1fb493e0a771376bd1"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a90993742f3ff1c1fb493e0a771376bd1">isLegalConversion</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, bool IsSigned, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a90993742f3ff1c1fb493e0a771376bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b2ee23542d36ae5b3a1e92a0ba347b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a80b2ee23542d36ae5b3a1e92a0ba347b">shouldUseHorizontalOp</a> (bool IsSingleSource, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a80b2ee23542d36ae5b3a1e92a0ba347b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Horizontal vector math instructions may be slower than normal math with shuffles.  <a href="X86ISelLowering_8cpp.html#a80b2ee23542d36ae5b3a1e92a0ba347b">More...</a><br /></td></tr>
<tr class="separator:a80b2ee23542d36ae5b3a1e92a0ba347b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29641e3c24cbb1b35105b997e9c9706c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a29641e3c24cbb1b35105b997e9c9706c">LowerUINT_TO_FP_i64</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a29641e3c24cbb1b35105b997e9c9706c"><td class="mdescLeft">&#160;</td><td class="mdescRight">64-bit unsigned integer to double expansion.  <a href="X86ISelLowering_8cpp.html#a29641e3c24cbb1b35105b997e9c9706c">More...</a><br /></td></tr>
<tr class="separator:a29641e3c24cbb1b35105b997e9c9706c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab788a4c731deb3197f1b67c44547dd2b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab788a4c731deb3197f1b67c44547dd2b">LowerUINT_TO_FP_i32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ab788a4c731deb3197f1b67c44547dd2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">32-bit unsigned integer to float expansion.  <a href="X86ISelLowering_8cpp.html#ab788a4c731deb3197f1b67c44547dd2b">More...</a><br /></td></tr>
<tr class="separator:ab788a4c731deb3197f1b67c44547dd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877d2e5fee683a94bd9b3f900d4c4ec4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a877d2e5fee683a94bd9b3f900d4c4ec4">lowerUINT_TO_FP_v2i32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>)</td></tr>
<tr class="separator:a877d2e5fee683a94bd9b3f900d4c4ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98731b22c0582184ad3b6b9594291fdc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a98731b22c0582184ad3b6b9594291fdc">lowerUINT_TO_FP_vXi32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a98731b22c0582184ad3b6b9594291fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c2360d891e5990c6706c81b907294b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a37c2360d891e5990c6706c81b907294b">lowerUINT_TO_FP_vec</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a37c2360d891e5990c6706c81b907294b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d872d30f268db85a654038c87afa4a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a84d872d30f268db85a654038c87afa4a">LowerAVXExtend</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a84d872d30f268db85a654038c87afa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1071afbf745020c496e125cc4b4951"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0c1071afbf745020c496e125cc4b4951">SplitAndExtendv16i1</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ExtOpc, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0c1071afbf745020c496e125cc4b4951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2ea32f73b6a5220cec5e5386cbd365"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afd2ea32f73b6a5220cec5e5386cbd365">LowerZERO_EXTEND_Mask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:afd2ea32f73b6a5220cec5e5386cbd365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37beb02a4ace10bc841524083344c448"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a37beb02a4ace10bc841524083344c448">LowerZERO_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a37beb02a4ace10bc841524083344c448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa038574a2252340dd1eb6885856717ce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa038574a2252340dd1eb6885856717ce">truncateVectorWithPACK</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> DstVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aa038574a2252340dd1eb6885856717ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to recursively truncate vector elements in half with PACKSS/PACKUS.  <a href="X86ISelLowering_8cpp.html#aa038574a2252340dd1eb6885856717ce">More...</a><br /></td></tr>
<tr class="separator:aa038574a2252340dd1eb6885856717ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ae18855aebf3ce81f6bfcd6b251c6b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81ae18855aebf3ce81f6bfcd6b251c6b">LowerTruncateVecI1</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a81ae18855aebf3ce81f6bfcd6b251c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac0f876f49fae503633b0dac2a3c812"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afac0f876f49fae503633b0dac2a3c812">expandFP_TO_UINT_SSE</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:afac0f876f49fae503633b0dac2a3c812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb575c2fb66cdcd28cdb35faaf88621"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5eb575c2fb66cdcd28cdb35faaf88621">LowerFP16_TO_FP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5eb575c2fb66cdcd28cdb35faaf88621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd78cdbc9a4862c30576152d2412277"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1dd78cdbc9a4862c30576152d2412277">LowerFP_TO_FP16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1dd78cdbc9a4862c30576152d2412277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2767f8eee1081f134faf268a76b0d6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4d2767f8eee1081f134faf268a76b0d6">lowerAddSubToHorizontalOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4d2767f8eee1081f134faf268a76b0d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Depending on uarch and/or optimizing for size, we might prefer to use a vector operation in place of the typical scalar operation.  <a href="X86ISelLowering_8cpp.html#a4d2767f8eee1081f134faf268a76b0d6">More...</a><br /></td></tr>
<tr class="separator:a4d2767f8eee1081f134faf268a76b0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2731249115c18b6fbd58ad75ce431f9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab2731249115c18b6fbd58ad75ce431f9">LowerFROUND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab2731249115c18b6fbd58ad75ce431f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISD::FROUND is defined to round to nearest with ties rounding away from 0.  <a href="X86ISelLowering_8cpp.html#ab2731249115c18b6fbd58ad75ce431f9">More...</a><br /></td></tr>
<tr class="separator:ab2731249115c18b6fbd58ad75ce431f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05773b4901540ea7eaeb572cce9b00d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac05773b4901540ea7eaeb572cce9b00d">LowerFABSorFNEG</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac05773b4901540ea7eaeb572cce9b00d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The only differences between FABS and FNEG are the mask and the logic op.  <a href="X86ISelLowering_8cpp.html#ac05773b4901540ea7eaeb572cce9b00d">More...</a><br /></td></tr>
<tr class="separator:ac05773b4901540ea7eaeb572cce9b00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7ab426f010b3402a1e9e6a9fef1327"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abc7ab426f010b3402a1e9e6a9fef1327">LowerFCOPYSIGN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abc7ab426f010b3402a1e9e6a9fef1327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1203a47f70c03c0125b4333f900452d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa1203a47f70c03c0125b4333f900452d">LowerFGETSIGN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa1203a47f70c03c0125b4333f900452d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b9766fd6e7fa9f1d99f19fb8bcfe993"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8b9766fd6e7fa9f1d99f19fb8bcfe993">getBT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> BitNo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a8b9766fd6e7fa9f1d99f19fb8bcfe993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper for attempting to create a X86ISD::BT node.  <a href="X86ISelLowering_8cpp.html#a8b9766fd6e7fa9f1d99f19fb8bcfe993">More...</a><br /></td></tr>
<tr class="separator:a8b9766fd6e7fa9f1d99f19fb8bcfe993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a82db92ba93d25912aaff75190896d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a10a82db92ba93d25912aaff75190896d">getSETCC</a> (<a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EFLAGS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a10a82db92ba93d25912aaff75190896d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper for creating a X86ISD::SETCC node.  <a href="X86ISelLowering_8cpp.html#a10a82db92ba93d25912aaff75190896d">More...</a><br /></td></tr>
<tr class="separator:a10a82db92ba93d25912aaff75190896d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079f719b6af4bba305e041821a1e3da0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a079f719b6af4bba305e041821a1e3da0">matchScalarReduction</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> BinOp, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;SrcOps, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; *SrcMask=nullptr)</td></tr>
<tr class="memdesc:a079f719b6af4bba305e041821a1e3da0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper for matching OR(EXTRACTELT(X,0),OR(EXTRACTELT(X,1),...)) style scalarized (associative) reduction patterns.  <a href="X86ISelLowering_8cpp.html#a079f719b6af4bba305e041821a1e3da0">More...</a><br /></td></tr>
<tr class="separator:a079f719b6af4bba305e041821a1e3da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04cafcab84139fba2f8ba5a54c571646"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a04cafcab84139fba2f8ba5a54c571646">LowerVectorAllZero</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;X86CC)</td></tr>
<tr class="separator:a04cafcab84139fba2f8ba5a54c571646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1815c4bfbc2bc521fcddd45c47eade"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaf1815c4bfbc2bc521fcddd45c47eade">MatchVectorAllZeroTest</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;X86CC)</td></tr>
<tr class="separator:aaf1815c4bfbc2bc521fcddd45c47eade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37275b44ee2af4598d1782f93d9204f3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a37275b44ee2af4598d1782f93d9204f3">hasNonFlagsUse</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="memdesc:a37275b44ee2af4598d1782f93d9204f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">return true if <code>Op</code> has a use that doesn't just read flags.  <a href="X86ISelLowering_8cpp.html#a37275b44ee2af4598d1782f93d9204f3">More...</a><br /></td></tr>
<tr class="separator:a37275b44ee2af4598d1782f93d9204f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22da37f57bbc851650a8f862d2d8446"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab22da37f57bbc851650a8f862d2d8446">isProfitableToUseFlagOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:ab22da37f57bbc851650a8f862d2d8446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e92ebfc4928d306bab0f2049c710c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a82e92ebfc4928d306bab0f2049c710c6">EmitTest</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a82e92ebfc4928d306bab0f2049c710c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit nodes that will be selected as "test Op0,Op0", or something equivalent.  <a href="X86ISelLowering_8cpp.html#a82e92ebfc4928d306bab0f2049c710c6">More...</a><br /></td></tr>
<tr class="separator:a82e92ebfc4928d306bab0f2049c710c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4a1701790033b3d84938d44c913da11"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa4a1701790033b3d84938d44c913da11">EmitCmp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aa4a1701790033b3d84938d44c913da11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit nodes that will be selected as "cmp Op0,Op1", or something equivalent.  <a href="X86ISelLowering_8cpp.html#aa4a1701790033b3d84938d44c913da11">More...</a><br /></td></tr>
<tr class="separator:aa4a1701790033b3d84938d44c913da11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a9400ffd60b322631432e54cb995b16"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5a9400ffd60b322631432e54cb995b16">LowerAndToBT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> And, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;X86CC)</td></tr>
<tr class="memdesc:a5a9400ffd60b322631432e54cb995b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Result of 'and' is compared against zero.  <a href="X86ISelLowering_8cpp.html#a5a9400ffd60b322631432e54cb995b16">More...</a><br /></td></tr>
<tr class="separator:a5a9400ffd60b322631432e54cb995b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a122581bd6e5996660fbdf93cc3015b73"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a122581bd6e5996660fbdf93cc3015b73">cheapX86FSETCC_SSE</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> SetCCOpcode)</td></tr>
<tr class="separator:a122581bd6e5996660fbdf93cc3015b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081a9e42036b3abfc6817945874ad750"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a081a9e42036b3abfc6817945874ad750">translateX86FSETCC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> SetCCOpcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op1, bool &amp;IsAlwaysSignaling)</td></tr>
<tr class="memdesc:a081a9e42036b3abfc6817945874ad750"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turns an ISD::CondCode into a value suitable for SSE floating-point mask CMPs.  <a href="X86ISelLowering_8cpp.html#a081a9e42036b3abfc6817945874ad750">More...</a><br /></td></tr>
<tr class="separator:a081a9e42036b3abfc6817945874ad750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6159a8dd1a53ffd767e42e31291995f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab6159a8dd1a53ffd767e42e31291995f">splitIntVSETCC</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:ab6159a8dd1a53ffd767e42e31291995f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break a VSETCC 256-bit integer VSETCC into two new 128 ones and then concatenate the result back.  <a href="X86ISelLowering_8cpp.html#ab6159a8dd1a53ffd767e42e31291995f">More...</a><br /></td></tr>
<tr class="separator:ab6159a8dd1a53ffd767e42e31291995f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378cceaec077c863e95c8994ad9ba58b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a378cceaec077c863e95c8994ad9ba58b">LowerIntVSETCC_AVX512</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a378cceaec077c863e95c8994ad9ba58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f6aa89a7623063db8a64b10f9cf02fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0f6aa89a7623063db8a64b10f9cf02fd">incDecVectorConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, bool IsInc)</td></tr>
<tr class="memdesc:a0f6aa89a7623063db8a64b10f9cf02fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a buildvector constant, return a new vector constant with each element incremented or decremented.  <a href="X86ISelLowering_8cpp.html#a0f6aa89a7623063db8a64b10f9cf02fd">More...</a><br /></td></tr>
<tr class="separator:a0f6aa89a7623063db8a64b10f9cf02fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2accb7898d532d8c1ed1b70621dcf22d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2accb7898d532d8c1ed1b70621dcf22d">LowerVSETCCWithSUBUS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2accb7898d532d8c1ed1b70621dcf22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">As another special case, use PSUBUS[BW] when it's profitable.  <a href="X86ISelLowering_8cpp.html#a2accb7898d532d8c1ed1b70621dcf22d">More...</a><br /></td></tr>
<tr class="separator:a2accb7898d532d8c1ed1b70621dcf22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd57a066d3b3d5ca417117df41ca120c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abd57a066d3b3d5ca417117df41ca120c">LowerVSETCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abd57a066d3b3d5ca417117df41ca120c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af18843293b20477a5002cce9ce51ca48"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af18843293b20477a5002cce9ce51ca48">EmitAVX512Test</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;X86CC)</td></tr>
<tr class="separator:af18843293b20477a5002cce9ce51ca48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273683fed8868c9a0cc8a9a156b40974"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a273683fed8868c9a0cc8a9a156b40974">getX86XALUOOp</a> (<a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a273683fed8868c9a0cc8a9a156b40974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a86623773ed13c55fc451727aa234f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa5a86623773ed13c55fc451727aa234f">LowerXALUO</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa5a86623773ed13c55fc451727aa234f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78847db29ed7d2a85930f543e6e76843"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a78847db29ed7d2a85930f543e6e76843">isX86LogicalCmp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="memdesc:a78847db29ed7d2a85930f543e6e76843"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if opcode is a X86 logical comparison.  <a href="X86ISelLowering_8cpp.html#a78847db29ed7d2a85930f543e6e76843">More...</a><br /></td></tr>
<tr class="separator:a78847db29ed7d2a85930f543e6e76843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecdf309a14a1e82cc28f67e6f45745b5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aecdf309a14a1e82cc28f67e6f45745b5">isTruncWithZeroHighBitsInput</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aecdf309a14a1e82cc28f67e6f45745b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14326d7be5cc69f8a745d0aed1af3ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af14326d7be5cc69f8a745d0aed1af3ab">LowerSIGN_EXTEND_Mask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af14326d7be5cc69f8a745d0aed1af3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c1da0d6397508803e61b56652580f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a14c1da0d6397508803e61b56652580f6">LowerANY_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a14c1da0d6397508803e61b56652580f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a2f745da12a487f957812160298aa7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad1a2f745da12a487f957812160298aa7">LowerEXTEND_VECTOR_INREG</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad1a2f745da12a487f957812160298aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b19574b3ca4ba61aec3275548e416e4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8b19574b3ca4ba61aec3275548e416e4">LowerSIGN_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8b19574b3ca4ba61aec3275548e416e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e73a48328462ff271d3a9bb6c4694af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6e73a48328462ff271d3a9bb6c4694af">splitVectorStore</a> (<a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *Store, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a6e73a48328462ff271d3a9bb6c4694af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change a vector store into a pair of half-size vector stores.  <a href="X86ISelLowering_8cpp.html#a6e73a48328462ff271d3a9bb6c4694af">More...</a><br /></td></tr>
<tr class="separator:a6e73a48328462ff271d3a9bb6c4694af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda6315d246cafab6d912b425d4e7218"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aeda6315d246cafab6d912b425d4e7218">scalarizeVectorStore</a> (<a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *Store, <a class="el" href="classllvm_1_1MVT.html">MVT</a> StoreVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aeda6315d246cafab6d912b425d4e7218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scalarize a vector store, bitcasting to TargetVT to determine the scalar type.  <a href="X86ISelLowering_8cpp.html#aeda6315d246cafab6d912b425d4e7218">More...</a><br /></td></tr>
<tr class="separator:aeda6315d246cafab6d912b425d4e7218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05914158f39e230548b1b743eee2e5f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a05914158f39e230548b1b743eee2e5f6">LowerStore</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a05914158f39e230548b1b743eee2e5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47413709ef916baf36607da462d93ccc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a47413709ef916baf36607da462d93ccc">LowerLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a47413709ef916baf36607da462d93ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20572d2a5543e9ee62228ec92cabc614"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a20572d2a5543e9ee62228ec92cabc614">isAndOrOfSetCCs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Opc)</td></tr>
<tr class="memdesc:a20572d2a5543e9ee62228ec92cabc614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if node is an ISD::AND or ISD::OR of two X86ISD::SETCC nodes each of which has no other use apart from the AND / OR.  <a href="X86ISelLowering_8cpp.html#a20572d2a5543e9ee62228ec92cabc614">More...</a><br /></td></tr>
<tr class="separator:a20572d2a5543e9ee62228ec92cabc614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84269093cb913d8f68ea84f72d75dee1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a84269093cb913d8f68ea84f72d75dee1">LowerVACOPY</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a84269093cb913d8f68ea84f72d75dee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae1a1e766f05a764ea4cb9ca42212d7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adae1a1e766f05a764ea4cb9ca42212d7">getTargetVShiftUniformOpcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, bool IsVariable)</td></tr>
<tr class="separator:adae1a1e766f05a764ea4cb9ca42212d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cedb117165debe9de7d0a038f9da333"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4cedb117165debe9de7d0a038f9da333">getTargetVShiftByConstNode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ShiftAmt, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a4cedb117165debe9de7d0a038f9da333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle vector element shifts where the shift amount is a constant.  <a href="X86ISelLowering_8cpp.html#a4cedb117165debe9de7d0a038f9da333">More...</a><br /></td></tr>
<tr class="separator:a4cedb117165debe9de7d0a038f9da333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f73140cd7f0b2c566b8ee7c1b86042d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0f73140cd7f0b2c566b8ee7c1b86042d">getTargetVShiftNode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ShAmt, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> ShAmtIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a0f73140cd7f0b2c566b8ee7c1b86042d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle vector element shifts by a splat shift amount.  <a href="X86ISelLowering_8cpp.html#a0f73140cd7f0b2c566b8ee7c1b86042d">More...</a><br /></td></tr>
<tr class="separator:a0f73140cd7f0b2c566b8ee7c1b86042d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364f821dff38ffee838e1212ab490c9d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a364f821dff38ffee838e1212ab490c9d">getScalarMaskingNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PreservedSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a364f821dff38ffee838e1212ab490c9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an SDNode for a predicated scalar operation.  <a href="X86ISelLowering_8cpp.html#a364f821dff38ffee838e1212ab490c9d">More...</a><br /></td></tr>
<tr class="separator:a364f821dff38ffee838e1212ab490c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3638f5716ead3f20d8d8e348c10d8619"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3638f5716ead3f20d8d8e348c10d8619">getSEHRegistrationNodeSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *Fn)</td></tr>
<tr class="separator:a3638f5716ead3f20d8d8e348c10d8619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfeaf9db4445cbd2d43f260218036006"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adfeaf9db4445cbd2d43f260218036006">recoverFramePointer</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *Fn, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EntryEBP)</td></tr>
<tr class="memdesc:adfeaf9db4445cbd2d43f260218036006"><td class="mdescLeft">&#160;</td><td class="mdescRight">When the MSVC runtime transfers control to us, either to an outlined function or when returning to a parent frame after catching an exception, we recover the parent frame pointer by doing arithmetic on the incoming EBP.  <a href="X86ISelLowering_8cpp.html#adfeaf9db4445cbd2d43f260218036006">More...</a><br /></td></tr>
<tr class="separator:adfeaf9db4445cbd2d43f260218036006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0563473c2eed4e233b639b9ae36911"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aee0563473c2eed4e233b639b9ae36911">getAVX2GatherNode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aee0563473c2eed4e233b639b9ae36911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c0a729d679d7c1b8504537fbec5840"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a75c0a729d679d7c1b8504537fbec5840">getGatherNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a75c0a729d679d7c1b8504537fbec5840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f02653f9d350105b1ffc704762f90a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a58f02653f9d350105b1ffc704762f90a">getScatterNode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a58f02653f9d350105b1ffc704762f90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5faf3b82955e9d3292cda43f3e23c706"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5faf3b82955e9d3292cda43f3e23c706">getPrefetchNode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5faf3b82955e9d3292cda43f3e23c706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53402f6e918f527e92ecdc700d88c472"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a53402f6e918f527e92ecdc700d88c472">expandIntrinsicWChainHelper</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> TargetOpcode, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SrcReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>)</td></tr>
<tr class="memdesc:a53402f6e918f527e92ecdc700d88c472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles the lowering of builtin intrinsics with chain that return their value into registers EDX:EAX.  <a href="X86ISelLowering_8cpp.html#a53402f6e918f527e92ecdc700d88c472">More...</a><br /></td></tr>
<tr class="separator:a53402f6e918f527e92ecdc700d88c472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae020054e3ff6b34b048afacab677d69b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae020054e3ff6b34b048afacab677d69b">getReadTimeStampCounter</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>)</td></tr>
<tr class="memdesc:ae020054e3ff6b34b048afacab677d69b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles the lowering of builtin intrinsics that read the time stamp counter (x86_rdtsc and x86_rdtscp).  <a href="X86ISelLowering_8cpp.html#ae020054e3ff6b34b048afacab677d69b">More...</a><br /></td></tr>
<tr class="separator:ae020054e3ff6b34b048afacab677d69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b7e327f795df40244e9d4588012967e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1b7e327f795df40244e9d4588012967e">LowerREADCYCLECOUNTER</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1b7e327f795df40244e9d4588012967e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e2f37a60e885bd69486129d21fa2e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab9e2f37a60e885bd69486129d21fa2e3">MarkEHRegistrationNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab9e2f37a60e885bd69486129d21fa2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60042ade4e9f78685951abca938adfbe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a60042ade4e9f78685951abca938adfbe">MarkEHGuard</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a60042ade4e9f78685951abca938adfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a6fb007544370ca4b58acfb265f652b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9a6fb007544370ca4b58acfb265f652b">EmitTruncSStore</a> (bool SignedSat, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;Dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9a6fb007544370ca4b58acfb265f652b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit Truncating Store with signed or unsigned saturation.  <a href="X86ISelLowering_8cpp.html#a9a6fb007544370ca4b58acfb265f652b">More...</a><br /></td></tr>
<tr class="separator:a9a6fb007544370ca4b58acfb265f652b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021a7555a5e8952967c42a91439bd617"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a021a7555a5e8952967c42a91439bd617">EmitMaskedTruncSStore</a> (bool SignedSat, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;Dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a021a7555a5e8952967c42a91439bd617"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit Masked Truncating Store with signed or unsigned saturation.  <a href="X86ISelLowering_8cpp.html#a021a7555a5e8952967c42a91439bd617">More...</a><br /></td></tr>
<tr class="separator:a021a7555a5e8952967c42a91439bd617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a5e94166cf78354826b46e402ebcd9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a25a5e94166cf78354826b46e402ebcd9">LowerINTRINSIC_W_CHAIN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a25a5e94166cf78354826b46e402ebcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187168567f5f0395fd0a59b85c35342b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a187168567f5f0395fd0a59b85c35342b">LowerADJUST_TRAMPOLINE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a187168567f5f0395fd0a59b85c35342b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4692dbbc5a351d59bc68fe4f3fa0ed3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af4692dbbc5a351d59bc68fe4f3fa0ed3">LowerVectorCTLZ_AVX512CDI</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af4692dbbc5a351d59bc68fe4f3fa0ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector CTLZ using native supported vector CTLZ instruction.  <a href="X86ISelLowering_8cpp.html#af4692dbbc5a351d59bc68fe4f3fa0ed3">More...</a><br /></td></tr>
<tr class="separator:af4692dbbc5a351d59bc68fe4f3fa0ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b1fa269a5cff8ff05a92e60a39427b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a18b1fa269a5cff8ff05a92e60a39427b">LowerVectorCTLZInRegLUT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a18b1fa269a5cff8ff05a92e60a39427b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b7c811809d981b2f927c388aa43648"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad4b7c811809d981b2f927c388aa43648">LowerVectorCTLZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad4b7c811809d981b2f927c388aa43648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb99d43948db877f0e3482ae01b8a07"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3bb99d43948db877f0e3482ae01b8a07">LowerCTLZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3bb99d43948db877f0e3482ae01b8a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e895a2d7ffa6503288c78b2979ab0e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5e895a2d7ffa6503288c78b2979ab0e8">LowerCTTZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5e895a2d7ffa6503288c78b2979ab0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285bb9e7e94d9755aadf7680ebf4af97"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a285bb9e7e94d9755aadf7680ebf4af97">lowerAddSub</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a285bb9e7e94d9755aadf7680ebf4af97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9601b4bf1ad70c2fe4534ecf69c165f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad9601b4bf1ad70c2fe4534ecf69c165f">LowerADDSAT_SUBSAT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad9601b4bf1ad70c2fe4534ecf69c165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9488f8e3a8bd2dafa658fc48419f3b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af9488f8e3a8bd2dafa658fc48419f3b2">LowerABS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af9488f8e3a8bd2dafa658fc48419f3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66df6e2d29622075c45fb05c03727127"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a66df6e2d29622075c45fb05c03727127">LowerAVG</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a66df6e2d29622075c45fb05c03727127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaffb1afd23a1f6c79ce9d84b3c380a4b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaffb1afd23a1f6c79ce9d84b3c380a4b">LowerMINMAX</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aaffb1afd23a1f6c79ce9d84b3c380a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ad42ca57c3c3ab00dd66ca5870e7bb8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1ad42ca57c3c3ab00dd66ca5870e7bb8">LowerABD</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1ad42ca57c3c3ab00dd66ca5870e7bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b5afe10336a33630e00f86fab07c87"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae3b5afe10336a33630e00f86fab07c87">LowerMUL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae3b5afe10336a33630e00f86fab07c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af501c536e39e504d53df2c0fa3d83f6d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af501c536e39e504d53df2c0fa3d83f6d">LowervXi8MulWithUNPCK</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, bool IsSigned, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *Low=nullptr)</td></tr>
<tr class="separator:af501c536e39e504d53df2c0fa3d83f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b50dba6968ef240c092133600946ef9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4b50dba6968ef240c092133600946ef9">LowerMULH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4b50dba6968ef240c092133600946ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d48bc80fa2c6e61a0ad0dfedac1553a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5d48bc80fa2c6e61a0ad0dfedac1553a">LowerMULO</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5d48bc80fa2c6e61a0ad0dfedac1553a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2445537ab3ec026f54396b89f145ea"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5f2445537ab3ec026f54396b89f145ea">supportedVectorShiftWithImm</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode)</td></tr>
<tr class="separator:a5f2445537ab3ec026f54396b89f145ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347424d17b52f4d378317782c0fb37a0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a347424d17b52f4d378317782c0fb37a0">supportedVectorShiftWithBaseAmnt</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode)</td></tr>
<tr class="separator:a347424d17b52f4d378317782c0fb37a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a97c968f4c3c00db8d3627cb9ba4171"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7a97c968f4c3c00db8d3627cb9ba4171">supportedVectorVarShift</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode)</td></tr>
<tr class="separator:a7a97c968f4c3c00db8d3627cb9ba4171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae061deb7e1ce634d402090342aeccda7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae061deb7e1ce634d402090342aeccda7">LowerShiftByScalarImmediate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae061deb7e1ce634d402090342aeccda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436106704ad785d8842dad0b21489906"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a436106704ad785d8842dad0b21489906">LowerShiftByScalarVariable</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a436106704ad785d8842dad0b21489906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bbea4eec70051ce3e57b94badc624a2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3bbea4eec70051ce3e57b94badc624a2">convertShiftLeftToScale</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Amt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3bbea4eec70051ce3e57b94badc624a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1278833d086e5f200fcc7e576d2efa17"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1278833d086e5f200fcc7e576d2efa17">LowerFunnelShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1278833d086e5f200fcc7e576d2efa17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4871d6290298d9eaae5b5da0160e5a21"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4871d6290298d9eaae5b5da0160e5a21">LowerRotate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4871d6290298d9eaae5b5da0160e5a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62b0a9394bea17731fff01fe35e53f6"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1Value.html">Value</a> *, <a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9">BitTestKind</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab62b0a9394bea17731fff01fe35e53f6">FindSingleBitChange</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *V)</td></tr>
<tr class="separator:ab62b0a9394bea17731fff01fe35e53f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e9a46c5489f12eb459b3ecce3db181"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a53e9a46c5489f12eb459b3ecce3db181">shouldExpandCmpArithRMWInIR</a> (<a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI)</td></tr>
<tr class="separator:a53e9a46c5489f12eb459b3ecce3db181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50dbd5a76550f7eac8bc29cb7811b2d5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a50dbd5a76550f7eac8bc29cb7811b2d5">emitLockedStackOp</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>)</td></tr>
<tr class="memdesc:a50dbd5a76550f7eac8bc29cb7811b2d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a locked operation on a stack location which does not change any memory location, but does involve a lock prefix.  <a href="X86ISelLowering_8cpp.html#a50dbd5a76550f7eac8bc29cb7811b2d5">More...</a><br /></td></tr>
<tr class="separator:a50dbd5a76550f7eac8bc29cb7811b2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51119c288ceff3e4c55b87c3dbcedeb3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a51119c288ceff3e4c55b87c3dbcedeb3">LowerATOMIC_FENCE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a51119c288ceff3e4c55b87c3dbcedeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f436f6b3196efa8801aadaaf8dd52e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af9f436f6b3196efa8801aadaaf8dd52e">LowerCMP_SWAP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af9f436f6b3196efa8801aadaaf8dd52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9cc3992fa2c2c207bcbbba87b02760"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2d9cc3992fa2c2c207bcbbba87b02760">getPMOVMSKB</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a2d9cc3992fa2c2c207bcbbba87b02760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce8ae9aaa34fdd7062856c126e18f43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3ce8ae9aaa34fdd7062856c126e18f43">LowerBITCAST</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3ce8ae9aaa34fdd7062856c126e18f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dce3b2fe48f1863a7902d7c02692db5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5dce3b2fe48f1863a7902d7c02692db5">LowerHorizontalByteSum</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5dce3b2fe48f1863a7902d7c02692db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the horizontal sum of bytes in V for the elements of VT.  <a href="X86ISelLowering_8cpp.html#a5dce3b2fe48f1863a7902d7c02692db5">More...</a><br /></td></tr>
<tr class="separator:a5dce3b2fe48f1863a7902d7c02692db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e64ed34d142c2680648d09c25ee51e4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2e64ed34d142c2680648d09c25ee51e4">LowerVectorCTPOPInRegLUT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2e64ed34d142c2680648d09c25ee51e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a240e5690e86df4dda7eaf9a8788c0980"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a240e5690e86df4dda7eaf9a8788c0980">LowerVectorCTPOP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a240e5690e86df4dda7eaf9a8788c0980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc542a55f0fcdd04e45a769ea8fca8f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3fc542a55f0fcdd04e45a769ea8fca8f">LowerCTPOP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3fc542a55f0fcdd04e45a769ea8fca8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada7984f8ada9c0d22fe9b269f60f614"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aada7984f8ada9c0d22fe9b269f60f614">LowerBITREVERSE_XOP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aada7984f8ada9c0d22fe9b269f60f614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2689b832f03d85c8c3f2a096b653f75"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab2689b832f03d85c8c3f2a096b653f75">LowerBITREVERSE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab2689b832f03d85c8c3f2a096b653f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf26b08c5135c5ae2bc71189dff29b79"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaf26b08c5135c5ae2bc71189dff29b79">LowerPARITY</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aaf26b08c5135c5ae2bc71189dff29b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5271931ee931884bd81330b82a17f9f9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5271931ee931884bd81330b82a17f9f9">lowerAtomicArithWithLOCK</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5271931ee931884bd81330b82a17f9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7d14ce641064b70c1b921dd97afd3e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3b7d14ce641064b70c1b921dd97afd3e">lowerAtomicArith</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a3b7d14ce641064b70c1b921dd97afd3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower atomic_load_ops into LOCK-prefixed operations.  <a href="X86ISelLowering_8cpp.html#a3b7d14ce641064b70c1b921dd97afd3e">More...</a><br /></td></tr>
<tr class="separator:a3b7d14ce641064b70c1b921dd97afd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62712c499928ed783ba6329269bbc8f9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a62712c499928ed783ba6329269bbc8f9">LowerATOMIC_STORE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a62712c499928ed783ba6329269bbc8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab958d0f7e896ff9eaf3f724852032fa7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab958d0f7e896ff9eaf3f724852032fa7">LowerADDSUBCARRY</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab958d0f7e896ff9eaf3f724852032fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e11fac59331e5e9704295214a2d5ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a51e11fac59331e5e9704295214a2d5ee">LowerFSINCOS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a51e11fac59331e5e9704295214a2d5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5470848197ac902e80545f0d08aa1c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8c5470848197ac902e80545f0d08aa1c">ExtendToType</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> InOp, <a class="el" href="classllvm_1_1MVT.html">MVT</a> NVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, bool FillWithZeroes=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:a8c5470848197ac902e80545f0d08aa1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a vector input to a vector of NVT.  <a href="X86ISelLowering_8cpp.html#a8c5470848197ac902e80545f0d08aa1c">More...</a><br /></td></tr>
<tr class="separator:a8c5470848197ac902e80545f0d08aa1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f26c84bb612e3bd4acb003a3cdbdc7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a42f26c84bb612e3bd4acb003a3cdbdc7">LowerMSCATTER</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a42f26c84bb612e3bd4acb003a3cdbdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af682dbf33bab9c483fe52d9edd85422c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af682dbf33bab9c483fe52d9edd85422c">LowerMLOAD</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af682dbf33bab9c483fe52d9edd85422c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbf01443deb8406807eaf5afe109f56"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8cbf01443deb8406807eaf5afe109f56">LowerMSTORE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8cbf01443deb8406807eaf5afe109f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8245c7a15b6042f1346d528db83476a9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8245c7a15b6042f1346d528db83476a9">LowerMGATHER</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8245c7a15b6042f1346d528db83476a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3d665855cae4e412e40108809ea91d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8d3d665855cae4e412e40108809ea91d">LowerADDRSPACECAST</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8d3d665855cae4e412e40108809ea91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9238cf9b77cdeb78b65281c229d2dfd0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9238cf9b77cdeb78b65281c229d2dfd0">LowerCVTPS2PH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9238cf9b77cdeb78b65281c229d2dfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad583c842b8bb943986245cd3dca82e46"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad583c842b8bb943986245cd3dca82e46">getInstrStrFromOpNo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;AsmStrs, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNo)</td></tr>
<tr class="separator:ad583c842b8bb943986245cd3dca82e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10cf44c8132db33091188f9530e9dee"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af10cf44c8132db33091188f9530e9dee">isEFLAGSLiveAfter</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Itr, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>)</td></tr>
<tr class="separator:af10cf44c8132db33091188f9530e9dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e072a1be283e05ce2df723de3462b5b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9e072a1be283e05ce2df723de3462b5b">emitXBegin</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a9e072a1be283e05ce2df723de3462b5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to emit xbegin specifying the start of an RTM region.  <a href="X86ISelLowering_8cpp.html#a9e072a1be283e05ce2df723de3462b5b">More...</a><br /></td></tr>
<tr class="separator:a9e072a1be283e05ce2df723de3462b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c612539445f4446eb1900f515b438ea"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3c612539445f4446eb1900f515b438ea">checkAndUpdateEFLAGSKill</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> SelectItr, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a3c612539445f4446eb1900f515b438ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668dc2e56825f61a14fbb3116315668f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a668dc2e56825f61a14fbb3116315668f">isCMOVPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a668dc2e56825f61a14fbb3116315668f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22444fb95050a5bef1c689e5bc9b064e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a22444fb95050a5bef1c689e5bc9b064e">createPHIsForCMOVsInSinkBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MIItBegin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MIItEnd, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TrueMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FalseMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *SinkMBB)</td></tr>
<tr class="separator:a22444fb95050a5bef1c689e5bc9b064e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6420ad77b9c213cea2ae49052e0ff55a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6420ad77b9c213cea2ae49052e0ff55a">getSUBriOpcode</a> (bool IsLP64, int64_t Imm)</td></tr>
<tr class="separator:a6420ad77b9c213cea2ae49052e0ff55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f8d5cb14c373704b5faf9320598eb3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac6f8d5cb14c373704b5faf9320598eb3">getOpcodeForIndirectThunk</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> RPOpc)</td></tr>
<tr class="separator:ac6f8d5cb14c373704b5faf9320598eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af909173b66a5fd1bbac80bd7800ae745"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af909173b66a5fd1bbac80bd7800ae745">getIndirectThunkSymbol</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:af909173b66a5fd1bbac80bd7800ae745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb3e984dfd51a52d5ab5050a30cd4d4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#addb3e984dfd51a52d5ab5050a30cd4d4">narrowLoadToVZLoad</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LN, <a class="el" href="classllvm_1_1MVT.html">MVT</a> MemVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:addb3e984dfd51a52d5ab5050a30cd4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0d0e479e6b99c89bc353fb42d10da0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4e0d0e479e6b99c89bc353fb42d10da0">matchUnaryShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, bool AllowFloatDomain, bool AllowIntDomain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;SrcVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;DstVT)</td></tr>
<tr class="separator:a4e0d0e479e6b99c89bc353fb42d10da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53577fb6bbcd0c6556b4f8f0c71089cb"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a53577fb6bbcd0c6556b4f8f0c71089cb">matchUnaryPermuteShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, bool AllowFloatDomain, bool AllowIntDomain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;ShuffleVT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;PermuteImm)</td></tr>
<tr class="separator:a53577fb6bbcd0c6556b4f8f0c71089cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad8006302bcaef8b07c0b8da5ea36fc2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aad8006302bcaef8b07c0b8da5ea36fc2">matchBinaryShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, bool AllowFloatDomain, bool AllowIntDomain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;SrcVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;DstVT, bool IsUnary)</td></tr>
<tr class="separator:aad8006302bcaef8b07c0b8da5ea36fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a69bfc728391a45832d24dca6c93abc"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0a69bfc728391a45832d24dca6c93abc">matchBinaryPermuteShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, bool AllowFloatDomain, bool AllowIntDomain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;ShuffleVT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;PermuteImm)</td></tr>
<tr class="separator:a0a69bfc728391a45832d24dca6c93abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7406f11829e7505acce1a7d4a7803d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aab7406f11829e7505acce1a7d4a7803d">combineX86ShuffleChainWithExtract</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Inputs, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; BaseMask, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Depth, bool HasVariableMask, bool AllowVariableCrossLaneMask, bool AllowVariablePerLaneMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aab7406f11829e7505acce1a7d4a7803d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8593ba64bae1cbd8bc4243743289dab9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8593ba64bae1cbd8bc4243743289dab9">combineX86ShuffleChain</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Inputs, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; BaseMask, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Depth, bool HasVariableMask, bool AllowVariableCrossLaneMask, bool AllowVariablePerLaneMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a8593ba64bae1cbd8bc4243743289dab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine an arbitrary chain of shuffles into a single instruction if possible.  <a href="X86ISelLowering_8cpp.html#a8593ba64bae1cbd8bc4243743289dab9">More...</a><br /></td></tr>
<tr class="separator:a8593ba64bae1cbd8bc4243743289dab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1fb4b827e6776c860e56776c23d72b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaf1fb4b827e6776c860e56776c23d72b">combineX86ShufflesConstants</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, bool HasVariableMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aaf1fb4b827e6776c860e56776c23d72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad50f91eadaf7ed9853086b05793ef467"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad50f91eadaf7ed9853086b05793ef467">combineX86ShufflesRecursively</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; SrcOps, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SrcOpIndex, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; RootMask, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; SrcNodes, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Depth, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="InstCombineMulDivRem_8cpp.html#a26e11e9c1ef55164b429eb9dc019f213">MaxDepth</a>, bool HasVariableMask, bool AllowVariableCrossLaneMask, bool AllowVariablePerLaneMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad50f91eadaf7ed9853086b05793ef467"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fully generic combining of x86 shuffle instructions.  <a href="X86ISelLowering_8cpp.html#ad50f91eadaf7ed9853086b05793ef467">More...</a><br /></td></tr>
<tr class="separator:ad50f91eadaf7ed9853086b05793ef467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29cb3e71655f02d6790e65d0f9f8b90"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad29cb3e71655f02d6790e65d0f9f8b90">combineX86ShufflesRecursively</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad29cb3e71655f02d6790e65d0f9f8b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper entry wrapper to combineX86ShufflesRecursively.  <a href="X86ISelLowering_8cpp.html#ad29cb3e71655f02d6790e65d0f9f8b90">More...</a><br /></td></tr>
<tr class="separator:ad29cb3e71655f02d6790e65d0f9f8b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac952f81e2ff62d22a99d416a50df14f8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac952f81e2ff62d22a99d416a50df14f8">getPSHUFShuffleMask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:ac952f81e2ff62d22a99d416a50df14f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the PSHUF-style mask from PSHUF node.  <a href="X86ISelLowering_8cpp.html#ac952f81e2ff62d22a99d416a50df14f8">More...</a><br /></td></tr>
<tr class="separator:ac952f81e2ff62d22a99d416a50df14f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebac83f8929e5deb503b812bb7909f93"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aebac83f8929e5deb503b812bb7909f93">combineRedundantDWordShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aebac83f8929e5deb503b812bb7909f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Search for a combinable shuffle across a chain ending in pshufd.  <a href="X86ISelLowering_8cpp.html#aebac83f8929e5deb503b812bb7909f93">More...</a><br /></td></tr>
<tr class="separator:aebac83f8929e5deb503b812bb7909f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454834aa3770b553c5365fa2460a7687"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a454834aa3770b553c5365fa2460a7687">combineCommutableSHUFP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a454834aa3770b553c5365fa2460a7687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe54f982609f353ad642c28750c53a7a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abe54f982609f353ad642c28750c53a7a">canonicalizeShuffleWithBinOps</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>)</td></tr>
<tr class="separator:abe54f982609f353ad642c28750c53a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3accf94e0a2b67c664933e43efa4528"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae3accf94e0a2b67c664933e43efa4528">canonicalizeLaneShuffleWithRepeatedOps</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>)</td></tr>
<tr class="memdesc:ae3accf94e0a2b67c664933e43efa4528"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to fold vpermf128(<a class="el" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op()</a>,<a class="el" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op()</a>) -&gt; op(vpermf128(),vpermf128()).  <a href="X86ISelLowering_8cpp.html#ae3accf94e0a2b67c664933e43efa4528">More...</a><br /></td></tr>
<tr class="separator:ae3accf94e0a2b67c664933e43efa4528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53cd0f4a0edeca08e9d588b27144727d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a53cd0f4a0edeca08e9d588b27144727d">combineTargetShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a53cd0f4a0edeca08e9d588b27144727d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to combine x86 target specific shuffles.  <a href="X86ISelLowering_8cpp.html#a53cd0f4a0edeca08e9d588b27144727d">More...</a><br /></td></tr>
<tr class="separator:a53cd0f4a0edeca08e9d588b27144727d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec1e608823a642d7ceb03c906e6d8f3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adec1e608823a642d7ceb03c906e6d8f3">isAddSubOrSubAddMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, bool &amp;Op0Even)</td></tr>
<tr class="memdesc:adec1e608823a642d7ceb03c906e6d8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the shuffle mask takes subsequent elements alternately from two vectors.  <a href="X86ISelLowering_8cpp.html#adec1e608823a642d7ceb03c906e6d8f3">More...</a><br /></td></tr>
<tr class="separator:adec1e608823a642d7ceb03c906e6d8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc89aad99c6a03adb5443eb5fa9f93c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abcc89aad99c6a03adb5443eb5fa9f93c">isAddSubOrSubAdd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd1, bool &amp;IsSubAdd)</td></tr>
<tr class="memdesc:abcc89aad99c6a03adb5443eb5fa9f93c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true iff the shuffle node <code>N</code> can be replaced with ADDSUB(SUBADD) operation.  <a href="X86ISelLowering_8cpp.html#abcc89aad99c6a03adb5443eb5fa9f93c">More...</a><br /></td></tr>
<tr class="separator:abcc89aad99c6a03adb5443eb5fa9f93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac2d5df756f38752023a8bbd71d455a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaac2d5df756f38752023a8bbd71d455a">combineShuffleToFMAddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aaac2d5df756f38752023a8bbd71d455a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine shuffle of two fma nodes into FMAddSub or FMSubAdd.  <a href="X86ISelLowering_8cpp.html#aaac2d5df756f38752023a8bbd71d455a">More...</a><br /></td></tr>
<tr class="separator:aaac2d5df756f38752023a8bbd71d455a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98bbeb2fa29a528cc973103bf971f4b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad98bbeb2fa29a528cc973103bf971f4b">combineShuffleToAddSubOrFMAddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad98bbeb2fa29a528cc973103bf971f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to combine a shuffle into a target-specific add-sub or mul-add-sub node.  <a href="X86ISelLowering_8cpp.html#ad98bbeb2fa29a528cc973103bf971f4b">More...</a><br /></td></tr>
<tr class="separator:ad98bbeb2fa29a528cc973103bf971f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5ada6af832cbb05e185f7154bd4d80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8d5ada6af832cbb05e185f7154bd4d80">combineShuffleOfConcatUndef</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a8d5ada6af832cbb05e185f7154bd4d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a97ef0e99d8dd358ff9296a748e894"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab2a97ef0e99d8dd358ff9296a748e894">narrowShuffle</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *Shuf, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab2a97ef0e99d8dd358ff9296a748e894"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we have a shuffle of AVX/AVX512 (256/512 bit) vectors that only uses the low half of each source vector and does not set any high half elements in the destination vector, narrow the shuffle to half its original size.  <a href="X86ISelLowering_8cpp.html#ab2a97ef0e99d8dd358ff9296a748e894">More...</a><br /></td></tr>
<tr class="separator:ab2a97ef0e99d8dd358ff9296a748e894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b4450314b8e4acb9f937389b349fce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae9b4450314b8e4acb9f937389b349fce">combineShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae9b4450314b8e4acb9f937389b349fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7edcca585a58dc42ba5d68fcbc3e912e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7edcca585a58dc42ba5d68fcbc3e912e">checkBitcastSrcVectorSize</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size, bool AllowTruncate)</td></tr>
<tr class="separator:a7edcca585a58dc42ba5d68fcbc3e912e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aaf80606aacd8b3128f1fa1805c6f88"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1aaf80606aacd8b3128f1fa1805c6f88">getAltBitOpcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode)</td></tr>
<tr class="separator:a1aaf80606aacd8b3128f1fa1805c6f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac445550f60946bb0bcb26733d7bfbbf8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac445550f60946bb0bcb26733d7bfbbf8">adjustBitcastSrcVectorSSE1</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>)</td></tr>
<tr class="separator:ac445550f60946bb0bcb26733d7bfbbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8ea24c55ea399c7b818fcb67887f27"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9b8ea24c55ea399c7b818fcb67887f27">signExtendBitcastSrcVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> SExtVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>)</td></tr>
<tr class="separator:a9b8ea24c55ea399c7b818fcb67887f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac600ed8b11d7808711e809cfb7963089"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac600ed8b11d7808711e809cfb7963089">combineBitcastvxi1</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ac600ed8b11d7808711e809cfb7963089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51b13f3d4866613aac6907835f51f83"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa51b13f3d4866613aac6907835f51f83">combinevXi1ConstantToInteger</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa51b13f3d4866613aac6907835f51f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd495ab23d43ebbe7e2d167103d8991"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1bd495ab23d43ebbe7e2d167103d8991">combineCastedMaskArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1bd495ab23d43ebbe7e2d167103d8991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71a49469d7d437afe471a050139f094f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a71a49469d7d437afe471a050139f094f">createMMXBuildVector</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a71a49469d7d437afe471a050139f094f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91af6d185abeeec45c8905fc69a04c9a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a91af6d185abeeec45c8905fc69a04c9a">combineBitcastToBoolVector</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a91af6d185abeeec45c8905fc69a04c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bca5f0c0254fc2b2707fe8b6e5677d3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1bca5f0c0254fc2b2707fe8b6e5677d3">combineBitcast</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1bca5f0c0254fc2b2707fe8b6e5677d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60e9136a31f4054b79740f601cba282"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab60e9136a31f4054b79740f601cba282">detectExtMul</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#ae0f503db91504a3f3440ab81260e4134">Mul</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op1)</td></tr>
<tr class="separator:ab60e9136a31f4054b79740f601cba282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95bcf95fcfc5d82d24423018024641e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af95bcf95fcfc5d82d24423018024641e">detectZextAbsDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Abs, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op1)</td></tr>
<tr class="separator:af95bcf95fcfc5d82d24423018024641e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdfa1a0a4242f9dfe9591c6be92c0178"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abdfa1a0a4242f9dfe9591c6be92c0178">createVPDPBUSD</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;LogBias, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:abdfa1a0a4242f9dfe9591c6be92c0178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e32f779d033fe0757134346ba52aa2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a05e32f779d033fe0757134346ba52aa2">createPSADBW</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Zext0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Zext1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a05e32f779d033fe0757134346ba52aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2bbdc92f4c64587511d192d903ca743"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af2bbdc92f4c64587511d192d903ca743">combineMinMaxReduction</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extract, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af2bbdc92f4c64587511d192d903ca743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af72da135a7e8a925ffa9fbbb4ecf0b1f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af72da135a7e8a925ffa9fbbb4ecf0b1f">combinePredicateReduction</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extract, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af72da135a7e8a925ffa9fbbb4ecf0b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8389740010ccf99686a066f0bdc4dbdc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8389740010ccf99686a066f0bdc4dbdc">combineVPDPBUSDPattern</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extract, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a8389740010ccf99686a066f0bdc4dbdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3d86d724323d88d2fdf99d29d3de72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5c3d86d724323d88d2fdf99d29d3de72">combineBasicSADPattern</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extract, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5c3d86d724323d88d2fdf99d29d3de72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03737b8120e2ceffc57089d0510107c0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a03737b8120e2ceffc57089d0510107c0">combineExtractWithShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a03737b8120e2ceffc57089d0510107c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4f49aa2ba2c2cc5fee4f2a185e2d512"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad4f49aa2ba2c2cc5fee4f2a185e2d512">scalarizeExtEltFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *ExtElt, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad4f49aa2ba2c2cc5fee4f2a185e2d512"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extracting a scalar FP value from vector element 0 is free, so extract each operand first, then perform the math as a scalar op.  <a href="X86ISelLowering_8cpp.html#ad4f49aa2ba2c2cc5fee4f2a185e2d512">More...</a><br /></td></tr>
<tr class="separator:ad4f49aa2ba2c2cc5fee4f2a185e2d512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd51098a84aa870fd12ee3f5c31961af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acd51098a84aa870fd12ee3f5c31961af">combineArithReduction</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *ExtElt, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:acd51098a84aa870fd12ee3f5c31961af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to convert a vector reduction sequence composed of binops and shuffles into horizontal ops.  <a href="X86ISelLowering_8cpp.html#acd51098a84aa870fd12ee3f5c31961af">More...</a><br /></td></tr>
<tr class="separator:acd51098a84aa870fd12ee3f5c31961af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767fefc1593899bc23f0b03007b0bd76"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a767fefc1593899bc23f0b03007b0bd76">combineExtractVectorElt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a767fefc1593899bc23f0b03007b0bd76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect vector gather/scatter index generation and convert it from being a bunch of shuffles and extracts into a somewhat faster sequence.  <a href="X86ISelLowering_8cpp.html#a767fefc1593899bc23f0b03007b0bd76">More...</a><br /></td></tr>
<tr class="separator:a767fefc1593899bc23f0b03007b0bd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c5c088223e73d71c8971f218db7985"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a70c5c088223e73d71c8971f218db7985">combineToExtendBoolVectorInReg</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a70c5c088223e73d71c8971f218db7985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ef55e687abc3353fcaebe64d5d5fe6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a67ef55e687abc3353fcaebe64d5d5fe6">combineVSelectWithAllOnesOrZeros</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a67ef55e687abc3353fcaebe64d5d5fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a vector select has an operand that is -1 or 0, try to simplify the select to a bitwise logic operation.  <a href="X86ISelLowering_8cpp.html#a67ef55e687abc3353fcaebe64d5d5fe6">More...</a><br /></td></tr>
<tr class="separator:a67ef55e687abc3353fcaebe64d5d5fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb91475dc63be82f5f2b559356362fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9eb91475dc63be82f5f2b559356362fe">narrowVectorSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a9eb91475dc63be82f5f2b559356362fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">If both arms of a vector select are concatenated vectors, split the select, and concatenate the result to eliminate a wide (256-bit) vector instruction: vselect Cond, (concat T0, T1), (concat F0, F1) --&gt; concat (vselect (split Cond), T0, F0), (vselect (split Cond), T1, F1)  <a href="X86ISelLowering_8cpp.html#a9eb91475dc63be82f5f2b559356362fe">More...</a><br /></td></tr>
<tr class="separator:a9eb91475dc63be82f5f2b559356362fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab369cdaedeacf67b21fa9cd51084fbbc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab369cdaedeacf67b21fa9cd51084fbbc">combineSelectOfTwoConstants</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab369cdaedeacf67b21fa9cd51084fbbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03027dffa8f2c360eb300c0225ff270"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af03027dffa8f2c360eb300c0225ff270">combineVSelectToBLENDV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af03027dffa8f2c360eb300c0225ff270"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is a <em>dynamic</em> select (non-constant condition) and we can match this node with one of the variable blend instructions, restructure the condition so that blends can use the high (sign) bit of each element.  <a href="X86ISelLowering_8cpp.html#af03027dffa8f2c360eb300c0225ff270">More...</a><br /></td></tr>
<tr class="separator:af03027dffa8f2c360eb300c0225ff270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada799c570dd41ead38f73ba71244c2b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ada799c570dd41ead38f73ba71244c2b2">combineLogicBlendIntoConditionalNegate</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#aee863704a718e84acf61d9d9b6e01121">X</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#adcf0b87dbf114806b91551a8e03f074f">Y</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ada799c570dd41ead38f73ba71244c2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f89a7382459e34a2d36ad281210e6c3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1f89a7382459e34a2d36ad281210e6c3">combineSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a1f89a7382459e34a2d36ad281210e6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on SELECT and VSELECT nodes.  <a href="X86ISelLowering_8cpp.html#a1f89a7382459e34a2d36ad281210e6c3">More...</a><br /></td></tr>
<tr class="separator:a1f89a7382459e34a2d36ad281210e6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04305481c55013e51ce9e5d4b1bba71"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad04305481c55013e51ce9e5d4b1bba71">combineSetCCAtomicArith</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cmp, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad04305481c55013e51ce9e5d4b1bba71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine: (brcond/cmov/setcc .., (cmp (atomic_load_add x, 1), 0), COND_S) to: (brcond/cmov/setcc .., (LADD x, 1), COND_LE) i.e., reusing the EFLAGS produced by the LOCKed instruction.  <a href="X86ISelLowering_8cpp.html#ad04305481c55013e51ce9e5d4b1bba71">More...</a><br /></td></tr>
<tr class="separator:ad04305481c55013e51ce9e5d4b1bba71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0870a92dd3a0e71116be6fa3f545fe90"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0870a92dd3a0e71116be6fa3f545fe90">checkBoolTestSetCCCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cmp, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="separator:a0870a92dd3a0e71116be6fa3f545fe90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7877081a6d6934a224f09a048611ecf1"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7877081a6d6934a224f09a048611ecf1">checkBoolTestAndOrSetCCCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC0, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Flags, bool &amp;isAnd)</td></tr>
<tr class="memdesc:a7877081a6d6934a224f09a048611ecf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether Cond is an AND/OR of SETCCs off of the same EFLAGS.  <a href="X86ISelLowering_8cpp.html#a7877081a6d6934a224f09a048611ecf1">More...</a><br /></td></tr>
<tr class="separator:a7877081a6d6934a224f09a048611ecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e4d757dd734397239791b2cbb221c7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a16e4d757dd734397239791b2cbb221c7">combineCarryThroughADD</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EFLAGS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a16e4d757dd734397239791b2cbb221c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19158530c7e8bd08610180be814ec9b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a19158530c7e8bd08610180be814ec9b1">combinePTESTCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EFLAGS, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a19158530c7e8bd08610180be814ec9b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are inverting an PTEST/TESTP operand, attempt to adjust the CC to avoid the inversion.  <a href="X86ISelLowering_8cpp.html#a19158530c7e8bd08610180be814ec9b1">More...</a><br /></td></tr>
<tr class="separator:a19158530c7e8bd08610180be814ec9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeaf659e662150ed5f19eb4c9d7cbbb0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adeaf659e662150ed5f19eb4c9d7cbbb0">combineSetCCMOVMSK</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EFLAGS, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:adeaf659e662150ed5f19eb4c9d7cbbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c9c209da3343a53634739b86ba6f3c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad0c9c209da3343a53634739b86ba6f3c">combineSetCCEFLAGS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EFLAGS, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad0c9c209da3343a53634739b86ba6f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize an EFLAGS definition used according to the condition code <code>CC</code> into a simpler EFLAGS value, potentially returning a new <code>CC</code> and replacing uses of chain values.  <a href="X86ISelLowering_8cpp.html#ad0c9c209da3343a53634739b86ba6f3c">More...</a><br /></td></tr>
<tr class="separator:ad0c9c209da3343a53634739b86ba6f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fb4a30e359345f1f6c967488cd37ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af0fb4a30e359345f1f6c967488cd37ab">combineCMov</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af0fb4a30e359345f1f6c967488cd37ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize X86ISD::CMOV [LHS, RHS, CONDCODE (e.g. X86::COND_NE), CONDVAL].  <a href="X86ISelLowering_8cpp.html#af0fb4a30e359345f1f6c967488cd37ab">More...</a><br /></td></tr>
<tr class="separator:af0fb4a30e359345f1f6c967488cd37ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b3ac6067f94151d39d197391477436"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a63b3ac6067f94151d39d197391477436">canReduceVMulWidth</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a> &amp;<a class="el" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>)</td></tr>
<tr class="separator:a63b3ac6067f94151d39d197391477436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad659e7d2c3d6db4f140708fa4bab2c0c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad659e7d2c3d6db4f140708fa4bab2c0c">reduceVMULWidth</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad659e7d2c3d6db4f140708fa4bab2c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">When the operands of vector mul are extended from smaller size values, like i8 and i16, the type of mul may be shrinked to generate more efficient code.  <a href="X86ISelLowering_8cpp.html#ad659e7d2c3d6db4f140708fa4bab2c0c">More...</a><br /></td></tr>
<tr class="separator:ad659e7d2c3d6db4f140708fa4bab2c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d1a07dd050cf248b97dd2600317e75"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac5d1a07dd050cf248b97dd2600317e75">combineMulSpecial</a> (<a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> MulAmt, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>)</td></tr>
<tr class="separator:ac5d1a07dd050cf248b97dd2600317e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad45d068f13981c68189ca44f32a3acbe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad45d068f13981c68189ca44f32a3acbe">combineMulToPMADDWD</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad45d068f13981c68189ca44f32a3acbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d30f3c91242fb3e8764ff09b317af9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab3d30f3c91242fb3e8764ff09b317af9">combineMulToPMULDQ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ab3d30f3c91242fb3e8764ff09b317af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc36484c228b0ce9652f549d04ae4e6e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adc36484c228b0ce9652f549d04ae4e6e">combineMul</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:adc36484c228b0ce9652f549d04ae4e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073b2048f1a52307295f0e5e21bcefce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a073b2048f1a52307295f0e5e21bcefce">combineShiftToPMULH</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a073b2048f1a52307295f0e5e21bcefce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e5117c8e5760d7c4007ab90f1d86bd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af8e5117c8e5760d7c4007ab90f1d86bd">combineShiftLeft</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af8e5117c8e5760d7c4007ab90f1d86bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925ab60e01665e8956b384fb79d7491c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a925ab60e01665e8956b384fb79d7491c">combineShiftRightArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a925ab60e01665e8956b384fb79d7491c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b92776e41d73c3b5d4f1c5712f212c7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0b92776e41d73c3b5d4f1c5712f212c7">combineShiftRightLogical</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a0b92776e41d73c3b5d4f1c5712f212c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af366ca9511826f13c9d2e4494be70cd9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af366ca9511826f13c9d2e4494be70cd9">combineHorizOpWithShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af366ca9511826f13c9d2e4494be70cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533da4363391fd2771229d01ac431230"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a533da4363391fd2771229d01ac431230">combineVectorPack</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a533da4363391fd2771229d01ac431230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65b165a9908b7b67d1bb6d3b93e8fd4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae65b165a9908b7b67d1bb6d3b93e8fd4">combineVectorHADDSUB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae65b165a9908b7b67d1bb6d3b93e8fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66295c004fc51403028ea1933b66642a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a66295c004fc51403028ea1933b66642a">combineVectorShiftVar</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a66295c004fc51403028ea1933b66642a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb154334e7a7daa07012c210ddd77bc4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afb154334e7a7daa07012c210ddd77bc4">combineVectorShiftImm</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:afb154334e7a7daa07012c210ddd77bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611e5eca9f470030689ec3f7d71c8e20"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a611e5eca9f470030689ec3f7d71c8e20">combineVectorInsert</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a611e5eca9f470030689ec3f7d71c8e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672f8f5fb89a9c2758df02f8e2d1e263"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a672f8f5fb89a9c2758df02f8e2d1e263">combineCompareEqual</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a672f8f5fb89a9c2758df02f8e2d1e263"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recognize the distinctive (AND (setcc ...) (setcc ..)) where both setccs reference the same FP CMP, and rewrite for CMPEQSS and friends.  <a href="X86ISelLowering_8cpp.html#a672f8f5fb89a9c2758df02f8e2d1e263">More...</a><br /></td></tr>
<tr class="separator:a672f8f5fb89a9c2758df02f8e2d1e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa581f136104dab3ed3a4c0ad153a67c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afa581f136104dab3ed3a4c0ad153a67c">combineAndNotIntoANDNP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:afa581f136104dab3ed3a4c0ad153a67c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to fold: (and (xor X, -1), Y) -&gt; (andnp X, Y).  <a href="X86ISelLowering_8cpp.html#afa581f136104dab3ed3a4c0ad153a67c">More...</a><br /></td></tr>
<tr class="separator:afa581f136104dab3ed3a4c0ad153a67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4149392e82922475c1b566db35e3c8b8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4149392e82922475c1b566db35e3c8b8">combineAndShuffleNot</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4149392e82922475c1b566db35e3c8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to fold: and (vector_shuffle&lt;Z,...,Z&gt; (insert_vector_elt undef, (xor X, -1), Z), undef), Y -&gt; andnp (vector_shuffle&lt;Z,...,Z&gt; (insert_vector_elt undef, X, Z), undef), Y.  <a href="X86ISelLowering_8cpp.html#a4149392e82922475c1b566db35e3c8b8">More...</a><br /></td></tr>
<tr class="separator:a4149392e82922475c1b566db35e3c8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb22d51826b89719de4bffb5d5cf3226"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afb22d51826b89719de4bffb5d5cf3226">PromoteMaskArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Depth)</td></tr>
<tr class="separator:afb22d51826b89719de4bffb5d5cf3226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b40faaeef05c70d34f317c548e38c14"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7b40faaeef05c70d34f317c548e38c14">PromoteMaskArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7b40faaeef05c70d34f317c548e38c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa658a1c7327a6cc2990c545e936b40d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa658a1c7327a6cc2990c545e936b40d2">convertIntLogicToFPLogicOpcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode)</td></tr>
<tr class="separator:aa658a1c7327a6cc2990c545e936b40d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cfe8d9a58f901933680033c4e04a39a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7cfe8d9a58f901933680033c4e04a39a">convertIntLogicToFPLogic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a7cfe8d9a58f901933680033c4e04a39a"><td class="mdescLeft">&#160;</td><td class="mdescRight">If both input operands of a logic op are being cast from floating-point types or FP compares, try to convert this into a floating-point logic node to avoid unnecessary moves from SSE to integer registers.  <a href="X86ISelLowering_8cpp.html#a7cfe8d9a58f901933680033c4e04a39a">More...</a><br /></td></tr>
<tr class="separator:a7cfe8d9a58f901933680033c4e04a39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af895f9bfb12bd8b99a9633035fd3588c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af895f9bfb12bd8b99a9633035fd3588c">combineBitOpWithMOVMSK</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af895f9bfb12bd8b99a9633035fd3588c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eed67e22eda540e76f2c73c0530fc8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1eed67e22eda540e76f2c73c0530fc8a">combineBitOpWithShift</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1eed67e22eda540e76f2c73c0530fc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa27af54b7ba8fa7ee30cc6d7f729207"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaa27af54b7ba8fa7ee30cc6d7f729207">combineAndMaskToShift</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aaa27af54b7ba8fa7ee30cc6d7f729207"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is a zero/all-bits result that is bitwise-anded with a low bits mask.  <a href="X86ISelLowering_8cpp.html#aaa27af54b7ba8fa7ee30cc6d7f729207">More...</a><br /></td></tr>
<tr class="separator:aaa27af54b7ba8fa7ee30cc6d7f729207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9857fae8de3da5730d5b06aca182624"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae9857fae8de3da5730d5b06aca182624">getIndexFromUnindexedLoad</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *Ld)</td></tr>
<tr class="separator:ae9857fae8de3da5730d5b06aca182624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fcce77c24f1d3552f7251b1988ec310"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4fcce77c24f1d3552f7251b1988ec310">hasBZHI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:a4fcce77c24f1d3552f7251b1988ec310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02541afb885f658a4f9ed304ba4bb5e9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a02541afb885f658a4f9ed304ba4bb5e9">combineAndLoadToBZHI</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a02541afb885f658a4f9ed304ba4bb5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa701b28d5848c3250994e2e03a2dab97"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa701b28d5848c3250994e2e03a2dab97">combineScalarAndWithMaskSetcc</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa701b28d5848c3250994e2e03a2dab97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c12f91ece9d610376d4655adfe7cd53"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4c12f91ece9d610376d4655adfe7cd53">getBMIMatchingOp</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> OpMustEq, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Depth)</td></tr>
<tr class="separator:a4c12f91ece9d610376d4655adfe7cd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d33df2c00851a783858052d263c2546"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1d33df2c00851a783858052d263c2546">combineBMILogicOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1d33df2c00851a783858052d263c2546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e686ca7b81dbf342b3af2d4e23149e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a61e686ca7b81dbf342b3af2d4e23149e">combineAnd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a61e686ca7b81dbf342b3af2d4e23149e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae496219dc340f230b978a5f5224fe44c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae496219dc340f230b978a5f5224fe44c">canonicalizeBitSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae496219dc340f230b978a5f5224fe44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f930a0afc6b50e6351d21d012b724d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a01f930a0afc6b50e6351d21d012b724d">matchLogicBlend</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="Hello_8cpp.html#aee863704a718e84acf61d9d9b6e01121">X</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="Hello_8cpp.html#adcf0b87dbf114806b91551a8e03f074f">Y</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Mask)</td></tr>
<tr class="separator:a01f930a0afc6b50e6351d21d012b724d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea9583e4c11a0ac281f409a27f50c01"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6ea9583e4c11a0ac281f409a27f50c01">combineLogicBlendIntoPBLENDV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a6ea9583e4c11a0ac281f409a27f50c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611391ccebf150b7064f586835d388d3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a611391ccebf150b7064f586835d388d3">lowerX86CmpEqZeroToCtlzSrl</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a611391ccebf150b7064f586835d388d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a027102ec674270eecc2a1a6ec8588e44"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a027102ec674270eecc2a1a6ec8588e44">combineOrCmpEqZeroToCtlzSrl</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a027102ec674270eecc2a1a6ec8588e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a3356be1e0bc8db5a2e2e5d8e6d7b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a70a3356be1e0bc8db5a2e2e5d8e6d7b1">foldMaskedMergeImpl</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> And0_L, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> And0_R, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> And1_L, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> And1_R, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a70a3356be1e0bc8db5a2e2e5d8e6d7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91c2a3b14c738c31113158a698e0324"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af91c2a3b14c738c31113158a698e0324">foldMaskedMerge</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:af91c2a3b14c738c31113158a698e0324"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold "masked merge" expressions like <code>(m &amp; x) | (~m &amp; y)</code> into the equivalent <code>((x ^ y) &amp; m) ^ y)</code> pattern.  <a href="X86ISelLowering_8cpp.html#af91c2a3b14c738c31113158a698e0324">More...</a><br /></td></tr>
<tr class="separator:af91c2a3b14c738c31113158a698e0324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064060d88e13e0fe28415d9bb1683b4f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a064060d88e13e0fe28415d9bb1683b4f">combineAddOrSubToADCOrSBB</a> (bool IsSub, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#aee863704a718e84acf61d9d9b6e01121">X</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#adcf0b87dbf114806b91551a8e03f074f">Y</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, bool ZeroSecondOpOnly=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:a064060d88e13e0fe28415d9bb1683b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is an add or subtract where one operand is produced by a cmp+setcc, then try to convert it to an ADC or SBB.  <a href="X86ISelLowering_8cpp.html#a064060d88e13e0fe28415d9bb1683b4f">More...</a><br /></td></tr>
<tr class="separator:a064060d88e13e0fe28415d9bb1683b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d42ba523401f0a73409eade106879b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a44d42ba523401f0a73409eade106879b">combineAddOrSubToADCOrSBB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a44d42ba523401f0a73409eade106879b"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is an add or subtract where one operand is produced by a cmp+setcc, then try to convert it to an ADC or SBB.  <a href="X86ISelLowering_8cpp.html#a44d42ba523401f0a73409eade106879b">More...</a><br /></td></tr>
<tr class="separator:a44d42ba523401f0a73409eade106879b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ff8e0a240cf80ff42fcb1a6c796b33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81ff8e0a240cf80ff42fcb1a6c796b33">combineOr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a81ff8e0a240cf80ff42fcb1a6c796b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974687eecfd14705774360c10e1c731a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a974687eecfd14705774360c10e1c731a">foldXorTruncShiftIntoCmp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a974687eecfd14705774360c10e1c731a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to turn tests against the signbit in the form of: XOR(TRUNCATE(SRL(X, size(X)-1)), 1) into: SETGT(X, -1)  <a href="X86ISelLowering_8cpp.html#a974687eecfd14705774360c10e1c731a">More...</a><br /></td></tr>
<tr class="separator:a974687eecfd14705774360c10e1c731a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f80d4b8b70f58b247193379a39d5541"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4f80d4b8b70f58b247193379a39d5541">foldVectorXorShiftIntoCmp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4f80d4b8b70f58b247193379a39d5541"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: pcmpgt X, -1.  <a href="X86ISelLowering_8cpp.html#a4f80d4b8b70f58b247193379a39d5541">More...</a><br /></td></tr>
<tr class="separator:a4f80d4b8b70f58b247193379a39d5541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27661a31d59b1d509386b1269369c62"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab27661a31d59b1d509386b1269369c62">detectUSatPattern</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>)</td></tr>
<tr class="memdesc:ab27661a31d59b1d509386b1269369c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect patterns of truncation with unsigned saturation:  <a href="X86ISelLowering_8cpp.html#ab27661a31d59b1d509386b1269369c62">More...</a><br /></td></tr>
<tr class="separator:ab27661a31d59b1d509386b1269369c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f138356acaefc8e95c039faf25e07d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a79f138356acaefc8e95c039faf25e07d">detectSSatPattern</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, bool MatchPackUS=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:a79f138356acaefc8e95c039faf25e07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect patterns of truncation with signed saturation: (truncate (smin ((smax (x, signed_min_of_dest_type)), signed_max_of_dest_type)) to dest_type) or: (truncate (smax ((smin (x, signed_max_of_dest_type)), signed_min_of_dest_type)) to dest_type).  <a href="X86ISelLowering_8cpp.html#a79f138356acaefc8e95c039faf25e07d">More...</a><br /></td></tr>
<tr class="separator:a79f138356acaefc8e95c039faf25e07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa67e6dbc4f25b155ae19303e76819f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afa67e6dbc4f25b155ae19303e76819f6">combineTruncateWithSat</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:afa67e6dbc4f25b155ae19303e76819f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fec4bf66e4b8b691fefa30e6db8dfd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a57fec4bf66e4b8b691fefa30e6db8dfd">detectAVGPattern</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>)</td></tr>
<tr class="memdesc:a57fec4bf66e4b8b691fefa30e6db8dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function detects the AVG pattern between vectors of unsigned i8/i16, which is c = (a + b + 1) / 2, and replace this operation with the efficient ISD::AVGCEILU (AVG) instruction.  <a href="X86ISelLowering_8cpp.html#a57fec4bf66e4b8b691fefa30e6db8dfd">More...</a><br /></td></tr>
<tr class="separator:a57fec4bf66e4b8b691fefa30e6db8dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae2bbddcc95cdf14669ea9eb8a2026e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7ae2bbddcc95cdf14669ea9eb8a2026e">combineLoad</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7ae2bbddcc95cdf14669ea9eb8a2026e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1ee0c3600d3982d5dcb722f8079ebd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afe1ee0c3600d3982d5dcb722f8079ebd">getOneTrueElt</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="memdesc:afe1ee0c3600d3982d5dcb722f8079ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">If V is a build vector of boolean constants and exactly one of those constants is true, return the operand index of that true element.  <a href="X86ISelLowering_8cpp.html#afe1ee0c3600d3982d5dcb722f8079ebd">More...</a><br /></td></tr>
<tr class="separator:afe1ee0c3600d3982d5dcb722f8079ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7458c4c1d0b716494b03ba16ee86ad2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab7458c4c1d0b716494b03ba16ee86ad2">getParamsForOneTrueMaskedElt</a> (<a class="el" href="classllvm_1_1MaskedLoadStoreSDNode.html">MaskedLoadStoreSDNode</a> *MaskedOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="structllvm_1_1Align.html">Align</a> &amp;Alignment, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</td></tr>
<tr class="memdesc:ab7458c4c1d0b716494b03ba16ee86ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a masked memory load/store operation, return true if it has one mask bit set.  <a href="X86ISelLowering_8cpp.html#ab7458c4c1d0b716494b03ba16ee86ad2">More...</a><br /></td></tr>
<tr class="separator:ab7458c4c1d0b716494b03ba16ee86ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53300f43eec34fc01f85c153445e4a37"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a53300f43eec34fc01f85c153445e4a37">reduceMaskedLoadToScalarLoad</a> (<a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *ML, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a53300f43eec34fc01f85c153445e4a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">If exactly one element of the mask is set for a non-extending masked load, it is a scalar load and vector insert.  <a href="X86ISelLowering_8cpp.html#a53300f43eec34fc01f85c153445e4a37">More...</a><br /></td></tr>
<tr class="separator:a53300f43eec34fc01f85c153445e4a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a2b06cd0043981c801d852ace83fded"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2a2b06cd0043981c801d852ace83fded">combineMaskedLoadConstantMask</a> (<a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *ML, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a2a2b06cd0043981c801d852ace83fded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6a2af7640ee8f9e66287e024d0f6b8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4a6a2af7640ee8f9e66287e024d0f6b8">combineMaskedLoad</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a4a6a2af7640ee8f9e66287e024d0f6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa649493d03967e1898ad4354759d89f7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa649493d03967e1898ad4354759d89f7">reduceMaskedStoreToScalarStore</a> (<a class="el" href="classllvm_1_1MaskedStoreSDNode.html">MaskedStoreSDNode</a> *MS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aa649493d03967e1898ad4354759d89f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">If exactly one element of the mask is set for a non-truncating masked store, it is a vector extract and scalar store.  <a href="X86ISelLowering_8cpp.html#aa649493d03967e1898ad4354759d89f7">More...</a><br /></td></tr>
<tr class="separator:aa649493d03967e1898ad4354759d89f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f727169247a0359f485216a83265ac"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a44f727169247a0359f485216a83265ac">combineMaskedStore</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a44f727169247a0359f485216a83265ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af261a4d5db2bd80f9ef23aaf7a6caef7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af261a4d5db2bd80f9ef23aaf7a6caef7">combineStore</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af261a4d5db2bd80f9ef23aaf7a6caef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac1db32c7172ebb71d45a6ece209b53"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9ac1db32c7172ebb71d45a6ece209b53">combineVEXTRACT_STORE</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a9ac1db32c7172ebb71d45a6ece209b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e0fe7139acc133abb4e80ac6b1be35"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad2e0fe7139acc133abb4e80ac6b1be35">isHorizontalBinOp</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HOpcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, bool IsCommutative, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;PostShuffleMask)</td></tr>
<tr class="memdesc:ad2e0fe7139acc133abb4e80ac6b1be35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 'true' if this vector operation is "horizontal" and return the operands for the horizontal operation in LHS and RHS.  <a href="X86ISelLowering_8cpp.html#ad2e0fe7139acc133abb4e80ac6b1be35">More...</a><br /></td></tr>
<tr class="separator:ad2e0fe7139acc133abb4e80ac6b1be35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af5f6d50f3be3168a1d91d056c78c8c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7af5f6d50f3be3168a1d91d056c78c8c">combineToHorizontalAddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7af5f6d50f3be3168a1d91d056c78c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a699ff4d2df76812431793394bf85a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a63a699ff4d2df76812431793394bf85a">combineFMulcFCMulc</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a63a699ff4d2df76812431793394bf85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae222abd7ba47c29a86fc6be7f3dd02fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae222abd7ba47c29a86fc6be7f3dd02fb">combineFaddCFmul</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae222abd7ba47c29a86fc6be7f3dd02fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7dca9dde4468bf201a9020ffb66e8b7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae7dca9dde4468bf201a9020ffb66e8b7">combineFaddFsub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ae7dca9dde4468bf201a9020ffb66e8b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on floating-point adds/subs.  <a href="X86ISelLowering_8cpp.html#ae7dca9dde4468bf201a9020ffb66e8b7">More...</a><br /></td></tr>
<tr class="separator:ae7dca9dde4468bf201a9020ffb66e8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b7af58bc3486a7e1a872337cee003f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a68b7af58bc3486a7e1a872337cee003f">combineTruncatedArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>)</td></tr>
<tr class="memdesc:a68b7af58bc3486a7e1a872337cee003f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to pre-truncate inputs to arithmetic ops if it will simplify the codegen.  <a href="X86ISelLowering_8cpp.html#a68b7af58bc3486a7e1a872337cee003f">More...</a><br /></td></tr>
<tr class="separator:a68b7af58bc3486a7e1a872337cee003f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddd567e5762eeb397e425a84620e346"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0ddd567e5762eeb397e425a84620e346">combineVectorTruncationWithPACKUS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a0ddd567e5762eeb397e425a84620e346"><td class="mdescLeft">&#160;</td><td class="mdescRight">Truncate using ISD::AND mask and X86ISD::PACKUS.  <a href="X86ISelLowering_8cpp.html#a0ddd567e5762eeb397e425a84620e346">More...</a><br /></td></tr>
<tr class="separator:a0ddd567e5762eeb397e425a84620e346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ca5b0f51d22d2078e6daa567deeaff"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1ca5b0f51d22d2078e6daa567deeaff">combineVectorTruncationWithPACKSS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae1ca5b0f51d22d2078e6daa567deeaff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Truncate a group of v4i32 into v8i16 using X86ISD::PACKSS.  <a href="X86ISelLowering_8cpp.html#ae1ca5b0f51d22d2078e6daa567deeaff">More...</a><br /></td></tr>
<tr class="separator:ae1ca5b0f51d22d2078e6daa567deeaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc8eddd0e9ef527e6f3c0aa7bd93005"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0dc8eddd0e9ef527e6f3c0aa7bd93005">combineVectorTruncation</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a0dc8eddd0e9ef527e6f3c0aa7bd93005"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function transforms truncation from vXi32/vXi64 to vXi8/vXi16 into X86ISD::PACKUS/X86ISD::PACKSS operations.  <a href="X86ISelLowering_8cpp.html#a0dc8eddd0e9ef527e6f3c0aa7bd93005">More...</a><br /></td></tr>
<tr class="separator:a0dc8eddd0e9ef527e6f3c0aa7bd93005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d0f0662103e4fe43aa7eb830f69e4d0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4d0f0662103e4fe43aa7eb830f69e4d0">combineVectorSignBitsTruncation</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4d0f0662103e4fe43aa7eb830f69e4d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function transforms vector truncation of 'extended sign-bits' or 'extended zero-bits' values.  <a href="X86ISelLowering_8cpp.html#a4d0f0662103e4fe43aa7eb830f69e4d0">More...</a><br /></td></tr>
<tr class="separator:a4d0f0662103e4fe43aa7eb830f69e4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa226cd70fb4a0c7e597d6455601d5b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5aa226cd70fb4a0c7e597d6455601d5b">combinePMULH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5aa226cd70fb4a0c7e597d6455601d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0841165650bd49aa4995c4dfa3fdf650"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0841165650bd49aa4995c4dfa3fdf650">detectPMADDUBSW</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>)</td></tr>
<tr class="separator:a0841165650bd49aa4995c4dfa3fdf650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e707b863a71852badbab7870597d8f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1e707b863a71852badbab7870597d8f">combineTruncate</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae1e707b863a71852badbab7870597d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f59ac6b0a55fb1b92f4b3bfd5ce327"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a45f59ac6b0a55fb1b92f4b3bfd5ce327">combineVTRUNC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a45f59ac6b0a55fb1b92f4b3bfd5ce327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37f06b796addd745c44af4546b84fe76"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a37f06b796addd745c44af4546b84fe76">isFNEG</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Depth=0)</td></tr>
<tr class="memdesc:a37f06b796addd745c44af4546b84fe76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the negated value if the node <code>N</code> flips sign of FP value.  <a href="X86ISelLowering_8cpp.html#a37f06b796addd745c44af4546b84fe76">More...</a><br /></td></tr>
<tr class="separator:a37f06b796addd745c44af4546b84fe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e5f8ab839a765abf68ec20251c549f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a49e5f8ab839a765abf68ec20251c549f">negateFMAOpcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, bool NegMul, bool NegAcc, bool NegRes)</td></tr>
<tr class="separator:a49e5f8ab839a765abf68ec20251c549f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a388b8e71542c8223c73a0d99691c71"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7a388b8e71542c8223c73a0d99691c71">combineFneg</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a7a388b8e71542c8223c73a0d99691c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on floating point negations.  <a href="X86ISelLowering_8cpp.html#a7a388b8e71542c8223c73a0d99691c71">More...</a><br /></td></tr>
<tr class="separator:a7a388b8e71542c8223c73a0d99691c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65c843e4780db206567b16085cb229a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa65c843e4780db206567b16085cb229a">lowerX86FPLogicOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa65c843e4780db206567b16085cb229a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb73c9adac12d432923cc883aa607798"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adb73c9adac12d432923cc883aa607798">foldXor1SetCC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:adb73c9adac12d432923cc883aa607798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold a xor(setcc cond, val), 1 --&gt; setcc (inverted(cond), val)  <a href="X86ISelLowering_8cpp.html#adb73c9adac12d432923cc883aa607798">More...</a><br /></td></tr>
<tr class="separator:adb73c9adac12d432923cc883aa607798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c370d762b14da77f453c98b738a000"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a08c370d762b14da77f453c98b738a000">combineXorSubCTLZ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a08c370d762b14da77f453c98b738a000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321df2422ee45cfd96e738928fb178f7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a321df2422ee45cfd96e738928fb178f7">combineXor</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a321df2422ee45cfd96e738928fb178f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e0d5fc4a01d9f412064a5448052330"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af0e0d5fc4a01d9f412064a5448052330">combineBEXTR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af0e0d5fc4a01d9f412064a5448052330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91b7f4570acc6bfdb6c81fd33d0c57a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac91b7f4570acc6bfdb6c81fd33d0c57a">isNullFPScalarOrVectorConst</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:ac91b7f4570acc6bfdb6c81fd33d0c57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ae114d2f55d00d9ab5a397e0de0298"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a09ae114d2f55d00d9ab5a397e0de0298">getNullFPConstForNullVal</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a09ae114d2f55d00d9ab5a397e0de0298"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a value is a scalar FP zero or a vector FP zero (potentially including undefined elements), return a zero constant that may be used to fold away that value.  <a href="X86ISelLowering_8cpp.html#a09ae114d2f55d00d9ab5a397e0de0298">More...</a><br /></td></tr>
<tr class="separator:a09ae114d2f55d00d9ab5a397e0de0298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d54706296d70148335f0f4ff621028"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a24d54706296d70148335f0f4ff621028">combineFAndFNotToFAndn</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a24d54706296d70148335f0f4ff621028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ff7bc42bf5767e31a54339e89ce713"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1ff7bc42bf5767e31a54339e89ce713">combineFAnd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ae1ff7bc42bf5767e31a54339e89ce713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on X86ISD::FAND nodes.  <a href="X86ISelLowering_8cpp.html#ae1ff7bc42bf5767e31a54339e89ce713">More...</a><br /></td></tr>
<tr class="separator:ae1ff7bc42bf5767e31a54339e89ce713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fea2dc458fb3a17821239b8383d26ad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6fea2dc458fb3a17821239b8383d26ad">combineFAndn</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a6fea2dc458fb3a17821239b8383d26ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on X86ISD::FANDN nodes.  <a href="X86ISelLowering_8cpp.html#a6fea2dc458fb3a17821239b8383d26ad">More...</a><br /></td></tr>
<tr class="separator:a6fea2dc458fb3a17821239b8383d26ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e81e46aed86f26e5183c666e5dd1b06"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7e81e46aed86f26e5183c666e5dd1b06">combineFOr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a7e81e46aed86f26e5183c666e5dd1b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on X86ISD::FOR and X86ISD::FXOR nodes.  <a href="X86ISelLowering_8cpp.html#a7e81e46aed86f26e5183c666e5dd1b06">More...</a><br /></td></tr>
<tr class="separator:a7e81e46aed86f26e5183c666e5dd1b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81efb38c390b38633dbdb3e877a15a84"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81efb38c390b38633dbdb3e877a15a84">combineFMinFMax</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a81efb38c390b38633dbdb3e877a15a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on X86ISD::FMIN and X86ISD::FMAX nodes.  <a href="X86ISelLowering_8cpp.html#a81efb38c390b38633dbdb3e877a15a84">More...</a><br /></td></tr>
<tr class="separator:a81efb38c390b38633dbdb3e877a15a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1e500fbed9b5849bfd76724ccf3825"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aba1e500fbed9b5849bfd76724ccf3825">combineFMinNumFMaxNum</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aba1e500fbed9b5849bfd76724ccf3825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0185d63d243a248f5bc69dfc943c88a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae0185d63d243a248f5bc69dfc943c88a">combineX86INT_TO_FP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:ae0185d63d243a248f5bc69dfc943c88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69c29dade9c2c83e9928f92e0e6452f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a69c29dade9c2c83e9928f92e0e6452f0">combineCVTP2I_CVTTP2I</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a69c29dade9c2c83e9928f92e0e6452f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0285b9eb9c4a75abb42c7cf0ef0154f1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0285b9eb9c4a75abb42c7cf0ef0154f1">combineAndnp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a0285b9eb9c4a75abb42c7cf0ef0154f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on X86ISD::ANDNP nodes.  <a href="X86ISelLowering_8cpp.html#a0285b9eb9c4a75abb42c7cf0ef0154f1">More...</a><br /></td></tr>
<tr class="separator:a0285b9eb9c4a75abb42c7cf0ef0154f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab7e380356e4b22d23f87fa2f45daf9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afab7e380356e4b22d23f87fa2f45daf9">combineBT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:afab7e380356e4b22d23f87fa2f45daf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a24cdc31f225e6b17b30c139085b064"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4a24cdc31f225e6b17b30c139085b064">combineCVTPH2PS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a4a24cdc31f225e6b17b30c139085b064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a68c559c415f60c321106514817aa4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a79a68c559c415f60c321106514817aa4">combineSextInRegCmov</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a79a68c559c415f60c321106514817aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cccf679aa7f34055f858474bf8bdcdf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0cccf679aa7f34055f858474bf8bdcdf">combineSignExtendInReg</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a0cccf679aa7f34055f858474bf8bdcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09b742a61238fda0b9ae7fc26cb86fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab09b742a61238fda0b9ae7fc26cb86fe">promoteExtBeforeAdd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Ext, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ab09b742a61238fda0b9ae7fc26cb86fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">sext(add_nsw(x, C)) --&gt; add(sext(x), C_sext) zext(add_nuw(x, C)) --&gt; add(zext(x), C_zext) Promoting a sign/zero extension ahead of a no overflow 'add' exposes opportunities to combine math ops, use an LEA, or use a complex addressing mode.  <a href="X86ISelLowering_8cpp.html#ab09b742a61238fda0b9ae7fc26cb86fe">More...</a><br /></td></tr>
<tr class="separator:ab09b742a61238fda0b9ae7fc26cb86fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab039512652c2e46b69e54b91ba5d0dc3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab039512652c2e46b69e54b91ba5d0dc3">combineToExtendCMOV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extend, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab039512652c2e46b69e54b91ba5d0dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2800cb88996291ed1676f5899997ebe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad2800cb88996291ed1676f5899997ebe">combineExtSetcc</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad2800cb88996291ed1676f5899997ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c52d56e60df127f4f9a429a5455590"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad7c52d56e60df127f4f9a429a5455590">combineSext</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad7c52d56e60df127f4f9a429a5455590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dae5a29dc37de048a59e5bab5e30af2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8dae5a29dc37de048a59e5bab5e30af2">combineFMA</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a8dae5a29dc37de048a59e5bab5e30af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f13d1cf96cb32fba6d7ed4bd50ba5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af0f13d1cf96cb32fba6d7ed4bd50ba5f">combineFMADDSUB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:af0f13d1cf96cb32fba6d7ed4bd50ba5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108b26123f976ad2ab078287e4be83ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a108b26123f976ad2ab078287e4be83ef">combineZext</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a108b26123f976ad2ab078287e4be83ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c99a5ad2fefdb496ba998c9d87f4de"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1c99a5ad2fefdb496ba998c9d87f4de">isOrXorXorTree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#aee863704a718e84acf61d9d9b6e01121">X</a>, bool Root=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:ae1c99a5ad2fefdb496ba998c9d87f4de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recursive helper for <a class="el" href="X86ISelLowering_8cpp.html#a0da547f1eda117f83339750a71775bcd" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to see if we have a recognizable memcmp expansion.  <a href="X86ISelLowering_8cpp.html#ae1c99a5ad2fefdb496ba998c9d87f4de">More...</a><br /></td></tr>
<tr class="separator:ae1c99a5ad2fefdb496ba998c9d87f4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae36df91a6ca8d549a748193bdfd1faf1"><td class="memTemplParams" colspan="2">template&lt;typename F &gt; </td></tr>
<tr class="memitem:ae36df91a6ca8d549a748193bdfd1faf1"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae36df91a6ca8d549a748193bdfd1faf1">emitOrXorXorTree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="Hello_8cpp.html#aee863704a718e84acf61d9d9b6e01121">X</a>, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VecVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> CmpVT, bool HasPT, <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> SToV)</td></tr>
<tr class="memdesc:ae36df91a6ca8d549a748193bdfd1faf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recursive helper for <a class="el" href="X86ISelLowering_8cpp.html#a0da547f1eda117f83339750a71775bcd" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to emit the memcmp expansion.  <a href="X86ISelLowering_8cpp.html#ae36df91a6ca8d549a748193bdfd1faf1">More...</a><br /></td></tr>
<tr class="separator:ae36df91a6ca8d549a748193bdfd1faf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da547f1eda117f83339750a71775bcd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0da547f1eda117f83339750a71775bcd">combineVectorSizedSetCCEquality</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *SetCC, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a0da547f1eda117f83339750a71775bcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to map a 128-bit or larger integer comparison to vector instructions before type legalization splits it up into chunks.  <a href="X86ISelLowering_8cpp.html#a0da547f1eda117f83339750a71775bcd">More...</a><br /></td></tr>
<tr class="separator:a0da547f1eda117f83339750a71775bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67003b5b5e4881cd871c87e65a58e3aa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a67003b5b5e4881cd871c87e65a58e3aa">combineSetCC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a67003b5b5e4881cd871c87e65a58e3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a2c45af55afc1bf183cbafc577fd03"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab6a2c45af55afc1bf183cbafc577fd03">combineMOVMSK</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ab6a2c45af55afc1bf183cbafc577fd03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac285fbe04de627e70c57e4a69bac4fc1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac285fbe04de627e70c57e4a69bac4fc1">combineX86GatherScatter</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ac285fbe04de627e70c57e4a69bac4fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec58a8de03ca0c202e7acb69dace69a7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aec58a8de03ca0c202e7acb69dace69a7">rebuildGatherScatter</a> (<a class="el" href="classllvm_1_1MaskedGatherScatterSDNode.html">MaskedGatherScatterSDNode</a> *GorS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Scale, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aec58a8de03ca0c202e7acb69dace69a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a250b1e0899d6d01c60cb7af31cd2a2fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a250b1e0899d6d01c60cb7af31cd2a2fd">combineGatherScatter</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a250b1e0899d6d01c60cb7af31cd2a2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29aa650f73d0ffdd74d33e6d4fef173"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af29aa650f73d0ffdd74d33e6d4fef173">combineX86SetCC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af29aa650f73d0ffdd74d33e6d4fef173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd512b724e2c19c51591ff52531f8659"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afd512b724e2c19c51591ff52531f8659">combineBrCond</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:afd512b724e2c19c51591ff52531f8659"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize branch condition evaluation.  <a href="X86ISelLowering_8cpp.html#afd512b724e2c19c51591ff52531f8659">More...</a><br /></td></tr>
<tr class="separator:afd512b724e2c19c51591ff52531f8659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b7a43507d8f339f806b8d1c9f12f29"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a54b7a43507d8f339f806b8d1c9f12f29">combineVectorCompareAndMaskUnaryOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a54b7a43507d8f339f806b8d1c9f12f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cc720ee13ee570307048e7940784be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa2cc720ee13ee570307048e7940784be">combineToFPTruncExtElt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa2cc720ee13ee570307048e7940784be"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are converting a value to floating-point, try to replace scalar truncate of an extracted vector element with a bitcast.  <a href="X86ISelLowering_8cpp.html#aa2cc720ee13ee570307048e7940784be">More...</a><br /></td></tr>
<tr class="separator:aa2cc720ee13ee570307048e7940784be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e17548b90a1c18c6199a8f99c544dfc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2e17548b90a1c18c6199a8f99c544dfc">combineUIntToFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a2e17548b90a1c18c6199a8f99c544dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2022f78361af7995aebd0a398e0a67e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa2022f78361af7995aebd0a398e0a67e">combineSIntToFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa2022f78361af7995aebd0a398e0a67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49795f7ac26b96f40f4acfd51cc1c822"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a49795f7ac26b96f40f4acfd51cc1c822">needCarryOrOverflowFlag</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Flags)</td></tr>
<tr class="separator:a49795f7ac26b96f40f4acfd51cc1c822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e66d415d7d85df65edc042d54de8d6"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a23e66d415d7d85df65edc042d54de8d6">onlyZeroFlagUsed</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Flags)</td></tr>
<tr class="separator:a23e66d415d7d85df65edc042d54de8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f9742b28e2cf2d12ceea2175a7c7f8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a61f9742b28e2cf2d12ceea2175a7c7f8">combineCMP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a61f9742b28e2cf2d12ceea2175a7c7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f672a2671de3dd21131ca8ae8145ad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a90f672a2671de3dd21131ca8ae8145ad">combineX86AddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a90f672a2671de3dd21131ca8ae8145ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa13d4cd47426dbe430d65df73fbab44b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa13d4cd47426dbe430d65df73fbab44b">combineSBB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa13d4cd47426dbe430d65df73fbab44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef9bba3be5001d1d80c474dd335dff7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2ef9bba3be5001d1d80c474dd335dff7">combineADC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a2ef9bba3be5001d1d80c474dd335dff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c86721d54ea24442f31fe419f7b7b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a43c86721d54ea24442f31fe419f7b7b1">matchPMADDWD</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a43c86721d54ea24442f31fe419f7b7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65983df0f713e72addd897c98b130554"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a65983df0f713e72addd897c98b130554">matchPMADDWD_2</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a65983df0f713e72addd897c98b130554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e3e38f27d866ed7730e8e30fc3877cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9e3e38f27d866ed7730e8e30fc3877cf">combineAddOfPMADDWD</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a9e3e38f27d866ed7730e8e30fc3877cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d9213a8da79e09e9da93c2ca90925f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac4d9213a8da79e09e9da93c2ca90925f">pushAddIntoCmovOfConsts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ac4d9213a8da79e09e9da93c2ca90925f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMOV of constants requires materializing constant operands in registers.  <a href="X86ISelLowering_8cpp.html#ac4d9213a8da79e09e9da93c2ca90925f">More...</a><br /></td></tr>
<tr class="separator:ac4d9213a8da79e09e9da93c2ca90925f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4585b76cee25b89a8706715217a1c743"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4585b76cee25b89a8706715217a1c743">combineAdd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a4585b76cee25b89a8706715217a1c743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c9340d95cdcf1c45f24335dc2d7d76"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a07c9340d95cdcf1c45f24335dc2d7d76">combineSubABS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a07c9340d95cdcf1c45f24335dc2d7d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a830cdb7a7691a1d390be839ff5859f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0a830cdb7a7691a1d390be839ff5859f">combineSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a0a830cdb7a7691a1d390be839ff5859f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca03795fe4ea383d28dcf4433f994485"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aca03795fe4ea383d28dcf4433f994485">combineVectorCompare</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aca03795fe4ea383d28dcf4433f994485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dfbf1a0e6b79ef994d2a89cb596f959"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9dfbf1a0e6b79ef994d2a89cb596f959">combineConcatVectorOps</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a9dfbf1a0e6b79ef994d2a89cb596f959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper that combines an array of subvector ops as if they were the operands of a ISD::CONCAT_VECTORS node, but may have come from another source (e.g.  <a href="X86ISelLowering_8cpp.html#a9dfbf1a0e6b79ef994d2a89cb596f959">More...</a><br /></td></tr>
<tr class="separator:a9dfbf1a0e6b79ef994d2a89cb596f959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e4d6043b5ce023daf9d1d905eb2110"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae2e4d6043b5ce023daf9d1d905eb2110">combineCONCAT_VECTORS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae2e4d6043b5ce023daf9d1d905eb2110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace3516d005e59a05c7b3ff975d063f23"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ace3516d005e59a05c7b3ff975d063f23">combineINSERT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ace3516d005e59a05c7b3ff975d063f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1bb588e451e1a822d677d2d913279ff"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab1bb588e451e1a822d677d2d913279ff">narrowExtractedVectorSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Ext, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab1bb588e451e1a822d677d2d913279ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are extracting a subvector of a vector select and the select condition is composed of concatenated vectors, try to narrow the select width.  <a href="X86ISelLowering_8cpp.html#ab1bb588e451e1a822d677d2d913279ff">More...</a><br /></td></tr>
<tr class="separator:ab1bb588e451e1a822d677d2d913279ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7930c9d63dfbaa761bf5c317865e8a43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7930c9d63dfbaa761bf5c317865e8a43">combineEXTRACT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7930c9d63dfbaa761bf5c317865e8a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cfa0a3176b7c07e64103290d9888f73"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6cfa0a3176b7c07e64103290d9888f73">combineScalarToVector</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6cfa0a3176b7c07e64103290d9888f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cb7f91737deedc3c70fb0ec0b70807"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a92cb7f91737deedc3c70fb0ec0b70807">combinePMULDQ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a92cb7f91737deedc3c70fb0ec0b70807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c6a560bbaa7931f6375fd838fcfbaa8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5c6a560bbaa7931f6375fd838fcfbaa8">combineVPMADD</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a5c6a560bbaa7931f6375fd838fcfbaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa813720f554bb68a6e8c5fdb870f4e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acfa813720f554bb68a6e8c5fdb870f4e">combineEXTEND_VECTOR_INREG</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:acfa813720f554bb68a6e8c5fdb870f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886d3292e22e113b2f04c1c35811bd0c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a886d3292e22e113b2f04c1c35811bd0c">combineKSHIFT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a886d3292e22e113b2f04c1c35811bd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d28003b370fb2c0860ad25f3ef57c5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1d28003b370fb2c0860ad25f3ef57c5f">combineFP16_TO_FP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1d28003b370fb2c0860ad25f3ef57c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74970b21f30422fb47a2069babbad9c9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a74970b21f30422fb47a2069babbad9c9">combineFP_EXTEND</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a74970b21f30422fb47a2069babbad9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1b64f17c84bc615a735f48746a0740"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aba1b64f17c84bc615a735f48746a0740">combineBROADCAST_LOAD</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:aba1b64f17c84bc615a735f48746a0740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4106aa1194d1a3ddfe03bbbc600913cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4106aa1194d1a3ddfe03bbbc600913cf">combineFP_ROUND</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a4106aa1194d1a3ddfe03bbbc600913cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d6ae8095a6353874359d5f5e886410c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4d6ae8095a6353874359d5f5e886410c">combineMOVDQ2Q</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4d6ae8095a6353874359d5f5e886410c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad27c58fe609558af3d02f6eb59c0d075"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad27c58fe609558af3d02f6eb59c0d075">combinePDEP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:ad27c58fe609558af3d02f6eb59c0d075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ded20d42a05e6478238dcfd3caceede"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6ded20d42a05e6478238dcfd3caceede">matchAsm</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; Pieces)</td></tr>
<tr class="separator:a6ded20d42a05e6478238dcfd3caceede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f2e06ea0575c5920f76e241e4cc65f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a98f2e06ea0575c5920f76e241e4cc65f">clobbersFlagRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>, 4 &gt; &amp;AsmPieces)</td></tr>
<tr class="separator:a98f2e06ea0575c5920f76e241e4cc65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7916a0e32a89dd12645d0c3941b1485"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa7916a0e32a89dd12645d0c3941b1485">parseConstraintCode</a> (<a class="el" href="classllvm_1_1StringRef.html">llvm::StringRef</a> Constraint)</td></tr>
<tr class="separator:aa7916a0e32a89dd12645d0c3941b1485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ae9685e0bfae51cfb048c3a2da8a06f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0ae9685e0bfae51cfb048c3a2da8a06f">isGRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a0ae9685e0bfae51cfb048c3a2da8a06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if <code>RC</code> is a general purpose register class.  <a href="X86ISelLowering_8cpp.html#a0ae9685e0bfae51cfb048c3a2da8a06f">More...</a><br /></td></tr>
<tr class="separator:a0ae9685e0bfae51cfb048c3a2da8a06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811049dc54f4a8053c0b34c8fa470a99"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a811049dc54f4a8053c0b34c8fa470a99">isFRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a811049dc54f4a8053c0b34c8fa470a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if <code>RC</code> is a vector register class.  <a href="X86ISelLowering_8cpp.html#a811049dc54f4a8053c0b34c8fa470a99">More...</a><br /></td></tr>
<tr class="separator:a811049dc54f4a8053c0b34c8fa470a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e06f2d863f883613cc60086eb26493"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a67e06f2d863f883613cc60086eb26493">isVKClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a67e06f2d863f883613cc60086eb26493"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if <code>RC</code> is a mask register class.  <a href="X86ISelLowering_8cpp.html#a67e06f2d863f883613cc60086eb26493">More...</a><br /></td></tr>
<tr class="separator:a67e06f2d863f883613cc60086eb26493"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a2091fd77e0fc76b25f147888287762a6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2091fd77e0fc76b25f147888287762a6">ExperimentalPrefInnermostLoopAlignment</a> (&quot;x86-experimental-pref-innermost-<a class="el" href="lib_2Target_2README_8txt.html#a01d2af4eee7c40485a0ce3683a2e907a">loop</a>-alignment&quot;, cl::init(4), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Sets the preferable <a class="el" href="lib_2Target_2README_8txt.html#a01d2af4eee7c40485a0ce3683a2e907a">loop</a> alignment <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> experiments (<a class="el" href="lib_2Analysis_2README_8txt.html#ac5d2ccdc23be3ff6ac6c6fdcb1a374ea">as</a> log2 bytes) &quot; &quot;<a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> innermost <a class="el" href="lib_2Target_2README_8txt.html#a0ef57109554b0cf54395fcb560f49b5c">loops</a> only. If specified, <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a6edd776d8aa99a9785af11dff7d64f33">this</a> option overrides &quot; &quot;alignment <a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#a5743bf6b970f3df28bfb30ecf01c626f">set</a> by <a class="el" href="lib_2Target_2X86_2README_8txt.html#a2352e45658fc7292aa209a94baa095e9">x86</a>-experimental-pref-<a class="el" href="lib_2Target_2README_8txt.html#a01d2af4eee7c40485a0ce3683a2e907a">loop</a>-alignment.&quot;), cl::Hidden)</td></tr>
<tr class="separator:a2091fd77e0fc76b25f147888287762a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b069471465919e5c2840b01a088dd8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a50b069471465919e5c2840b01a088dd8">MulConstantOptimization</a> (&quot;mul-<a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a2ff42d8940320394fe7c9ebefd235621">constant</a>-<a class="el" href="lib_2Target_2X86_2README_8txt.html#a28623f3a9b25b0ddf3660467c9b40f38">optimization</a>&quot;, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Replace 'mul <a class="el" href="lib_2Target_2X86_2README_8txt.html#a2412b02b8e05cfa6e10847e660bc2358">x</a>, Const' with more effective <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> <a class="el" href="README-SSE_8txt.html#a318ddad18e32d4f015eb27cfecd264a6">like</a> &quot; &quot;SHIFT, LEA, etc.&quot;), cl::Hidden)</td></tr>
<tr class="separator:a50b069471465919e5c2840b01a088dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc4a7c9197c2a79a02bca44b082a562"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4dc4a7c9197c2a79a02bca44b082a562">ExperimentalUnorderedISEL</a> (&quot;x86-experimental-unordered-atomic-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>&quot;, cl::init(<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Use <a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> instead <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> &quot; &quot;<a class="el" href="classllvm_1_1AtomicSDNode.html">AtomicSDNode</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> unordered atomic loads <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> &quot; &quot;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a> respectively.&quot;), cl::Hidden)</td></tr>
<tr class="separator:a4dc4a7c9197c2a79a02bca44b082a562"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;x86-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00071">71</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a0a290aaab2d34a6ea303fab92c815e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a290aaab2d34a6ea303fab92c815e14">&#9670;&nbsp;</a></span>NODE_NAME_CASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NODE_NAME_CASE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="AVRISelLowering_8cpp.html#a2e1214d6023fa12e254e244835f2ba99">NODE</a></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="lib_2Target_2X86_2README_8txt.html#a584a2a450ec732e41ba350173f4fb64b">case</a> X86ISD::NODE: <a class="el" href="lib_2Target_2X86_2README_8txt.html#a9717e7bbecb906637e86cef6da3d83c2">return</a> &quot;X86ISD::&quot; #NODE;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a0f9858d25f3972978a0c1fc3aaecd9b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f9858d25f3972978a0c1fc3aaecd9b9">&#9670;&nbsp;</a></span>BitTestKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9">BitTestKind</a> : <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0f9858d25f3972978a0c1fc3aaecd9b9ae5161004051c90bb6f598930852987cb"></a>UndefBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0f9858d25f3972978a0c1fc3aaecd9b9a4cc26eca46c3ce40194e36e7a7a71e6a"></a>ConstantBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0f9858d25f3972978a0c1fc3aaecd9b9a642dc7c1945b51b8be5c93c192941871"></a>NotConstantBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0f9858d25f3972978a0c1fc3aaecd9b9ad36cdbc0b5f807270425b921f62d8df7"></a>ShiftBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0f9858d25f3972978a0c1fc3aaecd9b9a9984891960bfc49a531eff7822550f9e"></a>NotShiftBit&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31614">31614</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="ac06788932cd1a15c825f8a90f2285034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac06788932cd1a15c825f8a90f2285034">&#9670;&nbsp;</a></span>ShrinkMode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Different mul shrinking modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835"></a>MULS8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d"></a>MULU8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea"></a>MULS16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0"></a>MULU16&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47339">47339</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ac445550f60946bb0bcb26733d7bfbbf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac445550f60946bb0bcb26733d7bfbbf8">&#9670;&nbsp;</a></span>adjustBitcastSrcVectorSSE1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> adjustBitcastSrcVectorSSE1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43516">43516</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43505">getAltBitOpcode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43579">combineBitcastvxi1()</a>.</p>

</div>
</div>
<a id="a65f41e4536175781a5dd1e2efc374952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65f41e4536175781a5dd1e2efc374952">&#9670;&nbsp;</a></span>buildFromShuffleMostly()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> buildFromShuffleMostly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09988">9988</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09958">getUnderlyingExtractedFromVec()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="TargetLowering_8h_source.html#l01187">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00211">llvm::ISD::UNDEF</a>.</p>

</div>
</div>
<a id="a0d2919802a6c338b67bdbce25ad3efdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d2919802a6c338b67bdbce25ad3efdb">&#9670;&nbsp;</a></span>canCombineAsMaskOperation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool canCombineAsMaskOperation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19764">19764</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19815">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">&#9670;&nbsp;</a></span>canGuaranteeTCO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool canGuaranteeTCO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the calling convention is one that we can guarantee TCO for. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03717">3717</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="CallingConv_8h_source.html#l00041">llvm::CallingConv::Fast</a>, <a class="el" href="CallingConv_8h_source.html#l00050">llvm::CallingConv::GHC</a>, <a class="el" href="CallingConv_8h_source.html#l00053">llvm::CallingConv::HiPE</a>, <a class="el" href="CallingConv_8h_source.html#l00087">llvm::CallingConv::SwiftTail</a>, <a class="el" href="CallingConv_8h_source.html#l00076">llvm::CallingConv::Tail</a>, and <a class="el" href="CallingConv_8h_source.html#l00200">llvm::CallingConv::X86_RegCall</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03724">mayTailCallThisCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03745">shouldGuaranteeTCO()</a>.</p>

</div>
</div>
<a id="a682d6bb4daa2daec606a5510e963066a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a682d6bb4daa2daec606a5510e963066a">&#9670;&nbsp;</a></span>canLowerByDroppingElements()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> canLowerByDroppingElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>MatchEven</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsSingleInput</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether a compaction lowering can be done by dropping even/odd elements and compute how many times even/odd elements must be dropped. </p>
<p>This handles shuffles which take every Nth element where N is a power of two. Example shuffle masks:</p>
<p>(even) N = 1: 0, 2, 4, 6, 8, 10, 12, 14, 0, 2, 4, 6, 8, 10, 12, 14 N = 1: 0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30 N = 2: 0, 4, 8, 12, 0, 4, 8, 12, 0, 4, 8, 12, 0, 4, 8, 12 N = 2: 0, 4, 8, 12, 16, 20, 24, 28, 0, 4, 8, 12, 16, 20, 24, 28 N = 3: 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8 N = 3: 0, 8, 16, 24, 0, 8, 16, 24, 0, 8, 16, 24, 0, 8, 16, 24</p>
<p>(odd) N = 1: 1, 3, 5, 7, 9, 11, 13, 15, 0, 2, 4, 6, 8, 10, 12, 14 N = 1: 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31</p>
<p>Any of these lanes can of course be undef.</p>
<p>This routine only supports N &lt;= 3. <a class="el" href="namespaceFIXME.html">FIXME</a>: Evaluate whether either AVX or AVX-512 have any opportunities here for larger N.</p>
<dl class="section return"><dt>Returns</dt><dd>N above, or the number of times even/odd elements must be dropped if there is such a number. Otherwise returns zero. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12737">12737</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00166">size</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="ae496219dc340f230b978a5f5224fe44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae496219dc340f230b978a5f5224fe44c">&#9670;&nbsp;</a></span>canonicalizeBitSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> canonicalizeBitSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49591">49591</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06834">getAVX512Node()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05694">useVPTERNLOG()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00478">llvm::X86ISD::VPTERNLOG</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50106">combineOr()</a>.</p>

</div>
</div>
<a id="ae3accf94e0a2b67c664933e43efa4528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3accf94e0a2b67c664933e43efa4528">&#9670;&nbsp;</a></span>canonicalizeLaneShuffleWithRepeatedOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> canonicalizeLaneShuffleWithRepeatedOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Attempt to fold vpermf128(<a class="el" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op()</a>,<a class="el" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op()</a>) -&gt; op(vpermf128(),vpermf128()). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41009">41009</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="README-SSE_8txt_source.html#l00547">x3</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="a6dd85fc336a77111219214bf7e779d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dd85fc336a77111219214bf7e779d1f">&#9670;&nbsp;</a></span>canonicalizeShuffleMaskWithCommute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool canonicalizeShuffleMaskWithCommute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function that returns true if the shuffle mask should be commuted to improve canonicalization. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19702">19702</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39762">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19815">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ac1639f9e80414a665a5826e6e4ca6095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1639f9e80414a665a5826e6e4ca6095">&#9670;&nbsp;</a></span>canonicalizeShuffleMaskWithHorizOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> canonicalizeShuffleMaskWithHorizOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>RootSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39884">39884</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01568">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06232">isInRange()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11228">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11943">isRepeatedTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06208">isUndefOrZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06270">isUndefOrZeroOrInRange()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00468">llvm::M1()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11009">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06393">scaleShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21584">shouldUseHorizontalOp()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19815">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="abe54f982609f353ad642c28750c53a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe54f982609f353ad642c28750c53a7a">&#9670;&nbsp;</a></span>canonicalizeShuffleWithBinOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> canonicalizeShuffleWithBinOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40874">40874</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07765">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="TargetLowering_8h_source.html#l02708">llvm::TargetLoweringBase::isBinOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00283">llvm::ISD::isBuildVectorOfConstantFPSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14592">isShuffleFoldableLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02611">llvm::SelectionDAG::isSplatValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05430">isTargetShuffle()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::MOVSS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11009">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42003">combineShuffle()</a>.</p>

</div>
</div>
<a id="a63b3ac6067f94151d39d197391477436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63b3ac6067f94151d39d197391477436">&#9670;&nbsp;</a></span>canReduceVMulWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool canReduceVMulWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a> &amp;&#160;</td>
          <td class="paramname"><em>Mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47341">47341</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="SIWholeQuadMode_8cpp_source.html#l00262">Mode</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea">MULS16</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835">MULS8</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0">MULU16</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d">MULU8</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l02551">llvm::SelectionDAG::SignBitIsZero()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54914">matchPMADDWD()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l47403">reduceVMULWidth()</a>.</p>

</div>
</div>
<a id="af90b7c018c6482771ca6f21a58842810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af90b7c018c6482771ca6f21a58842810">&#9670;&nbsp;</a></span>canWidenShuffleElements() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool canWidenShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06386">6386</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">canWidenShuffleElements()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

</div>
</div>
<a id="a0b34d93dd35343dbb2d4d9496ed85cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b34d93dd35343dbb2d4d9496ed85cd9">&#9670;&nbsp;</a></span>canWidenShuffleElements() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool canWidenShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>V2IsZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>WidenedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06370">6370</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">canWidenShuffleElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="APInt_8h_source.html#l00366">llvm::APInt::isZero()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

</div>
</div>
<a id="ad6fc8ed265d8edfefb78f7985fed146e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6fc8ed265d8edfefb78f7985fed146e">&#9670;&nbsp;</a></span>canWidenShuffleElements() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool canWidenShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>WidenedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function to test whether a shuffle mask could be simplified by widening the elements being shuffled. </p>
<p>Appends the mask for wider elements in WidenedMask if valid. Otherwise leaves it in an unspecified state.</p>
<p>NOTE: This must handle normal vector shuffle masks and <em>target</em> vector shuffle masks. The latter have the special property of a '-2' representing a zero-ed lane of a vector. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">6320</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00708">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00468">llvm::M1()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06370">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44720">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39762">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30622">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13242">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17235">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18887">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19815">lowerVECTOR_SHUFFLE()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06393">scaleShuffleElements()</a>.</p>

</div>
</div>
<a id="a122581bd6e5996660fbdf93cc3015b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a122581bd6e5996660fbdf93cc3015b73">&#9670;&nbsp;</a></span>cheapX86FSETCC_SSE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool cheapX86FSETCC_SSE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>SetCCOpcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24612">24612</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l01442">llvm::ISD::SETONE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01445">llvm::ISD::SETUEQ</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48893">convertIntLogicToFPLogic()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l24812">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="a3c612539445f4446eb1900f515b438ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c612539445f4446eb1900f515b438ea">&#9670;&nbsp;</a></span>checkAndUpdateEFLAGSKill()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool checkAndUpdateEFLAGSKill </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>SelectItr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35694">35694</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2CodeGen_2README_8txt_source.html#l00039">BB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35306">isEFLAGSLiveAfter()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a7edcca585a58dc42ba5d68fcbc3e912e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7edcca585a58dc42ba5d68fcbc3e912e">&#9670;&nbsp;</a></span>checkBitcastSrcVectorSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool checkBitcastSrcVectorSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowTruncate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43479">43479</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43579">combineBitcastvxi1()</a>.</p>

</div>
</div>
<a id="a7877081a6d6934a224f09a048611ecf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7877081a6d6934a224f09a048611ecf1">&#9670;&nbsp;</a></span>checkBoolTestAndOrSetCCCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool checkBoolTestAndOrSetCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>isAnd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether Cond is an AND/OR of SETCCs off of the same EFLAGS. </p>
<p>Match: (X86or (X86setcc) (X86setcc)) (X86cmp (and (X86setcc) (X86setcc)), 0) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46643">46643</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00403">llvm::X86ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01627">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00401">llvm::X86ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47115">combineCMov()</a>.</p>

</div>
</div>
<a id="a0870a92dd3a0e71116be6fa3f545fe90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0870a92dd3a0e71116be6fa3f545fe90">&#9670;&nbsp;</a></span>checkBoolTestSetCCCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> checkBoolTestSetCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cmp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46525">46525</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02769">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01601">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00673">llvm::X86ISD::RDRAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00677">llvm::X86ISD::RDSEED</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47095">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="a98f2e06ea0575c5920f76e241e4cc65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f2e06ea0575c5920f76e241e4cc65f">&#9670;&nbsp;</a></span>clobbersFlagRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool clobbersFlagRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>, 4 &gt; &amp;&#160;</td>
          <td class="paramname"><em>AsmPieces</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l57183">57183</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01869">llvm::is_contained()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l57199">llvm::X86TargetLowering::ExpandInlineAsm()</a>.</p>

</div>
</div>
<a id="a9e8360ec6c03540a7ad4753613cfc66f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e8360ec6c03540a7ad4753613cfc66f">&#9670;&nbsp;</a></span>collectConcatOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool collectConcatOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06661">6661</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00687">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55920">combineINSERT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46886">combineSetCCMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51972">combineVectorSignBitsTruncation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07118">IsNOT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26192">LowerStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l56071">narrowExtractedVectorSelect()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45606">narrowVectorSelect()</a>.</p>

</div>
</div>
<a id="a2ef9bba3be5001d1d80c474dd335dff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ef9bba3be5001d1d80c474dd335dff7">&#9670;&nbsp;</a></span>combineADC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineADC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54856">54856</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::ADC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46684">combineCarryThroughADD()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4585b76cee25b89a8706715217a1c743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4585b76cee25b89a8706715217a1c743">&#9670;&nbsp;</a></span>combineAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55271">55271</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::ADC</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55162">combineAddOfPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49901">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51591">combineToHorizontalAddSub()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00949">llvm::SDNode::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11217">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06422">llvm::X86::isZeroNode()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00139">llvm::MipsISD::MAdd</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54914">matchPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55022">matchPMADDWD_2()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55206">pushAddIntoCmovOfConsts()</a>, <a class="el" href="AMDGPURegBankSelect_8cpp_source.html#l00045">Select</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a9e3e38f27d866ed7730e8e30fc3877cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e3e38f27d866ed7730e8e30fc3877cf">&#9670;&nbsp;</a></span>combineAddOfPMADDWD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAddOfPMADDWD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55162">55162</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="APInt_8cpp_source.html#l00612">llvm::APInt::getSplat()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00536">int</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00536">llvm::X86ISD::VPMADDWD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55271">combineAdd()</a>.</p>

</div>
</div>
<a id="a064060d88e13e0fe28415d9bb1683b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a064060d88e13e0fe28415d9bb1683b4f">&#9670;&nbsp;</a></span>combineAddOrSubToADCOrSBB() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAddOrSubToADCOrSBB </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsSub</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ZeroSecondOpOnly</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this is an add or subtract where one operand is produced by a cmp+setcc, then try to convert it to an ADC or SBB. </p>
<p>This replaces TEST+SET+{ADD/SUB} with CMP+{ADC, SBB}. Also try (ADD/SUB)+(AND(SRL,1)) bit extraction pattern with BT+{ADC, SBB}. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49901">49901</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::ADC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00156">llvm::SDValue::getResNo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00949">llvm::SDNode::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06422">llvm::X86::isZeroNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24544">LowerAndToBT()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::SBB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>, <a class="el" href="ARCInfo_8h_source.html#l00041">llvm::ARCCC::Z</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55271">combineAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50085">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55367">combineSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l54796">combineX86AddSub()</a>.</p>

</div>
</div>
<a id="a44d42ba523401f0a73409eade106879b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44d42ba523401f0a73409eade106879b">&#9670;&nbsp;</a></span>combineAddOrSubToADCOrSBB() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAddOrSubToADCOrSBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this is an add or subtract where one operand is produced by a cmp+setcc, then try to convert it to an ADC or SBB. </p>
<p>This replaces TEST+SET+{ADD/SUB} with CMP+{ADC, SBB}. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50085">50085</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l49901">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

</div>
</div>
<a id="a61e686ca7b81dbf342b3af2d4e23149e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e686ca7b81dbf342b3af2d4e23149e">&#9670;&nbsp;</a></span>combineAnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">49363</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l00977">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="M68kBaseInfo_8h_source.html#l00073">llvm::M68kBeads::Bits1</a>, <a class="el" href="APInt_8h_source.html#l01375">llvm::APInt::clearAllBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49137">combineAndLoadToBZHI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49035">combineAndMaskToShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48684">combineAndNotIntoANDNP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48715">combineAndShuffleNot()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43579">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48957">combineBitOpWithMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48992">combineBitOpWithShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49344">combineBMILogicOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48577">combineCompareEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49219">combineScalarAndWithMaskSetcc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48893">convertIntLogicToFPLogic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00089">getBitWidth()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23875">getBT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23916">getSETCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07309">getTargetConstantFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11021">llvm::isBitwiseNot()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11228">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="Lint_8cpp_source.html#l00524">isZero()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23926">matchScalarReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40166">llvm::X86::MaxShuffleCombineDepth</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00638">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00637">llvm::ISD::MULHU</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02814">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00647">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a02541afb885f658a4f9ed304ba4bb5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02541afb885f658a4f9ed304ba4bb5e9">&#9670;&nbsp;</a></span>combineAndLoadToBZHI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndLoadToBZHI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49137">49137</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>.</p>

</div>
</div>
<a id="aaa27af54b7ba8fa7ee30cc6d7f729207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa27af54b7ba8fa7ee30cc6d7f729207">&#9670;&nbsp;</a></span>combineAndMaskToShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndMaskToShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this is a zero/all-bits result that is bitwise-anded with a low bits mask. </p>
<p>(Mask == 1 for the x86 lowering of a SETCC + ZEXT), replace the 'and' with a shift-right to eliminate loading the vector constant mask value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49035">49035</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="APInt_8h_source.html#l01607">llvm::APInt::countTrailingOnes()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26706">getTargetVShiftByConstNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01242">llvm::isAllOnesOrAllOnesSplat()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11021">llvm::isBitwiseNot()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00141">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="APInt_8h_source.html#l00476">llvm::APInt::isMask()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30307">supportedVectorShiftWithImm()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>.</p>

</div>
</div>
<a id="afa581f136104dab3ed3a4c0ad153a67c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa581f136104dab3ed3a4c0ad153a67c">&#9670;&nbsp;</a></span>combineAndNotIntoANDNP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndNotIntoANDNP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to fold: (and (xor X, -1), Y) -&gt; (andnp X, Y). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48684">48684</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07118">IsNOT()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>.</p>

</div>
</div>
<a id="a0285b9eb9c4a75abb42c7cf0ef0154f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0285b9eb9c4a75abb42c7cf0ef0154f1">&#9670;&nbsp;</a></span>combineAndnp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndnp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on X86ISD::ANDNP nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53054">53054</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l00977">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="M68kBaseInfo_8h_source.html#l00073">llvm::M68kBeads::Bits1</a>, <a class="el" href="APInt_8h_source.html#l01375">llvm::APInt::clearAllBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06429">getConstVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07118">IsNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="Lint_8cpp_source.html#l00524">isZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11009">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l02814">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4149392e82922475c1b566db35e3c8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4149392e82922475c1b566db35e3c8b8">&#9670;&nbsp;</a></span>combineAndShuffleNot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndShuffleNot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to fold: and (vector_shuffle&lt;Z,...,Z&gt; (insert_vector_elt undef, (xor X, -1), Z), undef), Y -&gt; andnp (vector_shuffle&lt;Z,...,Z&gt; (insert_vector_elt undef, X, Z), undef), Y. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48715">48715</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00195">llvm::EVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07118">IsNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11009">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06713">splitVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00254">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>.</p>

</div>
</div>
<a id="acd51098a84aa870fd12ee3f5c31961af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd51098a84aa870fd12ee3f5c31961af">&#9670;&nbsp;</a></span>combineArithReduction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineArithReduction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>ExtElt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to convert a vector reduction sequence composed of binops and shuffles into horizontal ops. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45019">45019</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02958">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06580">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="KnownBits_8h_source.html#l00136">llvm::KnownBits::getMaxValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07205">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07197">getUnpackl()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01500">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="MathExtras_8h_source.html#l00382">llvm::Log2_32()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11323">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::PSADBW</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21584">shouldUseHorizontalOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06792">SplitOpsAndApply()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06713">splitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="APInt_8h_source.html#l01128">llvm::APInt::ule()</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v8i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45207">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="a5c3d86d724323d88d2fdf99d29d3de72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c3d86d724323d88d2fdf99d29d3de72">&#9670;&nbsp;</a></span>combineBasicSADPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBasicSADPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Extract</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44644">44644</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00674">llvm::ISD::ABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44314">createPSADBW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44250">detectZextAbsDiff()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="MathExtras_8h_source.html#l00382">llvm::Log2_32()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11323">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45207">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="af0e0d5fc4a01d9f412064a5448052330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e0d5fc4a01d9f412064a5448052330">&#9670;&nbsp;</a></span>combineBEXTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBEXTR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52776">52776</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a1bca5f0c0254fc2b2707fe8b6e5677d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bca5f0c0254fc2b2707fe8b6e5677d3">&#9670;&nbsp;</a></span>combineBitcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43930">43930</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43862">combineBitcastToBoolVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43579">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43726">combineCastedMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43709">combinevXi1ConstantToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MathExtras_8h_source.html#l00085">llvm::countLeadingZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43782">createMMXBuildVector()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00819">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01434">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l01229">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01145">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="APFloat_8cpp_source.html#l00247">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00169">llvm::X86ISD::MMX_MOVW2D</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00161">llvm::X86ISD::MOVDQ2Q</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00928">llvm::SDNode::op_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::op_end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="SmallVector_8h_source.html#l00642">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00168">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v8i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00280">llvm::MVT::x86mmx</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a91af6d185abeeec45c8905fc69a04c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91af6d185abeeec45c8905fc69a04c9a">&#9670;&nbsp;</a></span>combineBitcastToBoolVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitcastToBoolVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43862">43862</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00367">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43930">combineBitcast()</a>.</p>

</div>
</div>
<a id="ac600ed8b11d7808711e809cfb7963089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac600ed8b11d7808711e809cfb7963089">&#9670;&nbsp;</a></span>combineBitcastvxi1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitcastvxi1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43579">43579</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l43516">adjustBitcastSrcVectorSSE1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43479">checkBitcastSrcVectorSize()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32208">getPMOVMSKB()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43550">signExtendBitcastSrcVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43930">combineBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45207">combineExtractVectorElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50106">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44418">combinePredicateReduction()</a>.</p>

</div>
</div>
<a id="af895f9bfb12bd8b99a9633035fd3588c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af895f9bfb12bd8b99a9633035fd3588c">&#9670;&nbsp;</a></span>combineBitOpWithMOVMSK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitOpWithMOVMSK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48957">48957</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48879">convertIntLogicToFPLogicOpcode()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50106">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52692">combineXor()</a>.</p>

</div>
</div>
<a id="a1eed67e22eda540e76f2c73c0530fc8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eed67e22eda540e76f2c73c0530fc8a">&#9670;&nbsp;</a></span>combineBitOpWithShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitOpWithShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48992">48992</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11009">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50106">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52692">combineXor()</a>.</p>

</div>
</div>
<a id="a1d33df2c00851a783858052d263c2546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d33df2c00851a783858052d263c2546">&#9670;&nbsp;</a></span>combineBMILogicOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBMILogicOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49344">49344</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49299">getBMIMatchingOp()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52692">combineXor()</a>.</p>

</div>
</div>
<a id="afd512b724e2c19c51591ff52531f8659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd512b724e2c19c51591ff52531f8659">&#9670;&nbsp;</a></span>combineBrCond()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBrCond </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize branch condition evaluation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54346">54346</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00123">llvm::X86ISD::BRCOND</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47095">combineSetCCEFLAGS()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aba1b64f17c84bc615a735f48746a0740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba1b64f17c84bc615a735f48746a0740">&#9670;&nbsp;</a></span>combineBROADCAST_LOAD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBROADCAST_LOAD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56663">56663</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00348">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00062">Ptr</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="afab7e380356e4b22d23f87fa2f45daf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab7e380356e4b22d23f87fa2f45daf9">&#9670;&nbsp;</a></span>combineBT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53159">53159</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l00977">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MathExtras_8h_source.html#l00382">llvm::Log2_32()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a16e4d757dd734397239791b2cbb221c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16e4d757dd734397239791b2cbb221c7">&#9670;&nbsp;</a></span>combineCarryThroughADD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCarryThroughADD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EFLAGS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46684">46684</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23875">getBT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00156">llvm::SDValue::getResNo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00949">llvm::SDNode::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10927">llvm::isAllOnesConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54856">combineADC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54834">combineSBB()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l47095">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="a1bd495ab23d43ebbe7e2d167103d8991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd495ab23d43ebbe7e2d167103d8991">&#9670;&nbsp;</a></span>combineCastedMaskArithmetic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCastedMaskArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43726">43726</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43709">combinevXi1ConstantToInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43930">combineBitcast()</a>.</p>

</div>
</div>
<a id="af0fb4a30e359345f1f6c967488cd37ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0fb4a30e359345f1f6c967488cd37ab">&#9670;&nbsp;</a></span>combineCMov()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCMov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize X86ISD::CMOV [LHS, RHS, CONDCODE (e.g. X86::COND_NE), CONDVAL]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47115">47115</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00198">llvm::X86Subtarget::canUseCMOV()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46643">checkBoolTestAndOrSetCCCombine()</a>, <a class="el" href="ARCISelLowering_8h_source.html#l00043">llvm::ARCISD::CMOV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47095">combineSetCCEFLAGS()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00701">llvm::ISD::CTTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00708">llvm::ISD::CTTZ_ZERO_UNDEF</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00059">llvm::MVT::f80</a>, <a class="el" href="APInt_8h_source.html#l01439">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02769">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23916">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05678">hasFPCMov()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="APInt_8h_source.html#l01089">llvm::APInt::ult()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a61f9742b28e2cf2d12ceea2175a7c7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f9742b28e2cf2d12ceea2175a7c7f8">&#9670;&nbsp;</a></span>combineCMP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCMP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54685">54685</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00403">llvm::X86ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="APInt_8h_source.html#l00269">llvm::APInt::getBitsSetFrom()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54625">needCarryOrOverflowFlag()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54658">onlyZeroFlagUsed()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00401">llvm::X86ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="APInt_8h_source.html#l01089">llvm::APInt::ult()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00402">llvm::X86ISD::XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a454834aa3770b553c5365fa2460a7687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a454834aa3770b553c5365fa2460a7687">&#9670;&nbsp;</a></span>combineCommutableSHUFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCommutableSHUFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40821">40821</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00470">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05385">llvm::X86::mayFoldLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11009">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="MachineValueType_8h_source.html#l00179">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="a672f8f5fb89a9c2758df02f8e2d1e263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672f8f5fb89a9c2758df02f8e2d1e263">&#9670;&nbsp;</a></span>combineCompareEqual()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCompareEqual </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Recognize the distinctive (AND (setcc ...) (setcc ..)) where both setccs reference the same FP CMP, and rewrite for CMPEQSS and friends. </p>
<p>Likewise for OR -&gt; CMPNEQSS. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48577">48577</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01007">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01000">llvm::ISD::BRCOND</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00092">llvm::X86::COND_NP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00203">llvm::ISD::CopyToReg</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00086">llvm::X86ISD::FCMP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00107">llvm::X86ISD::FSETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00111">llvm::X86ISD::FSETCCM</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00160">llvm::MipsISD::Ins</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26317">isAndOrOfSetCCs()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00713">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l50106">combineOr()</a>.</p>

</div>
</div>
<a id="ae2e4d6043b5ce023daf9d1d905eb2110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e4d6043b5ce023daf9d1d905eb2110">&#9670;&nbsp;</a></span>combineCONCAT_VECTORS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCONCAT_VECTORS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55884">55884</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l55448">combineConcatVectorOps()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a9dfbf1a0e6b79ef994d2a89cb596f959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dfbf1a0e6b79ef994d2a89cb596f959">&#9670;&nbsp;</a></span>combineConcatVectorOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineConcatVectorOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper that combines an array of subvector ops as if they were the operands of a ISD::CONCAT_VECTORS node, but may have come from another source (e.g. </p>
<p>ISD::INSERT_SUBVECTOR). The ops are assumed to be of the same type. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55448">55448</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01986">llvm::all_equal()</a>, <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02809">llvm::X86TargetLowering::allowsMemoryAccess()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SmallVector_8h_source.html#l00687">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="MachineValueType_8h_source.html#l00500">llvm::MVT::changeVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07065">concatSubVectors()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09357">EltsFromConsecutiveLoads()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::FDIV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l01439">llvm::APInt::getBitWidth()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08848">getBROADCAST_LOAD()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06429">getConstVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="ValueTypes_8h_source.html#l00430">llvm::EVT::getDoubleNumVectorElementsVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00180">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07309">getTargetConstantFromNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00124">llvm::X86Subtarget::getTargetLowering()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07765">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00723">llvm::X86ISD::GF2P8AFFINEQB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="APInt_8cpp_source.html#l00359">llvm::APInt::insertBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05385">llvm::X86::mayFoldLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05404">llvm::X86::mayFoldLoadIntoBroadcastFromMem()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PALIGNR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86Subtarget_8h_source.html#l00254">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00262">llvm::X86Subtarget::useBWIRegs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::VPERMV3</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::VROTRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::VSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::VSRA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::VSRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55884">combineCONCAT_VECTORS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l55920">combineINSERT_SUBVECTOR()</a>.</p>

</div>
</div>
<a id="a69c29dade9c2c83e9928f92e0e6452f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69c29dade9c2c83e9928f92e0e6452f0">&#9670;&nbsp;</a></span>combineCVTP2I_CVTTP2I()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCVTP2I_CVTTP2I </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53017">53017</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l01229">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38373">narrowLoadToVZLoad()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00997">llvm::TargetLowering::DAGCombinerInfo::recursivelyDeleteUnusedNodes()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4a24cdc31f225e6b17b30c139085b064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a24cdc31f225e6b17b30c139085b064">&#9670;&nbsp;</a></span>combineCVTPH2PS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCVTPH2PS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53175">53175</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l00977">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38373">narrowLoadToVZLoad()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00997">llvm::TargetLowering::DAGCombinerInfo::recursivelyDeleteUnusedNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02814">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00783">llvm::X86ISD::STRICT_CVTPH2PS</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="acfa813720f554bb68a6e8c5fdb870f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfa813720f554bb68a6e8c5fdb870f4e">&#9670;&nbsp;</a></span>combineEXTEND_VECTOR_INREG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineEXTEND_VECTOR_INREG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56478">56478</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00792">llvm::ISD::ANY_EXTEND_VECTOR_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08135">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00972">llvm::SDNode::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00904">llvm::SelectionDAG::getOpcode_EXTEND()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="TargetLowering_8h_source.html#l01315">llvm::TargetLoweringBase::isLoadExtLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00803">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7930c9d63dfbaa761bf5c317865e8a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7930c9d63dfbaa761bf5c317865e8a43">&#9670;&nbsp;</a></span>combineEXTRACT_SUBVECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineEXTRACT_SUBVECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56123">56123</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00792">llvm::ISD::ANY_EXTEND_VECTOR_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00239">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00632">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00633">llvm::X86ISD::CVTUI2P</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00870">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07080">getOnesVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00920">llvm::SelectionDAG::getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08823">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01672">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11021">llvm::isBitwiseNot()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02611">llvm::SelectionDAG::isSplatValue()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l56071">narrowExtractedVectorSelect()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00930">llvm::SDNode::ops()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06393">scaleShuffleElements()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00803">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00773">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06774">splitVectorIntBinary()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00332">llvm::X86ISD::VFPEXT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a767fefc1593899bc23f0b03007b0bd76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a767fefc1593899bc23f0b03007b0bd76">&#9670;&nbsp;</a></span>combineExtractVectorElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtractVectorElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect vector gather/scatter index generation and convert it from being a bunch of shuffles and extracts into a somewhat faster sequence. </p>
<p>For i686, the best sequence is apparently storing the value and loading scalars back, while for x64 we should use 64-bit extracts and shifts. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45207">45207</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45019">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44644">combineBasicSADPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43579">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44720">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44344">combineMinMaxReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44418">combinePredicateReduction()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44573">combineVPDPBUSDPattern()</a>, <a class="el" href="Alignment_8h_source.html#l00212">llvm::commonAlignment()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00156">llvm::SDValue::getResNo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l09397">llvm::TargetLowering::getVectorElementPointer()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00079">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l03946">llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10864">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00165">llvm::X86ISD::MMX_MOVD2W</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00185">llvm::X86ISD::PINSRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00189">llvm::X86ISD::PINSRW</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44919">scalarizeExtEltFP()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00806">llvm::SDNode::uses()</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v1i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00545">llvm::X86ISD::VPDPBUSD</a>, and <a class="el" href="MachineValueType_8h_source.html#l00280">llvm::MVT::x86mmx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a03737b8120e2ceffc57089d0510107c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03737b8120e2ceffc57089d0510107c0">&#9670;&nbsp;</a></span>combineExtractWithShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtractWithShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44720">44720</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">canWidenShuffleElements()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06580">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01665">llvm::SelectionDAG::getShiftAmountConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08823">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00536">int</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06306">isUndefOrZeroInRange()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00546">move</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00469">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00173">llvm::X86ISD::PEXTRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00177">llvm::X86ISD::PEXTRW</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="APInt_8h_source.html#l01199">llvm::APInt::uge()</a>, <a class="el" href="APInt_8h_source.html#l01089">llvm::APInt::ult()</a>, <a class="el" href="APInt_8cpp_source.html#l01664">llvm::APInt::urem()</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45207">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="ad2800cb88996291ed1676f5899997ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2800cb88996291ed1676f5899997ebe">&#9670;&nbsp;</a></span>combineExtSetcc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtSetcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53443">53443</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01461">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01473">llvm::ISD::isUnsignedIntSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="X86Subtarget_8h_source.html#l00254">llvm::X86Subtarget::useAVX512Regs()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53487">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l53643">combineZext()</a>.</p>

</div>
</div>
<a id="ae222abd7ba47c29a86fc6be7f3dd02fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae222abd7ba47c29a86fc6be7f3dd02fb">&#9670;&nbsp;</a></span>combineFaddCFmul()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFaddCFmul </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51716">51716</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLVMBitCodes_8h_source.html#l00503">llvm::bitc::AllowContract</a>, <a class="el" href="TargetOptions_8h_source.html#l00399">llvm::TargetOptions::AllowFPOpFusion</a>, <a class="el" href="LLToken_8h_source.html#l00461">llvm::lltok::APFloat</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00053">llvm::HexagonISD::CP</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="TargetOptions_8h_source.html#l00037">llvm::FPOpFusion::Fast</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00972">llvm::SDNode::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="APFloat_8cpp_source.html#l00244">llvm::APFloatBase::IEEEsingle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetOptions_8h_source.html#l00186">llvm::TargetOptions::NoSignedZerosFPMath</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v16f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v32f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00150">llvm::MVT::v8f16</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00569">llvm::X86ISD::VFCMADDC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00574">llvm::X86ISD::VFCMULC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00567">llvm::X86ISD::VFMADDC</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00572">llvm::X86ISD::VFMULC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51800">combineFaddFsub()</a>.</p>

</div>
</div>
<a id="ae7dca9dde4468bf201a9020ffb66e8b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7dca9dde4468bf201a9020ffb66e8b7">&#9670;&nbsp;</a></span>combineFaddFsub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFaddFsub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on floating-point adds/subs. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51800">51800</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l51716">combineFaddCFmul()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51591">combineToHorizontalAddSub()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae1ff7bc42bf5767e31a54339e89ce713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ff7bc42bf5767e31a54339e89ce713">&#9670;&nbsp;</a></span>combineFAnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on X86ISD::FAND nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52846">52846</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l52814">combineFAndFNotToFAndn()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52803">getNullFPConstForNullVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52592">lowerX86FPLogicOp()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a24d54706296d70148335f0f4ff621028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d54706296d70148335f0f4ff621028">&#9670;&nbsp;</a></span>combineFAndFNotToFAndn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFAndFNotToFAndn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52814">52814</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00056">llvm::X86ISD::FANDN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52846">combineFAnd()</a>.</p>

</div>
</div>
<a id="a6fea2dc458fb3a17821239b8383d26ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fea2dc458fb3a17821239b8383d26ad">&#9670;&nbsp;</a></span>combineFAndn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFAndn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on X86ISD::FANDN nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52863">52863</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l52803">getNullFPConstForNullVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52793">isNullFPScalarOrVectorConst()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52592">lowerX86FPLogicOp()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8dae5a29dc37de048a59e5bab5e30af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dae5a29dc37de048a59e5bab5e30af2">&#9670;&nbsp;</a></span>combineFMA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53538">53538</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00482">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00212">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="Function_8h_source.html#l00644">llvm::Function::hasOptSize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l01290">llvm::TargetLoweringBase::isOperationExpand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52427">negateFMAOpcode()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af0f13d1cf96cb32fba6d7ed4bd50ba5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0f13d1cf96cb32fba6d7ed4bd50ba5f">&#9670;&nbsp;</a></span>combineFMADDSUB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMADDSUB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53620">53620</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l04129">llvm::TargetLowering::getCheaperNegatedExpression()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="Function_8h_source.html#l00644">llvm::Function::hasOptSize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52427">negateFMAOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a81efb38c390b38633dbdb3e877a15a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81efb38c390b38633dbdb3e877a15a84">&#9670;&nbsp;</a></span>combineFMinFMax()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMinFMax </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on X86ISD::FMIN and X86ISD::FMAX nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52897">52897</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00264">llvm::X86ISD::FMAX</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00268">llvm::X86ISD::FMAXC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00265">llvm::X86ISD::FMIN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00269">llvm::X86ISD::FMINC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetOptions_8h_source.html#l00175">llvm::TargetOptions::NoNaNsFPMath</a>, <a class="el" href="TargetOptions_8h_source.html#l00186">llvm::TargetOptions::NoSignedZerosFPMath</a>, and <a class="el" href="Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aba1e500fbed9b5849bfd76724ccf3825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba1e500fbed9b5849bfd76724ccf3825">&#9670;&nbsp;</a></span>combineFMinNumFMaxNum()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMinNumFMaxNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52918">52918</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00264">llvm::X86ISD::FMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00943">llvm::ISD::FMAXNUM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00265">llvm::X86ISD::FMIN</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01531">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="Function_8h_source.html#l00641">llvm::Function::hasMinSize()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04826">llvm::SelectionDAG::isKnownNeverNaN()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetOptions_8h_source.html#l00175">llvm::TargetOptions::NoNaNsFPMath</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01444">llvm::ISD::SETUO</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a63a699ff4d2df76812431793394bf85a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63a699ff4d2df76812431793394bf85a">&#9670;&nbsp;</a></span>combineFMulcFCMulc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMulcFCMulc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51656">51656</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00418">c</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00053">llvm::HexagonISD::CP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01145">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00574">llvm::X86ISD::VFCMULC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00572">llvm::X86ISD::VFMULC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7a388b8e71542c8223c73a0d99691c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a388b8e71542c8223c73a0d99691c71">&#9670;&nbsp;</a></span>combineFneg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFneg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on floating point negations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52488">52488</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00187">Arg</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00554">llvm::X86ISD::FNMSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l06764">llvm::TargetLowering::getNegatedExpression()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00212">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="Function_8h_source.html#l00644">llvm::Function::hasOptSize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52348">isFNEG()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52877">combineFOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52692">combineXor()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7e81e46aed86f26e5183c666e5dd1b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e81e46aed86f26e5183c666e5dd1b06">&#9670;&nbsp;</a></span>combineFOr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on X86ISD::FOR and X86ISD::FXOR nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52877">52877</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52488">combineFneg()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52793">isNullFPScalarOrVectorConst()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52592">lowerX86FPLogicOp()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a1d28003b370fb2c0860ad25f3ef57c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d28003b370fb2c0860ad25f3ef57c5f">&#9670;&nbsp;</a></span>combineFP16_TO_FP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFP16_TO_FP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56566">56566</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00713">llvm::X86ISD::CVTPH2PS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00711">llvm::X86ISD::CVTPS2PH</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00896">llvm::ISD::FP_TO_FP16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a74970b21f30422fb47a2069babbad9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74970b21f30422fb47a2069babbad9c9">&#9670;&nbsp;</a></span>combineFP_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFP_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56588">56588</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00713">llvm::X86ISD::CVTPH2PS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00870">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00783">llvm::X86ISD::STRICT_CVTPH2PS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00469">llvm::ISD::STRICT_FP_EXTEND</a>, <a class="el" href="MachineValueType_8h_source.html#l00168">llvm::MVT::v2f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4106aa1194d1a3ddfe03bbbc600913cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4106aa1194d1a3ddfe03bbbc600913cf">&#9670;&nbsp;</a></span>combineFP_ROUND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFP_ROUND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56699">56699</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00711">llvm::X86ISD::CVTPS2PH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00632">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00633">llvm::X86ISD::CVTUI2P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00681">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00773">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00782">llvm::X86ISD::STRICT_CVTPS2PH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00773">llvm::X86ISD::STRICT_CVTSI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00774">llvm::X86ISD::STRICT_CVTUI2P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00150">llvm::MVT::v8f16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a250b1e0899d6d01c60cb7af31cd2a2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a250b1e0899d6d01c60cb7af31cd2a2fd">&#9670;&nbsp;</a></span>combineGatherScatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineGatherScatter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54221">54221</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00977">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11899">llvm::BuildVectorSDNode::getConstantSplatNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00365">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01440">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="APInt_8h_source.html#l00209">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00841">llvm::SelectionDAG::getSplatBuildVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12030">llvm::BuildVectorSDNode::isConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="BitVector_8h_source.html#l00181">llvm::BitVector::none()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54197">rebuildGatherScatter()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af366ca9511826f13c9d2e4494be70cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af366ca9511826f13c9d2e4494be70cd9">&#9670;&nbsp;</a></span>combineHorizOpWithShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineHorizOpWithShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48073">48073</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00708">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01568">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06528">getSplitVectorSrc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08823">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06243">isAnyZero()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10166">isHorizOp()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11009">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08753">resolveTargetShuffleInputsAndMask()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06393">scaleShuffleElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11666">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48351">combineVectorHADDSUB()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l48217">combineVectorPack()</a>.</p>

</div>
</div>
<a id="ace3516d005e59a05c7b3ff975d063f23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace3516d005e59a05c7b3ff975d063f23">&#9670;&nbsp;</a></span>combineINSERT_SUBVECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineINSERT_SUBVECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55920">55920</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l11557">llvm::SelectionDAG::areNonVolatileConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06661">collectConcatOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55448">combineConcatVectorOps()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08848">getBROADCAST_LOAD()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="MachineValueType_8h_source.html#l01140">llvm::MVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00160">llvm::MipsISD::Ins</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a886d3292e22e113b2f04c1c35811bd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886d3292e22e113b2f04c1c35811bd0c">&#9670;&nbsp;</a></span>combineKSHIFT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineKSHIFT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56548">56548</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l02814">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7ae2bbddcc95cdf14669ea9eb8a2026e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae2bbddcc95cdf14669ea9eb8a2026e">&#9670;&nbsp;</a></span>combineLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50703">50703</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLoweringBase_8cpp_source.html#l01754">llvm::TargetLoweringBase::allowsMemoryAccess()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="TypeSize_8h_source.html#l00331">llvm::TypeSize::Fixed()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01366">llvm::MemSDNode::getAddressSpace()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02257">llvm::SelectionDAG::getAddrSpaceCast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01293">llvm::MemSDNode::getAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02367">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02363">llvm::LoadSDNode::getExtensionType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00348">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06941">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01292">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01361">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00365">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00079">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01315">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01352">llvm::MemSDNode::isSimple()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00062">Ptr</a>, <a class="el" href="X86_8h_source.html#l00203">llvm::X86AS::PTR32_SPTR</a>, <a class="el" href="X86_8h_source.html#l00204">llvm::X86AS::PTR32_UPTR</a>, <a class="el" href="X86_8h_source.html#l00205">llvm::X86AS::PTR64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ada799c570dd41ead38f73ba71244c2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada799c570dd41ead38f73ba71244c2b2">&#9670;&nbsp;</a></span>combineLogicBlendIntoConditionalNegate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineLogicBlendIntoConditionalNegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45819">45819</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l01295">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49693">combineLogicBlendIntoPBLENDV()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>.</p>

</div>
</div>
<a id="a6ea9583e4c11a0ac281f409a27f50c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea9583e4c11a0ac281f409a27f50c01">&#9670;&nbsp;</a></span>combineLogicBlendIntoPBLENDV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineLogicBlendIntoPBLENDV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49693">49693</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45819">combineLogicBlendIntoConditionalNegate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49654">matchLogicBlend()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50106">combineOr()</a>.</p>

</div>
</div>
<a id="a4a6a2af7640ee8f9e66287e024d0f6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6a2af7640ee8f9e66287e024d0f6b8">&#9670;&nbsp;</a></span>combineMaskedLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMaskedLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50962">50962</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l00977">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50914">combineMaskedLoadConstantMask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08909">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00209">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50873">reduceMaskedLoadToScalarLoad()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l00647">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a2a2b06cd0043981c801d852ace83fded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a2b06cd0043981c801d852ace83fded">&#9670;&nbsp;</a></span>combineMaskedLoadConstantMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMaskedLoadConstantMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>ML</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50914">50914</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08909">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, and <a class="el" href="InlineOrder_8cpp.html#a7ee6f0cb51c3b9056199e9a0001fe8c3ad01fd9b01e9dde8bd3dc247afbfb7218">ML</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50962">combineMaskedLoad()</a>.</p>

</div>
</div>
<a id="a44f727169247a0359f485216a83265ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44f727169247a0359f485216a83265ac">&#9670;&nbsp;</a></span>combineMaskedStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMaskedStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51041">51041</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l00977">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02641">llvm::MaskedLoadStoreSDNode::getAddressingMode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02711">llvm::MaskedStoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02713">llvm::MaskedStoreSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08955">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02712">llvm::MaskedStoreSDNode::getOffset()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00209">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02710">llvm::MaskedStoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02708">llvm::MaskedStoreSDNode::isCompressingStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02702">llvm::MaskedStoreSDNode::isTruncatingStore()</a>, <a class="el" href="TargetLowering_8h_source.html#l01340">llvm::TargetLoweringBase::isTruncStoreLegal()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51009">reduceMaskedStoreToScalarStore()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00647">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af2bbdc92f4c64587511d192d903ca743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2bbdc92f4c64587511d192d903ca743">&#9670;&nbsp;</a></span>combineMinMaxReduction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMinMaxReduction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Extract</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44344">44344</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00656">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="APInt_8h_source.html#l00189">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00199">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11323">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00382">llvm::X86ISD::PHMINPOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00661">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00660">llvm::ISD::SMIN</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06713">splitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00663">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00662">llvm::ISD::UMIN</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0a19de5b94f7b83900d4b296d9fa491aec">llvm::Upper</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45207">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="a4d6ae8095a6353874359d5f5e886410c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d6ae8095a6353874359d5f5e886410c">&#9670;&nbsp;</a></span>combineMOVDQ2Q()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMOVDQ2Q </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56787">56787</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l02367">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01292">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01361">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01352">llvm::MemSDNode::isSimple()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00280">llvm::MVT::x86mmx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab6a2c45af55afc1bf183cbafc577fd03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6a2c45af55afc1bf183cbafc577fd03">&#9670;&nbsp;</a></span>combineMOVMSK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMOVMSK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54061">54061</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02958">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="APInt_8h_source.html#l01552">llvm::APInt::countLeadingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="KnownBits_8h_source.html#l00057">llvm::KnownBits::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01496">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26706">getTargetVShiftByConstNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="KnownBits_8h_source.html#l00050">llvm::KnownBits::isConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07118">IsNOT()</a>, <a class="el" href="APInt_8h_source.html#l00432">llvm::APInt::isPowerOf2()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="adc36484c228b0ce9652f549d04ae4e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc36484c228b0ce9652f549d04ae4e6e">&#9670;&nbsp;</a></span>combineMul()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMul </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47716">47716</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47473">combineMulSpecial()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47562">combineMulToPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47674">combineMulToPMULDQ()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Function_8h_source.html#l00641">llvm::Function::hasMinSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="c_2DataTypes_8h_source.html#l00074">INT64_MIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03948">llvm::TargetLowering::DAGCombinerInfo::isCalledByLegalizer()</a>, <a class="el" href="MathExtras_8h_source.html#l00297">llvm::isPowerOf2_64()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00388">llvm::Log2_64()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00417">llvm::X86ISD::MUL_IMM</a>, <a class="el" href="X86ISelLowering_8cpp.html#a50b069471465919e5c2840b01a088dd8">MulConstantOptimization</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47403">reduceVMULWidth()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="c_2DataTypes_8h_source.html#l00077">UINT64_MAX</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac5d1a07dd050cf248b97dd2600317e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d1a07dd050cf248b97dd2600317e75">&#9670;&nbsp;</a></span>combineMulSpecial()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMulSpecial </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>MulAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47473">47473</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="bit_8h_source.html#l00179">llvm::countr_zero()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00297">llvm::isPowerOf2_64()</a>, <a class="el" href="MathExtras_8h_source.html#l00388">llvm::Log2_64()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00417">llvm::X86ISD::MUL_IMM</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00135">llvm::MipsISD::Mult</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47716">combineMul()</a>.</p>

</div>
</div>
<a id="ad45d068f13981c68189ca44f32a3acbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad45d068f13981c68189ca44f32a3acbe">&#9670;&nbsp;</a></span>combineMulToPMADDWD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMulToPMADDWD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47562">47562</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04642">llvm::SelectionDAG::ComputeMaxSignificantBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00803">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06792">SplitOpsAndApply()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00536">llvm::X86ISD::VPMADDWD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47716">combineMul()</a>.</p>

</div>
</div>
<a id="ab3d30f3c91242fb3e8764ff09b317af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d30f3c91242fb3e8764ff09b317af9">&#9670;&nbsp;</a></span>combineMulToPMULDQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMulToPMULDQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47674">47674</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l01500">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00530">llvm::X86ISD::PMULDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00528">llvm::X86ISD::PMULUDQ</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06792">SplitOpsAndApply()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47716">combineMul()</a>.</p>

</div>
</div>
<a id="a81ff8e0a240cf80ff42fcb1a6c796b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ff8e0a240cf80ff42fcb1a6c796b33">&#9670;&nbsp;</a></span>combineOr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50106">50106</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l00977">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49591">canonicalizeBitSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43579">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48957">combineBitOpWithMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48992">combineBitOpWithShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48577">combineCompareEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49693">combineLogicBlendIntoPBLENDV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48893">convertIntLogicToFPLogic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49870">foldMaskedMerge()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00089">getBitWidth()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02769">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23916">getSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00367">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02575">llvm::SelectionDAG::MaskedVectorIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23926">matchScalarReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02814">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a027102ec674270eecc2a1a6ec8588e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a027102ec674270eecc2a1a6ec8588e44">&#9670;&nbsp;</a></span>combineOrCmpEqZeroToCtlzSrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineOrCmpEqZeroToCtlzSrl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49769">49769</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00124">llvm::X86Subtarget::getTargetLowering()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06052">llvm::X86TargetLowering::isCtlzFast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49748">lowerX86CmpEqZeroToCtlzSrl()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="SmallVector_8h_source.html#l00677">llvm::SmallVectorImpl&lt; T &gt;::pop_back_val()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00119">llvm::MipsISD::Ret</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53643">combineZext()</a>.</p>

</div>
</div>
<a id="ad27c58fe609558af3d02f6eb59c0d075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad27c58fe609558af3d02f6eb59c0d075">&#9670;&nbsp;</a></span>combinePDEP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePDEP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56808">56808</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a92cb7f91737deedc3c70fb0ec0b70807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92cb7f91737deedc3c70fb0ec0b70807">&#9670;&nbsp;</a></span>combinePMULDQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePMULDQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56405">56405</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12089">llvm::SelectionDAG::isConstantIntBuildVectorOrConstantInt()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00803">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a5aa226cd70fb4a0c7e597d6455601d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa226cd70fb4a0c7e597d6455601d5b">&#9670;&nbsp;</a></span>combinePMULH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePMULH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52064">52064</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l02958">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04642">llvm::SelectionDAG::ComputeMaxSignificantBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00305">llvm::KnownBits::countMaxActiveBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00141">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00638">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00637">llvm::ISD::MULHU</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52279">combineTruncate()</a>.</p>

</div>
</div>
<a id="af72da135a7e8a925ffa9fbbb4ecf0b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af72da135a7e8a925ffa9fbbb4ecf0b1f">&#9670;&nbsp;</a></span>combinePredicateReduction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePredicateReduction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Extract</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44418">44418</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43579">combineBitcastvxi1()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineValueType_8h_source.html#l01229">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02278">llvm::SelectionDAG::getFreeze()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32208">getPMOVMSKB()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01531">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11323">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::PARITY</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11666">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45207">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="a19158530c7e8bd08610180be814ec9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19158530c7e8bd08610180be814ec9b1">&#9670;&nbsp;</a></span>combinePTESTCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePTESTCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EFLAGS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are inverting an PTEST/TESTP operand, attempt to adjust the CC to avoid the inversion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46743">46743</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00107">llvm::X86::COND_INVALID</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00056">llvm::X86ISD::FANDN</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32208">getPMOVMSKB()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00209">llvm::APInt::getSignMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06528">getSplitVectorSrc()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07118">IsNOT()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00423">llvm::X86ISD::PTEST</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00647">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00426">llvm::X86ISD::TESTP</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47095">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="aebac83f8929e5deb503b812bb7909f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebac83f8929e5deb503b812bb7909f93">&#9670;&nbsp;</a></span>combineRedundantDWordShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineRedundantDWordShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Search for a combinable shuffle across a chain ending in pshufd. </p>
<p>We walk up the chain and look for a combinable shuffle, skipping over shuffles that we could hoist this shuffle's transformation past without altering anything. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40692">40692</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40648">getPSHUFShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11228">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SmallVector_8h_source.html#l00677">llvm::SmallVectorImpl&lt; T &gt;::pop_back_val()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="RISCVBaseInfo_8h_source.html#l00279">llvm::RISCVFenceField::W</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="aa13d4cd47426dbe430d65df73fbab44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa13d4cd47426dbe430d65df73fbab44b">&#9670;&nbsp;</a></span>combineSBB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54834">54834</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l46684">combineCarryThroughADD()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::SBB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa701b28d5848c3250994e2e03a2dab97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa701b28d5848c3250994e2e03a2dab97">&#9670;&nbsp;</a></span>combineScalarAndWithMaskSetcc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineScalarAndWithMaskSetcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49219">49219</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00263">C1</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00239">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ValueTypes_8h_source.html#l00195">llvm::EVT::is512BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>.</p>

</div>
</div>
<a id="a6cfa0a3176b7c07e64103290d9888f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cfa0a3176b7c07e64103290d9888f73">&#9670;&nbsp;</a></span>combineScalarToVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineScalarToVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56319">56319</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02958">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00243">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01434">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00348">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="KnownBits_8h_source.html#l00050">llvm::KnownBits::isConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00157">llvm::X86ISD::MOVQ2DQ</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11009">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>, <a class="el" href="MachineValueType_8h_source.html#l00280">llvm::MVT::x86mmx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a1f89a7382459e34a2d36ad281210e6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f89a7382459e34a2d36ad281210e6c3">&#9670;&nbsp;</a></span>combineSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on SELECT and VSELECT nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">45866</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45819">combineLogicBlendIntoConditionalNegate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45635">combineSelectOfTwoConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45400">combineToExtendBoolVectorInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45712">combineVSelectToBLENDV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45500">combineVSelectWithAllOnesOrZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43709">combinevXi1ConstantToInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08298">createShuffleMaskFromVSELECT()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00059">llvm::MVT::f80</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00264">llvm::X86ISD::FMAX</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00265">llvm::X86ISD::FMIN</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06429">getConstVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10092">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01496">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07765">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06594">insertSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10927">llvm::isAllOnesConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11031">llvm::isConstOrConstSplat()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04988">llvm::SelectionDAG::isEqualTo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04826">llvm::SelectionDAG::isKnownNeverNaN()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04943">llvm::SelectionDAG::isKnownNeverZeroFloat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07118">IsNOT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01224">llvm::isNullOrNullSplat()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05430">isTargetShuffle()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06208">isUndefOrZero()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00346">llvm::ISD::matchUnaryPredicate()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45606">narrowVectorSelect()</a>, <a class="el" href="TargetOptions_8h_source.html#l00186">llvm::TargetOptions::NoSignedZerosFPMath</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="AMDGPURegBankSelect_8cpp_source.html#l00045">Select</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00713">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01462">llvm::ISD::SETCC_INVALID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01456">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01458">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01439">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01438">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01441">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01440">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09097">llvm::SelectionDAG::simplifySelect()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00168">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab369cdaedeacf67b21fa9cd51084fbbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab369cdaedeacf67b21fa9cd51084fbbc">&#9670;&nbsp;</a></span>combineSelectOfTwoConstants()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSelectOfTwoConstants </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45635">45635</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01734">llvm::APInt::abs()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TGLexer_8h_source.html#l00062">llvm::tgtok::FalseVal</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01496">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="APInt_8h_source.html#l00378">llvm::APInt::isOne()</a>, <a class="el" href="APInt_8h_source.html#l00432">llvm::APInt::isPowerOf2()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="TGLexer_8h_source.html#l00062">llvm::tgtok::TrueVal</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>.</p>

</div>
</div>
<a id="a67003b5b5e4881cd871c87e65a58e3aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67003b5b5e4881cd871c87e65a58e3aa">&#9670;&nbsp;</a></span>combineSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53894">53894</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00674">llvm::ISD::ABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53746">combineVectorSizedSetCCEquality()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00910">llvm::ISD::FNEG</a>, <a class="el" href="APInt_8h_source.html#l00269">llvm::APInt::getBitsSetFrom()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10092">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01496">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00559">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="APInt_8h_source.html#l00415">llvm::APInt::isMinSignedValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52793">isNullFPScalarOrVectorConst()</a>, <a class="el" href="APInt_8h_source.html#l00432">llvm::APInt::isPowerOf2()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01467">llvm::ISD::isSignedIntSetCC()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24812">LowerVSETCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24061">MatchVectorAllZeroTest()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01456">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01458">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad04305481c55013e51ce9e5d4b1bba71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad04305481c55013e51ce9e5d4b1bba71">&#9670;&nbsp;</a></span>combineSetCCAtomicArith()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCCAtomicArith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cmp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combine: (brcond/cmov/setcc .., (cmp (atomic_load_add x, 1), 0), COND_S) to: (brcond/cmov/setcc .., (LADD x, 1), COND_LE) i.e., reusing the EFLAGS produced by the LOCKed instruction. </p>
<p>Note that this is only legal for some op/cc combinations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46393">46393</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l01187">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01188">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00096">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00094">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00093">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00095">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_NS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_S</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07839">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="APInt_8h_source.html#l00397">llvm::APInt::isMaxSignedValue()</a>, <a class="el" href="APInt_8h_source.html#l00391">llvm::APInt::isMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00415">llvm::APInt::isMinSignedValue()</a>, <a class="el" href="APInt_8h_source.html#l00409">llvm::APInt::isMinValue()</a>, <a class="el" href="APInt_8h_source.html#l00366">llvm::APInt::isZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32634">lowerAtomicArithWithLOCK()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47095">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="ad0c9c209da3343a53634739b86ba6f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0c9c209da3343a53634739b86ba6f3c">&#9670;&nbsp;</a></span>combineSetCCEFLAGS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCCEFLAGS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EFLAGS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize an EFLAGS definition used according to the condition code <code>CC</code> into a simpler EFLAGS value, potentially returning a new <code>CC</code> and replacing uses of chain values. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47095">47095</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46525">checkBoolTestSetCCCombine()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46684">combineCarryThroughADD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46743">combinePTESTCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46393">combineSetCCAtomicArith()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46886">combineSetCCMOVMSK()</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54346">combineBrCond()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47115">combineCMov()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l54332">combineX86SetCC()</a>.</p>

</div>
</div>
<a id="adeaf659e662150ed5f19eb4c9d7cbbb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeaf659e662150ed5f19eb4c9d7cbbb0">&#9670;&nbsp;</a></span>combineSetCCMOVMSK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCCMOVMSK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EFLAGS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46886">46886</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06661">collectConcatOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l01439">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00518">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06528">getSplitVectorSrc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08823">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="APInt_8h_source.html#l00354">llvm::APInt::isAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06249">isAnyZeroOrUndef()</a>, <a class="el" href="APInt_8h_source.html#l00476">llvm::APInt::isMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="APInt_8h_source.html#l00366">llvm::APInt::isZero()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00423">llvm::X86ISD::PTEST</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47095">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="ad7c52d56e60df127f4f9a429a5455590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c52d56e60df127f4f9a429a5455590">&#9670;&nbsp;</a></span>combineSext()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53487">53487</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l53443">combineExtSetcc()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45400">combineToExtendBoolVectorInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53396">combineToExtendCMOV()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53324">promoteExtBeforeAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48794">PromoteMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00803">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a79a68c559c415f60c321106514817aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a68c559c415f60c321106514817aa4">&#9670;&nbsp;</a></span>combineSextInRegCmov()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSextInRegCmov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53216">53216</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53277">combineSignExtendInReg()</a>.</p>

</div>
</div>
<a id="af8e5117c8e5760d7c4007ab90f1d86bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e5117c8e5760d7c4007ab90f1d86bd">&#9670;&nbsp;</a></span>combineShiftLeft()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftLeft </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47919">47919</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00076">llvm::ISD::Constant</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01600">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a925ab60e01665e8956b384fb79d7491c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a925ab60e01665e8956b384fb79d7491c">&#9670;&nbsp;</a></span>combineShiftRightArithmetic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftRightArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47964">47964</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l47870">combineShiftToPMULH()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00076">llvm::ISD::Constant</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01884">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="APInt_8h_source.html#l00312">llvm::APInt::isNegative()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a0b92776e41d73c3b5d4f1c5712f212c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b92776e41d73c3b5d4f1c5712f212c7">&#9670;&nbsp;</a></span>combineShiftRightLogical()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftRightLogical </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48020">48020</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47870">combineShiftToPMULH()</a>, <a class="el" href="APInt_8h_source.html#l01607">llvm::APInt::countTrailingOnes()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l01487">llvm::APInt::getMinSignedBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l03946">llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG()</a>, <a class="el" href="APInt_8h_source.html#l00476">llvm::APInt::isMask()</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="APInt_8h_source.html#l00839">llvm::APInt::lshr()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a073b2048f1a52307295f0e5e21bcefce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a073b2048f1a52307295f0e5e21bcefce">&#9670;&nbsp;</a></span>combineShiftToPMULH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftToPMULH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47870">47870</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00141">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00638">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00637">llvm::ISD::MULHU</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47964">combineShiftRightArithmetic()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l48020">combineShiftRightLogical()</a>.</p>

</div>
</div>
<a id="ae9b4450314b8e4acb9f937389b349fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9b4450314b8e4acb9f937389b349fce">&#9670;&nbsp;</a></span>combineShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42003">42003</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l40874">canonicalizeShuffleWithBinOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41928">combineShuffleOfConcatUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41886">combineShuffleToAddSubOrFMAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09639">combineToConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05430">isTargetShuffle()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">llvm::ARM_MB::LD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41973">narrowShuffle()</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l02814">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8d5ada6af832cbb05e185f7154bd4d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5ada6af832cbb05e185f7154bd4d80">&#9670;&nbsp;</a></span>combineShuffleOfConcatUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffleOfConcatUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41928">41928</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00239">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01540">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01145">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42003">combineShuffle()</a>.</p>

</div>
</div>
<a id="ad98bbeb2fa29a528cc973103bf971f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98bbeb2fa29a528cc973103bf971f4b">&#9670;&nbsp;</a></span>combineShuffleToAddSubOrFMAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffleToAddSubOrFMAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to combine a shuffle into a target-specific add-sub or mul-add-sub node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41886">41886</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00213">llvm::X86ISD::ADDSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41843">combineShuffleToFMAddSub()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00555">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00556">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10354">isAddSubOrSubAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10481">isFMAddSubOrFMSubAdd()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42003">combineShuffle()</a>.</p>

</div>
</div>
<a id="aaac2d5df756f38752023a8bbd71d455a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac2d5df756f38752023a8bbd71d455a">&#9670;&nbsp;</a></span>combineShuffleToFMAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffleToFMAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combine shuffle of two fma nodes into FMAddSub or FMSubAdd. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41843">41843</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00482">llvm::ISD::FMA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00555">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00553">llvm::X86ISD::FMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00556">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00212">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41746">isAddSubOrSubAddMask()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00586">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41886">combineShuffleToAddSubOrFMAddSub()</a>.</p>

</div>
</div>
<a id="a0cccf679aa7f34055f858474bf8bdcdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cccf679aa7f34055f858474bf8bdcdf">&#9670;&nbsp;</a></span>combineSignExtendInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSignExtendInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53277">53277</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53216">combineSextInRegCmov()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00965">llvm::ISD::LOAD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLowering_8h_source.html#l00198">llvm::TargetLoweringBase::Promote</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48794">PromoteMaskArithmetic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa2022f78361af7995aebd0a398e0a67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2022f78361af7995aebd0a398e0a67e">&#9670;&nbsp;</a></span>combineSIntToFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSIntToFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54511">54511</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21540">llvm::X86TargetLowering::BuildFILD()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54423">combineToFPTruncExtElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54365">combineVectorCompareAndMaskUnaryOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00632">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00059">llvm::MVT::f80</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02367">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01292">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01361">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00124">llvm::X86Subtarget::getTargetLowering()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01352">llvm::MemSDNode::isSimple()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00965">llvm::ISD::LOAD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="README-SSE_8txt_source.html#l00411">P</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00773">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00773">llvm::X86ISD::STRICT_CVTSI2P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af261a4d5db2bd80f9ef23aaf7a6caef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af261a4d5db2bd80f9ef23aaf7a6caef7">&#9670;&nbsp;</a></span>combineStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51089">51089</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLoweringBase_8cpp_source.html#l01754">llvm::TargetLoweringBase::allowsMemoryAccess()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43709">combinevXi1ConstantToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50555">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50416">detectSSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50369">detectUSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28284">EmitTruncSStore()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="TypeSize_8h_source.html#l00331">llvm::TypeSize::Fixed()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01323">llvm::MemSDNode::getAAInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01366">llvm::MemSDNode::getAddressSpace()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02257">llvm::SelectionDAG::getAddrSpaceCast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01293">llvm::MemSDNode::getAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02367">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02398">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06941">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01292">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01361">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00365">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08168">llvm::SelectionDAG::getStore()</a>, <a class="el" href="ValueTypes_8h_source.html#l00362">llvm::EVT::getStoreSize()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08220">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02397">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00079">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01461">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11199">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00195">llvm::EVT::is512BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01315">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01352">llvm::MemSDNode::isSimple()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02392">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="TargetLowering_8h_source.html#l01340">llvm::TargetLoweringBase::isTruncStoreLegal()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10864">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00930">llvm::SDNode::ops()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11009">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00177">llvm::X86ISD::PEXTRW</a>, <a class="el" href="X86_8h_source.html#l00203">llvm::X86AS::PTR32_SPTR</a>, <a class="el" href="X86_8h_source.html#l00204">llvm::X86AS::PTR32_UPTR</a>, <a class="el" href="X86_8h_source.html#l00205">llvm::X86AS::PTR64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="TargetLowering_8cpp_source.html#l08970">llvm::TargetLowering::scalarizeVectorStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26124">splitVectorStore()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>, <a class="el" href="Alignment_8h_source.html#l00085">llvm::Align::value()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00421">llvm::ARMII::VecSize</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00321">llvm::X86ISD::VTRUNCS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00320">llvm::X86ISD::VTRUNCUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a0a830cdb7a7691a1d390be839ff5859f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a830cdb7a7691a1d390be839ff5859f">&#9670;&nbsp;</a></span>combineSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55367">55367</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::ADC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49901">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55330">combineSubABS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51591">combineToHorizontalAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52635">combineXorSubCTLZ()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01496">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00949">llvm::SDNode::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11217">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12089">llvm::SelectionDAG::isConstantIntBuildVectorOrConstantInt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06422">llvm::X86::isZeroNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::SBB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a07c9340d95cdcf1c45f24335dc2d7d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07c9340d95cdcf1c45f24335dc2d7d76">&#9670;&nbsp;</a></span>combineSubABS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSubABS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55330">55330</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_NS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_S</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55367">combineSub()</a>.</p>

</div>
</div>
<a id="a53cd0f4a0edeca08e9d588b27144727d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53cd0f4a0edeca08e9d588b27144727d">&#9670;&nbsp;</a></span>combineTargetShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTargetShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to combine x86 target specific shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">41061</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41009">canonicalizeLaneShuffleWithRepeatedOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06661">collectConcatOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40821">combineCommutableSHUFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40692">combineRedundantDWordShuffle()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00053">llvm::HexagonISD::CP</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06580">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::FDIV</a>, <a class="el" href="TypeSize_8h_source.html#l00331">llvm::TypeSize::Fixed()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="Constants_8cpp_source.html#l01356">llvm::ConstantVector::get()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01380">llvm::MemSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02367">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01043">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01799">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00550">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01140">llvm::MVT::getFixedSizeInBits()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="MachineValueType_8h_source.html#l00518">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06941">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Constants_8cpp_source.html#l00356">llvm::Constant::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01292">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01361">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00365">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40648">getPSHUFShuffleMask()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08165">getTargetShuffleAndZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08823">getTargetShuffleInputs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07765">getTargetShuffleMask()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00190">llvm::EVT::getTypeForEVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00079">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="README__P9_8txt_source.html#l00112">Insert</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00536">int</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03062">llvm::ISD::isEXTLoad()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11819">isNoopShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01352">llvm::MemSDNode::isSimple()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05430">isTargetShuffle()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06257">isUndefOrInRange()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03080">llvm::ISD::isUNINDEXEDLoad()</a>, <a class="el" href="Type_8cpp_source.html#l00677">llvm::VectorType::isValidElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40166">llvm::X86::MaxShuffleCombineDepth</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::MOVSH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::MOVSS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38373">narrowLoadToVZLoad()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11009">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00062">Ptr</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00997">llvm::TargetLowering::DAGCombinerInfo::recursivelyDeleteUnusedNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06393">scaleShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13066">scaleVectorShuffleBlendMask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00819">llvm::X86ISD::VZEXT_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>, and <a class="el" href="README-SSE_8txt_source.html#l00547">x3</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42003">combineShuffle()</a>.</p>

</div>
</div>
<a id="a208df5267fac83f34e5dbb36815b17b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a208df5267fac83f34e5dbb36815b17b4">&#9670;&nbsp;</a></span>combineToConsecutiveLoads()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToConsecutiveLoads </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsAfterLegalize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09639">9639</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09357">EltsFromConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08873">getShuffleScalarElt()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42003">combineShuffle()</a>.</p>

</div>
</div>
<a id="a70c5c088223e73d71c8971f218db7985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70c5c088223e73d71c8971f218db7985">&#9670;&nbsp;</a></span>combineToExtendBoolVectorInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToExtendBoolVectorInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45400">45400</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SmallVector_8h_source.html#l00687">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bit</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01434">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l00241">llvm::APInt::getBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01440">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53487">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l53643">combineZext()</a>.</p>

</div>
</div>
<a id="ab039512652c2e46b69e54b91ba5d0dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab039512652c2e46b69e54b91ba5d0dc3">&#9670;&nbsp;</a></span>combineToExtendCMOV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToExtendCMOV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Extend</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53396">53396</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53487">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l53643">combineZext()</a>.</p>

</div>
</div>
<a id="aa2cc720ee13ee570307048e7940784be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2cc720ee13ee570307048e7940784be">&#9670;&nbsp;</a></span>combineToFPTruncExtElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToFPTruncExtElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are converting a value to floating-point, try to replace scalar truncate of an extracted vector element with a bitcast. </p>
<p>This tries to keep the sequence on XMM registers rather than moving between vector and GPRs. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54423">54423</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54511">combineSIntToFP()</a>.</p>

</div>
</div>
<a id="a7af5f6d50f3be3168a1d91d056c78c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af5f6d50f3be3168a1d91d056c78c8c">&#9670;&nbsp;</a></span>combineToHorizontalAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToHorizontalAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51591">51591</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="TargetLowering_8h_source.html#l01500">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51403">isHorizontalBinOp()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06792">SplitOpsAndApply()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55271">combineAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51800">combineFaddFsub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l55367">combineSub()</a>.</p>

</div>
</div>
<a id="ae1e707b863a71852badbab7870597d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e707b863a71852badbab7870597d8f">&#9670;&nbsp;</a></span>combineTruncate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTruncate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52279">52279</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52064">combinePMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51816">combineTruncatedArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50450">combineTruncateWithSat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51972">combineVectorSignBitsTruncation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51924">combineVectorTruncation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50555">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52148">detectPMADDUBSW()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00165">llvm::X86ISD::MMX_MOVD2W</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="MachineValueType_8h_source.html#l00280">llvm::MVT::x86mmx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a68b7af58bc3486a7e1a872337cee003f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b7af58bc3486a7e1a872337cee003f">&#9670;&nbsp;</a></span>combineTruncatedArithmetic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTruncatedArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Attempt to pre-truncate inputs to arithmetic ops if it will simplify the codegen. </p>
<p>e.g. TRUNC( BINOP( X, Y ) ) --&gt; BINOP( TRUNC( X ), TRUNC( Y ) ) TODO: This overlaps with the generic combiner's visitTRUNCATE. Remove anything that is guaranteed to be transformed by DAGCombiner. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51816">51816</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00081">IsFreeTruncation</a>, <a class="el" href="TargetLowering_8h_source.html#l01295">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52279">combineTruncate()</a>.</p>

</div>
</div>
<a id="afa67e6dbc4f25b155ae19303e76819f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa67e6dbc4f25b155ae19303e76819f6">&#9670;&nbsp;</a></span>combineTruncateWithSat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTruncateWithSat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50450">50450</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50416">detectSSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50369">detectUSatPattern()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="ValueTypes_8h_source.html#l00195">llvm::EVT::is512BitVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22407">truncateVectorWithPACK()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00254">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00321">llvm::X86ISD::VTRUNCS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00320">llvm::X86ISD::VTRUNCUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52279">combineTruncate()</a>.</p>

</div>
</div>
<a id="a2e17548b90a1c18c6199a8f99c544dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e17548b90a1c18c6199a8f99c544dfc">&#9670;&nbsp;</a></span>combineUIntToFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineUIntToFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54455">54455</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="README-SSE_8txt_source.html#l00411">P</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02551">llvm::SelectionDAG::SignBitIsZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00773">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00449">llvm::ISD::STRICT_UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::UINT_TO_FP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aca03795fe4ea383d28dcf4433f994485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca03795fe4ea383d28dcf4433f994485">&#9670;&nbsp;</a></span>combineVectorCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55430">55430</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PCMPEQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a54b7a43507d8f339f806b8d1c9f12f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b7a43507d8f339f806b8d1c9f12f29">&#9670;&nbsp;</a></span>combineVectorCompareAndMaskUnaryOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorCompareAndMaskUnaryOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54365">54365</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12030">llvm::BuildVectorSDNode::isConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54511">combineSIntToFP()</a>.</p>

</div>
</div>
<a id="ae65b165a9908b7b67d1bb6d3b93e8fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65b165a9908b7b67d1bb6d3b93e8fd4">&#9670;&nbsp;</a></span>combineVectorHADDSUB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorHADDSUB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48351">48351</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48073">combineHorizOpWithShuffle()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l21584">shouldUseHorizontalOp()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a611e5eca9f470030689ec3f7d71c8e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a611e5eca9f470030689ec3f7d71c8e20">&#9670;&nbsp;</a></span>combineVectorInsert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorInsert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48538">48538</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="TargetLowering_8h_source.html#l03946">llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00185">llvm::X86ISD::PINSRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00189">llvm::X86ISD::PINSRW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a533da4363391fd2771229d01ac431230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533da4363391fd2771229d01ac431230">&#9670;&nbsp;</a></span>combineVectorPack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorPack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48217">48217</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48073">combineHorizOpWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00239">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06429">getConstVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07090">getEXTEND_VECTOR_INREG()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00189">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00199">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00180">llvm::EVT::is64BitVector()</a>, <a class="el" href="APInt_8h_source.html#l00424">llvm::APInt::isIntN()</a>, <a class="el" href="APInt_8h_source.html#l00312">llvm::APInt::isNegative()</a>, <a class="el" href="APInt_8h_source.html#l00427">llvm::APInt::isSignedIntN()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00803">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="APInt_8cpp_source.html#l00898">llvm::APInt::trunc()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="afb154334e7a7daa07012c210ddd77bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb154334e7a7daa07012c210ddd77bc4">&#9670;&nbsp;</a></span>combineVectorShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48430">48430</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="APInt_8h_source.html#l00822">llvm::APInt::ashrInPlace()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06429">getConstVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="APInt_8h_source.html#l00846">llvm::APInt::lshrInPlace()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a66295c004fc51403028ea1933b66642a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66295c004fc51403028ea1933b66642a">&#9670;&nbsp;</a></span>combineVectorShiftVar()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorShiftVar </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48399">48399</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26706">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26686">getTargetVShiftUniformOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02814">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::VSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::VSRA</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::VSRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4d0f0662103e4fe43aa7eb830f69e4d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d0f0662103e4fe43aa7eb830f69e4d0">&#9670;&nbsp;</a></span>combineVectorSignBitsTruncation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorSignBitsTruncation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function transforms vector truncation of 'extended sign-bits' or 'extended zero-bits' values. </p>
<p>vXi16/vXi32/vXi64 to vXi8/vXi16/vXi32 into X86ISD::PACKSS/PACKUS operations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51972">51972</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06661">collectConcatOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02958">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00243">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02882">llvm::SelectionDAG::getValidShiftAmountConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22407">truncateVectorWithPACK()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00254">llvm::X86Subtarget::useAVX512Regs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52279">combineTruncate()</a>.</p>

</div>
</div>
<a id="a0da547f1eda117f83339750a71775bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da547f1eda117f83339750a71775bcd">&#9670;&nbsp;</a></span>combineVectorSizedSetCCEquality()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorSizedSetCCEquality </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>SetCC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to map a 128-bit or larger integer comparison to vector instructions before type legalization splits it up into chunks. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53746">53746</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53719">emitOrXorXorTree()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23916">getSETCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01672">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="Function_8cpp_source.html#l00640">llvm::Function::hasFnAttribute()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53707">isOrXorXorTree()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00965">llvm::ISD::LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00423">llvm::X86ISD::PTEST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00254">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>, <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53894">combineSetCC()</a>.</p>

</div>
</div>
<a id="a0dc8eddd0e9ef527e6f3c0aa7bd93005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dc8eddd0e9ef527e6f3c0aa7bd93005">&#9670;&nbsp;</a></span>combineVectorTruncation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorTruncation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function transforms truncation from vXi32/vXi64 to vXi8/vXi16 into X86ISD::PACKUS/X86ISD::PACKSS operations. </p>
<p>We do it here because after type legalization the truncation will be translated into a BUILD_VECTOR with each element that is extracted from a vector and then truncated, and it is difficult to do this optimization based on them. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51924">51924</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l51908">combineVectorTruncationWithPACKSS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51894">combineVectorTruncationWithPACKUS()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52279">combineTruncate()</a>.</p>

</div>
</div>
<a id="ae1ca5b0f51d22d2078e6daa567deeaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ca5b0f51d22d2078e6daa567deeaff">&#9670;&nbsp;</a></span>combineVectorTruncationWithPACKSS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorTruncationWithPACKSS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Truncate a group of v4i32 into v8i16 using X86ISD::PACKSS. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51908">51908</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01884">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22407">truncateVectorWithPACK()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51924">combineVectorTruncation()</a>.</p>

</div>
</div>
<a id="a0ddd567e5762eeb397e425a84620e346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ddd567e5762eeb397e425a84620e346">&#9670;&nbsp;</a></span>combineVectorTruncationWithPACKUS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorTruncationWithPACKUS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Truncate using ISD::AND mask and X86ISD::PACKUS. </p>
<p>e.g. trunc &lt;8 x i32&gt; X to &lt;8 x i16&gt; --&gt; MaskX = X &amp; 0xffff (clear high bits to prevent saturation) packus (extract_subv MaskX, 0), (extract_subv MaskX, 1) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51894">51894</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22407">truncateVectorWithPACK()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51924">combineVectorTruncation()</a>.</p>

</div>
</div>
<a id="a9ac1db32c7172ebb71d45a6ece209b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ac1db32c7172ebb71d45a6ece209b53">&#9670;&nbsp;</a></span>combineVEXTRACT_STORE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVEXTRACT_STORE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51367">51367</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l00977">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l02814">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8389740010ccf99686a066f0bdc4dbdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8389740010ccf99686a066f0bdc4dbdc">&#9670;&nbsp;</a></span>combineVPDPBUSDPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVPDPBUSDPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Extract</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44573">44573</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44268">createVPDPBUSD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44217">detectExtMul()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="README__P9_8txt_source.html#l00520">DP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="MathExtras_8h_source.html#l00382">llvm::Log2_32()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11323">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45207">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="a5c6a560bbaa7931f6375fd838fcfbaa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c6a560bbaa7931f6375fd838fcfbaa8">&#9670;&nbsp;</a></span>combineVPMADD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVPMADD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56458">56458</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l02814">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af03027dffa8f2c360eb300c0225ff270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af03027dffa8f2c360eb300c0225ff270">&#9670;&nbsp;</a></span>combineVSelectToBLENDV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVSelectToBLENDV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this is a <em>dynamic</em> select (non-constant condition) and we can match this node with one of the variable blend instructions, restructure the condition so that blends can use the high (sign) bit of each element. </p>
<p>This function will also call SimplifyDemandedBits on already created BLENDV to perform additional simplifications. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45712">45712</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l00977">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01002">llvm::TargetLowering::DAGCombinerInfo::CommitTargetLoweringOpt()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00209">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00195">llvm::EVT::is512BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="TargetLowering_8h_source.html#l01187">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00647">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>.</p>

</div>
</div>
<a id="a67ef55e687abc3353fcaebe64d5d5fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ef55e687abc3353fcaebe64d5d5fe6">&#9670;&nbsp;</a></span>combineVSelectWithAllOnesOrZeros()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVSelectWithAllOnesOrZeros </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If a vector select has an operand that is -1 or 0, try to simplify the select to a bitwise logic operation. </p>
<p>TODO: Move to DAGCombiner, possibly using TargetLowering::hasAndNot()? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45500">45500</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01496">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00582">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01531">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea3a2d5fe857d8f9541136a124c2edec6c">llvm::Or</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>.</p>

</div>
</div>
<a id="a45f59ac6b0a55fb1b92f4b3bfd5ce327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45f59ac6b0a55fb1b92f4b3bfd5ce327">&#9670;&nbsp;</a></span>combineVTRUNC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVTRUNC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52320">52320</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l50416">detectSSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50369">detectUSatPattern()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00321">llvm::X86ISD::VTRUNCS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00320">llvm::X86ISD::VTRUNCUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa51b13f3d4866613aac6907835f51f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51b13f3d4866613aac6907835f51f83">&#9670;&nbsp;</a></span>combinevXi1ConstantToInteger()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinevXi1ConstantToInteger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43709">43709</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43930">combineBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43726">combineCastedMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51089">combineStore()</a>.</p>

</div>
</div>
<a id="a90f672a2671de3dd21131ca8ae8145ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f672a2671de3dd21131ca8ae8145ad">&#9670;&nbsp;</a></span>combineX86AddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86AddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54796">54796</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49901">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10092">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac285fbe04de627e70c57e4a69bac4fc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac285fbe04de627e70c57e4a69bac4fc1">&#9670;&nbsp;</a></span>combineX86GatherScatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86GatherScatter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54145">54145</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00977">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28030">getAVX2GatherNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28100">getScatterNode()</a>, <a class="el" href="APInt_8h_source.html#l00209">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="MathExtras_8h_source.html#l00297">llvm::isPowerOf2_64()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00881">llvm::X86ISD::MGATHER</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00882">llvm::X86ISD::MSCATTER</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae0185d63d243a248f5bc69dfc943c88a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0185d63d243a248f5bc69dfc943c88a">&#9670;&nbsp;</a></span>combineX86INT_TO_FP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86INT_TO_FP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52984">52984</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38373">narrowLoadToVZLoad()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00997">llvm::TargetLowering::DAGCombinerInfo::recursivelyDeleteUnusedNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l02814">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af29aa650f73d0ffdd74d33e6d4fef173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af29aa650f73d0ffdd74d33e6d4fef173">&#9670;&nbsp;</a></span>combineX86SetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86SetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54332">54332</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47095">combineSetCCEFLAGS()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23916">getSETCC()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8593ba64bae1cbd8bc4243743289dab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8593ba64bae1cbd8bc4243743289dab9">&#9670;&nbsp;</a></span>combineX86ShuffleChain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShuffleChain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>BaseMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>HasVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowVariableCrossLaneMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowVariablePerLaneMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combine an arbitrary chain of shuffles into a single instruction if possible. </p>
<p>This is the leaf of the recursive combine below. When we have found some chain of single-use x86 shuffle instructions and accumulated the combined shuffle mask represented by them, this will try to pattern match that mask into either a single instruction if there is a special purpose instruction for this operation, or into a PSHUFB instruction which is a fully general instruction but should only be used to replace chains over a certain depth. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">39013</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="namespacellvm.html#af14335020a68db7b9f722810e4a05180a421c6b20238e6e6585270538188f15b9">llvm::AllOnes</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39762">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06580">extract128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00513">llvm::X86ISD::EXTRQI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06429">getConstVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l01229">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Index</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00514">llvm::X86ISD::INSERTQI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06594">insertSubVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06243">isAnyZero()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06232">isInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06295">isSequentialOrUndefOrZeroInRange()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02611">llvm::SelectionDAG::isSplatValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12081">isTargetShuffleEquivalent()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l01032">isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06195">isUndefOrEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06257">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06208">isUndefOrZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06306">isUndefOrZeroInRange()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16442">lowerShuffleWithPERMV()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38836">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38670">matchBinaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14134">matchShuffleAsEXTRQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15054">matchShuffleAsInsertPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14190">matchShuffleAsINSERTQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12484">matchShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38533">matchUnaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38389">matchUnaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05385">llvm::X86::mayFoldLoad()</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00546">move</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00469">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="SPIRVModuleAnalysis_8cpp_source.html#l00046">OpIndex</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08282">resolveZeroablesFromTargetShuffle()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06393">scaleShuffleElements()</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01336">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::SHUF128</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00800">llvm::SDNode::use_begin()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00254">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00179">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00134">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00525">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00464">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00523">llvm::X86ISD::VPPERM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNC</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06632">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39762">combineX86ShuffleChainWithExtract()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="aab7406f11829e7505acce1a7d4a7803d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab7406f11829e7505acce1a7d4a7803d">&#9670;&nbsp;</a></span>combineX86ShuffleChainWithExtract()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShuffleChainWithExtract </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>BaseMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>HasVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowVariableCrossLaneMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowVariablePerLaneMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39762">39762</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00151">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19702">canonicalizeShuffleMaskWithCommute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01568">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="ArrayRef_8h_source.html#l00152">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00814">shuffles::hi()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00813">shuffles::lo()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00546">move</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08753">resolveTargetShuffleInputsAndMask()</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="aaf1fb4b827e6776c860e56776c23d72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1fb4b827e6776c860e56776c23d72b">&#9670;&nbsp;</a></span>combineX86ShufflesConstants()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShufflesConstants </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>HasVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40074">40074</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06429">getConstVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l01229">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01336">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="ad50f91eadaf7ed9853086b05793ef467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad50f91eadaf7ed9853086b05793ef467">&#9670;&nbsp;</a></span>combineX86ShufflesRecursively() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShufflesRecursively </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>SrcOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>SrcOpIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>RootMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt;&#160;</td>
          <td class="paramname"><em>SrcNodes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaxDepth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>HasVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowVariableCrossLaneMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowVariablePerLaneMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fully generic combining of x86 shuffle instructions. </p>
<p>This should be the last combine run over the x86 shuffle instructions. Once they have been fully optimized, this will recursively consider all chains of single-use shuffle instructions, build a generic model of the cumulative shuffle operation, and check for simpler instructions which implement this operation. We use this primarily for two purposes:</p>
<p>1) Collapse generic shuffles to specialized single instructions when equivalent. In most cases, this is just an encoding size win, but sometimes we will collapse multiple generic shuffles into a single special-purpose shuffle. 2) Look for sequences of shuffle instructions with 3 or more total instructions, and replace them with the slightly more expensive SSSE3 PSHUFB instruction if available. We do this as the last combining step to ensure we avoid using PSHUFB if we can implement the shuffle with a suitable short sequence of other instructions. The PSHUFB will either use a register or have to read from memory and so is slightly (but only slightly) more expensive than the other shuffle instructions.</p>
<p>Because this is inherently a quadratic operation (for each shuffle in a chain, we recurse up the chain), the depth is limited to 8 instructions. This should never be an issue in practice as the shuffle lowering doesn't produce sequences of more than 8 instructions.</p>
<p><a class="el" href="namespaceFIXME.html">FIXME</a>: We will currently miss some cases where the redundant shuffling would simplify under the threshold for PSHUFB formation because of combine-ordering. To fix this, we should do the redundant instruction combining in this recursive walk. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">40200</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="SmallVector_8h_source.html#l00687">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11241">llvm::SDNode::areOnlyUsersOf()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00708">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="ArrayRef_8h_source.html#l00151">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19702">canonicalizeShuffleMaskWithCommute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39884">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39762">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40074">combineX86ShufflesConstants()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01568">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="bit_8h_source.html#l00179">llvm::countr_zero()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="ArrayRef_8h_source.html#l00152">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="STLExtras_8h_source.html#l02264">llvm::enumerate()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00124">extractBits()</a>, <a class="el" href="APInt_8cpp_source.html#l00444">llvm::APInt::extractBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l00180">llvm::APInt::getNullValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07080">getOnesVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08823">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00283">hasOneUse()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00536">int</a>, <a class="el" href="STLExtras_8h_source.html#l01869">llvm::is_contained()</a>, <a class="el" href="APInt_8h_source.html#l00354">llvm::APInt::isAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06232">isInRange()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05471">isTargetShuffleVariableMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06208">isUndefOrZero()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="KnownBits_8h_source.html#l00072">llvm::KnownBits::isZero()</a>, <a class="el" href="APInt_8h_source.html#l00366">llvm::APInt::isZero()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="InstCombineMulDivRem_8cpp_source.html#l01118">MaxDepth</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00546">move</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11009">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08265">resolveTargetShuffleFromZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08753">resolveTargetShuffleInputsAndMask()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="APInt_8cpp_source.html#l02960">llvm::APIntOps::ScaleBitMask()</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00913">llvm::TargetLowering::SimplifyMultipleUseDemandedVectorElts()</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="APInt_8cpp_source.html#l00898">llvm::APInt::trunc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06632">widenSubVector()</a>, and <a class="el" href="APInt_8cpp_source.html#l00973">llvm::APInt::zext()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53054">combineAndnp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l56478">combineEXTEND_VECTOR_INREG()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50106">combineOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42003">combineShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48538">combineVectorInsert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48217">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48430">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40635">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42131">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ad29cb3e71655f02d6790e65d0f9f8b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad29cb3e71655f02d6790e65d0f9f8b90">&#9670;&nbsp;</a></span>combineX86ShufflesRecursively() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShufflesRecursively </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper entry wrapper to combineX86ShufflesRecursively. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40635">40635</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40166">llvm::X86::MaxShuffleCombineDepth</a>.</p>

</div>
</div>
<a id="a321df2422ee45cfd96e738928fb178f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321df2422ee45cfd96e738928fb178f7">&#9670;&nbsp;</a></span>combineXor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineXor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52692">52692</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48957">combineBitOpWithMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48992">combineBitOpWithShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49344">combineBMILogicOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52488">combineFneg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52635">combineXorSubCTLZ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48893">convertIntLogicToFPLogic()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50315">foldVectorXorShiftIntoCmp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52621">foldXor1SetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50260">foldXorTruncShiftIntoCmp()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01496">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10927">llvm::isAllOnesConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a08c370d762b14da77f453c98b738a000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c370d762b14da77f453c98b738a000">&#9670;&nbsp;</a></span>combineXorSubCTLZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineXorSubCTLZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52635">52635</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00033">llvm::X86ISD::BSR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00709">llvm::ISD::CTLZ_ZERO_UNDEF</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55367">combineSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52692">combineXor()</a>.</p>

</div>
</div>
<a id="a108b26123f976ad2ab078287e4be83ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108b26123f976ad2ab078287e4be83ef">&#9670;&nbsp;</a></span>combineZext()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineZext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53643">53643</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53443">combineExtSetcc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49769">combineOrCmpEqZeroToCtlzSrl()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45400">combineToExtendBoolVectorInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53396">combineToExtendCMOV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07065">concatSubVectors()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53324">promoteExtBeforeAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48794">PromoteMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56818">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac21ca860de08b06c8c3d51c536ba0c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21ca860de08b06c8c3d51c536ba0c90">&#9670;&nbsp;</a></span>computeZeroableShuffleElements()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void computeZeroableShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute whether each element of a shuffle is zeroable. </p>
<p>A "zeroable" vector shuffle element is one which can be lowered to zero. Either it is an undef element in the shuffle mask, the element of the input referenced is undef, or the element of the input referenced is known to be zero. Many x86 shuffles can zero lanes cheaply and we often want to handle as many lanes with this technique as possible to simplify the remaining shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08082">8082</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="APInt_8cpp_source.html#l00444">llvm::APInt::extractBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01145">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00908">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06422">llvm::X86::isZeroNode()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19815">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ac11671a35605d3033849a1e314831179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac11671a35605d3033849a1e314831179">&#9670;&nbsp;</a></span>concatSubVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> concatSubVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07065">7065</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06594">insertSubVector()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55448">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53643">combineZext()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09357">EltsFromConsecutiveLoads()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a7cfe8d9a58f901933680033c4e04a39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cfe8d9a58f901933680033c4e04a39a">&#9670;&nbsp;</a></span>convertIntLogicToFPLogic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertIntLogicToFPLogic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If both input operands of a logic op are being cast from floating-point types or FP compares, try to convert this into a floating-point logic node to avoid unnecessary moves from SSE to integer registers. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48893">48893</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24612">cheapX86FSETCC_SSE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48879">convertIntLogicToFPLogicOpcode()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01672">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50106">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52692">combineXor()</a>.</p>

</div>
</div>
<a id="aa658a1c7327a6cc2990c545e936b40d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa658a1c7327a6cc2990c545e936b40d2">&#9670;&nbsp;</a></span>convertIntLogicToFPLogicOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> convertIntLogicToFPLogicOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48879">48879</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48957">combineBitOpWithMOVMSK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l48893">convertIntLogicToFPLogic()</a>.</p>

</div>
</div>
<a id="a3bbea4eec70051ce3e57b94badc624a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bbea4eec70051ce3e57b94badc624a2">&#9670;&nbsp;</a></span>convertShiftLeftToScale()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertShiftLeftToScale </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Amt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30567">30567</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00819">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07215">getPack()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07205">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07197">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="APInt_8h_source.html#l00861">llvm::APInt::shl()</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, and <a class="el" href="ARCInfo_8h_source.html#l00041">llvm::ARCCC::Z</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31275">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l30622">LowerShift()</a>.</p>

</div>
</div>
<a id="a8c9ebb68837f38cc7f83ab4fb11b3267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9ebb68837f38cc7f83ab4fb11b3267">&#9670;&nbsp;</a></span>CreateCopyOfByValArgument()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CreateCopyOfByValArgument </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a>&#160;</td>
          <td class="paramname"><em>Flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Make a copy of an aggregate at address specified by "Src" to address "Dst" with size and alignment information specified by the specific parameter attribute. </p>
<p>The copy will be passed as a byval function parameter. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03705">3705</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l07458">llvm::SelectionDAG::getMemcpy()</a>.</p>

</div>
</div>
<a id="a71a49469d7d437afe471a050139f094f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71a49469d7d437afe471a050139f094f">&#9670;&nbsp;</a></span>createMMXBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createMMXBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43782">43782</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00687">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01434">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00908">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00365">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11806">llvm::BuildVectorSDNode::getSplatValue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00169">llvm::X86ISD::MMX_MOVW2D</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00161">llvm::X86ISD::MOVDQ2Q</a>, <a class="el" href="SmallVector_8h_source.html#l00642">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00280">llvm::MVT::x86mmx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43930">combineBitcast()</a>.</p>

</div>
</div>
<a id="ae7b3bd2cd0e9fba1b88684b186f08b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7b3bd2cd0e9fba1b88684b186f08b0b">&#9670;&nbsp;</a></span>createPackShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void createPackShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Unary</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumStages</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a shuffle mask that matches the PACKSS/PACKUS truncation. </p>
<p>A multi-stage pack shuffle mask is created by specifying NumStages &gt; 1. Note: This ignores saturation, so inputs must be checked first. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07684">7684</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08336">getFauxShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12787">matchShuffleWithPACK()</a>.</p>

</div>
</div>
<a id="a22444fb95050a5bef1c689e5bc9b064e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22444fb95050a5bef1c689e5bc9b064e">&#9670;&nbsp;</a></span>createPHIsForCMOVsInSinkBB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> createPHIsForCMOVsInSinkBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MIItBegin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MIItEnd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TrueMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FalseMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>SinkMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35748">35748</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00146">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="DenseMap_8h_source.html#l00084">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;, KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;::end()</a>, <a class="el" href="DenseMap_8h_source.html#l00150">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;, KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;::find()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02769">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="AMDGPURewriteUndefForPHI_8cpp_source.html#l00101">PHI</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a05e32f779d033fe0757134346ba52aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e32f779d033fe0757134346ba52aa2">&#9670;&nbsp;</a></span>createPSADBW()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createPSADBW </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Zext0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Zext1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44314">44314</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::PSADBW</a>, <a class="el" href="AArch64MIPeepholeOpt_8cpp_source.html#l00123">RegSize</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06792">SplitOpsAndApply()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44644">combineBasicSADPattern()</a>.</p>

</div>
</div>
<a id="a7eda61e02d6245a6cbc5ec5c09f1198a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eda61e02d6245a6cbc5ec5c09f1198a">&#9670;&nbsp;</a></span>createShuffleMaskFromVSELECT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool createShuffleMaskFromVSELECT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsBLENDV</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08298">8298</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00536">int</a>, <a class="el" href="Lint_8cpp_source.html#l00524">isZero()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08336">getFauxShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19956">lowerVSELECTtoVectorShuffle()</a>.</p>

</div>
</div>
<a id="add5db80d29dfef7133b98ecb6a250666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add5db80d29dfef7133b98ecb6a250666">&#9670;&nbsp;</a></span>createVariablePermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createVariablePermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>IndicesVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Look for opportunities to create a VPERMV/VPERMILPV/PSHUFB variable permute from a vector of source values and a vector of extraction indices. </p>
<p>The vectors might be manipulated to match the type of the permute op. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10901">10901</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSelectCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MathExtras_8h_source.html#l00297">llvm::isPowerOf2_64()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00464">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06632">widenSubVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11170">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="abdfa1a0a4242f9dfe9591c6be92c0178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdfa1a0a4242f9dfe9591c6be92c0178">&#9670;&nbsp;</a></span>createVPDPBUSD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createVPDPBUSD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>LogBias</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44268">44268</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01440">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="AArch64MIPeepholeOpt_8cpp_source.html#l00123">RegSize</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06792">SplitOpsAndApply()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00545">llvm::X86ISD::VPDPBUSD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44573">combineVPDPBUSDPattern()</a>.</p>

</div>
</div>
<a id="a57fec4bf66e4b8b691fefa30e6db8dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57fec4bf66e4b8b691fefa30e6db8dfd">&#9670;&nbsp;</a></span>detectAVGPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectAVGPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function detects the AVG pattern between vectors of unsigned i8/i16, which is c = (a + b + 1) / 2, and replace this operation with the efficient ISD::AVGCEILU (AVG) instruction. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50555">50555</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00649">llvm::ISD::AVGCEILU</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02958">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00305">llvm::KnownBits::countMaxActiveBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00348">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01500">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05043">llvm::SelectionDAG::haveNoCommonBitsSet()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00346">llvm::ISD::matchUnaryPredicate()</a>, <a class="el" href="MIRNamerPass_8cpp_source.html#l00074">Operands</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="MathExtras_8h_source.html#l00469">llvm::PowerOf2Ceil()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06792">SplitOpsAndApply()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51089">combineStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52279">combineTruncate()</a>.</p>

</div>
</div>
<a id="ab60e9136a31f4054b79740f601cba282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab60e9136a31f4054b79740f601cba282">&#9670;&nbsp;</a></span>detectExtMul()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool detectExtMul </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Mul</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44217">44217</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l02958">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04642">llvm::SelectionDAG::ComputeMaxSignificantBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00305">llvm::KnownBits::countMaxActiveBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12030">llvm::BuildVectorSDNode::isConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00081">IsFreeTruncation</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00070">Mul</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44573">combineVPDPBUSDPattern()</a>.</p>

</div>
</div>
<a id="a0841165650bd49aa4995c4dfa3fdf650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0841165650bd49aa4995c4dfa3fdf650">&#9670;&nbsp;</a></span>detectPMADDUBSW()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectPMADDUBSW </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52148">52148</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50416">detectSSatPattern()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01500">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06792">SplitOpsAndApply()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00535">llvm::X86ISD::VPMADDUBSW</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52279">combineTruncate()</a>.</p>

</div>
</div>
<a id="a79f138356acaefc8e95c039faf25e07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79f138356acaefc8e95c039faf25e07d">&#9670;&nbsp;</a></span>detectSSatPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectSSatPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>MatchPackUS</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect patterns of truncation with signed saturation: (truncate (smin ((smax (x, signed_min_of_dest_type)), signed_max_of_dest_type)) to dest_type) or: (truncate (smax ((smin (x, signed_max_of_dest_type)), signed_min_of_dest_type)) to dest_type). </p>
<p>With MatchPackUS, the smax/smin range is [0, unsigned_max_of_dest_type]. Return the source value to be truncated or SDValue() if the pattern was not matched. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50416">50416</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00189">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00199">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00141">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="APInt_8cpp_source.html#l00946">llvm::APInt::sext()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eabccd0de85dfbe7aef83629b318a4df6e">llvm::SMax</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00661">llvm::ISD::SMAX</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ead6bb6a2eca7d60c75e349ea45e138d74">llvm::SMin</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00660">llvm::ISD::SMIN</a>, and <a class="el" href="APInt_8cpp_source.html#l00973">llvm::APInt::zext()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51089">combineStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50450">combineTruncateWithSat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52320">combineVTRUNC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52148">detectPMADDUBSW()</a>.</p>

</div>
</div>
<a id="ab27661a31d59b1d509386b1269369c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27661a31d59b1d509386b1269369c62">&#9670;&nbsp;</a></span>detectUSatPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectUSatPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect patterns of truncation with unsigned saturation: </p>
<ol type="1">
<li>(truncate (umin (x, unsigned_max_of_dest_type)) to dest_type). Return the source value x to be truncated or SDValue() if the pattern was not matched.</li>
<li><p class="startli">(truncate (smin (smax (x, C1), C2)) to dest_type), where C1 &gt;= 0 and C2 is unsigned max of destination type.</p>
<p class="startli">(truncate (smax (smin (x, C2), C1)) to dest_type) where C1 &gt;= 0, C2 is unsigned max of destination type and C1 &lt;= C2.</p>
<p class="startli">These two patterns are equivalent to: (truncate (umin (smax(x, C1), unsigned_max_of_dest_type)) to dest_type) So return the smax(x, C1) value to be truncated or SDValue() if the pattern was not matched. </p>
</li>
</ol>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50369">50369</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00263">C1</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00141">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="APInt_8h_source.html#l00476">llvm::APInt::isMask()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eabccd0de85dfbe7aef83629b318a4df6e">llvm::SMax</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00661">llvm::ISD::SMAX</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ead6bb6a2eca7d60c75e349ea45e138d74">llvm::SMin</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00660">llvm::ISD::SMIN</a>, <a class="el" href="APInt_8h_source.html#l01199">llvm::APInt::uge()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea1c692ed4bf463fb08fca4d8cb8201ac0">llvm::UMin</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00662">llvm::ISD::UMIN</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51089">combineStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50450">combineTruncateWithSat()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52320">combineVTRUNC()</a>.</p>

</div>
</div>
<a id="af95bcf95fcfc5d82d24423018024641e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95bcf95fcfc5d82d24423018024641e">&#9670;&nbsp;</a></span>detectZextAbsDiff()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool detectZextAbsDiff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Abs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44250">44250</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44644">combineBasicSADPattern()</a>.</p>

</div>
</div>
<a id="a13b5b432c1ab8d4774bfcfea2e7fc323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b5b432c1ab8d4774bfcfea2e7fc323">&#9670;&nbsp;</a></span>EltsFromConsecutiveLoads()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EltsFromConsecutiveLoads </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Elts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsAfterLegalize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given the initializing elements 'Elts' of a vector of type 'VT', see if the elements can be replaced by a single large load which has the same value as a build_vector or insert_subvector whose loaded operands are 'Elts'. </p>
<p>Example: &lt;load i32 *a, load i32 *a+4, zero, undef&gt; -&gt; zextload a </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09357">9357</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l11557">llvm::SelectionDAG::areNonVolatileConsecutiveLoads()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07065">concatSubVectors()</a>, <a class="el" href="APInt_8h_source.html#l01619">llvm::APInt::countPopulation()</a>, <a class="el" href="APInt_8h_source.html#l01591">llvm::APInt::countTrailingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ArrayRef_8h_source.html#l00208">llvm::ArrayRef&lt; T &gt;::drop_back()</a>, <a class="el" href="APInt_8cpp_source.html#l00444">llvm::APInt::extractBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09310">findEltLoadSrc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01293">llvm::MemSDNode::getAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02367">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="ValueTypes_8h_source.html#l00058">llvm::EVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01229">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01292">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01361">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00379">llvm::EVT::getStoreSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="APInt_8h_source.html#l00354">llvm::APInt::isAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01028">llvm::MachinePointerInfo::isDereferenceable()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01315">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="TargetLowering_8h_source.html#l01295">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01352">llvm::MemSDNode::isSimple()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l01032">isUndef()</a>, <a class="el" href="APInt_8h_source.html#l00366">llvm::APInt::isZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06422">llvm::X86::isZeroNode()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">llvm::ARM_MB::LD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00965">llvm::ISD::LOAD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10864">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05404">llvm::X86::mayFoldLoadIntoBroadcastFromMem()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00819">llvm::X86ISD::VZEXT_LOAD</a>, and <a class="el" href="ARCInfo_8h_source.html#l00041">llvm::ARCCC::Z</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55448">combineConcatVectorOps()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09639">combineToConsecutiveLoads()</a>.</p>

</div>
</div>
<a id="af18843293b20477a5002cce9ce51ca48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af18843293b20477a5002cce9ce51ca48">&#9670;&nbsp;</a></span>EmitAVX512Test()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitAVX512Test </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>X86CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25244">25244</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10927">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00429">llvm::X86ISD::KORTEST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::KTEST</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>.</p>

</div>
</div>
<a id="aa4a1701790033b3d84938d44c913da11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4a1701790033b3d84938d44c913da11">&#9670;&nbsp;</a></span>EmitCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit nodes that will be selected as "cmp Op0,Op1", or something equivalent. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24278">24278</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04642">llvm::SelectionDAG::ComputeMaxSignificantBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24170">EmitTest()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01600">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="Function_8h_source.html#l00641">llvm::Function::hasMinSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="APInt_8h_source.html#l00427">llvm::APInt::isSignedIntN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05559">isX86CCSigned()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a50dbd5a76550f7eac8bc29cb7811b2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50dbd5a76550f7eac8bc29cb7811b2d5">&#9670;&nbsp;</a></span>emitLockedStackOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitLockedStackOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a locked operation on a stack location which does not change any memory location, but does involve a lock prefix. </p>
<p>Location is chosen to be a) very likely accessed only by a single thread to minimize cache traffic, and b) definitely dereferenceable. Returns the new Chain result. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32085">32085</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::ESP</a>, <a class="el" href="X86Subtarget_8h_source.html#l00130">llvm::X86Subtarget::getFrameLowering()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09946">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02147">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01370">llvm::X86FrameLowering::has128ByteRedZone()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l32146">LowerATOMIC_FENCE()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32666">lowerAtomicArith()</a>.</p>

</div>
</div>
<a id="a021a7555a5e8952967c42a91439bd617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021a7555a5e8952967c42a91439bd617">&#9670;&nbsp;</a></span>EmitMaskedTruncSStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitMaskedTruncSStore </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>SignedSat</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>Dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit Masked Truncating Store with signed or unsigned saturation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28296">28296</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00062">Ptr</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00878">llvm::X86ISD::VMTRUNCSTORES</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00877">llvm::X86ISD::VMTRUNCSTOREUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28305">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="ae36df91a6ca8d549a748193bdfd1faf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae36df91a6ca8d549a748193bdfd1faf1">&#9670;&nbsp;</a></span>emitOrXorXorTree()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename F &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitOrXorXorTree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VecVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>CmpVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>HasPT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>&#160;</td>
          <td class="paramname"><em>SToV</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Recursive helper for <a class="el" href="X86ISelLowering_8cpp.html#a0da547f1eda117f83339750a71775bcd" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to emit the memcmp expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53719">53719</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53746">combineVectorSizedSetCCEquality()</a>.</p>

</div>
</div>
<a id="aa3e32d9a4b0cb160ffd67dfdf53f7fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e32d9a4b0cb160ffd67dfdf53f7fa6">&#9670;&nbsp;</a></span>EmitTailCallStoreRetAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitTailCallStoreRetAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RetAddrFrIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SlotSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FPDiff</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a store of the return address if tail call optimization is performed and it is required (FPDiff!=0). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04420">4420</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFrameInfo_8cpp_source.html#l00083">llvm::MachineFrameInfo::CreateFixedObject()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01049">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01765">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l08168">llvm::SelectionDAG::getStore()</a>.</p>

</div>
</div>
<a id="a82e92ebfc4928d306bab0f2049c710c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82e92ebfc4928d306bab0f2049c710c6">&#9670;&nbsp;</a></span>EmitTest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit nodes that will be selected as "test Op0,Op0", or something equivalent. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24170">24170</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00403">llvm::X86ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00096">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00094">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00093">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00095">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_NO</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_O</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24137">hasNonFlagsUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24158">isProfitableToUseFlagOp()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00401">llvm::X86ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00327">llvm::ISD::SSUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00328">llvm::ISD::USUBO</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00402">llvm::X86ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24278">EmitCmp()</a>.</p>

</div>
</div>
<a id="a9a6fb007544370ca4b58acfb265f652b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a6fb007544370ca4b58acfb265f652b">&#9670;&nbsp;</a></span>EmitTruncSStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitTruncSStore </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>SignedSat</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>Dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit Truncating Store with signed or unsigned saturation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28284">28284</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00062">Ptr</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00875">llvm::X86ISD::VTRUNCSTORES</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00874">llvm::X86ISD::VTRUNCSTOREUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51089">combineStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28305">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a9e072a1be283e05ce2df723de3462b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e072a1be283e05ce2df723de3462b5b">&#9670;&nbsp;</a></span>emitXBegin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* emitXBegin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Utility function to emit xbegin specifying the start of an RTM region. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35327">35327</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00408">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00146">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00772">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="lib_2CodeGen_2README_8txt_source.html#l00039">BB</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00446">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EAX</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00213">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineFunction_8h_source.html#l00889">llvm::MachineFunction::insert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35306">isEFLAGSLiveAfter()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPURewriteUndefForPHI_8cpp_source.html#l00101">PHI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01037">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00911">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37347">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a id="a9df9cc3269d03373740e69dcb005d729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9df9cc3269d03373740e69dcb005d729">&#9670;&nbsp;</a></span>errorUnsupported()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void errorUnsupported </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>Msg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Call this when the user attempts to do something unsupported, like returning a double without SSE2 enabled on x86_64. </p>
<p>This is not fatal, unlike report_fatal_error, so calling code should attempt to recover without crashing. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00100">100</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLVMContext_8cpp_source.html#l00248">llvm::LLVMContext::diagnose()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDLoc::getDebugLoc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, and <a class="el" href="AMDGPUAsmUtils_8cpp_source.html#l00039">llvm::AMDGPU::SendMsg::Msg</a>.</p>

</div>
</div>
<a id="afac0f876f49fae503633b0dac2a3c812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac0f876f49fae503633b0dac2a3c812">&#9670;&nbsp;</a></span>expandFP_TO_UINT_SSE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> expandFP_TO_UINT_SSE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22745">22745</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00621">llvm::X86ISD::CVTTP2SI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="CodeGen_8h_source.html#l00031">llvm::CodeModel::Small</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33431">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a3e8b7d7b4d4abd86ab48a0f51f8a6c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8b7d7b4d4abd86ab48a0f51f8a6c80">&#9670;&nbsp;</a></span>ExpandHorizontalBinOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExpandHorizontalBinOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isUndefLO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isUndefHI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a sequence of two 128-bit horizontal add/sub followed by a concat_vector. </p>
<p>This is a helper function of <a class="el" href="X86ISelLowering_8cpp.html#a2d9f20ebd030add135aa3cf106dbf993" title="Lower BUILD_VECTOR to a horizontal add/sub operation if possible.">LowerToHorizontalOp()</a>. This function expects two 256-bit vectors called V0 and V1. At first, each vector is split into two separate 128-bit vectors. Then, the resulting 128-bit vectors are used to implement two horizontal binary operations.</p>
<p>The kind of horizontal binary operation is defined by <code>X86Opcode</code>.</p>
<p><code>Mode</code> specifies how the 128-bit parts of V0 and V1 are passed in input to the two new horizontal binop. When Mode is set, the first horizontal binop dag node would take as input the lower 128-bit of V0 and the upper 128-bit of V0. The second horizontal binop dag node would take as input the lower 128-bit of V1 and the upper 128-bit of V1. Example: HADD V0_LO, V0_HI HADD V1_LO, V1_HI</p>
<p>Otherwise, the first horizontal binop dag node takes as input the lower 128-bit of V0 and the lower 128-bit of V1, and the second horizontal binop dag node takes the upper 128-bit of V0 and the upper 128-bit of V1. Example: HADD V0_LO, V1_LO HADD V0_HI, V1_HI</p>
<p>If <code>isUndefLO</code> is set, then the algorithm propagates UNDEF to the lower 128-bits of the result. If <code>isUndefHI</code> is set, then UNDEF is propagated to the upper 128-bits of the result. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10313">10313</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06580">extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00667">llvm::SDNode::isUndef()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, and <a class="el" href="SIWholeQuadMode_8cpp_source.html#l00262">Mode</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10674">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="a53402f6e918f527e92ecdc700d88c472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53402f6e918f527e92ecdc700d88c472">&#9670;&nbsp;</a></span>expandIntrinsicWChainHelper()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> expandIntrinsicWChainHelper </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>TargetOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handles the lowering of builtin intrinsics with chain that return their value into registers EDX:EAX. </p>
<p>If operand ScrReg is a valid register identifier, then operand 2 of N is copied to SrcReg. The assumption is that SrcReg is an implicit input to TargetOpcode. Returns a Glue value which can be used to add extra copy-from-reg if the expanded intrinsics implicitly defines extra registers (i.e. not just EDX:EAX). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28161">28161</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00229">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EDX</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00795">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00769">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09946">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00282">llvm::MVT::Glue</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00769">Results</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28216">getReadTimeStampCounter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28305">LowerINTRINSIC_W_CHAIN()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33431">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a8c5470848197ac902e80545f0d08aa1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5470848197ac902e80545f0d08aa1c">&#9670;&nbsp;</a></span>ExtendToType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtendToType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>InOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>NVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>FillWithZeroes</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Widen a vector input to a vector of NVT. </p>
<p>The input vector must have the same element type as NVT. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32896">32896</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01145">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00283">llvm::ISD::isBuildVectorOfConstantFPSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33116">LowerMGATHER()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33008">LowerMLOAD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32945">LowerMSCATTER()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33074">LowerMSTORE()</a>.</p>

</div>
</div>
<a id="af1235e2e2ca58b93e3b22bc6c8b3d9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1235e2e2ca58b93e3b22bc6c8b3d9ab">&#9670;&nbsp;</a></span>extract128BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> extract128BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate a DAG to grab 128-bits from a vector &gt; 128 bits. </p>
<p>This sets things up to match to an AVX VEXTRACTF128 / VEXTRACTI128 or AVX-512 VEXTRACTF32x4 / VEXTRACTI32x4 instructions or a simple subregister reference. Idx is an index in the 128 bits we want. It need not be aligned to a 128-bit boundary. That makes lowering EXTRACT_VECTOR_ELT operations easier. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06580">6580</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00195">llvm::EVT::is512BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45019">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44720">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10313">ExpandHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26758">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23622">lowerAddSubToHorizontalOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22511">LowerTruncateVecI1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l56071">narrowExtractedVectorSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42846">llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l21225">vectorizeExtractedCast()</a>.</p>

</div>
</div>
<a id="a2433dc6459ebb75035c03803968a2cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2433dc6459ebb75035c03803968a2cd7">&#9670;&nbsp;</a></span>extract256BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> extract256BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate a DAG to grab 256-bits from a 512-bit vector. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06588">6588</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00195">llvm::EVT::is512BitVector()</a>.</p>

</div>
</div>
<a id="af4acdb0d749d0537888000052aadf256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4acdb0d749d0537888000052aadf256">&#9670;&nbsp;</a></span>ExtractBitFromMaskVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtractBitFromMaskVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Extract one bit from mask vector, like v16i1 or v8i1. </p>
<p>AVX-512 feature. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20123">20123</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00368">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>.</p>

</div>
</div>
<a id="a3d2572a2d7cf0d8584f28c2c1c2e14c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d2572a2d7cf0d8584f28c2c1c2e14c8">&#9670;&nbsp;</a></span>extractSubVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> extractSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>vectorWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">6549</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00930">llvm::SDNode::ops()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56663">combineBROADCAST_LOAD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55448">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l56123">combineEXTRACT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50703">combineLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50106">combineOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l56319">combineScalarToVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39762">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10901">createVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06580">extract128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06588">extract256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06834">getAVX512Node()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12522">getAVX512TruncNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07090">getEXTEND_VECTOR_INREG()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10636">getHopForBuildVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09711">lowerBuildVectorAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25959">LowerEXTEND_VECTOR_INREG()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16442">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42131">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06792">SplitOpsAndApply()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06713">splitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22407">truncateVectorWithPACK()</a>.</p>

</div>
</div>
<a id="a9d13ace08d99a3db97ddf471924d6da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d13ace08d99a3db97ddf471924d6da5">&#9670;&nbsp;</a></span>findEltLoadSrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool findEltLoadSrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Elt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&amp;&#160;</td>
          <td class="paramname"><em>Ld</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>ByteOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09310">9310</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03056">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09357">EltsFromConsecutiveLoads()</a>.</p>

</div>
</div>
<a id="ab62b0a9394bea17731fff01fe35e53f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62b0a9394bea17731fff01fe35e53f6">&#9670;&nbsp;</a></span>FindSingleBitChange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;<a class="el" href="classllvm_1_1Value.html">Value</a> *, <a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9">BitTestKind</a>&gt; FindSingleBitChange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31622">31622</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l31616">ConstantBit</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MathExtras_8h_source.html#l00297">llvm::isPowerOf2_64()</a>, <a class="el" href="PatternMatch_8h_source.html#l00453">llvm::PatternMatch::m_AllOnes()</a>, <a class="el" href="PatternMatch_8h_source.html#l00278">llvm::PatternMatch::m_APInt()</a>, <a class="el" href="PatternMatch_8h_source.html#l02262">llvm::PatternMatch::m_c_And()</a>, <a class="el" href="PatternMatch_8h_source.html#l02276">llvm::PatternMatch::m_c_Xor()</a>, <a class="el" href="PatternMatch_8h_source.html#l00991">llvm::PatternMatch::m_Sub()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31617">NotConstantBit</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31619">NotShiftBit</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31618">ShiftBit</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l31615">UndefBit</a>.</p>

</div>
</div>
<a id="af91c2a3b14c738c31113158a698e0324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af91c2a3b14c738c31113158a698e0324">&#9670;&nbsp;</a></span>foldMaskedMerge()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldMaskedMerge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold "masked merge" expressions like <code>(m &amp; x) | (~m &amp; y)</code> into the equivalent <code>((x ^ y) &amp; m) ^ y)</code> pattern. </p>
<p>This is typically a better representation for targets without a fused "and-not" operation. This function is intended to be called from a <code>TargetLowering::PerformDAGCombine</code> callback on <code>ISD::OR</code> nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49870">49870</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50106">combineOr()</a>.</p>

</div>
</div>
<a id="a70a3356be1e0bc8db5a2e2e5d8e6d7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70a3356be1e0bc8db5a2e2e5d8e6d7b1">&#9670;&nbsp;</a></span>foldMaskedMergeImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldMaskedMergeImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>And0_L</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>And0_R</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>And1_L</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>And1_R</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49844">49844</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::FREEZE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11021">llvm::isBitwiseNot()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

</div>
</div>
<a id="a4f80d4b8b70f58b247193379a39d5541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f80d4b8b70f58b247193379a39d5541">&#9670;&nbsp;</a></span>foldVectorXorShiftIntoCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldVectorXorShiftIntoCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: pcmpgt X, -1. </p>
<p>This should be called before type legalization because the pattern may not persist after that. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50315">50315</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11031">llvm::isConstOrConstSplat()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52692">combineXor()</a>.</p>

</div>
</div>
<a id="adb73c9adac12d432923cc883aa607798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb73c9adac12d432923cc883aa607798">&#9670;&nbsp;</a></span>foldXor1SetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldXor1SetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold a xor(setcc cond, val), 1 --&gt; setcc (inverted(cond), val) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52621">52621</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02769">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23916">getSETCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52692">combineXor()</a>.</p>

</div>
</div>
<a id="a974687eecfd14705774360c10e1c731a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a974687eecfd14705774360c10e1c731a">&#9670;&nbsp;</a></span>foldXorTruncShiftIntoCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldXorTruncShiftIntoCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to turn tests against the signbit in the form of: XOR(TRUNCATE(SRL(X, size(X)-1)), 1) into: SETGT(X, -1) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50260">50260</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01531">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52692">combineXor()</a>.</p>

</div>
</div>
<a id="af507a637524170aba7837ceb61023065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af507a637524170aba7837ceb61023065">&#9670;&nbsp;</a></span>get64BitArgumentGPRs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;MCPhysReg&gt; get64BitArgumentGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CallConv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03884">3884</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Path_8cpp_source.html#l00226">llvm::sys::path::begin()</a>, <a class="el" href="Path_8cpp_source.html#l00235">llvm::sys::path::end()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00337">llvm::X86Subtarget::isCallingConvWin64()</a>.</p>

</div>
</div>
<a id="a74bd11888d38f6374fd8a9de32f5c427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74bd11888d38f6374fd8a9de32f5c427">&#9670;&nbsp;</a></span>get64BitArgumentXMMs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;MCPhysReg&gt; get64BitArgumentXMMs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CallConv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03902">3902</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Path_8cpp_source.html#l00226">llvm::sys::path::begin()</a>, <a class="el" href="Path_8cpp_source.html#l00235">llvm::sys::path::end()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00337">llvm::X86Subtarget::isCallingConvWin64()</a>.</p>

</div>
</div>
<a id="a1aaf80606aacd8b3128f1fa1805c6f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aaf80606aacd8b3128f1fa1805c6f88">&#9670;&nbsp;</a></span>getAltBitOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getAltBitOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43505">43505</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00056">llvm::X86ISD::FANDN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43516">adjustBitcastSrcVectorSSE1()</a>.</p>

</div>
</div>
<a id="aee0563473c2eed4e233b639b9ae36911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0563473c2eed4e233b639b9ae36911">&#9670;&nbsp;</a></span>getAVX2GatherNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getAVX2GatherNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28030">28030</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="TargetLowering_8h_source.html#l00365">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Index</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00881">llvm::X86ISD::MGATHER</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54145">combineX86GatherScatter()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28305">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a9606293f9b700b964e76f7fd75a0b4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9606293f9b700b964e76f7fd75a0b4c9">&#9670;&nbsp;</a></span>getAVX512Node()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getAVX512Node </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06834">6834</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00151">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ArrayRef_8h_source.html#l00152">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="APInt_8h_source.html#l01439">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01238">Widen()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06632">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49591">canonicalizeBitSelect()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l31109">LowerFunnelShift()</a>.</p>

</div>
</div>
<a id="ae764d3ee202a305acb0ce1f52b9719fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae764d3ee202a305acb0ce1f52b9719fa">&#9670;&nbsp;</a></span>getAVX512TruncNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getAVX512TruncNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ZeroUppers</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12522">12522</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNC</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06632">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12633">lowerShuffleAsVTRUNC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12583">lowerShuffleWithVPMOV()</a>.</p>

</div>
</div>
<a id="a4c12f91ece9d610376d4655adfe7cd53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c12f91ece9d610376d4655adfe7cd53">&#9670;&nbsp;</a></span>getBMIMatchingOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getBMIMatchingOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>OpMustEq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49299">49299</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10927">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49344">combineBMILogicOp()</a>.</p>

</div>
</div>
<a id="a61f23ea50bb7d5e61ca17b8d73bc7f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f23ea50bb7d5e61ca17b8d73bc7f7e">&#9670;&nbsp;</a></span>getBROADCAST_LOAD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getBROADCAST_LOAD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *&#160;</td>
          <td class="paramname"><em>Mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08848">8848</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00331">llvm::TypeSize::Fixed()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01380">llvm::MemSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00469">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06941">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00362">llvm::EVT::getStoreSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01315">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01352">llvm::MemSDNode::isSimple()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10864">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00062">Ptr</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01288">llvm::MemSDNode::readMem()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55448">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55920">combineINSERT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17235">lowerV2X128Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42131">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a8b9766fd6e7fa9f1d99f19fb8bcfe993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b9766fd6e7fa9f1d99f19fb8bcfe993">&#9670;&nbsp;</a></span>getBT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getBT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>BitNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper for attempting to create a X86ISD::BT node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23875">23875</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00091">llvm::X86ISD::BT</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46684">combineCarryThroughADD()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l24544">LowerAndToBT()</a>.</p>

</div>
</div>
<a id="aa1cc6f0bf5007ecac3fbaccc032a4317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1cc6f0bf5007ecac3fbaccc032a4317">&#9670;&nbsp;</a></span>getConstantVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Constant.html">Constant</a>* getConstantVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>SplatValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SplatBitSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>C</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">9656</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLToken_8h_source.html#l00461">llvm::lltok::APFloat</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8cpp_source.html#l00444">llvm::APInt::extractBits()</a>, <a class="el" href="Constants_8cpp_source.html#l00934">llvm::ConstantFP::get()</a>, <a class="el" href="Constants_8cpp_source.html#l01356">llvm::ConstantVector::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00386">llvm::Constant::getIntegerValue()</a>, <a class="el" href="Type_8cpp_source.html#l00245">llvm::Type::getIntNTy()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="APFloat_8cpp_source.html#l00247">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00238">llvm::APFloatBase::IEEEhalf()</a>, <a class="el" href="APFloat_8cpp_source.html#l00244">llvm::APFloatBase::IEEEsingle()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09711">lowerBuildVectorAsBroadcast()</a>.</p>

</div>
</div>
<a id="a7fee8159812bebf4f298bb3c525cdb2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fee8159812bebf4f298bb3c525cdb2f">&#9670;&nbsp;</a></span>getConstVector() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getConstVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td>
          <td class="paramname"><em>Bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Undefs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06459">6459</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00687">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l01439">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="APFloat_8cpp_source.html#l00247">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00244">llvm::APFloatBase::IEEEsingle()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="APInt_8h_source.html#l00839">llvm::APInt::lshr()</a>, and <a class="el" href="APInt_8cpp_source.html#l00898">llvm::APInt::trunc()</a>.</p>

</div>
</div>
<a id="a2105859ef64dda1ac442681719f5c33b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2105859ef64dda1ac442681719f5c33b">&#9670;&nbsp;</a></span>getConstVector() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getConstVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Values</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsMask</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06429">6429</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53054">combineAndnp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55448">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48217">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48430">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40074">combineX86ShufflesConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16442">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19049">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a6d7162a570369a85f2a5238452e196e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d7162a570369a85f2a5238452e196e3">&#9670;&nbsp;</a></span>getEXTEND_VECTOR_INREG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getEXTEND_VECTOR_INREG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07090">7090</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00920">llvm::SelectionDAG::getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48217">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14283">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33431">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a4fc43ca790e9a82ad51249f2e93d2e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fc43ca790e9a82ad51249f2e93d2e17">&#9670;&nbsp;</a></span>getFauxShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getFauxShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ResolveKnownElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08336">8336</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00792">llvm::ISD::ANY_EXTEND_VECTOR_INREG</a>, <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="SmallVector_8h_source.html#l00687">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00151">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="SmallVector_8h_source.html#l00614">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07684">createPackShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08298">createShuffleMaskFromVSELECT()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00370">llvm::DecodeZeroExtendMask()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="ArrayRef_8h_source.html#l00152">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="APInt_8h_source.html#l01439">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00348">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="TypeSize_8h_source.html#l00182">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getFixedValue()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07706">getPackDemandedElts()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08823">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00536">int</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00215">llvm::EVT::isByteSized()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06232">isInRange()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06257">isUndefOrInRange()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="APInt_8h_source.html#l00366">llvm::APInt::isZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06422">llvm::X86::isZeroNode()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00469">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11009">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00173">llvm::X86ISD::PEXTRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00177">llvm::X86ISD::PEXTRW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00185">llvm::X86ISD::PINSRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00189">llvm::X86ISD::PINSRW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00586">llvm::ISD::VECTOR_SHUFFLE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::VROTRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08797">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="a75c0a729d679d7c1b8504537fbec5840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75c0a729d679d7c1b8504537fbec5840">&#9670;&nbsp;</a></span>getGatherNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getGatherNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28062">28062</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26855">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="TargetLowering_8h_source.html#l00365">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Index</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00881">llvm::X86ISD::MGATHER</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28305">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a4f61cf26d62c676d9c56f47aff24c055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f61cf26d62c676d9c56f47aff24c055">&#9670;&nbsp;</a></span>getHalfShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getHalfShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>HalfMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>HalfIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>HalfIdx2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the input shuffle mask results in a vector that is undefined in all upper or lower half elements and that mask accesses only 2 halves of the shuffle's operands, return true. </p>
<p>A mask of half the width with mask indexes adjusted to access the extracted halves of the original shuffle operands is returned in HalfMask. HalfIdx1 and HalfIdx2 return whether the upper or lower half of each input operand is accessed. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17528">17528</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06220">isUndefLowerHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06226">isUndefUpperHalf()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17619">lowerShuffleWithUndefHalf()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l41973">narrowShuffle()</a>.</p>

</div>
</div>
<a id="a178918533dcdc74ccc95c9ae8c43dcac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178918533dcdc74ccc95c9ae8c43dcac">&#9670;&nbsp;</a></span>getHopForBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getHopForBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>HOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10636">10636</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01385">llvm::APInt::clearBit()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="MachineValueType_8h_source.html#l00518">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00992">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06594">insertSubVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, and <a class="el" href="APInt_8h_source.html#l00839">llvm::APInt::lshr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10674">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="a8c620fc470731fdb2a41678c294a1e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c620fc470731fdb2a41678c294a1e6c">&#9670;&nbsp;</a></span>getHorizDemandedElts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getHorizDemandedElts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedLHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedRHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07731">7731</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01439">llvm::APInt::getBitWidth()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, and <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42131">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ae9857fae8de3da5730d5b06aca182624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9857fae8de3da5730d5b06aca182624">&#9670;&nbsp;</a></span>getIndexFromUnindexedLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getIndexFromUnindexedLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>Ld</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49098">49098</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02367">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02336">llvm::LSBaseSDNode::isIndexed()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>.</p>

</div>
</div>
<a id="af909173b66a5fd1bbac80bd7800ae745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af909173b66a5fd1bbac80bd7800ae745">&#9670;&nbsp;</a></span>getIndirectThunkSymbol()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char* getIndirectThunkSymbol </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36471">36471</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::ECX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EDI</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EDX</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="ad583c842b8bb943986245cd3dca82e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad583c842b8bb943986245cd3dca82e46">&#9670;&nbsp;</a></span>getInstrStrFromOpNo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> getInstrStrFromOpNo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>AsmStrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33223">33223</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstPrinter_8h_source.html#l00035">llvm::HexStyle::Asm</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="StringRef_8h_source.html#l00052">llvm::StringRef::npos</a>, and <a class="el" href="DWARFUnitIndex_8h_source.html#l00067">llvm::toString()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33269">llvm::X86TargetLowering::isInlineAsmTargetBranch()</a>.</p>

</div>
</div>
<a id="a7fb1a2451497dfdf1119bd9343bd3052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fb1a2451497dfdf1119bd9343bd3052">&#9670;&nbsp;</a></span>getMaskNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getMaskNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return Mask with the necessary casting or extending for <code>Mask</code> according to <code>MaskVT</code> when lowering masking intrinsics. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26855">26855</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l01223">llvm::MVT::bitsLE()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00222">llvm::ISD::EXTRACT_ELEMENT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10927">llvm::isAllOnesConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06422">llvm::X86::isZeroNode()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28062">getGatherNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28131">getPrefetchNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28100">getScatterNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26894">getVectorMaskingNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28305">LowerINTRINSIC_W_CHAIN()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12319">lowerShuffleToEXPAND()</a>.</p>

</div>
</div>
<a id="a79c9c6945a82cfdf0cd02fe49f3a4107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c9c6945a82cfdf0cd02fe49f3a4107">&#9670;&nbsp;</a></span>getMaxByValAlign()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getMaxByValAlign </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a> &amp;&#160;</td>
          <td class="paramname"><em>MaxAlign</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper for getByValTypeAlignment to determine the desired ByVal argument alignment. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02670">2670</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Align</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l02697">llvm::X86TargetLowering::getByValTypeAlignment()</a>.</p>

</div>
</div>
<a id="aaba15b33a7b6d8fd6431d14dc3d3c5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaba15b33a7b6d8fd6431d14dc3d3c5e9">&#9670;&nbsp;</a></span>getMOVL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getMOVL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector_shuffle mask for an movs{s|d}, movd operation of specified width. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04439">4439</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

</div>
</div>
<a id="a09ae114d2f55d00d9ab5a397e0de0298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09ae114d2f55d00d9ab5a397e0de0298">&#9670;&nbsp;</a></span>getNullFPConstForNullVal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getNullFPConstForNullVal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If a value is a scalar FP zero or a vector FP zero (potentially including undefined elements), return a zero constant that may be used to fold away that value. </p>
<p>In the case of a vector, the returned constant will not contain undefined elements even if the input parameter does. This makes it suitable to be used as a replacement operand with operations (eg, bitwise-and) where an undef should not propagate. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52803">52803</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52793">isNullFPScalarOrVectorConst()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52846">combineFAnd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52863">combineFAndn()</a>.</p>

</div>
</div>
<a id="a4a458b41b670c695bfe6c37217b7007c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a458b41b670c695bfe6c37217b7007c">&#9670;&nbsp;</a></span>getOnesVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getOnesVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector of specified type with all bits set. </p>
<p>Always build ones vectors as &lt;4 x i32&gt;, &lt;8 x i32&gt; or &lt;16 x i32&gt;. Then bitcast to their original type, ensuring they get CSE'd. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07080">7080</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00195">llvm::EVT::is512BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56123">combineEXTRACT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10876">materializeVectorConstant()</a>.</p>

</div>
</div>
<a id="afe1ee0c3600d3982d5dcb722f8079ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1ee0c3600d3982d5dcb722f8079ebd">&#9670;&nbsp;</a></span>getOneTrueElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> getOneTrueElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If V is a build vector of boolean constants and exactly one of those constants is true, return the operand index of that true element. </p>
<p>Otherwise, return -1. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50808">50808</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50843">getParamsForOneTrueMaskedElt()</a>.</p>

</div>
</div>
<a id="ac6f8d5cb14c373704b5faf9320598eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f8d5cb14c373704b5faf9320598eb3">&#9670;&nbsp;</a></span>getOpcodeForIndirectThunk()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getOpcodeForIndirectThunk </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>RPOpc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36457">36457</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a4d4c97240f140a6a8c3003d0e19798be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4c97240f140a6a8c3003d0e19798be">&#9670;&nbsp;</a></span>getPack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>PackHiHalf</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a node that packs the LHS + RHS nodes together at half width. </p>
<p>May return X86ISD::PACKSS/PACKUS, packing the top/bottom half. TODO: Add subvector splitting if/when we have a need for it. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07215">7215</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02958">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04642">llvm::SelectionDAG::ComputeMaxSignificantBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00305">llvm::KnownBits::countMaxActiveBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l30567">convertShiftLeftToScale()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31109">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29711">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31275">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29854">LowervXi8MulWithUNPCK()</a>.</p>

</div>
</div>
<a id="a2e33cb0aa9b4fbae99810b4d70d29f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e33cb0aa9b4fbae99810b4d70d29f25">&#9670;&nbsp;</a></span>getPackDemandedElts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getPackDemandedElts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedLHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedRHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07706">7706</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01439">llvm::APInt::getBitWidth()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, and <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37889">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38214">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08336">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42846">llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42131">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ab7458c4c1d0b716494b03ba16ee86ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7458c4c1d0b716494b03ba16ee86ad2">&#9670;&nbsp;</a></span>getParamsForOneTrueMaskedElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getParamsForOneTrueMaskedElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedLoadStoreSDNode.html">MaskedLoadStoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>MaskedOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a> &amp;&#160;</td>
          <td class="paramname"><em>Alignment</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a masked memory load/store operation, return true if it has one mask bit set. </p>
<p>If it has one mask bit set, then also return the memory address of the scalar element to load/store, the vector index to insert/extract that scalar element, and the alignment for the scalar memory access. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50843">50843</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="Alignment_8h_source.html#l00212">llvm::commonAlignment()</a>, <a class="el" href="TypeSize_8h_source.html#l00331">llvm::TypeSize::Fixed()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01380">llvm::MemSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02635">llvm::MaskedLoadStoreSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06941">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50808">getOneTrueElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01292">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="ValueTypes_8h_source.html#l00362">llvm::EVT::getStoreSize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50873">reduceMaskedLoadToScalarLoad()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51009">reduceMaskedStoreToScalarStore()</a>.</p>

</div>
</div>
<a id="a2d9cc3992fa2c2c207bcbbba87b02760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9cc3992fa2c2c207bcbbba87b02760">&#9670;&nbsp;</a></span>getPMOVMSKB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPMOVMSKB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32208">32208</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11666">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43579">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44418">combinePredicateReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46743">combinePTESTCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32236">LowerBITCAST()</a>.</p>

</div>
</div>
<a id="a5faf3b82955e9d3292cda43f3e23c706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5faf3b82955e9d3292cda43f3e23c706">&#9670;&nbsp;</a></span>getPrefetchNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPrefetchNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28131">28131</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09946">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26855">getMaskNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00365">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02147">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Index</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28305">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="ac952f81e2ff62d22a99d416a50df14f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac952f81e2ff62d22a99d416a50df14f8">&#9670;&nbsp;</a></span>getPSHUFShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, 4&gt; getPSHUFShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the PSHUF-style mask from PSHUF node. </p>
<p>This is a very minor wrapper around getTargetShuffleMask to easy forming v4 PSHUF-style masks that can be reused with such instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40648">40648</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07765">getTargetShuffleMask()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40692">combineRedundantDWordShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="ae020054e3ff6b34b048afacab677d69b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae020054e3ff6b34b048afacab677d69b">&#9670;&nbsp;</a></span>getReadTimeStampCounter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getReadTimeStampCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handles the lowering of builtin intrinsics that read the time stamp counter (x86_rdtsc and x86_rdtscp). </p>
<p>This function is also used to custom lower READCYCLECOUNTER nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28216">28216</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::ECX</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00147">ecx</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28161">expandIntrinsicWChainHelper()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00795">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AliasAnalysis_8cpp_source.html#l00769">Results</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28305">LowerINTRINSIC_W_CHAIN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28237">LowerREADCYCLECOUNTER()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33431">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a364f821dff38ffee838e1212ab490c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364f821dff38ffee838e1212ab490c9d">&#9670;&nbsp;</a></span>getScalarMaskingNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScalarMaskingNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>PreservedSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates an SDNode for a predicated scalar operation. </p>
<dl class="section return"><dt>Returns</dt><dd>(X86vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>). The mask is coming as MVT::i8 and it should be transformed to MVT::v1i1 while lowering masking intrinsics. The main difference between ScalarMaskingNode and VectorMaskingNode is using "X86select" instead of "vselect". We just can't create the "vselect" node for a scalar instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26920">26920</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00111">llvm::X86ISD::FSETCCM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00112">llvm::X86ISD::FSETCCM_SAE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00098">llvm::X86ISD::SELECTS</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00504">llvm::X86ISD::VFPCLASSS</a>.</p>

</div>
</div>
<a id="ac6d9a708e0caf9a4220ab7563f7c2ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d9a708e0caf9a4220ab7563f7c2ea5">&#9670;&nbsp;</a></span>getScalarValueForVectorElement()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScalarValueForVectorElement </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to get a scalar value for a specific element of a vector. </p>
<p>Looks through BUILD_VECTOR and SCALAR_TO_VECTOR nodes to find a scalar. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14564">14564</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00210">S</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14611">lowerShuffleAsElementInsertion()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15165">lowerV2F64Shuffle()</a>.</p>

</div>
</div>
<a id="a58f02653f9d350105b1ffc704762f90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f02653f9d350105b1ffc704762f90a">&#9670;&nbsp;</a></span>getScatterNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScatterNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28100">28100</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26855">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="TargetLowering_8h_source.html#l00365">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Index</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00882">llvm::X86ISD::MSCATTER</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54145">combineX86GatherScatter()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28305">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a3638f5716ead3f20d8d8e348c10d8619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3638f5716ead3f20d8d8e348c10d8619">&#9670;&nbsp;</a></span>getSEHRegistrationNodeSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> getSEHRegistrationNodeSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>Fn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26946">26946</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="EHPersonalities_8cpp_source.html#l00022">llvm::classifyEHPersonality()</a>, <a class="el" href="Function_8cpp_source.html#l01995">llvm::Function::getPersonalityFn()</a>, <a class="el" href="Function_8h_source.html#l00803">llvm::Function::hasPersonalityFn()</a>, <a class="el" href="namespacellvm.html#a5d56157a385f8cd7d3e54ed87da1ba6aab34bedfd8d86f0adbefe4ae0e708f428">llvm::MSVC_CXX</a>, <a class="el" href="namespacellvm.html#a5d56157a385f8cd7d3e54ed87da1ba6aa1d0ce965d5884b3d11d6f26fac012613">llvm::MSVC_X86SEH</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26969">recoverFramePointer()</a>.</p>

</div>
</div>
<a id="a10a82db92ba93d25912aaff75190896d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a82db92ba93d25912aaff75190896d">&#9670;&nbsp;</a></span>getSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EFLAGS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper for creating a X86ISD::SETCC node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23916">23916</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47115">combineCMov()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50106">combineOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53746">combineVectorSizedSetCCEquality()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54332">combineX86SetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52621">foldXor1SetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32808">LowerADDSUBCARRY()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l57535">llvm::X86TargetLowering::LowerAsmOutputForConstraint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32169">LowerCMP_SWAP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28305">LowerINTRINSIC_W_CHAIN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32578">LowerPARITY()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25534">LowerXALUO()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33431">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a0c4f8734623aa917fe30c3cce1abf4a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4f8734623aa917fe30c3cce1abf4a3">&#9670;&nbsp;</a></span>getShuffleHalfVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getShuffleHalfVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>HalfMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>HalfIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>HalfIdx2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UndefLower</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UseConcat</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given the output values from <a class="el" href="X86ISelLowering_8cpp.html#a4f61cf26d62c676d9c56f47aff24c055" title="If the input shuffle mask results in a vector that is undefined in all upper or lower half elements a...">getHalfShuffleMask()</a>, create a half width shuffle of extracted vectors followed by an insert back to full width. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17579">17579</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00518">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17619">lowerShuffleWithUndefHalf()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l41973">narrowShuffle()</a>.</p>

</div>
</div>
<a id="ada7f52028e75ee798b0fbbde2445b95e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7f52028e75ee798b0fbbde2445b95e">&#9670;&nbsp;</a></span>getShuffleScalarElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getShuffleScalarElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the scalar element that will make up the i'th element of the result of the vector shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08873">8873</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07765">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Index</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00536">int</a>, <a class="el" href="MachineValueType_8h_source.html#l00376">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05430">isTargetShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00444">llvm::SelectionDAG::MaxRecursionDepth</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09639">combineToConsecutiveLoads()</a>.</p>

</div>
</div>
<a id="aadeaf4ecc93abb786c5e2aae78a5355c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadeaf4ecc93abb786c5e2aae78a5355c">&#9670;&nbsp;</a></span>getShuffleVectorZeroOrUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getShuffleVectorZeroOrUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a vector_shuffle of the specified vector of zero or undef vector. </p>
<p>This produces a shuffle where the low element of V2 is swizzled into the zero/undef vector, landing at element Idx. This produces a shuffle mask like 4,1,2,3 (idx=0) or 0,1,2,4 (idx=3). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07282">7282</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21660">LowerUINT_TO_FP_i32()</a>.</p>

</div>
</div>
<a id="abf7fdf566795e8a3ba5a665bb8d3303f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf7fdf566795e8a3ba5a665bb8d3303f">&#9670;&nbsp;</a></span>getSplitVectorSrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getSplitVectorSrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowCommute</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06528">6528</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48073">combineHorizOpWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46743">combinePTESTCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l46886">combineSetCCMOVMSK()</a>.</p>

</div>
</div>
<a id="a6420ad77b9c213cea2ae49052e0ff55a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6420ad77b9c213cea2ae49052e0ff55a">&#9670;&nbsp;</a></span>getSUBriOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getSUBriOpcode </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsLP64</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36090">36090</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>.</p>

</div>
</div>
<a id="ad9113ea8e53ba9c81f55f15c11c7a522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9113ea8e53ba9c81f55f15c11c7a522">&#9670;&nbsp;</a></span>getTargetConstantBitsFromNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getTargetConstantBitsFromNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UndefElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>EltBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowWholeUndefs</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowPartialUndefs</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">7327</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="SmallVector_8h_source.html#l00687">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00708">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="SmallVector_8h_source.html#l00741">llvm::SmallVectorImpl&lt; T &gt;::erase()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="APInt_8cpp_source.html#l00444">llvm::APInt::extractBits()</a>, <a class="el" href="Constants_8cpp_source.html#l00418">llvm::Constant::getAggregateElement()</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="APInt_8h_source.html#l01439">llvm::APInt::getBitWidth()</a>, <a class="el" href="APInt_8h_source.html#l00459">llvm::APInt::getBoolValue()</a>, <a class="el" href="APInt_8h_source.html#l00180">llvm::APInt::getNullValue()</a>, <a class="el" href="Type_8cpp_source.html#l00163">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Type_8cpp_source.html#l00188">llvm::Type::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="APInt_8cpp_source.html#l00612">llvm::APInt::getSplat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07297">getTargetConstantFromBasePtr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07309">getTargetConstantFromNode()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="APInt_8cpp_source.html#l00359">llvm::APInt::insertBits()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00536">int</a>, <a class="el" href="APInt_8h_source.html#l00354">llvm::APInt::isAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06238">isAnyInRange()</a>, <a class="el" href="Type_8h_source.html#l00258">llvm::Type::isVectorTy()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00062">Ptr</a>, <a class="el" href="SmallVector_8h_source.html#l00642">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="APInt_8h_source.html#l01345">llvm::APInt::setBits()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49591">canonicalizeBitSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53054">combineAndnp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43930">combineBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55448">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45207">combineExtractVectorElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54061">combineMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50106">combineOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48217">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48430">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48399">combineVectorShiftVar()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40074">combineX86ShufflesConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37889">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30567">convertShiftLeftToScale()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08298">createShuffleMaskFromVSELECT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08336">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08165">getTargetShuffleAndZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07663">getTargetShuffleMaskIndices()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07636">llvm::X86::isConstantSplat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52348">isFNEG()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24812">LowerVSETCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42131">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a79aa4cc50b8e3e223eb5adeb168e4f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79aa4cc50b8e3e223eb5adeb168e4f21">&#9670;&nbsp;</a></span>getTargetConstantFromBasePtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a>* getTargetConstantFromBasePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07297">7297</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00062">Ptr</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00149">llvm::X86ISD::Wrapper</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00153">llvm::X86ISD::WrapperRIP</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07309">getTargetConstantFromNode()</a>.</p>

</div>
</div>
<a id="a338f1ca2f142ca20ed7275362fec457c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a338f1ca2f142ca20ed7275362fec457c">&#9670;&nbsp;</a></span>getTargetConstantFromNode() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a>* getTargetConstantFromNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>Load</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07309">7309</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l07297">getTargetConstantFromBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, and <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55448">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07321">llvm::X86TargetLowering::getTargetConstantFromLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07315">getTargetConstantFromNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42064">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetShuffle()</a>.</p>

</div>
</div>
<a id="a41c9332f99dbe9fa4a23d2d307b165ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41c9332f99dbe9fa4a23d2d307b165ca">&#9670;&nbsp;</a></span>getTargetConstantFromNode() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a>* getTargetConstantFromNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07315">7315</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l07309">getTargetConstantFromNode()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>.</p>

</div>
</div>
<a id="af71303967827d0c63f1caa626e59aa38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af71303967827d0c63f1caa626e59aa38">&#9670;&nbsp;</a></span>getTargetShuffleAndZeroables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getTargetShuffleAndZeroables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decode a target shuffle mask and inputs and see if any values are known to be undef or zero from their inputs. </p>
<p>Returns true if the target shuffle mask was decoded. <a class="el" href="namespaceFIXME.html">FIXME</a>: Merge this with computeZeroableShuffleElements? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08165">8165</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07765">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05430">isTargetShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06208">isUndefOrZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06422">llvm::X86::isZeroNode()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l08797">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="acb74cb21d8fa460f25834fb226bfc6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb74cb21d8fa460f25834fb226bfc6fa">&#9670;&nbsp;</a></span>getTargetShuffleInputs() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getTargetShuffleInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ResolveKnownElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calls getTargetShuffleAndZeroables to resolve a target shuffle mask's inputs and then sets the SM_SentinelUndef and SM_SentinelZero values. </p>
<p>Returns true if the target shuffle mask was decoded. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08797">8797</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08336">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08165">getTargetShuffleAndZeroables()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00444">llvm::SelectionDAG::MaxRecursionDepth</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08265">resolveTargetShuffleFromZeroables()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l08282">resolveZeroablesFromTargetShuffle()</a>.</p>

</div>
</div>
<a id="a27d46d110a0572a24271e707cbeebb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d46d110a0572a24271e707cbeebb79">&#9670;&nbsp;</a></span>getTargetShuffleInputs() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getTargetShuffleInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ResolveKnownElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08823">8823</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56123">combineEXTRACT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44720">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48073">combineHorizOpWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46886">combineSetCCMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08336">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08833">getTargetShuffleInputs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51403">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42131">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l43311">llvm::X86TargetLowering::SimplifyMultipleUseDemandedBitsForTargetNode()</a>.</p>

</div>
</div>
<a id="ae903428eabca0546973c2695d608bbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae903428eabca0546973c2695d608bbc9">&#9670;&nbsp;</a></span>getTargetShuffleInputs() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getTargetShuffleInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ResolveKnownElts</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08833">8833</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08823">getTargetShuffleInputs()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

</div>
</div>
<a id="a75ebe500aeb42d0daf4d8081db6fc6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ebe500aeb42d0daf4d8081db6fc6f4">&#9670;&nbsp;</a></span>getTargetShuffleMask() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getTargetShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowSentinelZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08067">8067</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l07765">getTargetShuffleMask()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a75f658c75b135fdd8ffee5218e907db3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f658c75b135fdd8ffee5218e907db3">&#9670;&nbsp;</a></span>getTargetShuffleMask() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getTargetShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowSentinelZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsUnary</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calculates the shuffle mask corresponding to the target-specific opcode. </p>
<p>If the mask could be calculated, returns it in <code>Mask</code>, returns the shuffle operands in <code>Ops</code>, and returns true. Sets <code>IsUnary</code> to true if only one source is used. Note that this will set IsUnary for shuffles which use a single input multiple times, and in those cases it will adjust the mask to only have indices within that single input. It is an error to call this with non-empty Mask/Ops vectors. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07765">7765</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00314">llvm::DecodeBLENDMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00399">llvm::DecodeEXTRQIMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00026">llvm::DecodeINSERTPSMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00436">llvm::DecodeINSERTQIMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00091">llvm::DecodeMOVDDUPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00060">llvm::DecodeMOVHLPSMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00069">llvm::DecodeMOVLHPSMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00084">llvm::DecodeMOVSHDUPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00077">llvm::DecodeMOVSLDUPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00124">llvm::DecodePALIGNRMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00292">llvm::DecodePSHUFBMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00163">llvm::DecodePSHUFHWMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00177">llvm::DecodePSHUFLWMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00147">llvm::DecodePSHUFMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00099">llvm::DecodePSLLDQMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00111">llvm::DecodePSRLDQMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00390">llvm::DecodeScalarMoveMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00200">llvm::DecodeSHUFPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00217">llvm::DecodeUNPCKHMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00233">llvm::DecodeUNPCKLMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00138">llvm::DecodeVALIGNMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00249">llvm::DecodeVectorBroadcast()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00280">llvm::DecodeVPERM2X128Mask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00498">llvm::DecodeVPERMIL2PMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00476">llvm::DecodeVPERMILPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00363">llvm::DecodeVPERMMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00558">llvm::DecodeVPERMV3Mask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00544">llvm::DecodeVPERMVMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00324">llvm::DecodeVPPERMMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00263">llvm::decodeVSHUF64x2FamilyMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00384">llvm::DecodeZeroMoveLowMask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00513">llvm::X86ISD::EXTRQI</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07663">getTargetShuffleMaskIndices()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00514">llvm::X86ISD::INSERTQI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06243">isAnyZero()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::MOVSH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::MOVSS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::SHUF128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00442">llvm::X86ISD::VALIGN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00525">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00464">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::VPERMV3</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00523">llvm::X86ISD::VPPERM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40874">canonicalizeShuffleWithBinOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55448">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37889">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38214">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40648">getPSHUFShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08873">getShuffleScalarElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08165">getTargetShuffleAndZeroables()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l08067">getTargetShuffleMask()</a>.</p>

</div>
</div>
<a id="ab05ad372d1e6700f8125ad1fee07271b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05ad372d1e6700f8125ad1fee07271b">&#9670;&nbsp;</a></span>getTargetShuffleMaskIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getTargetShuffleMaskIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>MaskNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaskEltSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>RawMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UndefElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07663">7663</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07765">getTargetShuffleMask()</a>.</p>

</div>
</div>
<a id="a4cedb117165debe9de7d0a038f9da333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cedb117165debe9de7d0a038f9da333">&#9670;&nbsp;</a></span>getTargetVShiftByConstNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTargetVShiftByConstNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>ShiftAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle vector element shifts where the shift amount is a constant. </p>
<p>Takes immediate version of shift as input. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26706">26706</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05821">llvm::SelectionDAG::FoldConstantArithmetic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49035">combineAndMaskToShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54061">combineMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48399">combineVectorShiftVar()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31109">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29711">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29933">LowerMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30040">LowerMULO()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31275">LowerRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30622">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30358">LowerShiftByScalarImmediate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l30503">LowerShiftByScalarVariable()</a>.</p>

</div>
</div>
<a id="a0f73140cd7f0b2c566b8ee7c1b86042d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f73140cd7f0b2c566b8ee7c1b86042d">&#9670;&nbsp;</a></span>getTargetVShiftNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTargetVShiftNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ShAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>ShAmtIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle vector element shifts by a splat shift amount. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26758">26758</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06580">extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05821">llvm::SelectionDAG::FoldConstantArithmetic()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00656">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26686">getTargetVShiftUniformOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31109">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31275">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l30503">LowerShiftByScalarVariable()</a>.</p>

</div>
</div>
<a id="adae1a1e766f05a764ea4cb9ca42212d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae1a1e766f05a764ea4cb9ca42212d7">&#9670;&nbsp;</a></span>getTargetVShiftUniformOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getTargetVShiftUniformOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsVariable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26686">26686</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::VSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::VSRA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::VSRL</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48399">combineVectorShiftVar()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26758">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30622">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30358">LowerShiftByScalarImmediate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l30503">LowerShiftByScalarVariable()</a>.</p>

</div>
</div>
<a id="af74fd4c6931a775f0c91f363e37296a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af74fd4c6931a775f0c91f363e37296a7">&#9670;&nbsp;</a></span>GetTLSADDR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GetTLSADDR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>InFlag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ReturnReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> char&#160;</td>
          <td class="paramname"><em>OperandFlags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>LocalDynamic</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20811">20811</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00795">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01775">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01776">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00717">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00282">llvm::MVT::Glue</a>, <a class="el" href="CodeGen_8h_source.html#l00047">llvm::TLSModel::LocalDynamic</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00610">llvm::MachineFrameInfo::setAdjustsStack()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00614">llvm::MachineFrameInfo::setHasCalls()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00288">llvm::X86ISD::TLSADDR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00292">llvm::X86ISD::TLSBASEADDR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20843">LowerToTLSGeneralDynamicModel32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20857">LowerToTLSGeneralDynamicModel64()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20865">LowerToTLSGeneralDynamicModelX32()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20871">LowerToTLSLocalDynamicModel()</a>.</p>

</div>
</div>
<a id="afaf1cbe4bd00ba18fb62321d5cbe4646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf1cbe4bd00ba18fb62321d5cbe4646">&#9670;&nbsp;</a></span>getUnderlyingExtractedFromVec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> getUnderlyingExtractedFromVec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>ExtractedFromVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ExtIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For an EXTRACT_VECTOR_ELT with a constant index return the real underlying vector and index. </p>
<p>Modifies <code>ExtractedFromVec</code> to the real vector and returns the real index. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09958">9958</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01545">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06257">isUndefOrInRange()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09988">buildFromShuffleMostly()</a>.</p>

</div>
</div>
<a id="aa9589ec3f929c700043a0e16b512e41a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9589ec3f929c700043a0e16b512e41a">&#9670;&nbsp;</a></span>getUnpackh()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getUnpackh </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector_shuffle node for an unpackh operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07205">7205</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l07144">llvm::createUnpackShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07176">getVectorShuffle()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45019">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30567">convertShiftLeftToScale()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22256">LowerAVXExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31109">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32306">LowerHorizontalByteSum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29711">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31275">LowerRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30622">LowerShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29854">LowervXi8MulWithUNPCK()</a>.</p>

</div>
</div>
<a id="ac62da151f0f1229e0bdc97b26645bfc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac62da151f0f1229e0bdc97b26645bfc5">&#9670;&nbsp;</a></span>getUnpackl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getUnpackl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector_shuffle node for an unpackl operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07197">7197</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l07144">llvm::createUnpackShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07176">getVectorShuffle()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45019">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30567">convertShiftLeftToScale()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31109">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32306">LowerHorizontalByteSum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29711">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31275">LowerRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30622">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21592">LowerUINT_TO_FP_i64()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29854">LowervXi8MulWithUNPCK()</a>.</p>

</div>
</div>
<a id="a72d002525e00017d195765b959cd0bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d002525e00017d195765b959cd0bc9">&#9670;&nbsp;</a></span>getV4X86ShuffleImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getV4X86ShuffleImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a 4-lane 8-bit shuffle immediate for a mask. </p>
<p>This helper function produces an 8-bit shuffle immediate corresponding to the ubiquitous shuffle encoding scheme used in x86 instructions for shuffling 4 lanes. It can be used with most of the PSHUF instructions for example.</p>
<p>NB: We rely heavily on "undef" masks preserving the input lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12199">12199</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01762">llvm::find_if()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38836">matchBinaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38533">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a6e1c868e1b38f5eb5034beb9ce6d7ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e1c868e1b38f5eb5034beb9ce6d7ef0">&#9670;&nbsp;</a></span>getV4X86ShuffleImm8ForMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getV4X86ShuffleImm8ForMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">12223</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12199">getV4X86ShuffleImm()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39884">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55448">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40692">combineRedundantDWordShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48351">combineVectorHADDSUB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30622">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14283">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15348">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19049">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15249">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15440">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18995">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15664">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19108">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="aa56b6b241a7da328f8016e1d6316bf16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa56b6b241a7da328f8016e1d6316bf16">&#9670;&nbsp;</a></span>getv64i1Argument()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getv64i1Argument </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;&#160;</td>
          <td class="paramname"><em>VA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;&#160;</td>
          <td class="paramname"><em>NextVA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>Dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>InFlag</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads two 32 bit registers and creates a 64 bit mask value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">VA</td><td>The current 32 bit value that need to be assigned. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">NextVA</td><td>The next 32 bit value that need to be assigned. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">Root</td><td>The parent DAG node. </td></tr>
    <tr><td class="paramdir">[in,out]</td><td class="paramname">InFlag</td><td>Represents SDvalue in the parent DAG node for glue purposes. In the case the DAG is already using physical register instead of virtual, we should glue our new SDValue to InFlag SDvalue. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a new SDvalue of size 64bit. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03475">3475</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8cpp_source.html#l00694">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00795">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00126">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00118">llvm::CCValAssign::getValVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="CallingConvLower_8h_source.html#l00120">llvm::CCValAssign::isRegLoc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>.</p>

</div>
</div>
<a id="a27efc9c5964a347b59ed81340d86e29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27efc9c5964a347b59ed81340d86e29e">&#9670;&nbsp;</a></span>getVectorMaskingNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getVectorMaskingNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>PreservedSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return (and <code>Op</code>, <code>Mask</code>) for compare instructions or (vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>) for others along with the necessary casting or extending for <code>Mask</code> when lowering masking intrinsics. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26894">26894</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l26855">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10927">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>.</p>

</div>
</div>
<a id="a43be1b9abf919e872b51cfd766dbe8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43be1b9abf919e872b51cfd766dbe8ed">&#9670;&nbsp;</a></span>getVectorShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getVectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07176">7176</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07205">getUnpackh()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07197">getUnpackl()</a>.</p>

</div>
</div>
<a id="a82ea3e3b3362aee4beee97df4ed04ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82ea3e3b3362aee4beee97df4ed04ec2">&#9670;&nbsp;</a></span>getVShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getVShift </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isLeft</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;&#160;</td>
          <td class="paramname"><em>TLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a vector logical shift node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09223">9223</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>.</p>

</div>
</div>
<a id="a273683fed8868c9a0cc8a9a156b40974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273683fed8868c9a0cc8a9a156b40974">&#9670;&nbsp;</a></span>getX86XALUOOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&gt; getX86XALUOOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25489">25489</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_O</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00323">llvm::ISD::SADDO</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::SMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00331">llvm::ISD::SMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00327">llvm::ISD::SSUBO</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00324">llvm::ISD::UADDO</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00400">llvm::X86ISD::UMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::UMULO</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00328">llvm::ISD::USUBO</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25534">LowerXALUO()</a>.</p>

</div>
</div>
<a id="ac007ab17eae964d8d0dc51a9cd535667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac007ab17eae964d8d0dc51a9cd535667">&#9670;&nbsp;</a></span>getZeroVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getZeroVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector of specified type with all zero elements. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">6501</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39884">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45019">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55448">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l56123">combineEXTRACT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55920">combineINSERT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40074">combineX86ShufflesConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10901">createVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28030">getAVX2GatherNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28062">getGatherNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52803">getNullFPConstForNullVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26920">getScalarMaskingNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07282">getShuffleVectorZeroOrUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26894">getVectorMaskingNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11642">LowerAVXCONCAT_VECTORS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08975">LowerBuildVectorAsInsert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09017">LowerBuildVectorv16i8()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09096">LowerBuildVectorv4x32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33116">LowerMGATHER()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33008">LowerMLOAD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20550">LowerSCALAR_TO_VECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14283">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12319">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17968">lowerShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17235">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18887">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19815">lowerVECTOR_SHUFFLE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23995">LowerVectorAllZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38836">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12342">matchShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42131">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43311">llvm::X86TargetLowering::SimplifyMultipleUseDemandedBitsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06632">widenSubVector()</a>.</p>

</div>
</div>
<a id="ad2a0054237318ed3881d58214ac89633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2a0054237318ed3881d58214ac89633">&#9670;&nbsp;</a></span>handleMaskRegisterForCallingConv()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;<a class="el" href="classllvm_1_1MVT.html">MVT</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&gt; handleMaskRegisterForCallingConv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02512">2512</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="CallingConv_8h_source.html#l00144">llvm::CallingConv::Intel_OCL_BI</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::INVALID_SIMPLE_VALUE_TYPE</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00254">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, and <a class="el" href="CallingConv_8h_source.html#l00200">llvm::CallingConv::X86_RegCall</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l02576">llvm::X86TargetLowering::getNumRegistersForCallingConv()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l02545">llvm::X86TargetLowering::getRegisterTypeForCallingConv()</a>.</p>

</div>
</div>
<a id="a4fcce77c24f1d3552f7251b1988ec310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fcce77c24f1d3552f7251b1988ec310">&#9670;&nbsp;</a></span>hasBZHI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasBZHI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49116">49116</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00386">llvm::MVT::isScalarInteger()</a>, and <a class="el" href="BasicAliasAnalysis_8cpp_source.html#l01804">true</a>.</p>

</div>
</div>
<a id="aa546b9d95bbcbc4590bbd3bfdafcf9c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa546b9d95bbcbc4590bbd3bfdafcf9c0">&#9670;&nbsp;</a></span>hasCalleePopSRet()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasCalleePopSRet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classT.html">T</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Args</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines whether Args, either a set of outgoing arguments to a call, or a set of incoming args of a call, contains an sret pointer that the callee pops. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03670">3670</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUMetadata_8h_source.html#l00394">llvm::AMDGPU::HSAMD::Kernel::Key::Args</a>, <a class="el" href="X86Subtarget_8h_source.html#l00278">llvm::X86Subtarget::getTargetTriple()</a>, <a class="el" href="Triple_8h_source.html#l00626">llvm::Triple::isOSMSVCRT()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00297">llvm::X86Subtarget::isTargetMCU()</a>.</p>

</div>
</div>
<a id="afd81b6b6c94f4d8bc640c9e18cf39186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd81b6b6c94f4d8bc640c9e18cf39186">&#9670;&nbsp;</a></span>hasFPCMov()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasFPCMov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Is there a floating point cmov for the specific X86 condition code? Current x86 isa includes the following FP cmov instructions: fcmovb, fcomvbe, fcomve, fcmovu, fcmovae, fcmova, fcmovne, fcmovnu. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05678">5678</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00092">llvm::X86::COND_NP</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_P</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47115">combineCMov()</a>.</p>

</div>
</div>
<a id="ac920f476758be52d3901976f91f26552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac920f476758be52d3901976f91f26552">&#9670;&nbsp;</a></span>hasIdenticalHalvesShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasIdenticalHalvesShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if a shuffle mask chooses elements identically in its top and bottom halves. </p>
<p>For example, any splat mask has the same top and bottom halves. If an element is undefined in only one half of the mask, the halves are not considered identical. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12181">12181</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22256">LowerAVXExtend()</a>.</p>

</div>
</div>
<a id="a37275b44ee2af4598d1782f93d9204f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37275b44ee2af4598d1782f93d9204f3">&#9670;&nbsp;</a></span>hasNonFlagsUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasNonFlagsUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>return true if <code>Op</code> has a use that doesn't just read flags. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24137">24137</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l01000">llvm::ISD::BRCOND</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00713">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="Value_8h_source.html#l00360">llvm::Value::use_begin()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24170">EmitTest()</a>.</p>

</div>
</div>
<a id="aaf395b1362beab9f5199bd2094f3d19c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf395b1362beab9f5199bd2094f3d19c">&#9670;&nbsp;</a></span>hasStackGuardSlotTLS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasStackGuardSlotTLS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;&#160;</td>
          <td class="paramname"><em>TargetTriple</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02994">2994</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Triple_8h_source.html#l00724">llvm::Triple::isAndroid()</a>, <a class="el" href="Triple_8h_source.html#l00726">llvm::Triple::isAndroidVersionLT()</a>, <a class="el" href="Triple_8h_source.html#l00548">llvm::Triple::isOSFuchsia()</a>, and <a class="el" href="Triple_8h_source.html#l00662">llvm::Triple::isOSGlibc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03006">llvm::X86TargetLowering::getIRStackGuard()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03051">llvm::X86TargetLowering::insertSSPDeclarations()</a>.</p>

</div>
</div>
<a id="a0f6aa89a7623063db8a64b10f9cf02fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f6aa89a7623063db8a64b10f9cf02fd">&#9670;&nbsp;</a></span>incDecVectorConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> incDecVectorConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsInc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a buildvector constant, return a new vector constant with each element incremented or decremented. </p>
<p>If incrementing or decrementing would result in unsigned overflow or underflow or this is not a simple vector constant, return an empty value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24729">24729</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00992">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="APInt_8h_source.html#l00391">llvm::APInt::isMaxValue()</a>, and <a class="el" href="APInt_8h_source.html#l00366">llvm::APInt::isZero()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24812">LowerVSETCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l24759">LowerVSETCCWithSUBUS()</a>.</p>

</div>
</div>
<a id="a22d41ad70a90ca184815fa009b650b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d41ad70a90ca184815fa009b650b97">&#9670;&nbsp;</a></span>insert128BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> insert128BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Result</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate a DAG to put 128-bits into a vector &gt; 128 bits. </p>
<p>This sets things up to match to an AVX VINSERTF128/VINSERTI128 or AVX-512 VINSERTF32x4/VINSERTI32x4 instructions or a simple superregister reference. Idx is an index in the 128 bits we want. It need not be aligned to a 128-bit boundary. That makes lowering INSERT_VECTOR_ELT operations easier. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06624">6624</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06594">insertSubVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20550">LowerSCALAR_TO_VECTOR()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18887">lowerV4X128Shuffle()</a>.</p>

</div>
</div>
<a id="a1c34ea579237aedce7149724afc490ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c34ea579237aedce7149724afc490ab">&#9670;&nbsp;</a></span>insert1BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> insert1BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert i1-subvector to i1-vector. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06898">6898</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="APInt_8h_source.html#l01405">llvm::APInt::flipAllBits()</a>, <a class="el" href="APInt_8h_source.html#l00241">llvm::APInt::getBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">High</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00367">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00368">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00930">llvm::SDNode::ops()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20589">LowerINSERT_SUBVECTOR()</a>.</p>

</div>
</div>
<a id="a753b74cc2bc0353743c54e17f9e8acb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a753b74cc2bc0353743c54e17f9e8acb3">&#9670;&nbsp;</a></span>InsertBitToMaskVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> InsertBitToMaskVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert one bit to mask vector, like v16i1 or v8i1. </p>
<p>AVX-512 feature. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20322">20322</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v1i1</a>.</p>

</div>
</div>
<a id="a7cb0f27acb965339dde328392c1adaf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cb0f27acb965339dde328392c1adaf7">&#9670;&nbsp;</a></span>insertSubVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> insertSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Result</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>vectorWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06594">6594</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07065">concatSubVectors()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10636">getHopForBuildVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06624">insert128BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42131">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="aa30164b8008b40271942859d6196d0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30164b8008b40271942859d6196d0d8">&#9670;&nbsp;</a></span>is128BitLaneCrossingShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool is128BitLaneCrossingShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether there are elements crossing 128-bit lanes in this shuffle mask. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">11849</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11833">isLaneCrossingShuffleMask()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16158">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13462">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17172">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17730">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19049">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18995">lowerV8F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38533">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="aab9703e1717da1bad9f8bbd3785517dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab9703e1717da1bad9f8bbd3785517dc">&#9670;&nbsp;</a></span>is128BitLaneRepeatedShuffleMask() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool is128BitLaneRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11929">11929</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l11893">isRepeatedShuffleMask()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

</div>
</div>
<a id="a2cd446e684755fec65fa6ed3647fbb05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd446e684755fec65fa6ed3647fbb05">&#9670;&nbsp;</a></span>is128BitLaneRepeatedShuffleMask() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool is128BitLaneRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a shuffle mask is equivalent within each 128-bit lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">11923</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l11893">isRepeatedShuffleMask()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l30622">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17355">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17172">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17730">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19049">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19250">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19108">lowerV8I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13849">matchShuffleAsByteRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38533">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="ae0b6e8508f5bf0ae450bb0b77296f356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0b6e8508f5bf0ae450bb0b77296f356">&#9670;&nbsp;</a></span>is128BitUnpackShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool is128BitUnpackShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12156">12156</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01568">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07144">llvm::createUnpackShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12081">isTargetShuffleEquivalent()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14807">lowerShuffleOfExtractsAsVperm()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17619">lowerShuffleWithUndefHalf()</a>.</p>

</div>
</div>
<a id="a41f482a133174a75f0ba10057f7adbb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f482a133174a75f0ba10057f7adbb5">&#9670;&nbsp;</a></span>is256BitLaneRepeatedShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool is256BitLaneRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a shuffle mask is equivalent within each 256-bit lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11936">11936</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l11893">isRepeatedShuffleMask()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18995">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19108">lowerV8I64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38533">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a10f0c9e6db4a0388d577d2da5a0487ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f0c9e6db4a0388d577d2da5a0487ca">&#9670;&nbsp;</a></span>isAddSubOrSubAdd() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isAddSubOrSubAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>NumExtracts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsSubAdd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true iff <code>BV</code> builds a vector with the result equivalent to the result of ADDSUB/SUBADD operation. </p>
<p>If true is returned then the operands of ADDSUB = Opnd0 +- Opnd1 (SUBADD = Opnd0 -+ Opnd1) operation are written to the parameters <code>Opnd0</code> and <code>Opnd1</code>. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10354">10354</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00992">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00211">llvm::ISD::UNDEF</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41886">combineShuffleToAddSubOrFMAddSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10509">lowerToAddSubOrFMAddSub()</a>.</p>

</div>
</div>
<a id="abcc89aad99c6a03adb5443eb5fa9f93c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc89aad99c6a03adb5443eb5fa9f93c">&#9670;&nbsp;</a></span>isAddSubOrSubAdd() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isAddSubOrSubAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsSubAdd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true iff the shuffle node <code>N</code> can be replaced with ADDSUB(SUBADD) operation. </p>
<p>If true is returned then the operands of ADDSUB(SUBADD) operation are written to the parameters <code>Opnd0</code> and <code>Opnd1</code>.</p>
<p>We combine shuffle to ADDSUB(SUBADD) directly on the abstract vector shuffle nodes so it is easier to generically match. We also insert dummy vector shuffle nodes for the operands which explicitly discard the lanes which are unused by this operation to try to flow through the rest of the combiner the fact that they're unused. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41783">41783</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41746">isAddSubOrSubAddMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00586">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

</div>
</div>
<a id="adec1e608823a642d7ceb03c906e6d8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec1e608823a642d7ceb03c906e6d8f3">&#9670;&nbsp;</a></span>isAddSubOrSubAddMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isAddSubOrSubAddMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>Op0Even</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if the shuffle mask takes subsequent elements alternately from two vectors. </p>
<p>For example &lt;0, 5, 2, 7&gt; or &lt;8, 1, 10, 3, 12, 5, 14, 7&gt; are both correct. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41746">41746</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41843">combineShuffleToFMAddSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l41783">isAddSubOrSubAdd()</a>.</p>

</div>
</div>
<a id="a20572d2a5543e9ee62228ec92cabc614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20572d2a5543e9ee62228ec92cabc614">&#9670;&nbsp;</a></span>isAndOrOfSetCCs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isAndOrOfSetCCs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if node is an ISD::AND or ISD::OR of two X86ISD::SETCC nodes each of which has no other use apart from the AND / OR. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26317">26317</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48577">combineCompareEqual()</a>.</p>

</div>
</div>
<a id="a78e36e5bb680d0d59602e5ba15ad5bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e36e5bb680d0d59602e5ba15ad5bd3">&#9670;&nbsp;</a></span>isAnyInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isAnyInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the value of any element in Mask falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06238">6238</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06232">isInRange()</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>.</p>

</div>
</div>
<a id="ae99689589cdaf9234c2835f05623a842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae99689589cdaf9234c2835f05623a842">&#9670;&nbsp;</a></span>isAnyZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isAnyZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the value of any element in Mask is the zero sentinel value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06243">6243</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48073">combineHorizOpWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07765">getTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51403">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38836">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13849">matchShuffleAsByteRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38533">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="aaa918c5d3579eabe089d56f7333b28d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa918c5d3579eabe089d56f7333b28d6">&#9670;&nbsp;</a></span>isAnyZeroOrUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isAnyZeroOrUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the value of any element in Mask is the zero or undef sentinel values. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06249">6249</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46886">combineSetCCMOVMSK()</a>.</p>

</div>
</div>
<a id="aec0a89ba2bd4f839f4509ff10117b85f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec0a89ba2bd4f839f4509ff10117b85f">&#9670;&nbsp;</a></span>isBitAligned()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isBitAligned </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td>
          <td class="paramname"><em>Alignment</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>SizeInBits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02771">2771</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00085">llvm::Align::value()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l02809">llvm::X86TargetLowering::allowsMemoryAccess()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l02775">llvm::X86TargetLowering::isMemoryAccessFast()</a>.</p>

</div>
</div>
<a id="ad0dbaba301b3cd80185b8c6406fa1be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0dbaba301b3cd80185b8c6406fa1be6">&#9670;&nbsp;</a></span>isBroadcastShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isBroadcastShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13546">13546</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06195">isUndefOrEqual()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13550">isNoopOrBroadcastShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19560">lower1BitShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>.</p>

</div>
</div>
<a id="a668dc2e56825f61a14fbb3116315668f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668dc2e56825f61a14fbb3116315668f">&#9670;&nbsp;</a></span>isCMOVPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isCMOVPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35709">35709</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="af10cf44c8132db33091188f9530e9dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af10cf44c8132db33091188f9530e9dee">&#9670;&nbsp;</a></span>isEFLAGSLiveAfter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isEFLAGSLiveAfter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>Itr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35306">35306</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2CodeGen_2README_8txt_source.html#l00039">BB</a>, and <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35694">checkAndUpdateEFLAGSKill()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35327">emitXBegin()</a>.</p>

</div>
</div>
<a id="a9a574164d3518e850dc17bd9c7cea5ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a574164d3518e850dc17bd9c7cea5ef">&#9670;&nbsp;</a></span>IsElementEquivalent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool IsElementEquivalent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>MaskSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ExpectedOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>ExpectedIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks whether the vector elements referenced by two shuffle masks are equivalent. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11989">11989</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01145">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12049">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12081">isTargetShuffleEquivalent()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12988">matchShuffleAsBlend()</a>.</p>

</div>
</div>
<a id="ababdb755e930b1b856496616c735a117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ababdb755e930b1b856496616c735a117">&#9670;&nbsp;</a></span>isFMAddSubOrFMSubAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isFMAddSubOrFMSubAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExpectedUses</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if is possible to fold MUL and an idiom that has already been recognized as ADDSUB/SUBADD(<code>Opnd0</code>, <code>Opnd1</code>) into FMADDSUB/FMSUBADD(x, y, <code>Opnd1</code>). </p>
<p>If (and only if) true is returned, the operands of FMADDSUB/FMSUBADD are written to parameters <code>Opnd0</code>, <code>Opnd1</code>, <code>Opnd2</code>.</p>
<p>Prior to calling this function it should be known that there is some SDNode that potentially can be replaced with an X86ISD::ADDSUB operation using <code>Opnd0</code> and <code>Opnd1</code> as operands. Also, this method is called before replacement of such SDNode with ADDSUB operation. Thus the number of <code>Opnd0</code> uses is expected to be equal to 2. For example, this function may be called for the following IR: AB = fmul fast &lt;2 x double&gt; A, B Sub = fsub fast &lt;2 x double&gt; AB, C Add = fadd fast &lt;2 x double&gt; AB, C Addsub = shufflevector &lt;2 x double&gt; Sub, &lt;2 x double&gt; Add, &lt;2 x i32&gt; &lt;i32 0, i32 3&gt; There is a def for Addsub here, which potentially can be replaced by X86ISD::ADDSUB operation: Addsub = X86ISD::ADDSUB AB, C and such ADDSUB can further be replaced with FMADDSUB: Addsub = FMADDSUB A, B, C.</p>
<p>The main reason why this method is called before the replacement of the recognized ADDSUB idiom with ADDSUB operation is that such replacement is illegal sometimes. E.g. 512-bit ADDSUB is not available, while 512-bit FMADDSUB is. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10481">10481</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetOptions_8h_source.html#l00037">llvm::FPOpFusion::Fast</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00212">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11199">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="PassBuilderBindings_8cpp_source.html#l00048">Options</a>, and <a class="el" href="Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41886">combineShuffleToAddSubOrFMAddSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10509">lowerToAddSubOrFMAddSub()</a>.</p>

</div>
</div>
<a id="a37f06b796addd745c44af4546b84fe76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37f06b796addd745c44af4546b84fe76">&#9670;&nbsp;</a></span>isFNEG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> isFNEG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the negated value if the node <code>N</code> flips sign of FP value. </p>
<p>FP-negation node may have different forms: FNEG(x), FXOR (x, 0x80000000) or FSUB(0, x) AVX512F does not have FXOR, so FNEG is lowered as (bitcast (xor (bitcast x), (bitcast ConstantFP(0x80000000)))). In this case we go though all bitcasts. This also recognizes splat of a negated value and returns the splat of that value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52348">52348</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00910">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00444">llvm::SelectionDAG::MaxRecursionDepth</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00586">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52488">combineFneg()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52525">llvm::X86TargetLowering::getNegatedExpression()</a>.</p>

</div>
</div>
<a id="a2740fb8073dd44c958e5ee272444fde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2740fb8073dd44c958e5ee272444fde8">&#9670;&nbsp;</a></span>isFoldableUseOfShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isFoldableUseOfShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09681">9681</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05430">isTargetShuffle()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00545">llvm::X86ISD::VPDPBUSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::VPERMV3</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09711">lowerBuildVectorAsBroadcast()</a>.</p>

</div>
</div>
<a id="a811049dc54f4a8053c0b34c8fa470a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811049dc54f4a8053c0b34c8fa470a99">&#9670;&nbsp;</a></span>isFRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isFRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if <code>RC</code> is a vector register class. </p>
<p>I.e., FR* / VR* or one of their variant. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l57717">57717</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00141">llvm::TargetRegisterClass::hasSuperClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l57739">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a id="a0ae9685e0bfae51cfb048c3a2da8a06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ae9685e0bfae51cfb048c3a2da8a06f">&#9670;&nbsp;</a></span>isGRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isGRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if <code>RC</code> is a general purpose register class. </p>
<p>I.e., GR* or one of their variant. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l57707">57707</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00141">llvm::TargetRegisterClass::hasSuperClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l57739">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a id="a7deed7d39c19fcbc3252b3b0551d3c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7deed7d39c19fcbc3252b3b0551d3c92">&#9670;&nbsp;</a></span>isHopBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isHopBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>HOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10549">10549</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00992">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10674">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="ad2e0fe7139acc133abb4e80ac6b1be35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e0fe7139acc133abb4e80ac6b1be35">&#9670;&nbsp;</a></span>isHorizontalBinOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isHorizontalBinOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>HOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsCommutative</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>PostShuffleMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return 'true' if this vector operation is "horizontal" and return the operands for the horizontal operation in LHS and RHS. </p>
<p>A horizontal operation performs the binary operation on successive elements of its first operand, then on successive elements of its second operand, returning the resulting values in a vector. For example, if A = &lt; float a0, float a1, float a2, float a3 &gt; and B = &lt; float b0, float b1, float b2, float b3 &gt; then the result of doing a horizontal operation on A and B is A horizontal-op B = &lt; a0 op a1, a2 op a3, b0 op b1, b2 op b3 &gt;. In short, LHS and RHS are inspected to see if LHS op RHS is of the form A horizontal-op B, for some already available A and B, and if so then LHS is set to A, RHS to B, and the routine returns 'true'. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51403">51403</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="SmallVector_8h_source.html#l00687">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00708">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="SmallVector_8h_source.html#l00614">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01568">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08823">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Index</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06243">isAnyZero()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11856">isMultiLaneShuffleMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06257">isUndefOrInRange()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08753">resolveTargetShuffleInputsAndMask()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06393">scaleShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21584">shouldUseHorizontalOp()</a>, <a class="el" href="ArrayRef_8h_source.html#l00193">llvm::ArrayRef&lt; T &gt;::slice()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11666">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00806">llvm::SDNode::uses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51591">combineToHorizontalAddSub()</a>.</p>

</div>
</div>
<a id="ab8b17ed3f1a97f1d8aa795465e732cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b17ed3f1a97f1d8aa795465e732cf8">&#9670;&nbsp;</a></span>isHorizontalBinOpPart()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isHorizontalBinOpPart </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BaseIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>LastIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is a helper function of <a class="el" href="X86ISelLowering_8cpp.html#a2d9f20ebd030add135aa3cf106dbf993" title="Lower BUILD_VECTOR to a horizontal add/sub operation if possible.">LowerToHorizontalOp()</a>. </p>
<p>This function checks that the build_vector <code>N</code> in input implements a 128-bit partial horizontal operation on a 256-bit vector, but that operation may not match the layout of an x86 256-bit horizontal instruction. In other words, if this returns true, then some extraction/insertion will be required to produce a valid horizontal instruction.</p>
<p>Parameter <code>Opcode</code> defines the kind of horizontal operation to match. For example, if <code>Opcode</code> is equal to ISD::ADD, then this function checks if <code>N</code> implements a horizontal arithmetic add; if instead <code>Opcode</code> is equal to ISD::SUB, then this function checks if this is a horizontal arithmetic sub.</p>
<p>This function only analyzes elements of <code>N</code> whose indices are in range [BaseIdx, LastIdx).</p>
<p>TODO: This function was originally used to match both real and fake partial horizontal operations, but the index-matching logic is incorrect for that. See the corrected implementation in <a class="el" href="X86ISelLowering_8cpp.html#a7deed7d39c19fcbc3252b3b0551d3c92">isHopBuildVector()</a>. Can we reduce this code because it is only used for partial h-op matching now? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10199">10199</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10674">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="af30484061fcf2186114d7d176ae1dd90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af30484061fcf2186114d7d176ae1dd90">&#9670;&nbsp;</a></span>isHorizOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="Compiler_8h.html#acc1c483f4b4ee2f17bb6643a3b353609">LLVM_ATTRIBUTE_UNUSED</a> bool isHorizOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10166">10166</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48073">combineHorizOpWithShuffle()</a>.</p>

</div>
</div>
<a id="a884776a595f070c30713cfdc12602ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884776a595f070c30713cfdc12602ae3">&#9670;&nbsp;</a></span>isInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if Val falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06232">6232</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39884">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08336">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06238">isAnyInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12081">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06257">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06270">isUndefOrZeroOrInRange()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13675">matchShuffleAsBitRotate()</a>.</p>

</div>
</div>
<a id="a585054f95cdb1b92f7d0d74194936b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a585054f95cdb1b92f7d0d74194936b3d">&#9670;&nbsp;</a></span>isLaneCrossingShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isLaneCrossingShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ScalarSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether there are elements crossing LaneSizeInBits lanes in this shuffle mask. </p>
<p>X86 divides up its shuffles into in-lane and cross-lane shuffle operations and we routinely test for these. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11833">11833</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">is128BitLaneCrossingShuffleMask()</a>.</p>

</div>
</div>
<a id="a90993742f3ff1c1fb493e0a771376bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90993742f3ff1c1fb493e0a771376bd1">&#9670;&nbsp;</a></span>isLegalConversion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isLegalConversion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsSigned</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21422">21422</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00254">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00134">llvm::MVT::v8i64</a>.</p>

</div>
</div>
<a id="a2a981ec0928acc0cac38685c41dfae42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a981ec0928acc0cac38685c41dfae42">&#9670;&nbsp;</a></span>isMultiLaneShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isMultiLaneShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ScalarSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether elements in each LaneSizeInBits lane in this shuffle mask come from multiple lanes - this is different to isLaneCrossingShuffleMask to better support 'repeated mask + lane permute' style shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11856">11856</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51403">isHorizontalBinOp()</a>.</p>

</div>
</div>
<a id="adbc45a2f128604768ee950e2e50b4b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbc45a2f128604768ee950e2e50b4b2c">&#9670;&nbsp;</a></span>isNonZeroElementsInOrder()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isNonZeroElementsInOrder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>VectorType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsZeroSideLeft</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12235">12235</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12319">lowerShuffleToEXPAND()</a>.</p>

</div>
</div>
<a id="a01377992bea3f58dac17c30755368c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01377992bea3f58dac17c30755368c53">&#9670;&nbsp;</a></span>isNoopOrBroadcastShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isNoopOrBroadcastShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13550">13550</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l13546">isBroadcastShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11819">isNoopShuffleMask()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>.</p>

</div>
</div>
<a id="aa78abc288ee7112f9f3df8f148a7e7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78abc288ee7112f9f3df8f148a7e7af">&#9670;&nbsp;</a></span>isNoopShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isNoopShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tiny helper function to identify a no-op mask. </p>
<p>This is a somewhat boring predicate function. It checks whether the mask array input, which is assumed to be a single-input shuffle mask of the kind used by the X86 shuffle instructions (not a fully general ShuffleVectorSDNode mask) requires any shuffles to occur. Both undef and an in-place shuffle are 'no-op's. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11819">11819</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13550">isNoopOrBroadcastShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13871">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13949">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14611">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13351">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15664">lowerV8I16GeneralSingleInputShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13696">matchShuffleAsBitRotate()</a>.</p>

</div>
</div>
<a id="a81759e8ae2c9ab3b98619cce9995ad74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81759e8ae2c9ab3b98619cce9995ad74">&#9670;&nbsp;</a></span>IsNOT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> IsNOT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07118">7118</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06661">collectConcatOps()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10927">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48684">combineAndNotIntoANDNP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53054">combineAndnp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48715">combineAndShuffleNot()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54061">combineMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46743">combinePTESTCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>.</p>

</div>
</div>
<a id="ac91b7f4570acc6bfdb6c81fd33d0c57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac91b7f4570acc6bfdb6c81fd33d0c57a">&#9670;&nbsp;</a></span>isNullFPScalarOrVectorConst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isNullFPScalarOrVectorConst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52793">52793</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l10922">llvm::isNullFPConstant()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52863">combineFAndn()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52877">combineFOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53894">combineSetCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52803">getNullFPConstForNullVal()</a>.</p>

</div>
</div>
<a id="ae1c99a5ad2fefdb496ba998c9d87f4de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c99a5ad2fefdb496ba998c9d87f4de">&#9670;&nbsp;</a></span>isOrXorXorTree()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isOrXorXorTree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Root</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Recursive helper for <a class="el" href="X86ISelLowering_8cpp.html#a0da547f1eda117f83339750a71775bcd" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to see if we have a recognizable memcmp expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53707">53707</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53746">combineVectorSizedSetCCEquality()</a>.</p>

</div>
</div>
<a id="ab22da37f57bbc851650a8f862d2d8446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22da37f57bbc851650a8f862d2d8446">&#9670;&nbsp;</a></span>isProfitableToUseFlagOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isProfitableToUseFlagOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24158">24158</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00203">llvm::ISD::CopyToReg</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00966">llvm::ISD::STORE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24170">EmitTest()</a>.</p>

</div>
</div>
<a id="afc10bf9c359bf4ec9dee418334a39443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc10bf9c359bf4ec9dee418334a39443">&#9670;&nbsp;</a></span>isRepeatedShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a shuffle mask is equivalent within each sub-lane. </p>
<p>This checks a shuffle mask to see if it is performing the same lane-relative shuffle in each sub-lane. This trivially implies that it is also not lane-crossing. It may however involve a blend from the same lane of a second vector.</p>
<p>The specific repeated shuffle mask is populated in <code>RepeatedMask</code>, as it is non-trivial to compute in the face of undef lanes. The representation is suitable for use with existing 128-bit shuffles as entries from the second vector have been remapped to [LaneSize, 2*LaneSize). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11893">11893</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00708">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11936">is256BitLaneRepeatedShuffleMask()</a>.</p>

</div>
</div>
<a id="a606dcc597bd47391259bdb57694b8466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606dcc597bd47391259bdb57694b8466">&#9670;&nbsp;</a></span>isRepeatedTargetShuffleMask() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isRepeatedTargetShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a target shuffle mask is equivalent within each sub-lane. </p>
<p>Unlike isRepeatedShuffleMask we must respect SM_SentinelZero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11980">11980</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11943">isRepeatedTargetShuffleMask()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

</div>
</div>
<a id="a5540ba5d97d02621fb9cd725d38655ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5540ba5d97d02621fb9cd725d38655ef">&#9670;&nbsp;</a></span>isRepeatedTargetShuffleMask() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isRepeatedTargetShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a target shuffle mask is equivalent within each sub-lane. </p>
<p>Unlike isRepeatedShuffleMask we must respect SM_SentinelZero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11943">11943</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00708">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06208">isUndefOrZero()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39884">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11980">isRepeatedTargetShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38836">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="af62c6be38ef70e3cb785ca99e3642a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62c6be38ef70e3cb785ca99e3642a52">&#9670;&nbsp;</a></span>isSequentialOrUndefInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSequentialOrUndefInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Step</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos + Size, falls within the specified sequence (Low, Low + Step, ..., Low + (Size - 1) * Step) or is undef. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">6284</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06195">isUndefOrEqual()</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51403">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13949">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17063">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12633">lowerShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17995">lowerShuffleAsVTRUNCAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14445">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17619">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12583">lowerShuffleWithVPMOV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15664">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19526">match1BitShuffleAsKSHIFT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14190">matchShuffleAsINSERTQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14036">matchShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12484">matchShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38533">matchUnaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42131">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ad59c1884c0993f538346305371165751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59c1884c0993f538346305371165751">&#9670;&nbsp;</a></span>isSequentialOrUndefOrZeroInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSequentialOrUndefOrZeroInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Step</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos+Size, falls within the specified sequential range (Low, Low+Size], or is undef or is zero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06295">6295</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06208">isUndefOrZero()</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12342">matchShuffleWithUNPCK()</a>.</p>

</div>
</div>
<a id="ae3dc8b7983e80b5f9a0af208276e918a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3dc8b7983e80b5f9a0af208276e918a">&#9670;&nbsp;</a></span>isShuffleEquivalent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isShuffleEquivalent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>ExpectedMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em> = <code><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em> = <code><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks whether a shuffle mask is equivalent to an explicit list of arguments. </p>
<p>This is a fast way to test a shuffle mask against a fixed pattern:</p>
<p>if (isShuffleEquivalent(Mask, 3, 2, {1, 0})) { ... }</p>
<p>It returns true if the mask is exactly as wide as the argument list, and each element of the mask is either -1 (signifying undef) or the value given in the argument. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12049">12049</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11989">IsElementEquivalent()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12458">lowerShuffleWithUNPCK256()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19049">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15165">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17235">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15440">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18887">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18995">lowerV8F64Shuffle()</a>.</p>

</div>
</div>
<a id="a308a98eacddb4eaa55f1ab3723416253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a308a98eacddb4eaa55f1ab3723416253">&#9670;&nbsp;</a></span>isShuffleFoldableLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isShuffleFoldableLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to test for a load that can be folded with x86 shuffles. </p>
<p>This is particularly important because the set of instructions varies significantly based on whether the operand is a load or not. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14592">14592</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03056">llvm::ISD::isNON_EXTLoad()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l11009">llvm::peekThroughOneUseBitcasts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40874">canonicalizeShuffleWithBinOps()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>.</p>

</div>
</div>
<a id="a2a577e058575e5c1a377758eafcaf621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a577e058575e5c1a377758eafcaf621">&#9670;&nbsp;</a></span>isShuffleMaskInputInPlace()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isShuffleMaskInputInPlace </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Input</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether the specified input (0 or 1) is in-place blended by the given mask. </p>
<p>This returns true if the elements from a particular input are already in the slot required by the given mask and require no permutation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14794">14794</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>.</p>

</div>
</div>
<a id="a77d05d163b9fe668c6e62786abb5a53e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d05d163b9fe668c6e62786abb5a53e">&#9670;&nbsp;</a></span>isSingleSHUFPSMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSingleSHUFPSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether this can be lowered with a single SHUFPS instruction. </p>
<p>This is used to disable more specialized lowerings when the shufps lowering will happen to be efficient. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14771">14771</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14807">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17619">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15440">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">lowerV4I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a5b04473a00c64f7ecf96f8db0d94f624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b04473a00c64f7ecf96f8db0d94f624">&#9670;&nbsp;</a></span>isSoftFP16()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSoftFP16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classT.html">T</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14598">14598</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14611">lowerShuffleAsElementInsertion()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l24812">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="a54abb6932796b17143639e3fcf318b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54abb6932796b17143639e3fcf318b01">&#9670;&nbsp;</a></span>isSortedByValueNo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSortedByValueNo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &gt;&#160;</td>
          <td class="paramname"><em>ArgLocs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03928">3928</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, and <a class="el" href="STLExtras_8h_source.html#l01884">llvm::is_sorted()</a>.</p>

</div>
</div>
<a id="a91e9ffc69ac314ed0568b4dff93aa60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e9ffc69ac314ed0568b4dff93aa60f">&#9670;&nbsp;</a></span>isTargetShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isTargetShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05430">5430</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00513">llvm::X86ISD::EXTRQI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00514">llvm::X86ISD::INSERTQI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::MOVSH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::MOVSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::SHUF128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00442">llvm::X86ISD::VALIGN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00525">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00464">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::VPERMV3</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00523">llvm::X86ISD::VPPERM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40874">canonicalizeShuffleWithBinOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42003">combineShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37889">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38214">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08873">getShuffleScalarElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08165">getTargetShuffleAndZeroables()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09681">isFoldableUseOfShuffle()</a>.</p>

</div>
</div>
<a id="af83ff96c157ea2db2a7f032cc9c80369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af83ff96c157ea2db2a7f032cc9c80369">&#9670;&nbsp;</a></span>isTargetShuffleEquivalent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isTargetShuffleEquivalent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>ExpectedMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em> = <code><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em> = <code><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks whether a target shuffle mask is equivalent to an explicit pattern. </p>
<p>The masks must be exactly the same width.</p>
<p>If an element in Mask matches SM_SentinelUndef (-1) then the corresponding value in ExpectedMask is always accepted. Otherwise the indices must match.</p>
<p>SM_SentinelZero is accepted as a valid negative index but must match in both, or via a known bits test. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12081">12081</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00180">llvm::APInt::getNullValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11989">IsElementEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06232">isInRange()</a>, <a class="el" href="APInt_8h_source.html#l00373">llvm::APInt::isNullValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06270">isUndefOrZeroOrInRange()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02575">llvm::SelectionDAG::MaskedVectorIsZero()</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12156">is128BitUnpackShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12140">isUnpackWdShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38670">matchBinaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12787">matchShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12342">matchShuffleWithUNPCK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38389">matchUnaryShuffle()</a>.</p>

</div>
</div>
<a id="aabb1c9be43724d8bd97c0292a22a9628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb1c9be43724d8bd97c0292a22a9628">&#9670;&nbsp;</a></span>isTargetShuffleVariableMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isTargetShuffleVariableMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05471">5471</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00525">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00464">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::VPERMV3</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00523">llvm::X86ISD::VPPERM</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="aecdf309a14a1e82cc28f67e6f45745b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecdf309a14a1e82cc28f67e6f45745b5">&#9670;&nbsp;</a></span>isTruncWithZeroHighBitsInput()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isTruncWithZeroHighBitsInput </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25564">25564</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

</div>
</div>
<a id="a6f70409be6aadf7e5967d643c821d44f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f70409be6aadf7e5967d643c821d44f">&#9670;&nbsp;</a></span>isUndefInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUndefInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is the undef sentinel value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06214">6214</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06220">isUndefLowerHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06226">isUndefUpperHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12633">lowerShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12583">lowerShuffleWithVPMOV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38836">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14190">matchShuffleAsINSERTQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38389">matchUnaryShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42131">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a4ac0f0c7139f1e0d84956fbdc78a5c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac0f0c7139f1e0d84956fbdc78a5c8e">&#9670;&nbsp;</a></span>isUndefLowerHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUndefLowerHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the mask creates a vector whose lower half is undefined. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06220">6220</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06214">isUndefInRange()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17528">getHalfShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17619">lowerShuffleWithUndefHalf()</a>.</p>

</div>
</div>
<a id="a725f58b715bca880b3653e565fe1ae74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a725f58b715bca880b3653e565fe1ae74">&#9670;&nbsp;</a></span>isUndefOrEqual() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUndefOrEqual </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>CmpVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask is the undef sentinel value or equal to the specified value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06201">6201</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

</div>
</div>
<a id="a90ffe79bb38686b4c283e3959fdf8b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ffe79bb38686b4c283e3959fdf8b31">&#9670;&nbsp;</a></span>isUndefOrEqual() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUndefOrEqual </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>CmpVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Val is the undef sentinel value or equal to the specified value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06195">6195</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13546">isBroadcastShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17063">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15664">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38389">matchUnaryShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42131">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="acdc633e249c53dfc9c4ad4a7a3683307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc633e249c53dfc9c4ad4a7a3683307">&#9670;&nbsp;</a></span>isUndefOrInRange() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUndefOrInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask is undef or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06263">6263</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06257">isUndefOrInRange()</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

</div>
</div>
<a id="a9e04027bce62ec4ab85683196cf97716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e04027bce62ec4ab85683196cf97716">&#9670;&nbsp;</a></span>isUndefOrInRange() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUndefOrInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if Val is undef or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06257">6257</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06232">isInRange()</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08336">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09958">getUnderlyingExtractedFromVec()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51403">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06263">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13949">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17730">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13281">lowerShuffleAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15664">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38836">matchBinaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38533">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="aef8a120f777ff4dc79c2bcda21b9be9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef8a120f777ff4dc79c2bcda21b9be9b">&#9670;&nbsp;</a></span>isUndefOrZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUndefOrZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Val is either the undef or zero sentinel value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06208">6208</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39884">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08165">getTargetShuffleAndZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11943">isRepeatedTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06295">isSequentialOrUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06306">isUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06270">isUndefOrZeroOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12342">matchShuffleWithUNPCK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38389">matchUnaryShuffle()</a>.</p>

</div>
</div>
<a id="a206d09d378fc9700fa93cd72adba2257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a206d09d378fc9700fa93cd72adba2257">&#9670;&nbsp;</a></span>isUndefOrZeroInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUndefOrZeroInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is undef or is zero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06306">6306</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06208">isUndefOrZero()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44720">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38836">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38389">matchUnaryShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42131">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a8ccdcea2404253ccf30e5edeaeedd854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ccdcea2404253ccf30e5edeaeedd854">&#9670;&nbsp;</a></span>isUndefOrZeroOrInRange() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUndefOrZeroOrInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask is undef, zero or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06276">6276</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06270">isUndefOrZeroOrInRange()</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

</div>
</div>
<a id="a9b15fb1db61f62b231736ee83c5370b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b15fb1db61f62b231736ee83c5370b0">&#9670;&nbsp;</a></span>isUndefOrZeroOrInRange() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUndefOrZeroOrInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if Val is undef, zero or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06270">6270</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06232">isInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06208">isUndefOrZero()</a>, and <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39884">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12081">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06276">isUndefOrZeroOrInRange()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17923">matchShuffleWithSHUFPD()</a>.</p>

</div>
</div>
<a id="a61fff877cacd45bec356194e6bec57f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61fff877cacd45bec356194e6bec57f2">&#9670;&nbsp;</a></span>isUndefUpperHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUndefUpperHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the mask creates a vector whose upper half is undefined. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06226">6226</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06214">isUndefInRange()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17528">getHalfShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14283">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17619">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14134">matchShuffleAsEXTRQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14190">matchShuffleAsINSERTQ()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l41973">narrowShuffle()</a>.</p>

</div>
</div>
<a id="a333ddbb47b4f66dbeacb1f6ba6e90c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a333ddbb47b4f66dbeacb1f6ba6e90c51">&#9670;&nbsp;</a></span>isUnpackWdShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUnpackWdShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12140">12140</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l07144">llvm::createUnpackShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12081">isTargetShuffleEquivalent()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a67e06f2d863f883613cc60086eb26493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e06f2d863f883613cc60086eb26493">&#9670;&nbsp;</a></span>isVKClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isVKClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if <code>RC</code> is a mask register class. </p>
<p>I.e., VK* or one of their variant. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l57728">57728</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00141">llvm::TargetRegisterClass::hasSuperClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l57739">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a id="a1dac1d71afa3d79d42946a8fc81a77ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dac1d71afa3d79d42946a8fc81a77ab">&#9670;&nbsp;</a></span>isX86CCSigned()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isX86CCSigned </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the condition is an signed comparison operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05559">5559</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00096">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00094">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00093">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00095">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24278">EmitCmp()</a>.</p>

</div>
</div>
<a id="a78847db29ed7d2a85930f543e6e76843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78847db29ed7d2a85930f543e6e76843">&#9670;&nbsp;</a></span>isX86LogicalCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isX86LogicalCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if opcode is a X86 logical comparison. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25550">25550</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::ADC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00403">llvm::X86ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00087">llvm::X86ISD::COMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00086">llvm::X86ISD::FCMP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00401">llvm::X86ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::SBB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::SMUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00088">llvm::X86ISD::UCOMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00400">llvm::X86ISD::UMUL</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00402">llvm::X86ISD::XOR</a>.</p>

</div>
</div>
<a id="a3750167f96cdf724a4be01f1cb6cb756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3750167f96cdf724a4be01f1cb6cb756">&#9670;&nbsp;</a></span>lower128BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower128BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Dispatching routine to lower various 128-bit x86 vector shuffles. </p>
<p>This routine breaks down the specific type of 128-bit shuffle and dispatches to the lowering routines accordingly. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16841">16841</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15165">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15249">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15440">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16411">lowerV8F16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00150">llvm::MVT::v8f16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19815">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a70c4d94b8b92e288f152e1f1d9e2598d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70c4d94b8b92e288f152e1f1d9e2598d">&#9670;&nbsp;</a></span>lower1BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower1BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19560">19560</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00248">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00245">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="APInt_8h_source.html#l01568">llvm::APInt::countLeadingOnes()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13546">isBroadcastShuffleMask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00367">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00368">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19480">lower1BitShuffleAsKSHIFTR()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19526">match1BitShuffleAsKSHIFT()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00262">llvm::X86Subtarget::useBWIRegs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00134">llvm::MVT::v8i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19815">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a5330aee63fc1e1cf7f4f0889d64631d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5330aee63fc1e1cf7f4f0889d64631d5">&#9670;&nbsp;</a></span>lower1BitShuffleAsKSHIFTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower1BitShuffleAsKSHIFTR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19480">19480</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00368">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19560">lower1BitShuffle()</a>.</p>

</div>
</div>
<a id="a96d6ff96109b9309efae5cbdbcb04fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d6ff96109b9309efae5cbdbcb04fed">&#9670;&nbsp;</a></span>lower256BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower256BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>High-level routine to lower various 256-bit x86 vector shuffles. </p>
<p>This routine either breaks down the specific type of a 256-bit x86 vector shuffle or splits it into two 128-bit shuffles and fuses the results back together based on the available instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18815">18815</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01903">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l01229">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00376">llvm::MVT::isInteger()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12963">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12907">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14611">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17619">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16872">splitAndLowerShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v16f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19815">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ab470d50a207c5981bf85006f581a740b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab470d50a207c5981bf85006f581a740b">&#9670;&nbsp;</a></span>lower512BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower512BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>High-level routine to lower various 512-bit x86 vector shuffles. </p>
<p>This routine either breaks down the specific type of a 512-bit x86 vector shuffle or splits it into two 256-bit shuffles and fuses the results back together based on the available instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19410">19410</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01903">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12963">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12907">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14611">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17619">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19049">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19250">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18995">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19108">lowerV8I64Shuffle()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16872">splitAndLowerShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00179">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v32f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::v8f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00134">llvm::MVT::v8i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19815">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a1ad42ca57c3c3ab00dd66ca5870e7bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ad42ca57c3c3ab00dd66ca5870e7bb8">&#9670;&nbsp;</a></span>LowerABD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerABD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29674">29674</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00655">llvm::ISD::ABDS</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02278">llvm::SelectionDAG::getFreeze()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01531">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l01295">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00661">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00660">llvm::ISD::SMIN</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06774">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00663">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00662">llvm::ISD::UMIN</a>, <a class="el" href="X86Subtarget_8h_source.html#l00262">llvm::X86Subtarget::useBWIRegs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="af9488f8e3a8bd2dafa658fc48419f3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9488f8e3a8bd2dafa658fc48419f3b2">&#9670;&nbsp;</a></span>LowerABS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerABS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29607">29607</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_NS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00376">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06758">splitVectorIntUnary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a8d3d665855cae4e412e40108809ea91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d3d665855cae4e412e40108809ea91d">&#9670;&nbsp;</a></span>LowerADDRSPACECAST()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDRSPACECAST </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33169">33169</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86_8h_source.html#l00204">llvm::X86AS::PTR32_UPTR</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ad9601b4bf1ad70c2fe4534ecf69c165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9601b4bf1ad70c2fe4534ecf69c165f">&#9670;&nbsp;</a></span>LowerADDSAT_SUBSAT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDSAT_SUBSAT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29537">29537</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01531">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="APInt_8h_source.html#l00189">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00199">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11031">llvm::isConstOrConstSplat()</a>, <a class="el" href="TargetLowering_8h_source.html#l01295">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00323">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00340">llvm::ISD::SADDSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETUGT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06774">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00327">llvm::ISD::SSUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00349">llvm::ISD::SSUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00663">llvm::ISD::UMAX</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05694">useVPTERNLOG()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00350">llvm::ISD::USUBSAT</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">llvm::Xor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a285bb9e7e94d9755aadf7680ebf4af97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285bb9e7e94d9755aadf7680ebf4af97">&#9670;&nbsp;</a></span>lowerAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29522">29522</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23622">lowerAddSubToHorizontalOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06774">splitVectorIntBinary()</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ab958d0f7e896ff9eaf3f724852032fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab958d0f7e896ff9eaf3f724852032fa7">&#9670;&nbsp;</a></span>LowerADDSUBCARRY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDSUBCARRY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32808">32808</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::ADC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00303">llvm::ISD::ADDCARRY</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_O</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00656">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23916">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00313">llvm::ISD::SADDO_CARRY</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::SBB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00314">llvm::ISD::SSUBO_CARRY</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a4d2767f8eee1081f134faf268a76b0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2767f8eee1081f134faf268a76b0d6">&#9670;&nbsp;</a></span>lowerAddSubToHorizontalOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAddSubToHorizontalOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Depending on uarch and/or optimizing for size, we might prefer to use a vector operation in place of the typical scalar operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23622">23622</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06580">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21584">shouldUseHorizontalOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29522">lowerAddSub()</a>.</p>

</div>
</div>
<a id="a187168567f5f0395fd0a59b85c35342b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187168567f5f0395fd0a59b85c35342b">&#9670;&nbsp;</a></span>LowerADJUST_TRAMPOLINE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADJUST_TRAMPOLINE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28993">28993</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5a9400ffd60b322631432e54cb995b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a9400ffd60b322631432e54cb995b16">&#9670;&nbsp;</a></span>LowerAndToBT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAndToBT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>And</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>X86CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Result of 'and' is compared against zero. </p>
<p>Change to a BT node if possible. Returns the BT node and the condition code needed to use it. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24544">24544</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02958">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00076">llvm::ISD::Constant</a>, <a class="el" href="KnownBits_8h_source.html#l00243">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23875">getBT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01601">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11021">llvm::isBitwiseNot()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00297">llvm::isPowerOf2_64()</a>, <a class="el" href="MathExtras_8h_source.html#l00401">llvm::Log2_64_Ceil()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01336">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49901">combineAddOrSubToADCOrSBB()</a>.</p>

</div>
</div>
<a id="a14c1da0d6397508803e61b56652580f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c1da0d6397508803e61b56652580f6">&#9670;&nbsp;</a></span>LowerANY_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerANY_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25943">25943</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22256">LowerAVXExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l25886">LowerSIGN_EXTEND_Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a8679ab19e5fd70f2011394a4923d7c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8679ab19e5fd70f2011394a4923d7c43">&#9670;&nbsp;</a></span>LowerAsSplatVectorLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAsSplatVectorLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09235">9235</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11585">llvm::SelectionDAG::InferPtrAlign()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04814">llvm::SelectionDAG::isBaseWithConstantOffset()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00688">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">llvm::ARM_MB::LD</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00062">Ptr</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00497">llvm::MachineFrameInfo::setObjectAlignment()</a>, and <a class="el" href="Alignment_8h_source.html#l00085">llvm::Align::value()</a>.</p>

</div>
</div>
<a id="a51119c288ceff3e4c55b87c3dbcedeb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51119c288ceff3e4c55b87c3dbcedeb3">&#9670;&nbsp;</a></span>LowerATOMIC_FENCE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_FENCE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32146">32146</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l32085">emitLockedStackOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00276">llvm::X86Subtarget::hasMFence()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01152">llvm::ISD::MEMBARRIER</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00670">llvm::X86ISD::MFENCE</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, and <a class="el" href="LLVMContext_8h_source.html#l00057">llvm::SyncScope::System</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a62712c499928ed783ba6329269bbc8f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62712c499928ed783ba6329269bbc8f9">&#9670;&nbsp;</a></span>LowerATOMIC_STORE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_STORE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32730">32730</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a3b7d14ce641064b70c1b921dd97afd3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7d14ce641064b70c1b921dd97afd3e">&#9670;&nbsp;</a></span>lowerAtomicArith()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAtomicArith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower atomic_load_ops into LOCK-prefixed operations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32666">32666</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01187">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01191">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01188">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32085">emitLockedStackOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07839">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01334">llvm::MemSDNode::getSuccessOrdering()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01329">llvm::MemSDNode::getSyncScopeID()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32634">lowerAtomicArithWithLOCK()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01152">llvm::ISD::MEMBARRIER</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="LLVMContext_8h_source.html#l00057">llvm::SyncScope::System</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5271931ee931884bd81330b82a17f9f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5271931ee931884bd81330b82a17f9f9">&#9670;&nbsp;</a></span>lowerAtomicArithWithLOCK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAtomicArithWithLOCK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32634">32634</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l01187">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01189">llvm::ISD::ATOMIC_LOAD_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01191">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01188">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01192">llvm::ISD::ATOMIC_LOAD_XOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00799">llvm::X86ISD::LADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00803">llvm::X86ISD::LAND</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00801">llvm::X86ISD::LOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00800">llvm::X86ISD::LSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00802">llvm::X86ISD::LXOR</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46393">combineSetCCAtomicArith()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32666">lowerAtomicArith()</a>.</p>

</div>
</div>
<a id="a66df6e2d29622075c45fb05c03727127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66df6e2d29622075c45fb05c03727127">&#9670;&nbsp;</a></span>LowerAVG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAVG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29644">29644</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06774">splitVectorIntBinary()</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ac500e16c74b6cb60304069a03b41a946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac500e16c74b6cb60304069a03b41a946">&#9670;&nbsp;</a></span>LowerAVXCONCAT_VECTORS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAVXCONCAT_VECTORS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11642">11642</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02278">llvm::SelectionDAG::getFreeze()</a>, <a class="el" href="MachineValueType_8h_source.html#l00518">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00342">llvm::ISD::isFreezeUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00193">llvm::ArrayRef&lt; T &gt;::slice()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11783">LowerCONCAT_VECTORS()</a>.</p>

</div>
</div>
<a id="a84d872d30f268db85a654038c87afa4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d872d30f268db85a654038c87afa4a">&#9670;&nbsp;</a></span>LowerAVXExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAVXExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22256">22256</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00518">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00920">llvm::SelectionDAG::getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07205">getUnpackh()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12181">hasIdenticalHalvesShuffleMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06758">splitVectorIntUnary()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25943">LowerANY_EXTEND()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22390">LowerZERO_EXTEND()</a>.</p>

</div>
</div>
<a id="a3ce8ae9aaa34fdd7062856c126e18f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce8ae9aaa34fdd7062856c126e18f43">&#9670;&nbsp;</a></span>LowerBITCAST()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITCAST </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32236">32236</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00222">llvm::ISD::EXTRACT_ELEMENT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32208">getPMOVMSKB()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01440">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00386">llvm::MVT::isScalarInteger()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00161">llvm::X86ISD::MOVDQ2Q</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v8i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00280">llvm::MVT::x86mmx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ab2689b832f03d85c8c3f2a096b653f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2689b832f03d85c8c3f2a096b653f75">&#9670;&nbsp;</a></span>LowerBITREVERSE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITREVERSE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32513">32513</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00723">llvm::X86ISD::GF2P8AFFINEQB</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32468">LowerBITREVERSE_XOP()</a>, <a class="el" href="LiveRegMatrix_8cpp_source.html#l00044">Matrix</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06758">splitVectorIntUnary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aada7984f8ada9c0d22fe9b269f60f614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada7984f8ada9c0d22fe9b269f60f614">&#9670;&nbsp;</a></span>LowerBITREVERSE_XOP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITREVERSE_XOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32468">32468</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00704">llvm::ISD::BITREVERSE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06758">splitVectorIntUnary()</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00523">llvm::X86ISD::VPPERM</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l32513">LowerBITREVERSE()</a>.</p>

</div>
</div>
<a id="a67470d27f3c6deda45ad7fe5e6addb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67470d27f3c6deda45ad7fe5e6addb79">&#9670;&nbsp;</a></span>LowerBUILD_VECTORAsVariablePermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTORAsVariablePermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11170">11170</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l10901">createVariablePermute()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01145">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="aedd54e8f3c3c8ea92b2ecedb4f86c487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd54e8f3c3c8ea92b2ecedb4f86c487">&#9670;&nbsp;</a></span>LowerBUILD_VECTORvXbf16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTORvXbf16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10061">10061</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00489">llvm::MVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>.</p>

</div>
</div>
<a id="a829630b309f5c67aa0425af36b41b745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829630b309f5c67aa0425af36b41b745">&#9670;&nbsp;</a></span>LowerBUILD_VECTORvXi1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTORvXi1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10073">10073</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00656">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MathExtras_8h_source.html#l00164">llvm::Hi_32()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MathExtras_8h_source.html#l00169">llvm::Lo_32()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="AMDGPURegBankSelect_8cpp_source.html#l00045">Select</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>.</p>

</div>
</div>
<a id="aad3bd738a3a35386f7ca6f45b7d8bff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3bd738a3a35386f7ca6f45b7d8bff3">&#9670;&nbsp;</a></span>lowerBuildVectorAsBroadcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerBuildVectorAsBroadcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Attempt to use the vbroadcast instruction to generate a splat value from a splat BUILD_VECTOR which uses: a. </p>
<p>A single scalar load, or a constant. b. Repeated pattern of constants (e.g. &lt;0,1,0,1&gt; or &lt;0,1,2,3,0,1,2,3&gt;).</p>
<p>The VBROADCAST node is returned when a pattern is found, or SDValue() otherwise. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09711">9711</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00076">llvm::ISD::Constant</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00077">llvm::ISD::ConstantFP</a>, <a class="el" href="BitVector_8h_source.html#l00155">llvm::BitVector::count()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00053">llvm::HexagonISD::CP</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01043">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01799">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getConstantVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00550">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="Constants_8cpp_source.html#l00386">llvm::Constant::getIntegerValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="Type_8cpp_source.html#l00245">llvm::Type::getIntNTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00365">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11846">llvm::BuildVectorSDNode::getRepeatedSequence()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00992">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11199">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11740">llvm::BuildVectorSDNode::isConstantSplat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09681">isFoldableUseOfShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11228">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01336">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00510">llvm::X86ISD::VBROADCASTM</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a75a1ddb8f797e70b1547be36f8830507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75a1ddb8f797e70b1547be36f8830507">&#9670;&nbsp;</a></span>LowerBuildVectorAsInsert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorAsInsert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>NonZeroMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumNonZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08975">8975</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00054">First</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01434">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09017">LowerBuildVectorv16i8()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09083">LowerBuildVectorv8i16()</a>.</p>

</div>
</div>
<a id="a95a7f57e28a59968ade9b2852d164df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95a7f57e28a59968ade9b2852d164df6">&#9670;&nbsp;</a></span>lowerBuildVectorToBitOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerBuildVectorToBitOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If a BUILD_VECTOR's source elements all apply the same bit operation and one of their operands is constant, lower to a pair of BUILD_VECTOR and just apply the bit to the vectors. </p>
<p>NOTE: Its not in our interest to start make a general purpose vectorizer from this, but enough scalar bit operations are created from the later legalization + scalarization stages to need basic support. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10798">10798</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="TargetLowering_8h_source.html#l01201">llvm::TargetLoweringBase::isOperationLegalOrPromote()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30622">LowerShift()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

</div>
</div>
<a id="a02345bf295dd13c388b75db2aae81db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02345bf295dd13c388b75db2aae81db6">&#9670;&nbsp;</a></span>LowerBuildVectorv16i8()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv16i8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>NonZeroMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumNonZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Custom lower build_vector of v16i8. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09017">9017</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01434">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08975">LowerBuildVectorAsInsert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

</div>
</div>
<a id="a24c05613343fb93ecfd517f7b20ce1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c05613343fb93ecfd517f7b20ce1e8">&#9670;&nbsp;</a></span>LowerBuildVectorv4x32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv4x32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Custom lower build_vector of v4i32 or v4f32. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09096">9096</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06422">llvm::X86::isZeroNode()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>.</p>

</div>
</div>
<a id="a74a5915c89097e4d916e5c641632882e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74a5915c89097e4d916e5c641632882e">&#9670;&nbsp;</a></span>LowerBuildVectorv8i16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv8i16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>NonZeroMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumNonZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Custom lower build_vector of v8i16. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09083">9083</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l08975">LowerBuildVectorAsInsert()</a>.</p>

</div>
</div>
<a id="af9f436f6b3196efa8801aadaaf8dd52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9f436f6b3196efa8801aadaaf8dd52e">&#9670;&nbsp;</a></span>LowerCMP_SWAP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCMP_SWAP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32169">32169</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EAX</a>, <a class="el" href="SelectionDAG_8h_source.html#l00795">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00769">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23916">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00282">llvm::MVT::Glue</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00792">llvm::X86ISD::LCMPXCHG_DAG</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="STLExtras_8h_source.html#l01716">llvm::size()</a>, and <a class="el" href="AArch64Disassembler_8cpp_source.html#l00300">Success</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aaff2581ea82c371cd3c4706d5f5a1cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff2581ea82c371cd3c4706d5f5a1cfb">&#9670;&nbsp;</a></span>LowerCONCAT_VECTORS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11783">11783</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11642">LowerAVXCONCAT_VECTORS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11704">LowerCONCAT_VECTORSvXi1()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a20d2c4e634576e31a243b938a43112af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d2c4e634576e31a243b938a43112af">&#9670;&nbsp;</a></span>LowerCONCAT_VECTORSvXi1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORSvXi1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11704">11704</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00518">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="MathExtras_8h_source.html#l00297">llvm::isPowerOf2_64()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00367">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="MathExtras_8h_source.html#l00388">llvm::Log2_64()</a>, <a class="el" href="bit_8h_source.html#l00349">llvm::popcount()</a>, <a class="el" href="ArrayRef_8h_source.html#l00193">llvm::ArrayRef&lt; T &gt;::slice()</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11783">LowerCONCAT_VECTORS()</a>.</p>

</div>
</div>
<a id="a3bb99d43948db877f0e3482ae01b8a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bb99d43948db877f0e3482ae01b8a07">&#9670;&nbsp;</a></span>LowerCTLZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTLZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29458">29458</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00033">llvm::X86ISD::BSR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::CTLZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29436">LowerVectorCTLZ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a3fc542a55f0fcdd04e45a769ea8fca8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc542a55f0fcdd04e45a769ea8fca8f">&#9670;&nbsp;</a></span>LowerCTPOP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTPOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32461">32461</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32417">LowerVectorCTPOP()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5e895a2d7ffa6503288c78b2979ab0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e895a2d7ffa6503288c78b2979ab0e8">&#9670;&nbsp;</a></span>LowerCTTZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTTZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29497">29497</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00031">llvm::X86ISD::BSF</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00701">llvm::ISD::CTTZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04966">llvm::SelectionDAG::isKnownNeverZero()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a9238cf9b77cdeb78b65281c229d2dfd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9238cf9b77cdeb78b65281c229d2dfd0">&#9670;&nbsp;</a></span>LowerCVTPS2PH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCVTPS2PH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33210">33210</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00711">llvm::X86ISD::CVTPS2PH</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11621">llvm::SelectionDAG::GetSplitDestVTs()</a>, and <a class="el" href="SelectionDAG_8h_source.html#l02214">llvm::SelectionDAG::SplitVectorOperand()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33431">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="ad1a2f745da12a487f957812160298aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a2f745da12a487f957812160298aa7">&#9670;&nbsp;</a></span>LowerEXTEND_VECTOR_INREG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTEND_VECTOR_INREG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25959">25959</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01140">llvm::MVT::getFixedSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00518">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00803">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae9b17710e28f01fe6b3f57216670ca8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9b17710e28f01fe6b3f57216670ca8a">&#9670;&nbsp;</a></span>LowerEXTRACT_SUBVECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_SUBVECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20596">20596</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00368">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a3d6a6ccf92180726bf08404b1e112fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d6a6ccf92180726bf08404b1e112fe3">&#9670;&nbsp;</a></span>LowerEXTRACT_VECTOR_ELT_SSE4()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_VECTOR_ELT_SSE4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20072">20072</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05418">llvm::X86::mayFoldIntoStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05422">llvm::X86::mayFoldIntoZeroExtend()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00173">llvm::X86ISD::PEXTRB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00966">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<a id="ac05773b4901540ea7eaeb572cce9b00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05773b4901540ea7eaeb572cce9b00d">&#9670;&nbsp;</a></span>LowerFABSorFNEG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFABSorFNEG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The only differences between FABS and FNEG are the mask and the logic op. </p>
<p>FNEG also has a folding opportunity for FNEG(FABS(x)). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23726">23726</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLToken_8h_source.html#l00461">llvm::lltok::APFloat</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01846">llvm::SelectionDAG::EVTToAPFloatSemantics()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00059">llvm::MVT::f80</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00911">llvm::ISD::FABS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00910">llvm::ISD::FNEG</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00189">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00209">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00150">llvm::MVT::v8f16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="abc7ab426f010b3402a1e9e6a9fef1327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc7ab426f010b3402a1e9e6a9fef1327">&#9670;&nbsp;</a></span>LowerFCOPYSIGN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFCOPYSIGN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23787">23787</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLToken_8h_source.html#l00461">llvm::lltok::APFloat</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l01202">llvm::MVT::bitsGT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01216">llvm::MVT::bitsLT()</a>, <a class="el" href="APFloat_8h_source.html#l01123">llvm::APFloat::clearSign()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01846">llvm::SelectionDAG::EVTToAPFloatSemantics()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00059">llvm::MVT::f80</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00870">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::FP_ROUND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00189">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00209">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11077">llvm::isConstOrConstSplatFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea3a2d5fe857d8f9541136a124c2edec6c">llvm::Or</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00150">llvm::MVT::v8f16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aa1203a47f70c03c0125b4333f900452d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1203a47f70c03c0125b4333f900452d">&#9670;&nbsp;</a></span>LowerFGETSIGN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFGETSIGN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23856">23856</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5eb575c2fb66cdcd28cdb35faaf88621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb575c2fb66cdcd28cdb35faaf88621">&#9670;&nbsp;</a></span>LowerFP16_TO_FP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP16_TO_FP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23547">23547</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00713">llvm::X86ISD::CVTPH2PS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00783">llvm::X86ISD::STRICT_CVTPH2PS</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a1dd78cdbc9a4862c30576152d2412277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd78cdbc9a4862c30576152d2412277">&#9670;&nbsp;</a></span>LowerFP_TO_FP16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_TO_FP16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23576">23576</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00711">llvm::X86ISD::CVTPS2PH</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00782">llvm::X86ISD::STRICT_CVTPS2PH</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a9eaaa8f69ab6ebfdb866e186a9a73335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eaaa8f69ab6ebfdb866e186a9a73335">&#9670;&nbsp;</a></span>lowerFPToIntToFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerFPToIntToFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>CastToFP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a scalar cast to FP with a cast to integer operand (almost an ftrunc), try to vectorize the cast ops. </p>
<p>This will avoid an expensive round-trip between XMM and GPR. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21267">21267</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00632">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00621">llvm::X86ISD::CVTTP2SI</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00819">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00773">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>.</p>

</div>
</div>
<a id="ab2731249115c18b6fbd58ad75ce431f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2731249115c18b6fbd58ad75ce431f9">&#9670;&nbsp;</a></span>LowerFROUND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFROUND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ISD::FROUND is defined to round to nearest with ties rounding away from 0. </p>
<p>This mode isn't supported in hardware on X86. But as long as we aren't compiling with trapping math, we can emulate this with trunc(X + copysign(nextafter(0.5, 0.0), X)). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23704">23704</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLToken_8h_source.html#l00461">llvm::lltok::APFloat</a>, <a class="el" href="APFloat_8cpp_source.html#l05364">llvm::APFloat::convert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01846">llvm::SelectionDAG::EVTToAPFloatSemantics()</a>, <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00492">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00924">llvm::ISD::FTRUNC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APFloat_8h_source.html#l01079">llvm::APFloat::next()</a>, and <a class="el" href="APFloat_8h_source.html#l00217">llvm::APFloatBase::rmNearestTiesToEven</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a51e11fac59331e5e9704295214a2d5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e11fac59331e5e9704295214a2d5ee">&#9670;&nbsp;</a></span>LowerFSINCOS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFSINCOS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32840">32840</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00187">Arg</a>, <a class="el" href="AMDGPUMetadata_8h_source.html#l00394">llvm::AMDGPU::HSAMD::Kernel::Key::Args</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00190">llvm::EVT::getTypeForEVT()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00280">llvm::X86Subtarget::isTargetDarwin()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a1278833d086e5f200fcc7e576d2efa17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1278833d086e5f200fcc7e576d2efa17">&#9670;&nbsp;</a></span>LowerFunnelShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFunnelShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31109">31109</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00039">llvm::X86ISD::FSHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00696">llvm::ISD::FSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00040">llvm::X86ISD::FSHR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00697">llvm::ISD::FSHR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01434">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06834">getAVX512Node()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07215">getPack()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02811">llvm::SelectionDAG::getSplatSourceVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26706">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26758">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07205">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07197">getUnpackl()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07636">llvm::X86::isConstantSplat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01336">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06732">splitVectorOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30330">supportedVectorShiftWithBaseAmnt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30307">supportedVectorShiftWithImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30337">supportedVectorVarShift()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="APInt_8cpp_source.html#l01664">llvm::APInt::urem()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00262">llvm::X86Subtarget::useBWIRegs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00448">llvm::X86ISD::VSHLD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00450">llvm::X86ISD::VSHLDV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::VSHRD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00451">llvm::X86ISD::VSHRDV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, <a class="el" href="ARCInfo_8h_source.html#l00041">llvm::ARCCC::Z</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5dce3b2fe48f1863a7902d7c02692db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dce3b2fe48f1863a7902d7c02692db5">&#9670;&nbsp;</a></span>LowerHorizontalByteSum()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerHorizontalByteSum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute the horizontal sum of bytes in V for the elements of VT. </p>
<p>Requires V to be a byte vector and VT to be an integer vector type with wider elements than V's type. The width of the elements of VT determines how many bytes of V are summed horizontally to produce each element of the result. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32306">32306</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07205">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07197">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">High</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::PSADBW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00421">llvm::ARMII::VecSize</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l32417">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="a13c5ccdb4b5c706c22d8fd175cf93d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c5ccdb4b5c706c22d8fd175cf93d33">&#9670;&nbsp;</a></span>LowerI64IntToFP16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerI64IntToFP16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21164">21164</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00773">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00449">llvm::ISD::STRICT_UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00147">llvm::MVT::v2f16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>.</p>

</div>
</div>
<a id="ad46ba9bbc15f412436d64a0c4197a624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad46ba9bbc15f412436d64a0c4197a624">&#9670;&nbsp;</a></span>LowerI64IntToFP_AVX512DQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerI64IntToFP_AVX512DQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21122">21122</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00773">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00449">llvm::ISD::STRICT_UINT_TO_FP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::UINT_TO_FP</a>.</p>

</div>
</div>
<a id="a7ebfb235de18f6e17d6d5de0a8b90b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ebfb235de18f6e17d6d5de0a8b90b55">&#9670;&nbsp;</a></span>LowerINSERT_SUBVECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerINSERT_SUBVECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20589">20589</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06898">insert1BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aa9d3eda20e8c2509c27df8a69efa727f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d3eda20e8c2509c27df8a69efa727f">&#9670;&nbsp;</a></span>lowerINT_TO_FP_vXi64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerINT_TO_FP_vXi64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21314">21314</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00773">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00400">llvm::ISD::STRICT_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::v8f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00134">llvm::MVT::v8i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21921">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="a25a5e94166cf78354826b46e402ebcd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a5e94166cf78354826b46e402ebcd9">&#9670;&nbsp;</a></span>LowerINTRINSIC_W_CHAIN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_W_CHAIN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28305">28305</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00813">llvm::X86ISD::AADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00816">llvm::X86ISD::AAND</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00886">llvm::X86ISD::AESDEC128KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00888">llvm::X86ISD::AESDEC256KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00890">llvm::X86ISD::AESDECWIDE128KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00892">llvm::X86ISD::AESDECWIDE256KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00885">llvm::X86ISD::AESENC128KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00887">llvm::X86ISD::AESENC256KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00889">llvm::X86ISD::AESENCWIDE128KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00891">llvm::X86ISD::AESENCWIDE256KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00814">llvm::X86ISD::AOR</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00815">llvm::X86ISD::AXOR</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00898">llvm::X86ISD::CMPCCXADD</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00051">llvm::MachineFrameInfo::CreateStackObject()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::ECX</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28296">EmitMaskedTruncSStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28284">EmitTruncSStore()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00734">llvm::X86ISD::ENQCMD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00735">llvm::X86ISD::ENQCMDS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28161">expandIntrinsicWChainHelper()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::GATHER</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00039">llvm::GATHER_AVX2</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28030">getAVX2GatherNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00795">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01765">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28062">getGatherNode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00328">llvm::getIntrinsicWithChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09946">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08955">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26855">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28131">getPrefetchNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28216">getReadTimeStampCounter()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28100">getScatterNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23916">getSETCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01665">llvm::SelectionDAG::getShiftAmountConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08220">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10927">llvm::isAllOnesConstant()</a>, <a class="el" href="RustDemangle_8cpp_source.html#l00184">isValid()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00799">llvm::X86ISD::LADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00803">llvm::X86ISD::LAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00805">llvm::X86ISD::LBTC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00808">llvm::X86ISD::LBTC_RM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00806">llvm::X86ISD::LBTR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00809">llvm::X86ISD::LBTR_RM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00804">llvm::X86ISD::LBTS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00807">llvm::X86ISD::LBTS_RM</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00801">llvm::X86ISD::LOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00800">llvm::X86ISD::LSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00727">llvm::X86ISD::LWPINS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00802">llvm::X86ISD::LXOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28264">MarkEHGuard()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28246">MarkEHRegistrationNode()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00047">llvm::IntrinsicData::Opc0</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00048">llvm::IntrinsicData::Opc1</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00735">Operation</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::PREFETCH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00683">llvm::X86ISD::RDPKRU</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDPMC</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00040">llvm::RDPRU</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDRAND</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDSEED</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDTSC</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00769">Results</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00119">llvm::MipsISD::Ret</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::SCATTER</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00610">llvm::MachineFrameInfo::setAdjustsStack()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00372">llvm::MachineFrameInfo::setFrameAddressIsTaken()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00625">llvm::MachineFrameInfo::setHasCopyImplyingStackAdjustment()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00741">llvm::X86ISD::TESTUI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00731">llvm::X86ISD::TPAUSE</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00038">llvm::TRUNCATE_TO_MEM_VI16</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00038">llvm::TRUNCATE_TO_MEM_VI32</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00038">llvm::TRUNCATE_TO_MEM_VI8</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00046">llvm::IntrinsicData::Type</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00730">llvm::X86ISD::UMWAIT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01383">llvm::ISD::UNINDEXED</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00321">llvm::X86ISD::VTRUNCS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00320">llvm::X86ISD::VTRUNCUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00684">llvm::X86ISD::WRPKRU</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::XGETBV</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::XTEST</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a378cceaec077c863e95c8994ad9ba58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a378cceaec077c863e95c8994ad9ba58b">&#9670;&nbsp;</a></span>LowerIntVSETCC_AVX512()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerIntVSETCC_AVX512 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24703">24703</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00559">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24812">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="a47413709ef916baf36607da462d93ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47413709ef916baf36607da462d93ccc">&#9670;&nbsp;</a></span>LowerLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26281">26281</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02367">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00983">llvm::SDNode::getNumValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01292">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01361">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00376">llvm::MVT::isInteger()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="adb03836327f532e092a6308a11f502b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb03836327f532e092a6308a11f502b2">&#9670;&nbsp;</a></span>lowerMasksToReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerMasksToReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>ValArg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ValLoc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>Dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lowers masks values (v*i1) to the local register values. </p>
<dl class="section return"><dt>Returns</dt><dd>DAG node after lowering to register type </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03147">3147</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>.</p>

</div>
</div>
<a id="a8245c7a15b6042f1346d528db83476a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8245c7a15b6042f1346d528db83476a9">&#9670;&nbsp;</a></span>LowerMGATHER()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMGATHER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33116">33116</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32896">ExtendToType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Index</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00881">llvm::X86ISD::MGATHER</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aaffb1afd23a1f6c79ce9d84b3c380a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaffb1afd23a1f6c79ce9d84b3c380a4b">&#9670;&nbsp;</a></span>LowerMINMAX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMINMAX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29659">29659</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06774">splitVectorIntBinary()</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="af682dbf33bab9c483fe52d9edd85422c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af682dbf33bab9c483fe52d9edd85422c">&#9670;&nbsp;</a></span>LowerMLOAD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMLOAD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33008">33008</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32896">ExtendToType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08909">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AMDGPURegBankSelect_8cpp_source.html#l00045">Select</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a42f26c84bb612e3bd4acb003a3cdbdc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f26c84bb612e3bd4acb003a3cdbdc7">&#9670;&nbsp;</a></span>LowerMSCATTER()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMSCATTER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32945">32945</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32896">ExtendToType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l01005">llvm::TargetLoweringBase::getTypeToTransformTo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Index</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00882">llvm::X86ISD::MSCATTER</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="MachineValueType_8h_source.html#l00168">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a8cbf01443deb8406807eaf5afe109f56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cbf01443deb8406807eaf5afe109f56">&#9670;&nbsp;</a></span>LowerMSTORE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMSTORE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33074">33074</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32896">ExtendToType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08955">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae3b5afe10336a33630e00f86fab07c87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b5afe10336a33630e00f86fab07c87">&#9670;&nbsp;</a></span>LowerMUL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMUL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29711">29711</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="X86Subtarget_8h_source.html#l00248">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02958">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01434">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07215">getPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26706">getTargetVShiftByConstNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07205">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07197">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="APInt_8h_source.html#l01235">llvm::APInt::isSubsetOf()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00528">llvm::X86ISD::PMULUDQ</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06774">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00134">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="KnownBits_8h_source.html#l00024">llvm::KnownBits::Zero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a4b50dba6968ef240c092133600946ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b50dba6968ef240c092133600946ef9">&#9670;&nbsp;</a></span>LowerMULH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMULH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29933">29933</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="X86Subtarget_8h_source.html#l00248">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="PPCTLSDynamicCall_8cpp_source.html#l00215">Fixup</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26706">getTargetVShiftByConstNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00536">int</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29854">LowervXi8MulWithUNPCK()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00070">Mul</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00638">llvm::ISD::MULHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00530">llvm::X86ISD::PMULDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00528">llvm::X86ISD::PMULUDQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06774">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="Mips16ISelLowering_8cpp_source.html#l00340">T1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5d48bc80fa2c6e61a0ad0dfedac1553a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d48bc80fa2c6e61a0ad0dfedac1553a">&#9670;&nbsp;</a></span>LowerMULO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMULO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30040">30040</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="X86Subtarget_8h_source.html#l00248">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00245">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01531">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01440">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11621">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26706">getTargetVShiftByConstNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">High</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29854">LowervXi8MulWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25534">LowerXALUO()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00070">Mul</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00331">llvm::ISD::SMULO</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06713">splitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aaf26b08c5135c5ae2bc71189dff29b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf26b08c5135c5ae2bc71189dff29b79">&#9670;&nbsp;</a></span>LowerPARITY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerPARITY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32578">32578</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00092">llvm::X86::COND_NP</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8h_source.html#l00269">llvm::APInt::getBitsSetFrom()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23916">getSETCC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00402">llvm::X86ISD::XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a1b7e327f795df40244e9d4588012967e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b7e327f795df40244e9d4588012967e">&#9670;&nbsp;</a></span>LowerREADCYCLECOUNTER()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerREADCYCLECOUNTER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28237">28237</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28216">getReadTimeStampCounter()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDTSC</a>, and <a class="el" href="AliasAnalysis_8cpp_source.html#l00769">Results</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ad67936b5bf3f18e3143d26c72f2e2547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad67936b5bf3f18e3143d26c72f2e2547">&#9670;&nbsp;</a></span>lowerRegToMasks()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerRegToMasks </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>ValArg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ValVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ValLoc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>Dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The function will lower a register of various sizes (8/16/32/64) to a mask value of the expected size (v8i1/v16i1/v32i1/v64i1) </p>
<dl class="section return"><dt>Returns</dt><dd>a DAG node contains the operand after lowering to mask type. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03526">3526</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>.</p>

</div>
</div>
<a id="a4871d6290298d9eaae5b5da0160e5a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4871d6290298d9eaae5b5da0160e5a21">&#9670;&nbsp;</a></span>LowerRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31275">31275</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30567">convertShiftLeftToScale()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05821">llvm::SelectionDAG::FoldConstantArithmetic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00696">llvm::ISD::FSHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00697">llvm::ISD::FSHR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07215">getPack()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02811">llvm::SelectionDAG::getSplatSourceVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26706">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26758">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07205">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07197">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07636">llvm::X86::isConstantSplat()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02611">llvm::SelectionDAG::isSplatValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00637">llvm::ISD::MULHU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00528">llvm::X86ISD::PMULUDQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00694">llvm::ISD::ROTL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06774">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30307">supportedVectorShiftWithImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30337">supportedVectorVarShift()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="APInt_8cpp_source.html#l01664">llvm::APInt::urem()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00262">llvm::X86Subtarget::useBWIRegs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05694">useVPTERNLOG()</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::VROTRI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, <a class="el" href="ARCInfo_8h_source.html#l00041">llvm::ARCCC::Z</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae1e26c281236fd29f5a93e58a4397601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e26c281236fd29f5a93e58a4397601">&#9670;&nbsp;</a></span>LowerSCALAR_TO_VECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSCALAR_TO_VECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20550">20550</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06624">insert128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00376">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06422">llvm::X86::isZeroNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5b1dfb57da0320c661933ff2d6d7cde7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b1dfb57da0320c661933ff2d6d7cde7">&#9670;&nbsp;</a></span>LowerShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30622">30622</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="X86Subtarget_8h_source.html#l00248">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00245">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30567">convertShiftLeftToScale()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01440">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="APInt_8h_source.html#l00209">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26706">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26686">getTargetVShiftUniformOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07205">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07197">getUnpackl()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04966">llvm::SelectionDAG::isKnownNeverZero()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30358">LowerShiftByScalarImmediate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30503">LowerShiftByScalarVariable()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00638">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00637">llvm::ISD::MULHU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00210">S</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06774">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30337">supportedVectorVarShift()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00517">llvm::X86ISD::VPSHA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00518">llvm::X86ISD::VPSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>, <a class="el" href="ARCInfo_8h_source.html#l00041">llvm::ARCCC::Z</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10798">lowerBuildVectorToBitOp()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae061deb7e1ce634d402090342aeccda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae061deb7e1ce634d402090342aeccda7">&#9670;&nbsp;</a></span>LowerShiftByScalarImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftByScalarImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30358">30358</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ARCISelLowering_8h_source.html#l00040">llvm::ARCISD::CMP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02278">llvm::SelectionDAG::getFreeze()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26706">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26686">getTargetVShiftUniformOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE42()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07636">llvm::X86::isConstantSplat()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30307">supportedVectorShiftWithImm()</a>, <a class="el" href="APInt_8h_source.html#l01199">llvm::APInt::uge()</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0a19de5b94f7b83900d4b296d9fa491aec">llvm::Upper</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l30622">LowerShift()</a>.</p>

</div>
</div>
<a id="a436106704ad785d8842dad0b21489906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436106704ad785d8842dad0b21489906">&#9670;&nbsp;</a></span>LowerShiftByScalarVariable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftByScalarVariable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30503">30503</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86Subtarget_8h_source.html#l00248">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00245">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02811">llvm::SelectionDAG::getSplatSourceVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26706">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26758">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26686">getTargetVShiftUniformOpcode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30330">supportedVectorShiftWithBaseAmnt()</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l30622">LowerShift()</a>.</p>

</div>
</div>
<a id="a63812eb1fe4e44df46b0b789597a8b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63812eb1fe4e44df46b0b789597a8b5f">&#9670;&nbsp;</a></span>LowerShiftParts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftParts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower SRA_PARTS and friends, which return two i32 values and take a 2 x i32 value to shift plus a shift amount. </p>
<p>TODO: Can this be moved to general expansion code? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21114">21114</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8cpp_source.html#l07656">llvm::TargetLowering::expandShiftParts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, and <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a52e4483d03d2add97c23c0c74c7ede61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e4483d03d2add97c23c0c74c7ede61">&#9670;&nbsp;</a></span>lowerShuffleAsBitBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBitBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to emit a blend instruction for a shuffle using bit math. </p>
<p>This is used as a fallback approach when first class blend instructions are unavailable. Currently it is only suitable for integer vectors, but could be generalized for floating point vectors if desirable. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12963">12963</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#af14335020a68db7b9f722810e4a05180a421c6b20238e6e6585270538188f15b9">llvm::AllOnes</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00656">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00376">llvm::MVT::isInteger()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18815">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19410">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a419747b6445cfb3e87ebb2905eb6ae3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419747b6445cfb3e87ebb2905eb6ae3a">&#9670;&nbsp;</a></span>lowerShuffleAsBitMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to emit a bitmask instruction for a shuffle. </p>
<p>This handles cases where we can model a blend exactly as a bitmask due to one of the inputs being zeroable. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12907">12907</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#af14335020a68db7b9f722810e4a05180a421c6b20238e6e6585270538188f15b9">llvm::AllOnes</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l01846">llvm::SelectionDAG::EVTToAPFloatSemantics()</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8h_source.html#l00656">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="APFloat_8cpp_source.html#l05389">llvm::APFloat::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18815">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19410">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="aceafaa0dd0c305fcd694e3211db2f9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceafaa0dd0c305fcd694e3211db2f9c2">&#9670;&nbsp;</a></span>lowerShuffleAsBitRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBitRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower shuffle using X86ISD::VROTLI rotations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13720">13720</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13675">matchShuffleAsBitRotate()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19250">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a9cca449265297eb5a0bde5f0e48b7c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cca449265297eb5a0bde5f0e48b7c22">&#9670;&nbsp;</a></span>lowerShuffleAsBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Original</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to emit a blend instruction for a shuffle. </p>
<p>This doesn't do any checks for the availability of instructions for blending these values. It relies on the availability of the X86ISD::BLENDI pattern to be matched in the backend with the type given. What it does check for is that the shuffle mask is a blend, or convertible into a blend with zero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">13081</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01568">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26894">getVectorMaskingNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12963">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12907">lowerShuffleAsBitMask()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12988">matchShuffleAsBlend()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01336">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineValueType_8h_source.html#l00179">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00134">llvm::MVT::v8i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19049">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15165">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15249">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17235">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19250">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15440">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18995">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19108">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a8dbaff79ac149c03dc9043429f143ac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dbaff79ac149c03dc9043429f143ac2">&#9670;&nbsp;</a></span>lowerShuffleAsBlendAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBlendAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ImmBlends</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower as a blend of elements from two inputs followed by a single-input permutation. </p>
<p>This matches the pattern where we can blend elements from two inputs and then reduce the shuffle to a single-input permutation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13242">13242</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">canWidenShuffleElements()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15440">lowerV4F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>.</p>

</div>
</div>
<a id="af54417063f7f8e0abb49ebde4ffd4857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54417063f7f8e0abb49ebde4ffd4857">&#9670;&nbsp;</a></span>lowerShuffleAsBlendOfPSHUFBs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBlendOfPSHUFBs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>V1InUse</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>V2InUse</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to form a PSHUFB-based shuffle+blend, opportunistically avoiding the blend if only one input is used. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16158">16158</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a699145421612880595f18dd1b31bf7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699145421612880595f18dd1b31bf7cb">&#9670;&nbsp;</a></span>lowerShuffleAsBroadcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBroadcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower broadcast of a single element. </p>
<p>For convenience, this code also bundles all of the subtarget feature set filtering. While a little annoying to re-dispatch on type here, there isn't a convenient way to factor it out. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">14861</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06580">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="TypeSize_8h_source.html#l00331">llvm::TypeSize::Fixed()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00469">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06941">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00349">llvm::getSplatIndex()</a>, <a class="el" href="MachineValueType_8h_source.html#l01154">llvm::MVT::getStoreSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00536">int</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="MachineValueType_8h_source.html#l00376">llvm::MVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14592">isShuffleFoldableLoad()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14718">lowerShuffleAsTruncBroadcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10864">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19410">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15165">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15249">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15440">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16411">lowerV8F16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19815">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ad564305780050370c351e4dfa35ca35a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad564305780050370c351e4dfa35ca35a">&#9670;&nbsp;</a></span>lowerShuffleAsByteRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsByteRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13871">13871</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11819">isNoopShuffleMask()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13849">matchShuffleAsByteRotate()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PALIGNR</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15249">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19250">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19108">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="ae64d5b5c5c822cce481fecad41374b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae64d5b5c5c822cce481fecad41374b43">&#9670;&nbsp;</a></span>lowerShuffleAsByteRotateAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsByteRotateAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to form a PALIGNR-based rotate+permute, merging 2 inputs and then permuting the elements of the result in place. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13462">13462</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>.</p>

</div>
</div>
<a id="aaa54817a233f0f0b0e3fb5f733c0b273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa54817a233f0f0b0e3fb5f733c0b273">&#9670;&nbsp;</a></span>lowerShuffleAsByteShiftMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsByteShiftMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a byte shift sequence. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13949">13949</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l01568">llvm::APInt::countLeadingOnes()</a>, <a class="el" href="APInt_8h_source.html#l01607">llvm::APInt::countTrailingOnes()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00536">int</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11819">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06257">isUndefOrInRange()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a1d2843be3b35d610d392a72dd5a8e154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d2843be3b35d610d392a72dd5a8e154">&#9670;&nbsp;</a></span>lowerShuffleAsDecomposedShuffleMerge()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsDecomposedShuffleMerge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic routine to decompose a shuffle and blend into independent blends and permutes. </p>
<p>This matches the extremely common pattern for handling combined shuffle+blend operations on newer X86 ISAs where we have very fast blend operations. It will try to pick the best arrangement of shuffles and blends. For vXi8/vXi16 shuffles we may use unpack instead of blend. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">13561</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00708">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="STLExtras_8h_source.html#l02264">llvm::enumerate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13546">isBroadcastShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13550">isNoopOrBroadcastShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11819">isNoopShuffleMask()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13242">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13462">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13351">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13281">lowerShuffleAsUNPCKAndPermute()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05385">llvm::X86::mayFoldLoad()</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16974">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15249">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a31f002d1380244ed0e6fbd6af6d65881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f002d1380244ed0e6fbd6af6d65881">&#9670;&nbsp;</a></span>lowerShuffleAsElementInsertion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsElementInsertion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower insertion of a single element into a zero vector. </p>
<p>This is a common pattern that we have especially efficient patterns to lower across all subtarget feature sets. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14611">14611</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="STLExtras_8h_source.html#l01762">llvm::find_if()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14564">getScalarValueForVectorElement()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00536">int</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11819">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14598">isSoftFP16()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::MOVSH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::MOVSS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18815">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19410">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15165">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15249">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15440">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16411">lowerV8F16Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a0bc759db9e3d1280da2c27d3a473ead9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc759db9e3d1280da2c27d3a473ead9">&#9670;&nbsp;</a></span>lowerShuffleAsInsertPS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsInsertPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15142">15142</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15054">matchShuffleAsInsertPS()</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15440">lowerV4F32Shuffle()</a>.</p>

</div>
</div>
<a id="a6cf260b0a7ee2cfa1e24f28b771a5f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf260b0a7ee2cfa1e24f28b771a5f24">&#9670;&nbsp;</a></span>lowerShuffleAsLanePermuteAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle crossing multiple 128-bit lanes as a lane permutation followed by a per-lane permutation. </p>
<p>This is mainly for cases where we can have non-repeating permutes in each lane.</p>
<p>TODO: This is very similar to lowerShuffleAsLanePermuteAndRepeatedMask, we should investigate merging them. </p>
<p>Attempts to find a sublane permute with the given size that gets all elements into their target lanes.</p>
<p>If successful, fills CrossLaneMask and InLaneMask and returns true. If unsuccessful, returns false and may overwrite InLaneMask.</p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17063">17063</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06195">isUndefOrEqual()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00469">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>.</p>

</div>
</div>
<a id="a75e8de83af5610677bfb2759b16ed30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e8de83af5610677bfb2759b16ed30a">&#9670;&nbsp;</a></span>lowerShuffleAsLanePermuteAndRepeatedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndRepeatedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle by first fixing the 128-bit lanes and then shuffling each lane. </p>
<p>This attempts to create a repeated lane shuffle where each lane uses one or two of the lanes of the inputs. The lanes of the input vectors are shuffled in one or two independent shuffles to get the lanes into the position needed by the final shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17355">17355</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01568">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="VE_8h_source.html#l00468">llvm::M1()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a270e46f49c0e0cb4e64e1dc05d4b60fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270e46f49c0e0cb4e64e1dc05d4b60fd">&#9670;&nbsp;</a></span>lowerShuffleAsLanePermuteAndShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle crossing multiple 128-bit lanes by shuffling one source with a lane permutation. </p>
<p>This lowering strategy results in four instructions in the worst case for a single-input cross lane shuffle which is lower than any other fully general cross-lane shuffle strategy I'm aware of. Special cases for each particular shuffle pattern should be handled prior to trying this lowering. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17172">17172</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17027">lowerShuffleAsLanePermuteAndSHUFP()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16872">splitAndLowerShuffle()</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>.</p>

</div>
</div>
<a id="aa756e372b4d7da6ee89c3c01d5226f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa756e372b4d7da6ee89c3c01d5226f50">&#9670;&nbsp;</a></span>lowerShuffleAsLanePermuteAndSHUFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndSHUFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17027">17027</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17172">lowerShuffleAsLanePermuteAndShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>.</p>

</div>
</div>
<a id="add8099113c1625de3abb0a7cb0da3628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add8099113c1625de3abb0a7cb0da3628">&#9670;&nbsp;</a></span>lowerShuffleAsPermuteAndUnpack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsPermuteAndUnpack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a shuffle as a permute of the inputs followed by an UNPCK instruction. </p>
<p>This specifically targets cases where we end up with alternating between the two inputs, and so can permute them into something that feeds a single UNPCK instruction. Note that this routine only targets integer vectors because for floating point vectors we have a generalized SHUFPS lowering strategy that handles everything that doesn't <em>exactly</em> match an unpack, making this clever lowering unnecessary. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13351">13351</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01903">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11819">isNoopShuffleMask()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">lowerV4I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a35209eee5fcb8ae6f7f27dcf1aad26f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35209eee5fcb8ae6f7f27dcf1aad26f2">&#9670;&nbsp;</a></span>lowerShuffleAsRepeatedMaskAndLanePermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsRepeatedMaskAndLanePermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle case where shuffle sources are coming from the same 128-bit lane and every lane can be represented as the same repeating mask - allowing us to shuffle the sources with the repeating shuffle and then permute the result to the destination lanes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17730">17730</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06257">isUndefOrInRange()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="VE_8h_source.html#l00468">llvm::M1()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19049">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a6603d91c239142185ad49fe7cb80cd68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6603d91c239142185ad49fe7cb80cd68">&#9670;&nbsp;</a></span>lowerShuffleAsShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14098">14098</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14036">matchShuffleAsShift()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15249">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19250">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19108">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a48800ce6340e294183a533b91c1c6b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48800ce6340e294183a533b91c1c6b60">&#9670;&nbsp;</a></span>lowerShuffleAsSpecificZeroOrAnyExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsSpecificZeroOrAnyExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AnyExt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>InputV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle as a zero or any extension. </p>
<p>Given a specific number of elements, element bit width, and extension stride, produce either a zero or any extension based on the available features of the subtarget. The extended elements are consecutive and begin and can start from an offsetted element index in the input; to avoid excess shuffling the offset must either being in the bottom lane or at the start of a higher lane. All extended elements must be from the same lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14283">14283</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00513">llvm::X86ISD::EXTRQI</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07090">getEXTEND_VECTOR_INREG()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06226">isUndefUpperHalf()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14445">lowerShuffleAsZeroOrAnyExtend()</a>.</p>

</div>
</div>
<a id="a255d172a12765f42d8097c1a33e73f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255d172a12765f42d8097c1a33e73f63">&#9670;&nbsp;</a></span>lowerShuffleAsSplitOrBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsSplitOrBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Either split a vector in halves or decompose the shuffles and the blend/unpack. </p>
<p>This is provided as a good fallback for many lowerings of non-single-input shuffles with more than one 128-bit lane. In those cases, we want to select between splitting the shuffle into 128-bit components and stitching those back together vs. extracting the single-input shuffles and blending those results. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16974">16974</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallBitVector_8h_source.html#l00200">llvm::SmallBitVector::count()</a>, <a class="el" href="STLExtras_8h_source.html#l01896">llvm::count()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SmallBitVector_8h_source.html#l00332">llvm::SmallBitVector::resize()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16872">splitAndLowerShuffle()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a3dffd133ed36ade03df8e0b74619e7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dffd133ed36ade03df8e0b74619e7fc">&#9670;&nbsp;</a></span>lowerShuffleAsTruncBroadcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsTruncBroadcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>BroadcastIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower broadcast of a single - truncated - integer element, coming from a scalar_to_vector/build_vector node <code>V0</code> with larger elements. </p>
<p>This assumes we have AVX2. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14718">14718</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00376">llvm::MVT::isInteger()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>.</p>

</div>
</div>
<a id="aada1954ec063385c2412de5ae3f7912b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada1954ec063385c2412de5ae3f7912b">&#9670;&nbsp;</a></span>lowerShuffleAsUNPCKAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsUNPCKAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower as an unpack of elements from two inputs followed by a single-input permutation. </p>
<p>This matches the pattern where we can unpack elements from two inputs and then reduce the shuffle to a single-input (wider) permutation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13281">13281</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06257">isUndefOrInRange()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00468">llvm::M1()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>.</p>

</div>
</div>
<a id="aec377cd72f70cb35802c97c0309b02f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec377cd72f70cb35802c97c0309b02f6">&#9670;&nbsp;</a></span>lowerShuffleAsVALIGN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsVALIGN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a dword/qword rotation. </p>
<p>AVX512 has a VALIGND/VALIGNQ instructions that will do an arbitrary rotation of the concatenation of two vectors; This routine will try to generically lower a vector shuffle through such an pattern.</p>
<p>Essentially it concatenates V1 and V2, shifts right by some number of elements, and takes the low elements as the result. Note that while this is specified as a <em>right shift</em> because x86 is little-endian, it is a <em>left rotate</em> of the vector lanes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13928">13928</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13764">matchShuffleAsElementRotate()</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00442">llvm::X86ISD::VALIGN</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15249">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19108">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a91771a953d65aeb837eecfef355de17f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91771a953d65aeb837eecfef355de17f">&#9670;&nbsp;</a></span>lowerShuffleAsVTRUNC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsVTRUNC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12633">12633</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l11557">llvm::SelectionDAG::areNonVolatileConsecutiveLoads()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="APInt_8cpp_source.html#l00444">llvm::APInt::extractBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12522">getAVX512TruncNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="APInt_8h_source.html#l00354">llvm::APInt::isAllOnes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06214">isUndefInRange()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ScaledNumber_8h_source.html#l00036">llvm::ScaledNumbers::MaxScale</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a2fa56217f486efff0ef3cbf1b6a7f524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fa56217f486efff0ef3cbf1b6a7f524">&#9670;&nbsp;</a></span>lowerShuffleAsVTRUNCAndUnpack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsVTRUNCAndUnpack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17995">17995</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l01568">llvm::APInt::countLeadingOnes()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>.</p>

</div>
</div>
<a id="a5b222d1c28274048f4f94c8df23038fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b222d1c28274048f4f94c8df23038fc">&#9670;&nbsp;</a></span>lowerShuffleAsZeroOrAnyExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsZeroOrAnyExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a zero extension on any microarch. </p>
<p>This routine will try to do everything in its power to cleverly lower a shuffle which happens to match the pattern of a zero extend. It doesn't check for the profitability of this lowering, it tries to aggressively match this pattern. It will use all of the micro-architectural details it can to emit an efficient lowering. It handles both blends with all-zero inputs to explicitly zero-extend and undef-lanes (sometimes undef due to masking out later).</p>
<p>The reason we have dedicated lowering for zext-style shuffles is that they are both incredibly common and often quite performance sensitive. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14445">14445</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14283">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19250">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a94d14869834e07743880f9eac8f6d98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d14869834e07743880f9eac8f6d98b">&#9670;&nbsp;</a></span>lowerShuffleOfExtractsAsVperm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleOfExtractsAsVperm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are extracting two 128-bit halves of a vector and shuffling the result, match that to a 256-bit AVX2 vperm* instruction to avoid a multi-shuffle lowering. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14807">14807</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00687">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01568">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12156">is128BitUnpackShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14771">isSingleSHUFPSMask()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15165">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15249">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15440">lowerV4F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">lowerV4I32Shuffle()</a>.</p>

</div>
</div>
<a id="aeefb78459638421a22efc227acbf0a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeefb78459638421a22efc227acbf0a2a">&#9670;&nbsp;</a></span>lowerShufflePairAsUNPCKAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShufflePairAsUNPCKAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18043">18043</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10380">llvm::SelectionDAG::ReplaceAllUsesWith()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00806">llvm::SDNode::uses()</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00586">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="ae449eea2801b2319108d4d4f23500b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae449eea2801b2319108d4d4f23500b45">&#9670;&nbsp;</a></span>lowerShuffleToEXPAND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleToEXPAND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12319">12319</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00596">llvm::X86ISD::EXPAND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26855">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12235">isNonZeroElementsInOrder()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19049">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18995">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19108">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a40aead6994aed6d0d353677bcbb632e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40aead6994aed6d0d353677bcbb632e9">&#9670;&nbsp;</a></span>lowerShuffleWithPACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithPACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12858">12858</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MathExtras_8h_source.html#l00382">llvm::Log2_32()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12787">matchShuffleWithPACK()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19250">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a84ad8f979aea899a97964f16faad6f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ad8f979aea899a97964f16faad6f06">&#9670;&nbsp;</a></span>lowerShuffleWithPERMV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithPERMV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16442">16442</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00510">llvm::MVT::changeTypeToInteger()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06429">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::VPERMV3</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06632">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19049">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19250">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18995">lowerV8F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19108">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a1cf11dbde3c84d0f3867d8f25f738149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf11dbde3c84d0f3867d8f25f738149">&#9670;&nbsp;</a></span>lowerShuffleWithPSHUFB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithPSHUFB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a shuffle with a single PSHUFB of V1 or V2. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12261">12261</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19250">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>.</p>

</div>
</div>
<a id="a5d59f381efe14f0ff45673a947d5e752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d59f381efe14f0ff45673a947d5e752">&#9670;&nbsp;</a></span>lowerShuffleWithSHUFPD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithSHUFPD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17968">17968</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17923">matchShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::v8f64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18995">lowerV8F64Shuffle()</a>.</p>

</div>
</div>
<a id="af206105ce0e34fda78f7cc2398a3e948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af206105ce0e34fda78f7cc2398a3e948">&#9670;&nbsp;</a></span>lowerShuffleWithSHUFPS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithSHUFPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle using the SHUFPS instruction. </p>
<p>This is a helper routine dedicated to lowering vector shuffles using SHUFPS. It makes no assumptions about whether this is the <em>best</em> lowering, it simply uses it. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15348">15348</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01568">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="STLExtras_8h_source.html#l01903">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="STLExtras_8h_source.html#l01762">llvm::find_if()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19049">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15440">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a944d68a54d7d2b97bc900a1f6b2d2910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a944d68a54d7d2b97bc900a1f6b2d2910">&#9670;&nbsp;</a></span>lowerShuffleWithSSE4A()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithSSE4A </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle using SSE4a EXTRQ/INSERTQ. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14256">14256</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00513">llvm::X86ISD::EXTRQI</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00514">llvm::X86ISD::INSERTQI</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14134">matchShuffleAsEXTRQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14190">matchShuffleAsINSERTQ()</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a3ae7a219ba4edae3c3b73ed2e34a4b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae7a219ba4edae3c3b73ed2e34a4b01">&#9670;&nbsp;</a></span>lowerShuffleWithUndefHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithUndefHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower shuffles where an entire half of a 256 or 512-bit vector is UNDEF. </p>
<p>This allows for fast cases such as subvector extraction/insertion or shuffling smaller vector types which can lower more efficiently. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17619">17619</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00518">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17528">getHalfShuffleMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17579">getShuffleHalfVectors()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12156">is128BitUnpackShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14771">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06220">isUndefLowerHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06226">isUndefUpperHalf()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18815">lower256BitShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19410">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a766b151698176d3663cbbe4f5d56b272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a766b151698176d3663cbbe4f5d56b272">&#9670;&nbsp;</a></span>lowerShuffleWithUNPCK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithUNPCK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">12431</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01568">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07144">llvm::createUnpackShuffleMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12049">isShuffleEquivalent()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19049">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15165">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15249">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19250">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15440">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18995">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19108">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="ab6abd9e2ada4d329511d45bb245bb5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6abd9e2ada4d329511d45bb245bb5fe">&#9670;&nbsp;</a></span>lowerShuffleWithUNPCK256()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithUNPCK256 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if the mask can be mapped to a preliminary shuffle (vperm 64-bit) followed by unpack 256-bit. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12458">12458</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l07164">llvm::createSplat2ShuffleMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12049">isShuffleEquivalent()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">lowerV32I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="afe25313da4ec14f1e260d91672c31545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe25313da4ec14f1e260d91672c31545">&#9670;&nbsp;</a></span>lowerShuffleWithVPMOV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithVPMOV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12583">12583</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02958">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00243">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8cpp_source.html#l00444">llvm::APInt::extractBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12522">getAVX512TruncNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="APInt_8h_source.html#l00354">llvm::APInt::isAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06214">isUndefInRange()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ScaledNumber_8h_source.html#l00036">llvm::ScaledNumbers::MaxScale</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a8b19574b3ca4ba61aec3275548e416e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b19574b3ca4ba61aec3275548e416e4">&#9670;&nbsp;</a></span>LowerSIGN_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSIGN_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26071">26071</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MachineValueType_8h_source.html#l00518">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25886">LowerSIGN_EXTEND_Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00803">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06758">splitVectorIntUnary()</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="af14326d7be5cc69f8a745d0aed1af3ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14326d7be5cc69f8a745d0aed1af3ab">&#9670;&nbsp;</a></span>LowerSIGN_EXTEND_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSIGN_EXTEND_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25886">25886</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00245">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22319">SplitAndExtendv16i1()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25943">LowerANY_EXTEND()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l26071">LowerSIGN_EXTEND()</a>.</p>

</div>
</div>
<a id="a05914158f39e230548b1b743eee2e5f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05914158f39e230548b1b743eee2e5f6">&#9670;&nbsp;</a></span>LowerStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26192">26192</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06661">collectConcatOps()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02398">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01292">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01361">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08168">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00992">llvm::TargetLoweringBase::getTypeAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01005">llvm::TargetLoweringBase::getTypeToTransformTo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02397">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01461">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00416">llvm::MVT::is32BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::is64BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00376">llvm::MVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02392">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26124">splitVectorStore()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="TargetLowering_8h_source.html#l00214">llvm::TargetLoweringBase::TypeWidenVector</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00822">llvm::X86ISD::VEXTRACT_STORE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ab95322999c3b7eed83b5467bf0b929e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95322999c3b7eed83b5467bf0b929e3">&#9670;&nbsp;</a></span>lowerToAddSubOrFMAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerToAddSubOrFMAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to fold a build_vector that performs an 'addsub' or 'fmaddsub' or 'fsubadd' operation accordingly to X86ISD::ADDSUB or X86ISD::FMADDSUB or X86ISD::FMSUBADD node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10509">10509</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00213">llvm::X86ISD::ADDSUB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00555">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00556">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00992">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10354">isAddSubOrSubAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10481">isFMAddSubOrFMSubAdd()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

</div>
</div>
<a id="a2d9f20ebd030add135aa3cf106dbf993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9f20ebd030add135aa3cf106dbf993">&#9670;&nbsp;</a></span>LowerToHorizontalOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToHorizontalOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower BUILD_VECTOR to a horizontal add/sub operation if possible. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10674">10674</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01903">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10313">ExpandHorizontalBinOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10636">getHopForBuildVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00992">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10549">isHopBuildVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10199">isHorizontalBinOpPart()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00667">llvm::SDNode::isUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00944">llvm::SDNode::op_values()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>.</p>

</div>
</div>
<a id="a7092b8371f80f3acf826e7bfc1e00d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7092b8371f80f3acf826e7bfc1e00d92">&#9670;&nbsp;</a></span>LowerToTLSExecModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSExecModel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120">TLSModel::Model</a>&#160;</td>
          <td class="paramname"><em>model</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is64Bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isPIC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20911">20911</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00550">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01775">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01058">llvm::MachinePointerInfo::getGOT()</a>, <a class="el" href="Type_8cpp_source.html#l00293">llvm::Type::getInt8PtrTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Constants_8cpp_source.html#l00356">llvm::Constant::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01776">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00717">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00144">llvm::X86ISD::GlobalBaseReg</a>, <a class="el" href="CodeGen_8h_source.html#l00048">llvm::TLSModel::InitialExec</a>, <a class="el" href="X86Disassembler_8cpp_source.html#l01015">is64Bit()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="CodeGen_8h_source.html#l00049">llvm::TLSModel::LocalExec</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00532">llvm::X86II::MO_GOTNTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00491">llvm::X86II::MO_GOTTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00500">llvm::X86II::MO_INDNTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00524">llvm::X86II::MO_NTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00508">llvm::X86II::MO_TPOFF</a>, <a class="el" href="README-SSE_8txt_source.html#l00414">model</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00062">Ptr</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00091">llvm::MipsISD::ThreadPointer</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00149">llvm::X86ISD::Wrapper</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00153">llvm::X86ISD::WrapperRIP</a>.</p>

</div>
</div>
<a id="ae7e0473bcc59ce3b0c760f5a812be9ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e0473bcc59ce3b0c760f5a812be9ad">&#9670;&nbsp;</a></span>LowerToTLSGeneralDynamicModel32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSGeneralDynamicModel32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20843">20843</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EBX</a>, <a class="el" href="SelectionDAG_8h_source.html#l00769">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00550">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20811">GetTLSADDR()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00144">llvm::X86ISD::GlobalBaseReg</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00463">llvm::X86II::MO_TLSGD</a>.</p>

</div>
</div>
<a id="a81621636cd7b12b67d6770529cb5411f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81621636cd7b12b67d6770529cb5411f">&#9670;&nbsp;</a></span>LowerToTLSGeneralDynamicModel64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSGeneralDynamicModel64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20857">20857</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00550">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20811">GetTLSADDR()</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00463">llvm::X86II::MO_TLSGD</a>.</p>

</div>
</div>
<a id="a6f948e468cfd3a6d2898b393c3cd71ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f948e468cfd3a6d2898b393c3cd71ca">&#9670;&nbsp;</a></span>LowerToTLSGeneralDynamicModelX32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSGeneralDynamicModelX32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20865">20865</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EAX</a>, <a class="el" href="SelectionDAG_8h_source.html#l00550">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20811">GetTLSADDR()</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00463">llvm::X86II::MO_TLSGD</a>.</p>

</div>
</div>
<a id="afa38de8a6bc68bdfd3aea0e8900c7745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa38de8a6bc68bdfd3aea0e8900c7745">&#9670;&nbsp;</a></span>LowerToTLSLocalDynamicModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSLocalDynamicModel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Is64Bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Is64BitLP64</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20871">20871</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00051">llvm::N86::EBX</a>, <a class="el" href="SelectionDAG_8h_source.html#l00769">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00550">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01775">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01776">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00717">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20811">GetTLSADDR()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00144">llvm::X86ISD::GlobalBaseReg</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00195">llvm::X86MachineFunctionInfo::incNumLocalDynamicTLSAccesses()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00516">llvm::X86II::MO_DTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00473">llvm::X86II::MO_TLSLD</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00483">llvm::X86II::MO_TLSLDM</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00149">llvm::X86ISD::Wrapper</a>.</p>

</div>
</div>
<a id="a81ae18855aebf3ce81f6bfcd6b251c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ae18855aebf3ce81f6bfcd6b251c6b">&#9670;&nbsp;</a></span>LowerTruncateVecI1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerTruncateVecI1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22511">22511</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00245">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06580">extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00803">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>.</p>

</div>
</div>
<a id="ab788a4c731deb3197f1b67c44547dd2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab788a4c731deb3197f1b67c44547dd2b">&#9670;&nbsp;</a></span>LowerUINT_TO_FP_i32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerUINT_TO_FP_i32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>32-bit unsigned integer to float expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21660">21660</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01413">llvm::SelectionDAG::getFPExtendOrRound()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07282">getShuffleVectorZeroOrUndef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01421">llvm::SelectionDAG::getStrictFPExtendOrRound()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea3a2d5fe857d8f9541136a124c2edec6c">llvm::Or</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00401">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<a id="a29641e3c24cbb1b35105b997e9c9706c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29641e3c24cbb1b35105b997e9c9706c">&#9670;&nbsp;</a></span>LowerUINT_TO_FP_i64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerUINT_TO_FP_i64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>64-bit unsigned integer to double expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21592">21592</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Align</a>, <a class="el" href="LLToken_8h_source.html#l00461">llvm::lltok::APFloat</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00263">C1</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00066">Context</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="Constants_8cpp_source.html#l00934">llvm::ConstantFP::get()</a>, <a class="el" href="Constants_8cpp_source.html#l01356">llvm::ConstantVector::get()</a>, <a class="el" href="Constants_8cpp_source.html#l03010">llvm::ConstantDataVector::get()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01043">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01799">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00550">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00365">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07197">getUnpackl()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="APFloat_8cpp_source.html#l00247">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21584">shouldUseHorizontalOp()</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<a id="a877d2e5fee683a94bd9b3f900d4c4ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877d2e5fee683a94bd9b3f900d4c4ec4">&#9670;&nbsp;</a></span>lowerUINT_TO_FP_v2i32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerUINT_TO_FP_v2i32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21710">21710</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00633">llvm::X86ISD::CVTUI2P</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea3a2d5fe857d8f9541136a124c2edec6c">llvm::Or</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00774">llvm::X86ISD::STRICT_CVTUI2P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00401">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21921">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="a37c2360d891e5990c6706c81b907294b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37c2360d891e5990c6706c81b907294b">&#9670;&nbsp;</a></span>lowerUINT_TO_FP_vec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerUINT_TO_FP_vec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21921">21921</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21314">lowerINT_TO_FP_vXi64()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21710">lowerUINT_TO_FP_v2i32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21763">lowerUINT_TO_FP_vXi32()</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>.</p>

</div>
</div>
<a id="a98731b22c0582184ad3b6b9594291fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98731b22c0582184ad3b6b9594291fdc">&#9670;&nbsp;</a></span>lowerUINT_TO_FP_vXi32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerUINT_TO_FP_vXi32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21763">21763</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Align</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="LLToken_8h_source.html#l00461">llvm::lltok::APFloat</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="Constants_8cpp_source.html#l00934">llvm::ConstantFP::get()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01714">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01043">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01799">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00550">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00365">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">High</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="APFloat_8cpp_source.html#l00247">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00244">llvm::APFloatBase::IEEEsingle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea3a2d5fe857d8f9541136a124c2edec6c">llvm::Or</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00400">llvm::ISD::STRICT_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00401">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00449">llvm::ISD::STRICT_UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00179">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21921">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="aafaf042072012185fe6b59d16b306644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafaf042072012185fe6b59d16b306644">&#9670;&nbsp;</a></span>lowerV16F32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16F32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 32-bit floating point shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19049">19049</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06429">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12049">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17730">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12319">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16442">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15348">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="MachineValueType_8h_source.html#l00179">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00464">llvm::X86ISD::VPERMILPV</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19410">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a3a9825a4649a44796ca264c208c18860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a9825a4649a44796ca264c208c18860">&#9670;&nbsp;</a></span>lowerV16I16Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I16Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 16-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v16i16 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">18572</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13720">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13871">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17063">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17355">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17172">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17730">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14098">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16974">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12633">lowerShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14445">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18043">lowerShufflePairAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12858">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16442">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12261">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12458">lowerShuffleWithUNPCK256()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15664">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18815">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a764da3f6d8f5529a23fc52e4705d2fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a764da3f6d8f5529a23fc52e4705d2fc8">&#9670;&nbsp;</a></span>lowerV16I32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 32-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19173">19173</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14771">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13871">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17730">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14098">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13928">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14445">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12319">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16442">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15348">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="MachineValueType_8h_source.html#l00179">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19410">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="ac7304188de3005e0d0f0a62cbff5ad31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7304188de3005e0d0f0a62cbff5ad31">&#9670;&nbsp;</a></span>lowerV16I8Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I8Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic lowering of v16i8 shuffles. </p>
<p>This is a hybrid strategy to lower v16i8 vectors. It first attempts to detect any complexity reducing interleaving. If that doesn't help, it uses UNPCK to spread the i8 elements across two i16-element vectors, and uses the existing lowering for v8i16 blends on each half, finally PACK-ing them back together. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16486">16486</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l01643">llvm::array_pod_sort()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12737">canLowerByDroppingElements()</a>, <a class="el" href="STLExtras_8h_source.html#l01781">llvm::copy_if()</a>, <a class="el" href="STLExtras_8h_source.html#l01903">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SmallVector_8h_source.html#l00741">llvm::SmallVectorImpl&lt; T &gt;::erase()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06429">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12963">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12907">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13720">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16158">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13871">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13462">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13949">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14611">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13351">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14098">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12633">lowerShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14445">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12858">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16442">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14256">lowerShuffleWithSSE4A()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12583">lowerShuffleWithVPMOV()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="STLExtras_8h_source.html#l01749">llvm::none_of()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="GenericUniformityImpl_8h_source.html#l00056">llvm::unique()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00523">llvm::X86ISD::VPPERM</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16841">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="a977d9d87a9acedc6deb64f7f666455c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a977d9d87a9acedc6deb64f7f666455c6">&#9670;&nbsp;</a></span>lowerV2F64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2F64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 2-lane 64-bit floating point shuffles. </p>
<p>This is the basis function for the 2-lane 64-bit shuffles as we have full support for floating point shuffles but not integer shuffles. These instructions will incur a domain crossing penalty on some chips though so it is better to avoid lowering through this for integer vectors where possible. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15165">15165</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14564">getScalarValueForVectorElement()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12049">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14611">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14807">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::MOVSD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16841">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="ad875c7cc64de6e878b36609f1fd03bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad875c7cc64de6e878b36609f1fd03bc6">&#9670;&nbsp;</a></span>lowerV2I64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2I64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 2-lane 64-bit integer shuffles. </p>
<p>Tries to lower a 2-lane 64-bit shuffle using shuffle operations provided by the integer unit to minimize domain crossing penalties. However, for blends it falls back to the floating point shuffle operation with appropriate bit casting. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15249">15249</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13871">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14611">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14098">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13928">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14807">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16841">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="abf10af4763fc3f16c6e810e203b343ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf10af4763fc3f16c6e810e203b343ee">&#9670;&nbsp;</a></span>lowerV2X128Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2X128Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering 2-lane 128-bit shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17235">17235</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">canWidenShuffleElements()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08848">getBROADCAST_LOAD()</a>, <a class="el" href="MachineValueType_8h_source.html#l00518">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01154">llvm::MVT::getStoreSize()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12049">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05385">llvm::X86::mayFoldLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11009">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::SHUF128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>, and <a class="el" href="README-SSE_8txt_source.html#l00547">x3</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">lowerV4I64Shuffle()</a>.</p>

</div>
</div>
<a id="a5f422515233e6de0de7b3114bc268d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f422515233e6de0de7b3114bc268d68">&#9670;&nbsp;</a></span>lowerV32I16Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV32I16Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 32-lane 16-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19250">19250</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13720">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13871">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14098">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14445">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12858">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16442">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12261">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15664">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19410">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a3bd9ae65ec61dd5e07e5ed4b98c68312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bd9ae65ec61dd5e07e5ed4b98c68312">&#9670;&nbsp;</a></span>lowerV32I8Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV32I8Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 32-lane 8-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v32i8 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18694">18694</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13720">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13871">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17063">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17355">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17172">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17730">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14098">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16974">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12633">lowerShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17995">lowerShuffleAsVTRUNCAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14445">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18043">lowerShufflePairAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12858">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16442">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12261">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12458">lowerShuffleWithUNPCK256()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18815">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a130eb4b069f1ba74f4b41396cbc33f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a130eb4b069f1ba74f4b41396cbc33f83">&#9670;&nbsp;</a></span>lowerV4F32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4F32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower 4-lane 32-bit floating point shuffles. </p>
<p>Uses instructions exclusively from the floating point unit to minimize domain crossing penalties, as these are sufficient to implement all v4f32 shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15440">15440</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01903">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12049">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14771">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13242">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14611">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15142">lowerShuffleAsInsertPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14807">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15348">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16841">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="a95949df6cb1d7bda100278739b387ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95949df6cb1d7bda100278739b387ae4">&#9670;&nbsp;</a></span>lowerV4F64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4F64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 4-lane 64-bit floating point shuffles. </p>
<p>Also ends up handling lowering of 4-lane 64-bit integer shuffles when AVX2 isn't available. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18116">18116</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12049">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14794">isShuffleMaskInputInPlace()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17063">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17355">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17172">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17027">lowerShuffleAsLanePermuteAndSHUFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17730">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16974">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12319">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17968">lowerShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17235">lowerV2X128Shuffle()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18815">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a84f17de21891f3bfb04410592e553b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f17de21891f3bfb04410592e553b63">&#9670;&nbsp;</a></span>lowerV4I32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4I32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower 4-lane i32 vector shuffles. </p>
<p>We try to handle these with integer-domain shuffles where we can, but for blends we use the floating point domain blend instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15536">15536</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01903">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="include_2llvm_2Support_2CMakeLists_8txt_source.html#l00014">if()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12049">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14771">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12907">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14611">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13351">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14098">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14445">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14807">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16841">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="aa49b62c7c6aee5221b1edd2922d43463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa49b62c7c6aee5221b1edd2922d43463">&#9670;&nbsp;</a></span>lowerV4I64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4I64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 4-lane 64-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v4i64 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18236">18236</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14794">isShuffleMaskInputInPlace()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13242">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13871">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17355">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17730">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14098">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13928">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12319">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17235">lowerV2X128Shuffle()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00469">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18815">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a1e7c6d51f5fc88c995098264f649357b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e7c6d51f5fc88c995098264f649357b">&#9670;&nbsp;</a></span>lowerV4X128Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4X128Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a 128-bit shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18887">18887</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">canWidenShuffleElements()</a>, <a class="el" href="SmallVector_8h_source.html#l00614">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06624">insert128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12049">isShuffleEquivalent()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l01032">isUndef()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00469">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="SPIRVModuleAnalysis_8cpp_source.html#l00046">OpIndex</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::SHUF128</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18995">lowerV8F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19108">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a6a6932db7c5cddedce4a015637df0efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6932db7c5cddedce4a015637df0efa">&#9670;&nbsp;</a></span>lowerV64I8Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV64I8Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 64-lane 8-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">19313</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12907">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13720">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16158">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13871">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13462">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17063">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17355">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17730">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14098">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14445">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12858">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16442">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12261">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16872">splitAndLowerShuffle()</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19410">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a518426bb40221830497a0fa345f3eb98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a518426bb40221830497a0fa345f3eb98">&#9670;&nbsp;</a></span>lowerV8F16Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8F16Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower 8-lane 16-bit floating point shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16411">16411</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01903">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14611">lowerShuffleAsElementInsertion()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00150">llvm::MVT::v8f16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16841">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="ae4a4583d15a1549667880c7bfb8d1515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a4583d15a1549667880c7bfb8d1515">&#9670;&nbsp;</a></span>lowerV8F32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8F32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 32-bit floating point shuffles. </p>
<p>Also ends up handling lowering of 8-lane 32-bit integer shuffles when AVX2 isn't available. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18341">18341</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06429">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12049">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12140">isUnpackWdShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17355">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17172">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17730">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16974">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18043">lowerShufflePairAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12319">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15348">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00464">llvm::X86ISD::VPERMILPV</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18815">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a80b2d4b16b821d90cb2506496f4fe1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b2d4b16b821d90cb2506496f4fe1cf">&#9670;&nbsp;</a></span>lowerV8F64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8F64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 64-bit floating point shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18995">18995</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11936">is256BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12049">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12319">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16442">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17968">lowerShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18887">lowerV4X128Shuffle()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::v8f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19410">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a96929c573ae5a98213a4d8c25554e53f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96929c573ae5a98213a4d8c25554e53f">&#9670;&nbsp;</a></span>lowerV8I16GeneralSingleInputShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I16GeneralSingleInputShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lowering of single-input v8i16 shuffles is the cornerstone of SSE2 shuffle lowering, and the most complex part. </p>
<p>The lowering strategy is to try to form pairs of input lanes which are targeted at the same half of the final vector, and then use a dword shuffle to place them onto the right half, and finally unpack the paired lanes into their final position.</p>
<p>The exact breakdown of how to form these dword pairs and align them on the correct sides is really tricky. See the comments within the function for more of the details.</p>
<p>This code also handles repeated 128-bit lanes of v8i16 shuffles, but each lane must shuffle the <em>exact</em> same way. In fact, you must pass a v8 Mask to this routine for it to work correctly. To shuffle a 256-bit or 512-bit i16 vector, form the analogous 128-bit 8-element Mask. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15664">15664</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01643">llvm::array_pod_sort()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00151">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="Path_8cpp_source.html#l00226">llvm::sys::path::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00354">llvm::MutableArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="STLExtras_8h_source.html#l01781">llvm::copy_if()</a>, <a class="el" href="STLExtras_8h_source.html#l01896">llvm::count()</a>, <a class="el" href="STLExtras_8h_source.html#l01903">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="ArrayRef_8h_source.html#l00152">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="ArrayRef_8h_source.html#l00355">llvm::MutableArrayRef&lt; T &gt;::end()</a>, <a class="el" href="SmallVector_8h_source.html#l00741">llvm::SmallVectorImpl&lt; T &gt;::erase()</a>, <a class="el" href="STLExtras_8h_source.html#l01755">llvm::find()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="STLExtras_8h_source.html#l01869">llvm::is_contained()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11819">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06195">isUndefOrEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06257">isUndefOrInRange()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="STLExtras_8h_source.html#l01923">llvm::lower_bound()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00468">llvm::M1()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="ConstantMerge_8cpp_source.html#l00116">replace()</a>, <a class="el" href="SmallVector_8h_source.html#l00642">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="GenericUniformityImpl_8h_source.html#l00056">llvm::unique()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18572">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19250">lowerV32I16Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a6d418ee6f30e69c9e0bbb4c770995028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d418ee6f30e69c9e0bbb4c770995028">&#9670;&nbsp;</a></span>lowerV8I16Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I16Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic lowering of 8-lane i16 shuffles. </p>
<p>This handles both single-input shuffles and combined shuffle/blends with two inputs. The single input shuffles are immediately delegated to a dedicated lowering routine.</p>
<p>The blends are lowered in one of three fundamental ways. If there are few enough inputs, it delegates to a basic UNPCK-based strategy. If the shuffle of the input is significantly cheaper when lowered as an interleaving of the two inputs, try to interleave them. Otherwise, blend the low and high halves of the inputs separately (making them have relatively few inputs) and then concatenate them. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16221">16221</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12737">canLowerByDroppingElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07065">concatSubVectors()</a>, <a class="el" href="STLExtras_8h_source.html#l01903">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06580">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="VPlanSLP_8cpp_source.html#l00191">getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12963">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12907">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13720">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16158">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13871">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13949">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14611">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13351">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14098">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12633">lowerShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14445">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12858">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14256">lowerShuffleWithSSE4A()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12583">lowerShuffleWithVPMOV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15664">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16841">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="a18af24f5c6174c2b5745fb2df1f6681f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18af24f5c6174c2b5745fb2df1f6681f">&#9670;&nbsp;</a></span>lowerV8I32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 32-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v8i32 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18450">18450</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06429">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14771">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12140">isUnpackWdShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13871">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13561">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17355">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17730">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14098">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16974">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13928">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14445">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18043">lowerShufflePairAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12319">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15348">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12458">lowerShuffleWithUNPCK256()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18815">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a8f3532954b1c7887a8a0bc00311abd20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f3532954b1c7887a8a0bc00311abd20">&#9670;&nbsp;</a></span>lowerV8I64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 64-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19108">19108</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12223">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11936">is256BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13871">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14098">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13928">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12319">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16442">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12431">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18887">lowerV4X128Shuffle()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00469">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00134">llvm::MVT::v8i64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19410">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a84269093cb913d8f68ea84f72d75dee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84269093cb913d8f68ea84f72d75dee1">&#9670;&nbsp;</a></span>LowerVACOPY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVACOPY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26661">26661</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02326">llvm::SelectionDAG::expandVACopy()</a>, <a class="el" href="Function_8h_source.html#l00237">llvm::Function::getCallingConv()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07458">llvm::SelectionDAG::getMemcpy()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00337">llvm::X86Subtarget::isCallingConvWin64()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00184">llvm::X86Subtarget::isTarget64BitLP64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ab9c1fef093fb9dfcad2e86ddd0a2a4e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c1fef093fb9dfcad2e86ddd0a2a4e6">&#9670;&nbsp;</a></span>lowerVECTOR_SHUFFLE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVECTOR_SHUFFLE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Top-level lowering for x86 vector shuffles. </p>
<p>This handles decomposition, canonicalization, and lowering of all x86 vector shuffles. Most of the specific lowering strategies are encapsulated above in helper routines. The canonicalization attempts to widen shuffles to involve fewer lanes of wider elements, consolidate symmetric patterns s.t. only one of the two inputs needs to be tested, etc. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19815">19815</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19764">canCombineAsMaskOperation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19702">canonicalizeShuffleMaskWithCommute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39884">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">canWidenShuffleElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01568">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08082">computeZeroableShuffleElements()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02137">llvm::SelectionDAG::getCommutedVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01229">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01540">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="STLExtras_8h_source.html#l01869">llvm::is_contained()</a>, <a class="el" href="APInt_8h_source.html#l00354">llvm::APInt::isAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16841">lower128BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19560">lower1BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18815">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19410">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14861">lowerShuffleAsBroadcast()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a04cafcab84139fba2f8ba5a54c571646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04cafcab84139fba2f8ba5a54c571646">&#9670;&nbsp;</a></span>LowerVectorAllZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorAllZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>X86CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23995">23995</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00423">llvm::X86ISD::PTEST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11666">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24061">MatchVectorAllZeroTest()</a>.</p>

</div>
</div>
<a id="ad4b7c811809d981b2f927c388aa43648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b7c811809d981b2f927c388aa43648">&#9670;&nbsp;</a></span>LowerVectorCTLZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTLZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29436">29436</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00245">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29324">LowerVectorCTLZ_AVX512CDI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29354">LowerVectorCTLZInRegLUT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06758">splitVectorIntUnary()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29458">LowerCTLZ()</a>.</p>

</div>
</div>
<a id="af4692dbbc5a351d59bc68fe4f3fa0ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4692dbbc5a351d59bc68fe4f3fa0ed3">&#9670;&nbsp;</a></span>LowerVectorCTLZ_AVX512CDI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTLZ_AVX512CDI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector CTLZ using native supported vector CTLZ instruction. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29324">29324</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00245">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::CTLZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06758">splitVectorIntUnary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29436">LowerVectorCTLZ()</a>.</p>

</div>
</div>
<a id="a18b1fa269a5cff8ff05a92e60a39427b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b1fa269a5cff8ff05a92e60a39427b">&#9670;&nbsp;</a></span>LowerVectorCTLZInRegLUT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTLZInRegLUT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29354">29354</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29436">LowerVectorCTLZ()</a>.</p>

</div>
</div>
<a id="a240e5690e86df4dda7eaf9a8788c0980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a240e5690e86df4dda7eaf9a8788c0980">&#9670;&nbsp;</a></span>LowerVectorCTPOP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTPOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32417">32417</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00245">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00703">llvm::ISD::CTPOP</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32306">LowerHorizontalByteSum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32370">LowerVectorCTPOPInRegLUT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06758">splitVectorIntUnary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l32461">LowerCTPOP()</a>.</p>

</div>
</div>
<a id="a2e64ed34d142c2680648d09c25ee51e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e64ed34d142c2680648d09c25ee51e4">&#9670;&nbsp;</a></span>LowerVectorCTPOPInRegLUT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTPOPInRegLUT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32370">32370</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l32417">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="ac402e710afa6a0549f89ee90e9fa4cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac402e710afa6a0549f89ee90e9fa4cab">&#9670;&nbsp;</a></span>lowerVSELECTtoVectorShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVSELECTtoVectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a VSELECT instruction to a vector shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19956">19956</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08298">createShuffleMaskFromVSELECT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>.</p>

</div>
</div>
<a id="abd57a066d3b3d5ca417117df41ca120c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd57a066d3b3d5ca417117df41ca120c">&#9670;&nbsp;</a></span>LowerVSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24812">24812</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00263">C1</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24612">cheapX86FSETCC_SSE()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00388">llvm::X86ISD::CMPM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00375">llvm::X86ISD::CMPP</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="regexec_8c_source.html#l00112">EQ</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01140">llvm::MVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01496">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="APInt_8h_source.html#l00209">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07327">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE42()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24729">incDecVectorConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00141">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11031">llvm::isConstOrConstSplat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="APInt_8h_source.html#l00397">llvm::APInt::isMaxSignedValue()</a>, <a class="el" href="APInt_8h_source.html#l00415">llvm::APInt::isMinSignedValue()</a>, <a class="el" href="TargetLowering_8h_source.html#l01295">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="APInt_8h_source.html#l00432">llvm::APInt::isPowerOf2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14598">isSoftFP16()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01486">llvm::ISD::isTrueWhenEqual()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01473">llvm::ISD::isUnsignedIntSetCC()</a>, <a class="el" href="APInt_8h_source.html#l00366">llvm::APInt::isZero()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24703">LowerIntVSETCC_AVX512()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24759">LowerVSETCCWithSUBUS()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00973">llvm::SDNode::setFlags()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01456">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01458">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01442">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01445">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02551">llvm::SelectionDAG::SignBitIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24679">splitIntVSETCC()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00755">llvm::X86ISD::STRICT_CMPM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00751">llvm::X86ISD::STRICT_CMPP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00475">llvm::ISD::STRICT_FSETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::STRICT_FSETCCS</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24618">translateX86FSETCC()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00663">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00662">llvm::ISD::UMIN</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00520">llvm::X86ISD::VPCOM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00521">llvm::X86ISD::VPCOMU</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53894">combineSetCC()</a>.</p>

</div>
</div>
<a id="a2accb7898d532d8c1ed1b70621dcf22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2accb7898d532d8c1ed1b70621dcf22d">&#9670;&nbsp;</a></span>LowerVSETCCWithSUBUS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSETCCWithSUBUS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>As another special case, use PSUBUS[BW] when it's profitable. </p>
<p>E.g. for Op0 u&lt;= Op1: t = psubus Op0, Op1 pcmpeq t, &lt;0..0&gt; </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24759">24759</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24729">incDecVectorConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETULT</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00350">llvm::ISD::USUBSAT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24812">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="af501c536e39e504d53df2c0fa3d83f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af501c536e39e504d53df2c0fa3d83f6d">&#9670;&nbsp;</a></span>LowervXi8MulWithUNPCK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowervXi8MulWithUNPCK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>A</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsSigned</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>Low</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29854">29854</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01434">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07215">getPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07205">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07197">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00638">llvm::ISD::MULHS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29933">LowerMULH()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l30040">LowerMULO()</a>.</p>

</div>
</div>
<a id="a611391ccebf150b7064f586835d388d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a611391ccebf150b7064f586835d388d3">&#9670;&nbsp;</a></span>lowerX86CmpEqZeroToCtlzSrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerX86CmpEqZeroToCtlzSrl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49748">49748</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00702">llvm::ISD::CTLZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00382">llvm::Log2_32()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49769">combineOrCmpEqZeroToCtlzSrl()</a>.</p>

</div>
</div>
<a id="aa65c843e4780db206567b16085cb229a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa65c843e4780db206567b16085cb229a">&#9670;&nbsp;</a></span>lowerX86FPLogicOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerX86FPLogicOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52592">52592</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00056">llvm::X86ISD::FANDN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52846">combineFAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52863">combineFAndn()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52877">combineFOr()</a>.</p>

</div>
</div>
<a id="aa5a86623773ed13c55fc451727aa234f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a86623773ed13c55fc451727aa234f">&#9670;&nbsp;</a></span>LowerXALUO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerXALUO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25534">25534</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23916">getSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25489">getX86XALUOOp()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l30040">LowerMULO()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a37beb02a4ace10bc841524083344c448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37beb02a4ace10bc841524083344c448">&#9670;&nbsp;</a></span>LowerZERO_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerZERO_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22390">22390</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22256">LowerAVXExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22332">LowerZERO_EXTEND_Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33280">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="afd2ea32f73b6a5220cec5e5386cbd365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd2ea32f73b6a5220cec5e5386cbd365">&#9670;&nbsp;</a></span>LowerZERO_EXTEND_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerZERO_EXTEND_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22332">22332</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00245">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22319">SplitAndExtendv16i1()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22390">LowerZERO_EXTEND()</a>.</p>

</div>
</div>
<a id="a60042ade4e9f78685951abca938adfbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60042ade4e9f78685951abca938adfbe">&#9670;&nbsp;</a></span>MarkEHGuard()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MarkEHGuard </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28264">28264</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="WinEHFuncInfo_8h_source.html#l00109">llvm::WinEHFuncInfo::EHGuardFrameIndex</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00716">llvm::MachineFunction::getWinEHFuncInfo()</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28305">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="ab9e2f37a60e885bd69486129d21fa2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e2f37a60e885bd69486129d21fa2e3">&#9670;&nbsp;</a></span>MarkEHRegistrationNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MarkEHRegistrationNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28246">28246</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="WinEHFuncInfo_8h_source.html#l00107">llvm::WinEHFuncInfo::EHRegNodeFrameIndex</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00716">llvm::MachineFunction::getWinEHFuncInfo()</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28305">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a0bdd7eb8543c78919acfa6775f750617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bdd7eb8543c78919acfa6775f750617">&#9670;&nbsp;</a></span>match1BitShuffleAsKSHIFT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> match1BitShuffleAsKSHIFT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>MaskOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19526">19526</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00367">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00368">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="namespacellvm.html#a2554a96c67bdd7d0a62855a844ec55b0a945d5e233cf7d6240f6b783b36a374ff">llvm::Left</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19560">lower1BitShuffle()</a>.</p>

</div>
</div>
<a id="a6ded20d42a05e6478238dcfd3caceede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ded20d42a05e6478238dcfd3caceede">&#9670;&nbsp;</a></span>matchAsm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchAsm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt;&#160;</td>
          <td class="paramname"><em>Pieces</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l57165">57165</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00210">S</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l57199">llvm::X86TargetLowering::ExpandInlineAsm()</a>.</p>

</div>
</div>
<a id="a0a69bfc728391a45832d24dca6c93abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a69bfc728391a45832d24dca6c93abc">&#9670;&nbsp;</a></span>matchBinaryPermuteShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchBinaryPermuteShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowFloatDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowIntDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Shuffle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ShuffleVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PermuteImm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38836">38836</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12199">getV4X86ShuffleImm()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06243">isAnyZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11943">isRepeatedTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06214">isUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06257">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06306">isUndefOrZeroInRange()</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00468">llvm::M1()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12988">matchShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13849">matchShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13764">matchShuffleAsElementRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15054">matchShuffleAsInsertPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17923">matchShuffleWithSHUFPD()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PALIGNR</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00442">llvm::X86ISD::VALIGN</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="aad8006302bcaef8b07c0b8da5ea36fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad8006302bcaef8b07c0b8da5ea36fc2">&#9670;&nbsp;</a></span>matchBinaryShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchBinaryShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowFloatDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowIntDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Shuffle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsUnary</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38670">38670</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00510">llvm::MVT::changeTypeToInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02958">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8h_source.html#l00222">llvm::APInt::getOneBitSet()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="KnownBits_8h_source.html#l00078">llvm::KnownBits::isAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12081">isTargetShuffleEquivalent()</a>, <a class="el" href="KnownBits_8h_source.html#l00072">llvm::KnownBits::isZero()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02575">llvm::SelectionDAG::MaskedVectorIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12787">matchShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12342">matchShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::MOVSH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::MOVSS</a>, <a class="el" href="KnownBits_8h_source.html#l00025">llvm::KnownBits::One</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="APInt_8h_source.html#l01345">llvm::APInt::setBits()</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00090">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00150">llvm::MVT::v8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, and <a class="el" href="KnownBits_8h_source.html#l00024">llvm::KnownBits::Zero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="a313bdf934f1f8454b6800d8d997801d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a313bdf934f1f8454b6800d8d997801d2">&#9670;&nbsp;</a></span>MatchingStackOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool MatchingStackOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Arg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a>&#160;</td>
          <td class="paramname"><em>Flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;&#160;</td>
          <td class="paramname"><em>VA</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the given stack call argument is already available in the same position (relatively) of the caller's incoming argument stack. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05081">5081</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00187">Arg</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::AssertZext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00208">llvm::ISD::CopyFromReg</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="MachineValueType_8h_source.html#l01140">llvm::MVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01800">llvm::FrameIndexSDNode::getIndex()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00130">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00526">llvm::MachineFrameInfo::getObjectOffset()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00470">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00688">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00701">llvm::MachineFrameInfo::isImmutableObjectIndex()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00288">llvm::HexagonInstrInfo::isLoadFromStackSlot()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00546">llvm::MachineFrameInfo::isObjectSExt()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00534">llvm::MachineFrameInfo::isObjectZExt()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00062">Ptr</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a01f930a0afc6b50e6351d21d012b724d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f930a0afc6b50e6351d21d012b724d">&#9670;&nbsp;</a></span>matchLogicBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchLogicBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49654">49654</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49693">combineLogicBlendIntoPBLENDV()</a>.</p>

</div>
</div>
<a id="a43c86721d54ea24442f31fe419f7b7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c86721d54ea24442f31fe419f7b7b1">&#9670;&nbsp;</a></span>matchPMADDWD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> matchPMADDWD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54914">54914</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47341">canReduceVMulWidth()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="InstrTypes_8h_source.html#l00391">llvm::BinaryOperator::getOpcode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l01500">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="SIWholeQuadMode_8cpp_source.html#l00262">Mode</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00070">Mul</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0">MULU16</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06792">SplitOpsAndApply()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00536">llvm::X86ISD::VPMADDWD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55271">combineAdd()</a>.</p>

</div>
</div>
<a id="a65983df0f713e72addd897c98b130554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65983df0f713e72addd897c98b130554">&#9670;&nbsp;</a></span>matchPMADDWD_2()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> matchPMADDWD_2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55022">55022</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::bitsLT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01145">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01500">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06792">SplitOpsAndApply()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00536">llvm::X86ISD::VPMADDWD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55271">combineAdd()</a>.</p>

</div>
</div>
<a id="a079f719b6af4bba305e041821a1e3da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a079f719b6af4bba305e041821a1e3da0">&#9670;&nbsp;</a></span>matchScalarReduction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchScalarReduction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a>&#160;</td>
          <td class="paramname"><em>BinOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>SrcOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; *&#160;</td>
          <td class="paramname"><em>SrcMask</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper for matching OR(EXTRACTELT(X,0),OR(EXTRACTELT(X,1),...)) style scalarized (associative) reduction patterns. </p>
<p>Partial reductions are supported when the pointer SrcMask is non-null. TODO - move this to SelectionDAG? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23926">23926</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DenseMap_8h_source.html#l00075">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;, KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;::begin()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="DenseMap_8h_source.html#l00098">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;, KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;::empty()</a>, <a class="el" href="DenseMap_8h_source.html#l00084">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;, KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;::end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="DenseMap_8h_source.html#l00150">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;, KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;::find()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="DenseMap_8h_source.html#l00207">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;, KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;::insert()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49363">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50106">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l24061">MatchVectorAllZeroTest()</a>.</p>

</div>
</div>
<a id="a7b7c3e256f4f2912c037bd65b585cf4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b7c3e256f4f2912c037bd65b585cf4c">&#9670;&nbsp;</a></span>matchShuffleAsBitRotate() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> matchShuffleAsBitRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>NumSubElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a bit rotation. </p>
<p>Look for a repeated rotation pattern in each sub group. Returns a ISD::ROTL element rotation amount or -1 if failed. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13675">13675</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06232">isInRange()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13720">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13696">matchShuffleAsBitRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38533">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a82d33c0896d1afa7242d2984185d7432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d33c0896d1afa7242d2984185d7432">&#9670;&nbsp;</a></span>matchShuffleAsBitRotate() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> matchShuffleAsBitRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>RotateVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>EltSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13696">13696</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11819">isNoopShuffleMask()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13675">matchShuffleAsBitRotate()</a>, and <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>.</p>

</div>
</div>
<a id="ac43e54f20b5c565358eec77519811795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac43e54f20b5c565358eec77519811795">&#9670;&nbsp;</a></span>matchShuffleAsBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchShuffleAsBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>ForceV1Zero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>ForceV2Zero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>BlendMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12988">12988</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11989">IsElementEquivalent()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13081">lowerShuffleAsBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38836">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="adcfb42fd1c2e2adbd26d6050f7979e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcfb42fd1c2e2adbd26d6050f7979e05">&#9670;&nbsp;</a></span>matchShuffleAsByteRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> matchShuffleAsByteRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a byte rotation. </p>
<p>SSSE3 has a generic PALIGNR instruction in x86 that will do an arbitrary byte-rotation of the concatenation of two vectors; pre-SSSE3 can use a PSRLDQ/PSLLDQ/POR pattern to get a similar effect. This routine will try to generically lower a vector shuffle through such an pattern. It does not check for the profitability of lowering either as PALIGNR or PSRLDQ/PSLLDQ/POR, only whether the mask is valid to lower in that form. This matches shuffle vectors that look like:</p>
<p>v8i16 [11, 12, 13, 14, 15, 0, 1, 2]</p>
<p>Essentially it concatenates V1 and V2, shifts right by some number of elements, and takes the low elements as the result. Note that while this is specified as a <em>right shift</em> because x86 is little-endian, it is a <em>left rotate</em> of the vector lanes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13849">13849</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06243">isAnyZero()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13764">matchShuffleAsElementRotate()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13871">lowerShuffleAsByteRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38836">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a9a8d92cd399108599c754d242288eadc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a8d92cd399108599c754d242288eadc">&#9670;&nbsp;</a></span>matchShuffleAsElementRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> matchShuffleAsElementRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to match a vector shuffle as an element rotation. </p>
<p>This is used for support PALIGNR for SSSE3 or VALIGND/Q for AVX512. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13764">13764</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13928">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38836">matchBinaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13849">matchShuffleAsByteRotate()</a>.</p>

</div>
</div>
<a id="a8e4e93889aaf56eb87af0a51dce84d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4e93889aaf56eb87af0a51dce84d0d">&#9670;&nbsp;</a></span>matchShuffleAsEXTRQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchShuffleAsEXTRQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>BitLen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>BitIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14134">14134</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="APInt_8h_source.html#l00354">llvm::APInt::isAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06226">isUndefUpperHalf()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14256">lowerShuffleWithSSE4A()</a>.</p>

</div>
</div>
<a id="adb8e7c708b19e092719fd83ed67c8bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8e7c708b19e092719fd83ed67c8bfd">&#9670;&nbsp;</a></span>matchShuffleAsInsertPS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchShuffleAsInsertPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>InsertPSMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15054">15054</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01568">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, and <a class="el" href="CodeView_8h_source.html#l00155">llvm::codeview::VB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15142">lowerShuffleAsInsertPS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38836">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="af55af9657dc82151b4fe283322a9db6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55af9657dc82151b4fe283322a9db6d">&#9670;&nbsp;</a></span>matchShuffleAsINSERTQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchShuffleAsINSERTQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>BitLen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>BitIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14190">14190</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="README__P9_8txt_source.html#l00112">Insert</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06214">isUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06226">isUndefUpperHalf()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14256">lowerShuffleWithSSE4A()</a>.</p>

</div>
</div>
<a id="ab3030662cab4f127ea42c4f8f5a0b907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3030662cab4f127ea42c4f8f5a0b907">&#9670;&nbsp;</a></span>matchShuffleAsShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> matchShuffleAsShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ShiftVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ScalarSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>MaskOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a bit shift (shifts in zeros). </p>
<p>Attempts to match a shuffle mask against the PSLL(W/D/Q/DQ) and PSRL(W/D/Q/DQ) SSE2 and AVX2 logical bit-shift instructions. The function matches elements from one of the input vectors shuffled to the left or right with zeroable elements 'shifted in'. It handles both the strictly bit-wise element shifts and the byte shift across an entire 128-bit double quad word lane.</p>
<p>PSHL : (little-endian) left bit shift. [ zz, 0, zz, 2 ] [ -1, 4, zz, -1 ] PSRL : (little-endian) right bit shift. [ 1, zz, 3, zz] [ -1, -1, 7, zz] PSLLDQ : (little-endian) left byte shift [ zz, 0, 1, 2, 3, 4, 5, 6] [ zz, zz, -1, -1, 2, 3, 4, -1] [ zz, zz, zz, zz, zz, zz, -1, 1] PSRLDQ : (little-endian) right byte shift [ 5, 6, 7, zz, zz, zz, zz, zz] [ -1, 5, 6, 7, zz, zz, zz, zz] [ 1, 2, -1, -1, -1, -1, zz, zz] </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14036">14036</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="namespacellvm.html#a2554a96c67bdd7d0a62855a844ec55b0a945d5e233cf7d6240f6b783b36a374ff">llvm::Left</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14098">lowerShuffleAsShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38533">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="acabdb7ba50c76e8a7a040985d783f507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acabdb7ba50c76e8a7a040985d783f507">&#9670;&nbsp;</a></span>matchShuffleAsVTRUNC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchShuffleAsVTRUNC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12484">12484</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8cpp_source.html#l00444">llvm::APInt::extractBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="APInt_8h_source.html#l00354">llvm::APInt::isAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="ScaledNumber_8h_source.html#l00036">llvm::ScaledNumbers::MaxScale</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="ac96fedf3e39b8aa423770a2ff05b7991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac96fedf3e39b8aa423770a2ff05b7991">&#9670;&nbsp;</a></span>matchShuffleWithPACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchShuffleWithPACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PackOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>TargetMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaxStages</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12787">12787</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04009">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07684">createPackShuffleMask()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01242">llvm::isAllOnesOrAllOnesSplat()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01224">llvm::isNullOrNullSplat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12081">isTargetShuffleEquivalent()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12858">lowerShuffleWithPACK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38670">matchBinaryShuffle()</a>.</p>

</div>
</div>
<a id="a5126ab4b72405faf02b4f15471e44afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5126ab4b72405faf02b4f15471e44afa">&#9670;&nbsp;</a></span>matchShuffleWithSHUFPD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchShuffleWithSHUFPD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>ForceV1Zero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>ForceV2Zero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>ShuffleImm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17923">17923</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06270">isUndefOrZeroOrInRange()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17968">lowerShuffleWithSHUFPD()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38836">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a7a2586726258d4a6f1ee767165e7b64e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a2586726258d4a6f1ee767165e7b64e">&#9670;&nbsp;</a></span>matchShuffleWithUNPCK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchShuffleWithUNPCK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>UnpackOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsUnary</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>TargetMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12342">12342</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01568">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07144">llvm::createUnpackShuffleMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06295">isSequentialOrUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12081">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06208">isUndefOrZero()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="VE_8h_source.html#l00468">llvm::M1()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38670">matchBinaryShuffle()</a>.</p>

</div>
</div>
<a id="a53577fb6bbcd0c6556b4f8f0c71089cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53577fb6bbcd0c6556b4f8f0c71089cb">&#9670;&nbsp;</a></span>matchUnaryPermuteShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchUnaryPermuteShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowFloatDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowIntDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Shuffle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ShuffleVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PermuteImm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38533">38533</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12199">getV4X86ShuffleImm()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11849">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11923">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11936">is256BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06243">isAnyZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06284">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06257">isUndefOrInRange()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13675">matchShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14036">matchShuffleAsShift()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00469">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00134">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::VROTLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="a4e0d0e479e6b99c89bc353fb42d10da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0d0e479e6b99c89bc353fb42d10da0">&#9670;&nbsp;</a></span>matchUnaryShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchUnaryShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowFloatDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowIntDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Shuffle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>DstVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38389">38389</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00500">llvm::MVT::changeVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00920">llvm::SelectionDAG::getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00376">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12081">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06214">isUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06195">isUndefOrEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06208">isUndefOrZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06306">isUndefOrZeroInRange()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="ScaledNumber_8h_source.html#l00036">llvm::ScaledNumbers::MaxScale</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>, <a class="el" href="MachineValueType_8h_source.html#l00179">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00174">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::v8f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="aaf1815c4bfbc2bc521fcddd45c47eade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1815c4bfbc2bc521fcddd45c47eade">&#9670;&nbsp;</a></span>MatchVectorAllZeroTest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MatchVectorAllZeroTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>X86CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24061">24061</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="APInt_8h_source.html#l00214">llvm::APInt::getAllOnes()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23995">LowerVectorAllZero()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11323">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23926">matchScalarReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53894">combineSetCC()</a>.</p>

</div>
</div>
<a id="a4375fa908198f2e372148f631c5409b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4375fa908198f2e372148f631c5409b7">&#9670;&nbsp;</a></span>materializeVectorConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> materializeVectorConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a vector constant without a load. </p>
<p>SSE/AVX provide the bare minimum functionality to do this, so it's all zeros, all ones, or some derivation that is cheap to calculate. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10876">10876</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07080">getOnesVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00116">llvm::MVT::v8i32</a>.</p>

</div>
</div>
<a id="ae812d40144fafed6fd7c00cffb790504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae812d40144fafed6fd7c00cffb790504">&#9670;&nbsp;</a></span>mayTailCallThisCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool mayTailCallThisCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if we might ever do TCO for calls with this calling convention. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03724">3724</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03717">canGuaranteeTCO()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="CallingConv_8h_source.html#l00069">llvm::CallingConv::Swift</a>, <a class="el" href="CallingConv_8h_source.html#l00156">llvm::CallingConv::Win64</a>, <a class="el" href="CallingConv_8h_source.html#l00148">llvm::CallingConv::X86_64_SysV</a>, <a class="el" href="CallingConv_8h_source.html#l00100">llvm::CallingConv::X86_FastCall</a>, <a class="el" href="CallingConv_8h_source.html#l00096">llvm::CallingConv::X86_StdCall</a>, <a class="el" href="CallingConv_8h_source.html#l00119">llvm::CallingConv::X86_ThisCall</a>, and <a class="el" href="CallingConv_8h_source.html#l00160">llvm::CallingConv::X86_VectorCall</a>.</p>

</div>
</div>
<a id="ab1bb588e451e1a822d677d2d913279ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1bb588e451e1a822d677d2d913279ff">&#9670;&nbsp;</a></span>narrowExtractedVectorSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowExtractedVectorSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Ext</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are extracting a subvector of a vector select and the select condition is composed of concatenated vectors, try to narrow the select width. </p>
<p>This is a common pattern for AVX1 integer code because 256-bit selects may be legal, but there is almost no integer math/logic available for 256-bit. This function should only be called with legal types (otherwise, the calls to get simple value types will assert). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56071">56071</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06661">collectConcatOps()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06580">extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56123">combineEXTRACT_SUBVECTOR()</a>.</p>

</div>
</div>
<a id="addb3e984dfd51a52d5ab5050a30cd4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb3e984dfd51a52d5ab5050a30cd4d4">&#9670;&nbsp;</a></span>narrowLoadToVZLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowLoadToVZLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>LN</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38373">38373</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l02367">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01292">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01361">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01352">llvm::MemSDNode::isSimple()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00819">llvm::X86ISD::VZEXT_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53017">combineCVTP2I_CVTTP2I()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53175">combineCVTPH2PS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52984">combineX86INT_TO_FP()</a>.</p>

</div>
</div>
<a id="ab2a97ef0e99d8dd358ff9296a748e894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2a97ef0e99d8dd358ff9296a748e894">&#9670;&nbsp;</a></span>narrowShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>Shuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we have a shuffle of AVX/AVX512 (256/512 bit) vectors that only uses the low half of each source vector and does not set any high half elements in the destination vector, narrow the shuffle to half its original size. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41973">41973</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l17528">getHalfShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01540">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17579">getShuffleHalfVectors()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00992">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06226">isUndefUpperHalf()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42003">combineShuffle()</a>.</p>

</div>
</div>
<a id="a9eb91475dc63be82f5f2b559356362fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb91475dc63be82f5f2b559356362fe">&#9670;&nbsp;</a></span>narrowVectorSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowVectorSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If both arms of a vector select are concatenated vectors, split the select, and concatenate the result to eliminate a wide (256-bit) vector instruction: vselect Cond, (concat T0, T1), (concat F0, F1) --&gt; concat (vselect (split Cond), T0, F0), (vselect (split Cond), T1, F1) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45606">45606</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06661">collectConcatOps()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l01500">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06792">SplitOpsAndApply()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45866">combineSelect()</a>.</p>

</div>
</div>
<a id="a49795f7ac26b96f40f4acfd51cc1c822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49795f7ac26b96f40f4acfd51cc1c822">&#9670;&nbsp;</a></span>needCarryOrOverflowFlag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool needCarryOrOverflowFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54625">54625</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00123">llvm::X86ISD::BRCOND</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00096">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00094">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00093">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00095">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_NO</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_O</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54685">combineCMP()</a>.</p>

</div>
</div>
<a id="a49e5f8ab839a765abf68ec20251c549f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49e5f8ab839a765abf68ec20251c549f">&#9670;&nbsp;</a></span>negateFMAOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> negateFMAOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>NegMul</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>NegAcc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>NegRes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52427">52427</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00482">llvm::ISD::FMA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00559">llvm::X86ISD::FMADD_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00555">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00563">llvm::X86ISD::FMADDSUB_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00553">llvm::X86ISD::FMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00561">llvm::X86ISD::FMSUB_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00556">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00564">llvm::X86ISD::FMSUBADD_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00552">llvm::X86ISD::FNMADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00560">llvm::X86ISD::FNMADD_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00554">llvm::X86ISD::FNMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00562">llvm::X86ISD::FNMSUB_RND</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00405">llvm::ISD::STRICT_FMA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00778">llvm::X86ISD::STRICT_FMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00777">llvm::X86ISD::STRICT_FNMADD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00779">llvm::X86ISD::STRICT_FNMSUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53538">combineFMA()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53620">combineFMADDSUB()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52525">llvm::X86TargetLowering::getNegatedExpression()</a>.</p>

</div>
</div>
<a id="a23e66d415d7d85df65edc042d54de8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e66d415d7d85df65edc042d54de8d6">&#9670;&nbsp;</a></span>onlyZeroFlagUsed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool onlyZeroFlagUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54658">54658</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00123">llvm::X86ISD::BRCOND</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54685">combineCMP()</a>.</p>

</div>
</div>
<a id="aa7916a0e32a89dd12645d0c3941b1485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7916a0e32a89dd12645d0c3941b1485">&#9670;&nbsp;</a></span>parseConstraintCode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> parseConstraintCode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">llvm::StringRef</a>&#160;</td>
          <td class="paramname"><em>Constraint</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l57275">57275</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="StringSwitch_8h_source.html#l00069">llvm::StringSwitch&lt; T, R &gt;::Case()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00096">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00094">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00107">llvm::X86::COND_INVALID</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00093">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00095">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_NO</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00092">llvm::X86::COND_NP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_NS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_O</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_P</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_S</a>, and <a class="el" href="StringSwitch_8h_source.html#l00182">llvm::StringSwitch&lt; T, R &gt;::Default()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l57311">llvm::X86TargetLowering::getConstraintType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l57739">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l57535">llvm::X86TargetLowering::LowerAsmOutputForConstraint()</a>.</p>

</div>
</div>
<a id="a71f8f033071ba366a904dd07c613b2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71f8f033071ba366a904dd07c613b2ed">&#9670;&nbsp;</a></span>Passv64i1ArgInRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Passv64i1ArgInRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>Dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Arg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RegsToPass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;&#160;</td>
          <td class="paramname"><em>VA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;&#160;</td>
          <td class="paramname"><em>NextVA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Breaks v64i1 value into two registers and adds the new node to the DAG. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03178">3178</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00187">Arg</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00222">llvm::ISD::EXTRACT_ELEMENT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00126">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="CallingConvLower_8h_source.html#l00120">llvm::CCValAssign::isRegLoc()</a>.</p>

</div>
</div>
<a id="ab09b742a61238fda0b9ae7fc26cb86fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09b742a61238fda0b9ae7fc26cb86fe">&#9670;&nbsp;</a></span>promoteExtBeforeAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> promoteExtBeforeAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Ext</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>sext(add_nsw(x, C)) --&gt; add(sext(x), C_sext) zext(add_nuw(x, C)) --&gt; add(zext(x), C_zext) Promoting a sign/zero extension ahead of a no overflow 'add' exposes opportunities to combine math ops, use an LEA, or use a complex addressing mode. </p>
<p>This can eliminate extend, add, and shift instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53324">53324</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53487">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l53643">combineZext()</a>.</p>

</div>
</div>
<a id="afb22d51826b89719de4bffb5d5cf3226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb22d51826b89719de4bffb5d5cf3226">&#9670;&nbsp;</a></span>PromoteMaskArithmetic() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PromoteMaskArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48794">48794</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00270">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="TargetLowering_8h_source.html#l01201">llvm::TargetLoweringBase::isOperationLegalOrPromote()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00444">llvm::SelectionDAG::MaxRecursionDepth</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53487">combineSext()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53277">combineSignExtendInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53643">combineZext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l48850">PromoteMaskArithmetic()</a>.</p>

</div>
</div>
<a id="a7b40faaeef05c70d34f317c548e38c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b40faaeef05c70d34f317c548e38c14">&#9670;&nbsp;</a></span>PromoteMaskArithmetic() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PromoteMaskArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48850">48850</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01884">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01461">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48794">PromoteMaskArithmetic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a6d7e9d79446828a4911f4bbf15d3b4f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d7e9d79446828a4911f4bbf15d3b4f6">&#9670;&nbsp;</a></span>promoteXINT_TO_FP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> promoteXINT_TO_FP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21403">21403</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00500">llvm::MVT::changeVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::FP_ROUND</a>, <a class="el" href="SelectionDAG_8h_source.html#l00550">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00464">llvm::ISD::STRICT_FP_ROUND</a>.</p>

</div>
</div>
<a id="ac4d9213a8da79e09e9da93c2ca90925f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d9213a8da79e09e9da93c2ca90925f">&#9670;&nbsp;</a></span>pushAddIntoCmovOfConsts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> pushAddIntoCmovOfConsts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CMOV of constants requires materializing constant operands in registers. </p>
<p>Try to fold those constants into an 'add' instruction to reduce instruction count. We do this with CMOV rather the generic 'select' because there are earlier folds that may be used to turn select-of-constants into logic hacks. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55206">55206</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05385">llvm::X86::mayFoldLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55271">combineAdd()</a>.</p>

</div>
</div>
<a id="aec58a8de03ca0c202e7acb69dace69a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec58a8de03ca0c202e7acb69dace69a7">&#9670;&nbsp;</a></span>rebuildGatherScatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> rebuildGatherScatter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedGatherScatterSDNode.html">MaskedGatherScatterSDNode</a> *&#160;</td>
          <td class="paramname"><em>GorS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54197">54197</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09004">llvm::SelectionDAG::getMaskedGather()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09051">llvm::SelectionDAG::getMaskedScatter()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Index</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54221">combineGatherScatter()</a>.</p>

</div>
</div>
<a id="adfeaf9db4445cbd2d43f260218036006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfeaf9db4445cbd2d43f260218036006">&#9670;&nbsp;</a></span>recoverFramePointer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> recoverFramePointer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>Fn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EntryEBP</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When the MSVC runtime transfers control to us, either to an outlined function or when returning to a parent frame after catching an exception, we recover the parent frame pointer by doing arithmetic on the incoming EBP. </p>
<p>Here's the math: RegNodeBase = EntryEBP - RegNodeSize ParentFP = RegNodeBase - ParentFrameOffset Subtracting RegNodeSize takes us to the offset of the registration node, and subtracting the offset (negative on x86) takes us back to the parent FP. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26969">26969</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="GlobalValue_8h_source.html#l00562">llvm::GlobalValue::dropLLVMManglingEscape()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineModuleInfo_8h_source.html#l00139">llvm::MachineModuleInfo::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getMCSymbol()</a>, <a class="el" href="MachineFunction_8h_source.html#l00623">llvm::MachineFunction::getMMI()</a>, <a class="el" href="Value_8cpp_source.html#l00308">llvm::Value::getName()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MCContext_8cpp_source.html#l00220">llvm::MCContext::getOrCreateParentFrameOffsetSymbol()</a>, <a class="el" href="TargetLowering_8h_source.html#l00365">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26946">getSEHRegistrationNodeSize()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00470">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="Function_8h_source.html#l00803">llvm::Function::hasPersonalityFn()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00114">llvm::ISD::LOCAL_RECOVER</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

</div>
</div>
<a id="a53300f43eec34fc01f85c153445e4a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53300f43eec34fc01f85c153445e4a37">&#9670;&nbsp;</a></span>reduceMaskedLoadToScalarLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> reduceMaskedLoadToScalarLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>ML</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If exactly one element of the mask is set for a non-extending masked load, it is a scalar load and vector insert. </p>
<p>Note: It is expected that the degenerate cases of an all-zeros or all-ones mask have already been optimized in IR, so we don't bother with those here. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50873">50873</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50843">getParamsForOneTrueMaskedElt()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="README__P9_8txt_source.html#l00112">Insert</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="InlineOrder_8cpp.html#a7ee6f0cb51c3b9056199e9a0001fe8c3ad01fd9b01e9dde8bd3dc247afbfb7218">ML</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50962">combineMaskedLoad()</a>.</p>

</div>
</div>
<a id="aa649493d03967e1898ad4354759d89f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa649493d03967e1898ad4354759d89f7">&#9670;&nbsp;</a></span>reduceMaskedStoreToScalarStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> reduceMaskedStoreToScalarStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedStoreSDNode.html">MaskedStoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>MS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If exactly one element of the mask is set for a non-truncating masked store, it is a vector extract and scalar store. </p>
<p>Note: It is expected that the degenerate cases of an all-zeros or all-ones mask have already been optimized in IR, so we don't bother with those here. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51009">51009</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50843">getParamsForOneTrueMaskedElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01361">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08168">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02710">llvm::MaskedStoreSDNode::getValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00079">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51041">combineMaskedStore()</a>.</p>

</div>
</div>
<a id="ad659e7d2c3d6db4f140708fa4bab2c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad659e7d2c3d6db4f140708fa4bab2c0c">&#9670;&nbsp;</a></span>reduceVMULWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> reduceVMULWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When the operands of vector mul are extended from smaller size values, like i8 and i16, the type of mul may be shrinked to generate more efficient code. </p>
<p>Two typical patterns are handled: Pattern1: %2 = sext/zext &lt;N x i8&gt; %1 to &lt;N x i32&gt; %4 = sext/zext &lt;N x i8&gt; %3 to &lt;N x i32&gt; %5 = mul &lt;N x i32&gt; %2, %4</p>
<p>Pattern2: %2 = zext/sext &lt;N x i16&gt; %1 to &lt;N x i32&gt; %4 = zext/sext &lt;N x i16&gt; %3 to &lt;N x i32&gt; or %4 = build_vector &lt;N x i32&gt; C1, ..., CN (C1..CN are constants) %5 = mul &lt;N x i32&gt; %2, %4</p>
<p>There are four mul shrinking modes: If %2 == sext32(trunc8(%2)), i.e., the scalar value range of %2 is -128 to 128, and the scalar value range of %4 is also -128 to 128, generate pmullw+sext32 for it (MULS8 mode). If %2 == zext32(trunc8(%2)), i.e., the scalar value range of %2 is 0 to 255, and the scalar value range of %4 is also 0 to 255, generate pmullw+zext32 for it (MULU8 mode). If %2 == sext32(trunc16(%2)), i.e., the scalar value range of %2 is -32768 to 32767, and the scalar value range of %4 is also -32768 to 32767, generate pmullw+pmulhw for it (MULS16 mode). If %2 == zext32(trunc16(%2)), i.e., the scalar value range of %2 is 0 to 65535, and the scalar value range of %4 is also 0 to 65535, generate pmullw+pmulhuw for it (MULU16 mode). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47403">47403</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l47341">canReduceVMulWidth()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="Function_8h_source.html#l00641">llvm::Function::hasMinSize()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SIWholeQuadMode_8cpp_source.html#l00262">Mode</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00638">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00637">llvm::ISD::MULHU</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea">MULS16</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835">MULS8</a>, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d">MULU8</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47716">combineMul()</a>.</p>

</div>
</div>
<a id="a735ccd5c4f719f05d522e22a0ade0a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a735ccd5c4f719f05d522e22a0ade0a26">&#9670;&nbsp;</a></span>resolveTargetShuffleFromZeroables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void resolveTargetShuffleFromZeroables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ResolveKnownZeros</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08265">8265</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l01439">llvm::APInt::getBitWidth()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l08797">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="a69ed119a74aa160e44fcd158476e353e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ed119a74aa160e44fcd158476e353e">&#9670;&nbsp;</a></span>resolveTargetShuffleInputsAndMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void resolveTargetShuffleInputsAndMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Removes unused/repeated shuffle source inputs and adjusts the shuffle mask. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08753">8753</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00814">shuffles::hi()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l01032">isUndef()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00813">shuffles::lo()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="STLExtras_8h_source.html#l01749">llvm::none_of()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48073">combineHorizOpWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39762">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51403">isHorizontalBinOp()</a>.</p>

</div>
</div>
<a id="aebf9c73db3d255463a574759f2ee030c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf9c73db3d255463a574759f2ee030c">&#9670;&nbsp;</a></span>resolveZeroablesFromTargetShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void resolveZeroablesFromTargetShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08282">8282</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00177">llvm::APInt::getZero()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l08797">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="ad4f49aa2ba2c2cc5fee4f2a185e2d512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f49aa2ba2c2cc5fee4f2a185e2d512">&#9670;&nbsp;</a></span>scalarizeExtEltFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> scalarizeExtEltFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>ExtElt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Extracting a scalar FP value from vector element 0 is free, so extract each operand first, then perform the math as a scalar op. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44919">44919</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00911">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00923">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00492">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00929">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00482">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00486">llvm::ISD::FMAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00264">llvm::X86ISD::FMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00956">llvm::ISD::FMAXIMUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00943">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00950">llvm::ISD::FMAXNUM_IEEE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00265">llvm::X86ISD::FMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00955">llvm::ISD::FMINIMUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00942">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00949">llvm::ISD::FMINNUM_IEEE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00926">llvm::ISD::FNEARBYINT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00279">llvm::X86ISD::FRCP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00394">llvm::ISD::FREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00925">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00927">llvm::ISD::FROUND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00278">llvm::X86ISD::FRSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00912">llvm::ISD::FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00924">llvm::ISD::FTRUNC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00930">llvm::SDNode::ops()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00713">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45207">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="aeda6315d246cafab6d912b425d4e7218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeda6315d246cafab6d912b425d4e7218">&#9670;&nbsp;</a></span>scalarizeVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> scalarizeVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>Store</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>StoreVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Scalarize a vector store, bitcasting to TargetVT to determine the scalar type. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26158">26158</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="TypeSize_8h_source.html#l00331">llvm::TypeSize::Fixed()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06941">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08168">llvm::SelectionDAG::getStore()</a>, <a class="el" href="MachineValueType_8h_source.html#l01154">llvm::MVT::getStoreSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00062">Ptr</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Store</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetLowering_8cpp_source.html#l09199">llvm::TargetLowering::expandUnalignedStore()</a>.</p>

</div>
</div>
<a id="a14321b844507103cd4de1f202c33f455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14321b844507103cd4de1f202c33f455">&#9670;&nbsp;</a></span>scaleShuffleElements()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool scaleShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumDstElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>ScaledMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06393">6393</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">canWidenShuffleElements()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00546">move</a>, and <a class="el" href="VectorUtils_8cpp_source.html#l00469">llvm::narrowShuffleMaskElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39884">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l56123">combineEXTRACT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48073">combineHorizOpWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51403">isHorizontalBinOp()</a>.</p>

</div>
</div>
<a id="a773313738753b97c7efdf953cdc27477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a773313738753b97c7efdf953cdc27477">&#9670;&nbsp;</a></span>scaleVectorShuffleBlendMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> scaleVectorShuffleBlendMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>BlendMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Scale</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13066">13066</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41061">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="a4cf8859646db67b32c2364c09ad04df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf8859646db67b32c2364c09ad04df7">&#9670;&nbsp;</a></span>SegmentOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Constant.html">Constant</a>* SegmentOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;&#160;</td>
          <td class="paramname"><em>IRB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddressSpace</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02999">2999</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Constants_8cpp_source.html#l00887">llvm::ConstantInt::get()</a>, <a class="el" href="IRBuilder_8h_source.html#l00176">llvm::IRBuilderBase::getContext()</a>, <a class="el" href="Type_8cpp_source.html#l00241">llvm::Type::getInt32Ty()</a>, <a class="el" href="Type_8cpp_source.html#l00293">llvm::Type::getInt8PtrTy()</a>, <a class="el" href="Constants_8cpp_source.html#l02215">llvm::ConstantExpr::getIntToPtr()</a>, <a class="el" href="Type_8cpp_source.html#l00776">llvm::Type::getPointerTo()</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03006">llvm::X86TargetLowering::getIRStackGuard()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03098">llvm::X86TargetLowering::getSafeStackPointerLocation()</a>.</p>

</div>
</div>
<a id="aa5aac3e546576ba5bcd403a19c60643a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5aac3e546576ba5bcd403a19c60643a">&#9670;&nbsp;</a></span>shouldDisableArgRegFromCSR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool shouldDisableArgRegFromCSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if a CC can dynamically exclude a register from the list of callee-saved-registers (TargetRegistryInfo::getCalleeSavedRegs()) based on the parameters. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00124">124</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, and <a class="el" href="CallingConv_8h_source.html#l00200">llvm::CallingConv::X86_RegCall</a>.</p>

</div>
</div>
<a id="a7f0db77b37e22d0c64449237fd6dd0c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f0db77b37e22d0c64449237fd6dd0c3">&#9670;&nbsp;</a></span>shouldDisableRetRegFromCSR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool shouldDisableRetRegFromCSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if a CC can dynamically exclude a register from the list of callee-saved-registers (TargetRegistryInfo::getCalleeSavedRegs()) based on the return registers. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00110">110</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="CallingConv_8h_source.html#l00066">llvm::CallingConv::PreserveAll</a>, <a class="el" href="CallingConv_8h_source.html#l00063">llvm::CallingConv::PreserveMost</a>, and <a class="el" href="CallingConv_8h_source.html#l00200">llvm::CallingConv::X86_RegCall</a>.</p>

</div>
</div>
<a id="a53e9a46c5489f12eb459b3ecce3db181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53e9a46c5489f12eb459b3ecce3db181">&#9670;&nbsp;</a></span>shouldExpandCmpArithRMWInIR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool shouldExpandCmpArithRMWInIR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *&#160;</td>
          <td class="paramname"><em>AI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31837">31837</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Instructions_8h_source.html#l00734">llvm::AtomicRMWInst::Add</a>, <a class="el" href="Instructions_8h_source.html#l00738">llvm::AtomicRMWInst::And</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="Instructions_8h_source.html#l00812">llvm::AtomicRMWInst::getOperation()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="InstrTypes_8h_source.html#l00739">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00740">llvm::CmpInst::ICMP_NE</a>, <a class="el" href="InstrTypes_8h_source.html#l00745">llvm::CmpInst::ICMP_SGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00747">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="PatternMatch_8h_source.html#l00453">llvm::PatternMatch::m_AllOnes()</a>, <a class="el" href="PatternMatch_8h_source.html#l02248">llvm::PatternMatch::m_c_Add()</a>, <a class="el" href="PatternMatch_8h_source.html#l02262">llvm::PatternMatch::m_c_And()</a>, <a class="el" href="PatternMatch_8h_source.html#l02234">llvm::PatternMatch::m_c_ICmp()</a>, <a class="el" href="PatternMatch_8h_source.html#l02269">llvm::PatternMatch::m_c_Or()</a>, <a class="el" href="PatternMatch_8h_source.html#l02276">llvm::PatternMatch::m_c_Xor()</a>, <a class="el" href="PatternMatch_8h_source.html#l01394">llvm::PatternMatch::m_ICmp()</a>, <a class="el" href="PatternMatch_8h_source.html#l00067">llvm::PatternMatch::m_OneUse()</a>, <a class="el" href="PatternMatch_8h_source.html#l00772">llvm::PatternMatch::m_Specific()</a>, <a class="el" href="PatternMatch_8h_source.html#l00991">llvm::PatternMatch::m_Sub()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, <a class="el" href="PatternMatch_8h_source.html#l00524">llvm::PatternMatch::m_ZeroInt()</a>, <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>, <a class="el" href="Instructions_8h_source.html#l00742">llvm::AtomicRMWInst::Or</a>, <a class="el" href="Instructions_8h_source.html#l00736">llvm::AtomicRMWInst::Sub</a>, <a class="el" href="IR_2Instruction_8h_source.html#l00087">llvm::Instruction::user_back()</a>, and <a class="el" href="Instructions_8h_source.html#l00744">llvm::AtomicRMWInst::Xor</a>.</p>

</div>
</div>
<a id="a6bae7076c284f85288d5edb636823176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bae7076c284f85288d5edb636823176">&#9670;&nbsp;</a></span>shouldGuaranteeTCO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool shouldGuaranteeTCO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>GuaranteedTailCallOpt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the function is being made into a tailcall target by changing its ABI. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03745">3745</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l03717">canGuaranteeTCO()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="CallingConv_8h_source.html#l00087">llvm::CallingConv::SwiftTail</a>, and <a class="el" href="CallingConv_8h_source.html#l00076">llvm::CallingConv::Tail</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05540">llvm::X86::isCalleePop()</a>.</p>

</div>
</div>
<a id="a80b2ee23542d36ae5b3a1e92a0ba347b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b2ee23542d36ae5b3a1e92a0ba347b">&#9670;&nbsp;</a></span>shouldUseHorizontalOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool shouldUseHorizontalOp </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsSingleSource</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Horizontal vector math instructions may be slower than normal math with shuffles. </p>
<p>Limit horizontal op codegen based on size/speed trade-offs, uarch implementation, and likely shuffle complexity of the alternate sequence. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21584">21584</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01336">llvm::SelectionDAG::shouldOptForSize()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39884">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45019">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48351">combineVectorHADDSUB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51403">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23622">lowerAddSubToHorizontalOp()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l21592">LowerUINT_TO_FP_i64()</a>.</p>

</div>
</div>
<a id="a9b8ea24c55ea399c7b818fcb67887f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8ea24c55ea399c7b818fcb67887f27">&#9670;&nbsp;</a></span>signExtendBitcastSrcVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> signExtendBitcastSrcVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>SExtVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43550">43550</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43579">combineBitcastvxi1()</a>.</p>

</div>
</div>
<a id="a0c1071afbf745020c496e125cc4b4951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c1071afbf745020c496e125cc4b4951">&#9670;&nbsp;</a></span>SplitAndExtendv16i1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SplitAndExtendv16i1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22319">22319</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25886">LowerSIGN_EXTEND_Mask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22332">LowerZERO_EXTEND_Mask()</a>.</p>

</div>
</div>
<a id="a9d2fb25fb122099a4f68952ea2f9f3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2fb25fb122099a4f68952ea2f9f3c3">&#9670;&nbsp;</a></span>splitAndLowerShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitAndLowerShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic routine to split vector shuffle into half-sized shuffles. </p>
<p>This routine just extracts two subvectors, shuffles them independently, and then concatenates them back together. This should work effectively with all AVX vector shuffle types. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16872">16872</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06713">splitVector()</a>, and <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18815">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19410">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17172">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16974">lowerShuffleAsSplitOrBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19313">lowerV64I8Shuffle()</a>.</p>

</div>
</div>
<a id="ab6159a8dd1a53ffd767e42e31291995f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6159a8dd1a53ffd767e42e31291995f">&#9670;&nbsp;</a></span>splitIntVSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitIntVSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Break a VSETCC 256-bit integer VSETCC into two new 128 ones and then concatenate the result back. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24679">24679</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01925">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11621">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06713">splitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24812">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="af0409fb04e071cd7a523f022dffec2a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0409fb04e071cd7a523f022dffec2a3">&#9670;&nbsp;</a></span>SplitOpsAndApply()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename F &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SplitOpsAndApply </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>CheckBWI</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06792">6792</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AssumeBundleBuilder_8cpp_source.html#l00651">Builder</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="X86Subtarget_8h_source.html#l00254">llvm::X86Subtarget::useAVX512Regs()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00262">llvm::X86Subtarget::useBWIRegs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45019">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47562">combineMulToPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47674">combineMulToPMULDQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51591">combineToHorizontalAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44314">createPSADBW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44268">createVPDPBUSD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50555">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52148">detectPMADDUBSW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54914">matchPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55022">matchPMADDWD_2()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45606">narrowVectorSelect()</a>.</p>

</div>
</div>
<a id="a3d9acd06fdfc22a65f3760f4356078d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d9acd06fdfc22a65f3760f4356078d0">&#9670;&nbsp;</a></span>splitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&gt; splitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06713">6713</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l02611">llvm::SelectionDAG::isSplatValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48715">combineAndShuffleNot()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45019">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44344">combineMinMaxReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30040">LowerMULO()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16872">splitAndLowerShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24679">splitIntVSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06732">splitVectorOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26124">splitVectorStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22407">truncateVectorWithPACK()</a>.</p>

</div>
</div>
<a id="ab373f17a297501bd5b475e98b1b67b81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab373f17a297501bd5b475e98b1b67b81">&#9670;&nbsp;</a></span>splitVectorIntBinary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitVectorIntBinary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Break a binary integer operation into 2 half sized ops and then concatenate the result back. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06774">6774</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00195">llvm::EVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06732">splitVectorOp()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56123">combineEXTRACT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29674">LowerABD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29537">LowerADDSAT_SUBSAT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29522">lowerAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29644">LowerAVG()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29659">LowerMINMAX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29711">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29933">LowerMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31275">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l30622">LowerShift()</a>.</p>

</div>
</div>
<a id="a1756190e422665c39bfae034c2a44eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1756190e422665c39bfae034c2a44eb7">&#9670;&nbsp;</a></span>splitVectorIntUnary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitVectorIntUnary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Break an unary integer operation into 2 half sized ops and then concatenate the result back. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06758">6758</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00195">llvm::EVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06732">splitVectorOp()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29607">LowerABS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22256">LowerAVXExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32513">LowerBITREVERSE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32468">LowerBITREVERSE_XOP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26071">LowerSIGN_EXTEND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29436">LowerVectorCTLZ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29324">LowerVectorCTLZ_AVX512CDI()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32417">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="a9bcd2df8826153c4293867897a27c054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bcd2df8826153c4293867897a27c054">&#9670;&nbsp;</a></span>splitVectorOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitVectorOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Break an operation into 2 half sized ops and then concatenate the results. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06732">6732</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11621">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06713">splitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31109">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06774">splitVectorIntBinary()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06758">splitVectorIntUnary()</a>.</p>

</div>
</div>
<a id="a6e73a48328462ff271d3a9bb6c4694af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e73a48328462ff271d3a9bb6c4694af">&#9670;&nbsp;</a></span>splitVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>Store</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Change a vector store into a pair of half-size vector stores. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26124">26124</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00331">llvm::TypeSize::Fixed()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06941">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08168">llvm::SelectionDAG::getStore()</a>, <a class="el" href="ValueTypes_8h_source.html#l00362">llvm::EVT::getStoreSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00195">llvm::EVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06713">splitVector()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Store</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51089">combineStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l26192">LowerStore()</a>.</p>

</div>
</div>
<a id="a38e4db8f05f5d3fe014af90a4fe9993b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e4db8f05f5d3fe014af90a4fe9993b">&#9670;&nbsp;</a></span>STATISTIC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumTailCalls&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> tail <a class="el" href="LibCallsShrinkWrap_8cpp.html#ad69a360cbb9e0e837f4dbf4d33af74d8">calls</a>&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a347424d17b52f4d378317782c0fb37a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a347424d17b52f4d378317782c0fb37a0">&#9670;&nbsp;</a></span>supportedVectorShiftWithBaseAmnt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool supportedVectorShiftWithBaseAmnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30330">30330</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l30307">supportedVectorShiftWithImm()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31109">LowerFunnelShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l30503">LowerShiftByScalarVariable()</a>.</p>

</div>
</div>
<a id="a5f2445537ab3ec026f54396b89f145ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f2445537ab3ec026f54396b89f145ea">&#9670;&nbsp;</a></span>supportedVectorShiftWithImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool supportedVectorShiftWithImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30307">30307</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="X86Subtarget_8h_source.html#l00254">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49035">combineAndMaskToShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31109">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31275">LowerRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30358">LowerShiftByScalarImmediate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l30330">supportedVectorShiftWithBaseAmnt()</a>.</p>

</div>
</div>
<a id="a7a97c968f4c3c00db8d3627cb9ba4171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a97c968f4c3c00db8d3627cb9ba4171">&#9670;&nbsp;</a></span>supportedVectorVarShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool supportedVectorVarShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30337">30337</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00442">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="X86Subtarget_8h_source.html#l00254">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31109">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31275">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l30622">LowerShift()</a>.</p>

</div>
</div>
<a id="ab8208dbb5e1bd820d048068a9c7e41bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8208dbb5e1bd820d048068a9c7e41bb">&#9670;&nbsp;</a></span>TranslateIntegerX86CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> TranslateIntegerX86CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>SetCCOpcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05578">5578</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00096">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00094">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00093">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00095">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01456">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01458">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETULE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETULT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05597">TranslateX86CC()</a>.</p>

</div>
</div>
<a id="ab2e4cb621551faefc62d285fd35db6a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e4cb621551faefc62d285fd35db6a8">&#9670;&nbsp;</a></span>TranslateX86CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> TranslateX86CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>SetCCOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isFP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do a one-to-one translation of a ISD::CondCode to the X86-specific condition code, returning the condition code and the LHS/RHS of the comparison to make. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05597">5597</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00107">llvm::X86::COND_INVALID</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00095">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00092">llvm::X86::COND_NP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_NS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_P</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_S</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00559">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03056">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01456">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01458">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01443">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01437">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01439">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01438">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01441">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01440">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01442">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01445">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01450">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01444">llvm::ISD::SETUO</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05578">TranslateIntegerX86CC()</a>.</p>

</div>
</div>
<a id="a081a9e42036b3abfc6817945874ad750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081a9e42036b3abfc6817945874ad750">&#9670;&nbsp;</a></span>translateX86FSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> translateX86FSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>SetCCOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsAlwaysSignaling</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Turns an ISD::CondCode into a value suitable for SSE floating-point mask CMPs. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24618">24618</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01456">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01458">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01443">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01437">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01439">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01438">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01441">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01440">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01442">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01445">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01450">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01444">llvm::ISD::SETUO</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24812">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="aa038574a2252340dd1eb6885856717ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa038574a2252340dd1eb6885856717ce">&#9670;&nbsp;</a></span>truncateVectorWithPACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> truncateVectorWithPACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to recursively truncate vector elements in half with PACKSS/PACKUS. </p>
<p>It makes use of the fact that vectors with enough leading sign/zero bits prevent the PACKSS/PACKUS from saturating the results. AVX2 (Int256) sub-targets require extra shuffling as the PACK*S operates within each 128-bit lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22407">22407</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06549">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00195">llvm::EVT::is512BitVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00469">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06713">splitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50450">combineTruncateWithSat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51972">combineVectorSignBitsTruncation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51908">combineVectorTruncationWithPACKSS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51894">combineVectorTruncationWithPACKUS()</a>.</p>

</div>
</div>
<a id="a1da15799bcbc2b44ff28821c1d6d8938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da15799bcbc2b44ff28821c1d6d8938">&#9670;&nbsp;</a></span>useVectorCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool useVectorCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>FromVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>ToVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21200">21200</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00773">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21225">vectorizeExtractedCast()</a>.</p>

</div>
</div>
<a id="acfd31a321ede677580cf581e388b4d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfd31a321ede677580cf581e388b4d7c">&#9670;&nbsp;</a></span>useVPTERNLOG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool useVPTERNLOG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05694">5694</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00245">llvm::X86Subtarget::canExtendTo512DQ()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00452">llvm::MVT::is512BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49591">canonicalizeBitSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29537">LowerADDSAT_SUBSAT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l31275">LowerRotate()</a>.</p>

</div>
</div>
<a id="a20d9ecf254874e64ccf965ac120225b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d9ecf254874e64ccf965ac120225b2">&#9670;&nbsp;</a></span>vectorizeExtractedCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> vectorizeExtractedCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cast</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a scalar cast operation that is extracted from a vector, try to vectorize the cast op followed by extraction. </p>
<p>This will avoid an expensive round-trip between XMM and GPR. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21225">21225</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06580">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l01144">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l21200">useVectorCast()</a>.</p>

</div>
</div>
<a id="a6edfdb2ee22d183ae51d57796e56f8e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6edfdb2ee22d183ae51d57796e56f8e3">&#9670;&nbsp;</a></span>widenSubVector() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> widenSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ZeroNewElements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06632">6632</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l01140">llvm::MVT::getFixedSizeInBits()</a>, <a class="el" href="TypeSize_8h_source.html#l00182">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getFixedValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06501">getZeroVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39013">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40200">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10901">createVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06834">getAVX512Node()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12522">getAVX512TruncNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16442">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42131">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06646">widenSubVector()</a>.</p>

</div>
</div>
<a id="a52454f48bb708641ee0dd9853e5f1558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52454f48bb708641ee0dd9853e5f1558">&#9670;&nbsp;</a></span>widenSubVector() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> widenSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ZeroNewElements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>WideSizeInBits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06646">6646</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06632">widenSubVector()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a2091fd77e0fc76b25f147888287762a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2091fd77e0fc76b25f147888287762a6">&#9670;&nbsp;</a></span>ExperimentalPrefInnermostLoopAlignment</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&gt; ExperimentalPrefInnermostLoopAlignment(&quot;x86-experimental-pref-innermost-<a class="el" href="lib_2Target_2README_8txt.html#a01d2af4eee7c40485a0ce3683a2e907a">loop</a>-alignment&quot;, cl::init(4), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>( &quot;Sets the preferable <a class="el" href="lib_2Target_2README_8txt.html#a01d2af4eee7c40485a0ce3683a2e907a">loop</a> alignment <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> experiments (<a class="el" href="lib_2Analysis_2README_8txt.html#ac5d2ccdc23be3ff6ac6c6fdcb1a374ea">as</a> log2 bytes) &quot; &quot;<a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> innermost <a class="el" href="lib_2Target_2README_8txt.html#a0ef57109554b0cf54395fcb560f49b5c">loops</a> only. If specified, <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a6edd776d8aa99a9785af11dff7d64f33">this</a> option overrides &quot; &quot;alignment <a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#a5743bf6b970f3df28bfb30ecf01c626f">set</a> by <a class="el" href="lib_2Target_2X86_2README_8txt.html#a2352e45658fc7292aa209a94baa095e9">x86</a>-experimental-pref-<a class="el" href="lib_2Target_2README_8txt.html#a01d2af4eee7c40485a0ce3683a2e907a">loop</a>-alignment.&quot;), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l58284">llvm::X86TargetLowering::getPrefLoopAlignment()</a>.</p>

</div>
</div>
<a id="a4dc4a7c9197c2a79a02bca44b082a562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc4a7c9197c2a79a02bca44b082a562">&#9670;&nbsp;</a></span>ExperimentalUnorderedISEL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; ExperimentalUnorderedISEL(&quot;x86-experimental-unordered-atomic-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>&quot;, cl::init(<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Use <a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> instead <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> &quot; &quot;<a class="el" href="classllvm_1_1AtomicSDNode.html">AtomicSDNode</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> unordered atomic loads <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> &quot; &quot;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a> respectively.&quot;), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a50b069471465919e5c2840b01a088dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50b069471465919e5c2840b01a088dd8">&#9670;&nbsp;</a></span>MulConstantOptimization</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; MulConstantOptimization(&quot;mul-<a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a2ff42d8940320394fe7c9ebefd235621">constant</a>-<a class="el" href="lib_2Target_2X86_2README_8txt.html#a28623f3a9b25b0ddf3660467c9b40f38">optimization</a>&quot;, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Replace 'mul <a class="el" href="lib_2Target_2X86_2README_8txt.html#a2412b02b8e05cfa6e10847e660bc2358">x</a>, Const' with more effective <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> <a class="el" href="README-SSE_8txt.html#a318ddad18e32d4f015eb27cfecd264a6">like</a> &quot; &quot;SHIFT, LEA, etc.&quot;), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47716">combineMul()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:58 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
