

================================================================
== Vitis HLS Report for 'v_mix_444_to_422_false_s'
================================================================
* Date:           Mon Sep  5 13:09:05 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  7.816 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max  |   Type  |
    +---------+---------+-----------+-----------+-----+--------+---------+
    |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
    +---------+---------+-----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                            |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88  |v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2  |        2|      802|  40.000 ns|  16.040 us|    2|  802|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_671_1  |        0|   643200|   4 ~ 804|          -|          -|  0 ~ 800|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     30|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     13|     88|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     98|    -|
|Register         |        -|   -|     36|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     49|    216|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+
    |grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88  |v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2  |        0|   0|  13|  88|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+
    |Total                                                       |                                                  |        0|   0|  13|  88|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |y_14_fu_110_p2        |         +|   0|  0|  17|          10|           1|
    |icmp_ln671_fu_105_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          21|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |HwReg_height_c43_blk_n  |   9|          2|    1|          2|
    |HwReg_width_c39_blk_n   |   9|          2|    1|          2|
    |ap_NS_fsm               |  17|          4|    1|          4|
    |ap_done                 |   9|          2|    1|          2|
    |height_blk_n            |   9|          2|    1|          2|
    |out422_write            |   9|          2|    1|          2|
    |outYuv_read             |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    |width_blk_n             |   9|          2|    1|          2|
    |y_fu_56                 |   9|          2|   10|         20|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  98|         22|   19|         40|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |   3|   0|    3|          0|
    |ap_done_reg                                                              |   1|   0|    1|          0|
    |grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg  |   1|   0|    1|          0|
    |height_read_reg_128                                                      |  10|   0|   10|          0|
    |start_once_reg                                                           |   1|   0|    1|          0|
    |width_read_reg_133                                                       |  10|   0|   10|          0|
    |y_fu_56                                                                  |  10|   0|   10|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    |  36|   0|   36|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|  v_mix_444_to_422<false>|  return value|
|outYuv_dout                      |   in|   24|     ap_fifo|                   outYuv|       pointer|
|outYuv_num_data_valid            |   in|    2|     ap_fifo|                   outYuv|       pointer|
|outYuv_fifo_cap                  |   in|    2|     ap_fifo|                   outYuv|       pointer|
|outYuv_empty_n                   |   in|    1|     ap_fifo|                   outYuv|       pointer|
|outYuv_read                      |  out|    1|     ap_fifo|                   outYuv|       pointer|
|height_dout                      |   in|   10|     ap_fifo|                   height|       pointer|
|height_num_data_valid            |   in|    2|     ap_fifo|                   height|       pointer|
|height_fifo_cap                  |   in|    2|     ap_fifo|                   height|       pointer|
|height_empty_n                   |   in|    1|     ap_fifo|                   height|       pointer|
|height_read                      |  out|    1|     ap_fifo|                   height|       pointer|
|width_dout                       |   in|   10|     ap_fifo|                    width|       pointer|
|width_num_data_valid             |   in|    2|     ap_fifo|                    width|       pointer|
|width_fifo_cap                   |   in|    2|     ap_fifo|                    width|       pointer|
|width_empty_n                    |   in|    1|     ap_fifo|                    width|       pointer|
|width_read                       |  out|    1|     ap_fifo|                    width|       pointer|
|out422_din                       |  out|   24|     ap_fifo|                   out422|       pointer|
|out422_num_data_valid            |   in|    2|     ap_fifo|                   out422|       pointer|
|out422_fifo_cap                  |   in|    2|     ap_fifo|                   out422|       pointer|
|out422_full_n                    |   in|    1|     ap_fifo|                   out422|       pointer|
|out422_write                     |  out|    1|     ap_fifo|                   out422|       pointer|
|HwReg_width_c39_din              |  out|   10|     ap_fifo|          HwReg_width_c39|       pointer|
|HwReg_width_c39_num_data_valid   |   in|    2|     ap_fifo|          HwReg_width_c39|       pointer|
|HwReg_width_c39_fifo_cap         |   in|    2|     ap_fifo|          HwReg_width_c39|       pointer|
|HwReg_width_c39_full_n           |   in|    1|     ap_fifo|          HwReg_width_c39|       pointer|
|HwReg_width_c39_write            |  out|    1|     ap_fifo|          HwReg_width_c39|       pointer|
|HwReg_height_c43_din             |  out|   10|     ap_fifo|         HwReg_height_c43|       pointer|
|HwReg_height_c43_num_data_valid  |   in|    2|     ap_fifo|         HwReg_height_c43|       pointer|
|HwReg_height_c43_fifo_cap        |   in|    2|     ap_fifo|         HwReg_height_c43|       pointer|
|HwReg_height_c43_full_n          |   in|    1|     ap_fifo|         HwReg_height_c43|       pointer|
|HwReg_height_c43_write           |  out|    1|     ap_fifo|         HwReg_height_c43|       pointer|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

