{\rtf1\ansi\ansicpg1252\cocoartf2639
\cocoatextscaling0\cocoaplatform0{\fonttbl\f0\fswiss\fcharset0 Helvetica;}
{\colortbl;\red255\green255\blue255;}
{\*\expandedcolortbl;;}
\paperw11900\paperh16840\margl1440\margr1440\vieww11520\viewh8400\viewkind0
\pard\tx566\tx1133\tx1700\tx2267\tx2834\tx3401\tx3968\tx4535\tx5102\tx5669\tx6236\tx6803\pardirnatural\partightenfactor0

\f0\fs24 \cf0 *** ChampSim Multicore Out-of-Order Simulator ***\
\
Warmup Instructions: 25000000\
Simulation Instructions: 25000000\
Number of CPUs: 1\
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s\
\
VirtualMemory physical capacity: 8588881920 num_ppages: 2096895\
VirtualMemory page size: 4096 log2_page_size: 12\
\
CPU 0 runs /Users/avaneeshsai/Downloads/619.lbm_s-2677B.champsimtrace.xz\
CPU 0 Bimodal branch predictor\
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64\
cpu0_L2C stream prefetcher \
Heartbeat CPU 0 instructions: 10000001 cycles: 2610527 heartbeat IPC: 3.83064 cumulative IPC: 3.83064 (Simulation time: 0 hr 0 min 36 sec) \
Heartbeat CPU 0 instructions: 20000001 cycles: 5215804 heartbeat IPC: 3.83836 cumulative IPC: 3.8345 (Simulation time: 0 hr 1 min 10 sec) \
\
Warmup complete CPU 0 instructions: 25000003 cycles: 6519341 (Simulation time: 0 hr 1 min 26 sec) \
\
Heartbeat CPU 0 instructions: 30000002 cycles: 31641827 heartbeat IPC: 0.378415 cumulative IPC: 0.199025 (Simulation time: 0 hr 3 min 40 sec) \
Heartbeat CPU 0 instructions: 40000004 cycles: 81727661 heartbeat IPC: 0.199657 cumulative IPC: 0.199446 (Simulation time: 0 hr 8 min 10 sec) \
Heartbeat CPU 0 instructions: 50000001 cycles: 132910961 heartbeat IPC: 0.195376 cumulative IPC: 0.197798 (Simulation time: 0 hr 12 min 48 sec) \
Finished CPU 0 instructions: 25000003 cycles: 126391621 cumulative IPC: 0.197798 (Simulation time: 0 hr 12 min 48 sec) \
\
ChampSim completed all CPUs\
\
Region of Interest Statistics\
\
CPU 0 cumulative IPC: 0.197798 instructions: 25000003 cycles: 126391621\
cpu0_DTLB TOTAL     ACCESS:    4449723  HIT:    4415676  MISS:      34047\
cpu0_DTLB LOAD      ACCESS:    1981582  HIT:    1976961  MISS:       4621\
cpu0_DTLB RFO       ACCESS:    2468141  HIT:    2438715  MISS:      29426\
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_DTLB AVERAGE MISS LATENCY: 562.155 cycles\
cpu0_ITLB TOTAL     ACCESS:     472290  HIT:     472290  MISS:          0\
cpu0_ITLB LOAD      ACCESS:     472290  HIT:     472290  MISS:          0\
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles\
cpu0_L1I TOTAL     ACCESS:     550114  HIT:     550114  MISS:          0\
cpu0_L1I LOAD      ACCESS:     550114  HIT:     550114  MISS:          0\
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1I AVERAGE MISS LATENCY: nan cycles\
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476\
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621\
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855\
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_STLB AVERAGE MISS LATENCY: 1019.19 cycles\
cpu0_L1D TOTAL     ACCESS:    5919497  HIT:    3968923  MISS:    1950574\
cpu0_L1D LOAD      ACCESS:    1404980  HIT:    1109429  MISS:     295551\
cpu0_L1D RFO       ACCESS:    4496998  HIT:    2841984  MISS:    1655014\
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D TRANSLATION ACCESS:      17519  HIT:      17510  MISS:          9\
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1D AVERAGE MISS LATENCY: 819.625 cycles\
cpu0_L2C TOTAL     ACCESS:    3727280  HIT:    2404463  MISS:    1322817\
cpu0_L2C LOAD      ACCESS:     295551  HIT:          2  MISS:     295549\
cpu0_L2C RFO       ACCESS:    1655014  HIT:     734722  MISS:     920292\
cpu0_L2C PREFETCH  ACCESS:     121665  HIT:      14752  MISS:     106913\
cpu0_L2C WRITEBACK ACCESS:    1655041  HIT:    1654987  MISS:         54\
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9\
cpu0_L2C PREFETCH  REQUESTED:     218815  ISSUED:     214721  USEFUL:      14728  USELESS:      92300\
cpu0_L2C AVERAGE MISS LATENCY: 1300.06 cycles\
LLC TOTAL     ACCESS:    2321414  HIT:     966097  MISS:    1355317\
LLC LOAD      ACCESS:     295549  HIT:         47  MISS:     295502\
LLC RFO       ACCESS:     920241  HIT:      33691  MISS:     886550\
LLC PREFETCH  ACCESS:     185545  HIT:      12336  MISS:     173209\
LLC WRITEBACK ACCESS:     920070  HIT:     920023  MISS:         47\
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9\
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
LLC AVERAGE MISS LATENCY: 1347.65 cycles\
\
DRAM Statistics\
 CHANNEL 0\
 RQ ROW_BUFFER_HIT:     123214  ROW_BUFFER_MISS:    1232056\
 DBUS AVG_CONGESTED_CYCLE:    3.99655\
 WQ ROW_BUFFER_HIT:      11065  ROW_BUFFER_MISS:     875466  FULL:          0\
\
\
CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 258.877\
Branch type MPKI\
BRANCH_DIRECT_JUMP: 0\
BRANCH_INDIRECT: 0\
BRANCH_CONDITIONAL: 0.71772\
BRANCH_DIRECT_CALL: 0\
BRANCH_INDIRECT_CALL: 0\
BRANCH_RETURN: 0}