# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project stop_tb
# Compile of stop_clamp.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.stop_clamp_tb -L iCE40UP -voptargs=+acc
# vsim -gui work.stop_clamp_tb -L iCE40UP -voptargs="+acc" 
# Start time: 20:38:33 on Sep 15,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.stop_clamp_tb(fast)
# Loading work.stop_clamp(fast)
add wave -position insertpoint  \
sim:/stop_clamp_tb/clk \
sim:/stop_clamp_tb/reset \
sim:/stop_clamp_tb/vectornum \
sim:/stop_clamp_tb/errors \
sim:/stop_clamp_tb/testvectors \
sim:/stop_clamp_tb/stop \
sim:/stop_clamp_tb/stop_expected \
sim:/stop_clamp_tb/cin \
sim:/stop_clamp_tb/clamps \
sim:/stop_clamp_tb/clamps_expected \
sim:/stop_clamp_tb/cout \
sim:/stop_clamp_tb/cout_expected
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlftf81nkm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf81nkm
run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 15 of file "stop_clampper.tv". (Current address [16], address range [0:15])    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/stop_clamp_tb.sv(17)
#    Time: 0 ns  Iteration: 0  Instance: /stop_clamp_tb
# 0000 1111 0000 0
# 0000 1111 0000 0
# 0000 1111 0000 0
# 0001 0001 0001 1
# 0010 0010 0010 1
# 0011 0010 0010 1
# 0100 0100 0100 1
# 0101 0100 0100 1
# 0011 0010 0010 0
# Error: inputs = 0011
#  Stop outputs = 1 (0 expected)
# 0000 0000 0000 1
# Error: inputs = 0000
#  Clamps outputs = 1111 (0000 expected)
# Error: inputs = 0000
#  Stop outputs = 0 (1 expected)
# 0011 1010 0010 0
# Error: inputs = 0011
#  Clamps outputs = 0010 (1010 expected)
# Error: inputs = 0011
#  Stop outputs = 1 (0 expected)
# 0000 0000 0000 1
# Error: inputs = 0000
#  Clamps outputs = 1111 (0000 expected)
# Error: inputs = 0000
#  Stop outputs = 0 (1 expected)
# 1000 1000 1000 1
# 1001 1000 1000 1
# 1010 1000 1000 1
# 1011 1000 1000 1
# 1100 1000 1000 1
# 1101 1000 1000 1
#         16 tests completed with          7 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/stop_clamp_tb.sv(56)
#    Time: 175 ns  Iteration: 1  Instance: /stop_clamp_tb
# Break in Module stop_clamp_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/stop_clamp_tb.sv line 56
# Causality operation skipped due to absence of debug database file
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.stop_clamp_tb(fast)
# Loading work.stop_clamp(fast)
run -all
# 0000 1111 0000 0
# 0000 1111 0000 0
# 0000 1111 0000 0
# 0001 0001 0001 1
# 0010 0010 0010 1
# 0011 0010 0010 1
# 0100 0100 0100 1
# 0101 0100 0100 1
# 0110 0100 0100 1
# 0111 0100 0100 1
# 1000 1000 1000 1
# 1001 1000 1000 1
# 1010 1000 1000 1
# 1011 1000 1000 1
# 1100 1000 1000 1
# 1101 1000 1000 1
# 1110 1000 1000 1
# 1111 1000 1000 1
#         16 tests completed with          0 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/stop_clamp_tb.sv(56)
#    Time: 175 ns  Iteration: 1  Instance: /stop_clamp_tb
# Break in Module stop_clamp_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/stop_clamp_tb.sv line 56
