# Systemverilog-practice-
This repo contains Verilog and SystemVerilog code for VLSI design. 
# SystemVerilog Practice Projects

This repository contains Verilog and SystemVerilog code for various digital design modules used in VLSI projects.

## ğŸ§  Projects Included:
- âœ… Half Adder (Verilog)
- âœ… Full Adder (Verilog)
- âœ… 4-bit Ripple Carry Adder (SystemVerilog)
- âœ… 2-to-1 Multiplexer (SystemVerilog)
- âœ… ALU Design (SystemVerilog)

## ğŸ“ Author:
**Shaik Raheema**  
B.Tech ECE â€“ Gayatri Vidya Parishad Women's College  
Andhra University | 2027

## ğŸ“Œ How to Run:
You can simulate these codes using tools like:
- ModelSim / QuestaSim
- Xilinx Vivado
- EDA Playground (online)

## ğŸ“ File Structure:
Each file is organized by module name with `.v` or `.sv` extension. 
