WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2501166 heartbeat IPC: 3.998 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5002219 heartbeat IPC: 3.998 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6252748 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6252748 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 9648619 heartbeat IPC: 2.152 cumulative IPC: 1.472 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 16408411 heartbeat IPC: 1.479 cumulative IPC: 1.477 (Simulation time: 00 hr 01 min 37 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 23242001 heartbeat IPC: 1.463 cumulative IPC: 1.472 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 30042573 heartbeat IPC: 1.47 cumulative IPC: 1.471 (Simulation time: 00 hr 02 min 44 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 36856782 heartbeat IPC: 1.468 cumulative IPC: 1.47 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 43666278 heartbeat IPC: 1.469 cumulative IPC: 1.47 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 50483854 heartbeat IPC: 1.467 cumulative IPC: 1.47 (Simulation time: 00 hr 04 min 23 sec)
Heartbeat CPU 0 instructions: 100000004 cycles: 57303234 heartbeat IPC: 1.466 cumulative IPC: 1.469 (Simulation time: 00 hr 04 min 56 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_321.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000003 cycles: 64099461 heartbeat IPC: 1.471 cumulative IPC: 1.469 (Simulation time: 00 hr 05 min 29 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 70827184 heartbeat IPC: 1.486 cumulative IPC: 1.471 (Simulation time: 00 hr 06 min 01 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 67919262 cumulative IPC: 1.472 (Simulation time: 00 hr 06 min 18 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 67919262 cumulative IPC: 1.472 (Simulation time: 00 hr 06 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_321.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.472 instructions: 100000000 cycles: 67919262
CPU 0 Branch Prediction Accuracy: 81.69% MPKI: 27.38 Average ROB Occupancy at Mispredict: 11.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 2.87
BRANCH_CONDITIONAL: 24.5
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0.00067
BRANCH_RETURN: 6e-05

LLC TOTAL        ACCESS:       2582 HIT:       1708 MISS:        874
LLC LOAD         ACCESS:       2165 HIT:       1338 MISS:        827
LLC RFO          ACCESS:         79 HIT:         78 MISS:          1
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        282 HIT:        282 MISS:          0
LLC TRANSLATION  ACCESS:         56 HIT:         10 MISS:         46
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 158.1 cycles
cpu0_DTLB TOTAL        ACCESS:   20923417 HIT:   20851905 MISS:      71512
cpu0_DTLB LOAD         ACCESS:   20923417 HIT:   20851905 MISS:      71512
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.129 cycles
cpu0_ITLB TOTAL        ACCESS:    3225287 HIT:    3224953 MISS:        334
cpu0_ITLB LOAD         ACCESS:    3225287 HIT:    3224953 MISS:        334
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.44 cycles
cpu0_L1D TOTAL        ACCESS:   26697785 HIT:   26150227 MISS:     547558
cpu0_L1D LOAD         ACCESS:   21310326 HIT:   20870557 MISS:     439769
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    5387336 HIT:    5279668 MISS:     107668
cpu0_L1D TRANSLATION  ACCESS:        123 HIT:          2 MISS:        121
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 4.713 cycles
cpu0_L1I TOTAL        ACCESS:    3581674 HIT:    3579166 MISS:       2508
cpu0_L1I LOAD         ACCESS:    3581674 HIT:    3579166 MISS:       2508
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.381 cycles
cpu0_L2C TOTAL        ACCESS:     338196 HIT:     335896 MISS:       2300
cpu0_L2C LOAD         ACCESS:     246010 HIT:     243845 MISS:       2165
cpu0_L2C RFO          ACCESS:      33237 HIT:      33158 MISS:         79
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      58828 HIT:      58828 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        121 HIT:         65 MISS:         56
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 80.48 cycles
cpu0_STLB TOTAL        ACCESS:      46640 HIT:      46517 MISS:        123
cpu0_STLB LOAD         ACCESS:      46640 HIT:      46517 MISS:        123
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 287.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         57
  ROW_BUFFER_MISS:        817
 AVG DBUS CONGESTED CYCLE: 3.533
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
