TimeQuest Timing Analyzer report for UART_2
Mon Dec 28 17:35:50 2020
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                               ;
+--------------------+----------------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version ;
; Revision Name      ; UART_2                                                                     ;
; Device Family      ; Cyclone IV E                                                               ;
; Device Name        ; EP4CE115F29C7                                                              ;
; Timing Models      ; Final                                                                      ;
; Delay Model        ; Combined                                                                   ;
; Rise/Fall Delays   ; Enabled                                                                    ;
+--------------------+----------------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20798.596  ; 0.05 MHz  ; 0.000 ; 10399.298 ; 50.00      ; 59276     ; 57          ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 104167.368 ; 0.01 MHz  ; 0.000 ; 52083.684 ; 50.00      ; 98959     ; 19          ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 104.84 MHz ; 104.84 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 365.9 MHz  ; 365.9 MHz       ; inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; -7.909 ; -361.031      ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; -1.517 ; -14.689       ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.386 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.403 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; clk                                              ; 9.891     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 10399.005 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 52083.390 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+-----------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                      ; To Node                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -7.909    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.207     ; 7.704      ;
; -7.793    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.206     ; 7.589      ;
; -7.792    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.206     ; 7.588      ;
; -7.791    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.206     ; 7.587      ;
; -7.791    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.206     ; 7.587      ;
; -7.790    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.206     ; 7.586      ;
; -7.790    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.206     ; 7.586      ;
; -7.789    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.206     ; 7.585      ;
; -4.338    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.205     ; 4.135      ;
; -4.338    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.205     ; 4.135      ;
; -4.338    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.205     ; 4.135      ;
; -4.172    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[57]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.187     ; 3.987      ;
; -4.171    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[42]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.187     ; 3.986      ;
; -4.139    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[13]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.185     ; 3.956      ;
; -4.138    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[9]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.186     ; 3.954      ;
; -4.137    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[7]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.185     ; 3.954      ;
; -4.124    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[10]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.187     ; 3.939      ;
; -4.122    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[56]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.187     ; 3.937      ;
; -4.120    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[29]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.187     ; 3.935      ;
; -4.119    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[58]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.187     ; 3.934      ;
; -4.118    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[26]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.187     ; 3.933      ;
; -4.118    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[30]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.187     ; 3.933      ;
; -4.111    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[24]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.931      ;
; -4.109    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[23]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.929      ;
; -4.101    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[0]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.201     ; 3.902      ;
; -4.100    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[8]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.201     ; 3.901      ;
; -4.099    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[3]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.201     ; 3.900      ;
; -3.965    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.202     ; 3.765      ;
; -3.965    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.202     ; 3.765      ;
; -3.965    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.202     ; 3.765      ;
; -3.965    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.202     ; 3.765      ;
; -3.965    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.202     ; 3.765      ;
; -3.965    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.202     ; 3.765      ;
; -3.941    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[5]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.201     ; 3.742      ;
; -3.848    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[53]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.201     ; 3.649      ;
; -3.847    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[59]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.199     ; 3.650      ;
; -3.842    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.208     ; 3.636      ;
; -3.842    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.208     ; 3.636      ;
; -3.842    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.208     ; 3.636      ;
; -3.833    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[19]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.653      ;
; -3.833    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[14]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.653      ;
; -3.832    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[43]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.652      ;
; -3.831    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[27]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.183     ; 3.650      ;
; -3.828    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[6]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.648      ;
; -3.827    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[31]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.187     ; 3.642      ;
; -3.826    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[25]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.646      ;
; -3.823    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[28]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.187     ; 3.638      ;
; -3.820    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[11]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.640      ;
; -3.816    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[15]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.636      ;
; -3.782    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.183     ; 3.601      ;
; -3.780    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[22]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.183     ; 3.599      ;
; -3.683    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[18]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.199     ; 3.486      ;
; -3.681    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[47]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.199     ; 3.484      ;
; -3.678    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[17]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.199     ; 3.481      ;
; -3.678    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[50]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.199     ; 3.481      ;
; -3.632    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 3.442      ;
; -3.617    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[41]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.202     ; 3.417      ;
; -3.610    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[34]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.203     ; 3.409      ;
; -3.578    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[39]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 3.388      ;
; -3.569    ; CONECT:inst5|ENABLE                            ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.207     ; 3.364      ;
; -3.537    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[2]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.203     ; 3.336      ;
; -3.528    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[40]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.203     ; 3.327      ;
; -3.466    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[21]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.203     ; 3.265      ;
; -3.464    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[33]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.203     ; 3.263      ;
; -3.464    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[60]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.203     ; 3.263      ;
; -3.461    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.203     ; 3.260      ;
; -3.460    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.203     ; 3.259      ;
; -3.459    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[1]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.203     ; 3.258      ;
; -3.458    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.184     ; 3.276      ;
; -3.443    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[51]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.201     ; 3.244      ;
; -3.412    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[38]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.190     ; 3.224      ;
; -3.360    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[49]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.201     ; 3.161      ;
; -3.360    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[45]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.201     ; 3.161      ;
; -3.347    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[55]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.201     ; 3.148      ;
; -3.347    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[46]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.201     ; 3.148      ;
; -3.341    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[48]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.201     ; 3.142      ;
; -3.339    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.201     ; 3.140      ;
; -3.339    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[44]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.201     ; 3.140      ;
; -3.320    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[32]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 3.129      ;
; -3.267    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[37]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.190     ; 3.079      ;
; -3.165    ; CONECT:inst5|ENABLE                            ; DEL:inst10|PRIZNAC_FORM[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 2.974      ;
; -2.903    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 2.713      ;
; -2.741    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 2.551      ;
; -2.571    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 2.380      ;
; -2.571    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 2.380      ;
; -2.571    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.193     ; 2.380      ;
; -2.344    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.221      ; 2.567      ;
; -2.344    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.221      ; 2.567      ;
; -2.344    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.221      ; 2.567      ;
; -2.339    ; CONECT:inst5|ENABLE                            ; DEL:inst10|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.192     ; 2.149      ;
; -1.508    ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.195     ; 1.315      ;
; 20789.058 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.525     ; 9.011      ;
; 20789.174 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.524     ; 8.896      ;
; 20789.175 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.524     ; 8.895      ;
; 20789.176 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.524     ; 8.894      ;
; 20789.176 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.524     ; 8.894      ;
; 20789.177 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.524     ; 8.893      ;
; 20789.177 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.524     ; 8.893      ;
; 20789.178 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.524     ; 8.892      ;
; 20789.244 ; DEL:inst10|i[5]                                ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.094     ; 9.256      ;
+-----------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.517     ; DEL:inst10|word_receiver[0]                    ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.325      ;
; -1.499     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.183     ; 1.318      ;
; -1.497     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.305      ;
; -1.497     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.305      ;
; -1.497     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.305      ;
; -1.497     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.305      ;
; -1.497     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.305      ;
; -1.497     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.305      ;
; -1.497     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.305      ;
; -1.497     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.305      ;
; -1.379     ; DEL:inst10|word_receiver[7]                    ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.187      ;
; -1.376     ; DEL:inst10|word_receiver[1]                    ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.184      ;
; -1.365     ; DEL:inst10|word_receiver[4]                    ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.173      ;
; -1.364     ; DEL:inst10|word_receiver[6]                    ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.172      ;
; -1.356     ; DEL:inst10|word_receiver[2]                    ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.164      ;
; -1.346     ; DEL:inst10|word_receiver[3]                    ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 1.154      ;
; -1.194     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.195     ; 1.001      ;
; -1.184     ; DEL:inst10|word_receiver[5]                    ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.194     ; 0.992      ;
; 104164.635 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.651      ;
; 104164.640 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.646      ;
; 104164.679 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.607      ;
; 104164.679 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.607      ;
; 104164.701 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.585      ;
; 104164.701 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.585      ;
; 104164.721 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.565      ;
; 104164.725 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.561      ;
; 104164.725 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.561      ;
; 104164.847 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.439      ;
; 104164.929 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.081     ; 2.356      ;
; 104164.993 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.293      ;
; 104165.000 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.286      ;
; 104165.003 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.283      ;
; 104165.015 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.271      ;
; 104165.025 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.261      ;
; 104165.039 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.247      ;
; 104165.049 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.237      ;
; 104165.067 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.219      ;
; 104165.067 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 2.219      ;
; 104165.195 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.081     ; 2.090      ;
; 104165.305 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.081     ; 1.980      ;
; 104165.325 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.081     ; 1.960      ;
; 104165.395 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.891      ;
; 104165.397 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.889      ;
; 104165.408 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.878      ;
; 104165.408 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.878      ;
; 104165.463 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.823      ;
; 104165.482 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.081     ; 1.803      ;
; 104165.486 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.800      ;
; 104165.506 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.081     ; 1.779      ;
; 104165.510 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.776      ;
; 104165.599 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.687      ;
; 104165.599 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.687      ;
; 104165.682 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.068     ; 1.616      ;
; 104165.692 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.081     ; 1.593      ;
; 104165.736 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.550      ;
; 104165.737 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.549      ;
; 104165.738 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.548      ;
; 104165.760 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.526      ;
; 104165.770 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.516      ;
; 104165.779 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.507      ;
; 104165.784 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.502      ;
; 104165.913 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.373      ;
; 104165.923 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.363      ;
; 104166.000 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.081     ; 1.285      ;
; 104166.038 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.248      ;
; 104166.038 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.248      ;
; 104166.038 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.248      ;
; 104166.038 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.248      ;
; 104166.038 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.248      ;
; 104166.038 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.248      ;
; 104166.038 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.248      ;
; 104166.053 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.233      ;
; 104166.151 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.135      ;
; 104166.158 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.128      ;
; 104166.161 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 1.125      ;
; 104166.405 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.881      ;
; 104166.450 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.836      ;
; 104166.521 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.765      ;
; 104166.521 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.765      ;
; 104166.521 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.765      ;
; 104166.552 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.734      ;
; 104166.552 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.734      ;
; 104166.552 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.080     ; 0.734      ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.386 ; DEL:inst10|i[1]                                ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; DEL:inst10|i[2]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.391 ; DEL:inst10|i[0]                                ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.674      ;
; 0.403 ; DEL:inst10|CONECT_PRIZNAC                      ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DEL:inst10|i[4]                                ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DEL:inst10|i[5]                                ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; DEL:inst10|k[1]                                ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DEL:inst10|k[2]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; DEL:inst10|k[0]                                ; DEL:inst10|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.443 ; DEL:inst10|j[5]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.709      ;
; 0.497 ; DEL:inst10|i[0]                                ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.780      ;
; 0.508 ; DEL:inst10|k[1]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.773      ;
; 0.660 ; DEL:inst10|j[2]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; DEL:inst10|j[3]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.663 ; DEL:inst10|j[4]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.929      ;
; 0.678 ; DEL:inst10|j[0]                                ; DEL:inst10|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.944      ;
; 0.679 ; DEL:inst10|j[1]                                ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.945      ;
; 0.723 ; DEL:inst10|i[1]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.006      ;
; 0.757 ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 1.158      ;
; 0.770 ; DEL:inst10|i[0]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.053      ;
; 0.771 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.628      ; 1.605      ;
; 0.772 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.628      ; 1.606      ;
; 0.800 ; DEL:inst10|k[3]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.908 ; DEL:inst10|i[4]                                ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.174      ;
; 0.938 ; DEL:inst10|i[0]                                ; DEL:inst10|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 0.791      ;
; 0.975 ; DEL:inst10|j[0]                                ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.977 ; DEL:inst10|j[2]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 0.977 ; DEL:inst10|j[3]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 0.990 ; DEL:inst10|j[4]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.256      ;
; 0.997 ; DEL:inst10|j[1]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.263      ;
; 1.018 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.628      ; 1.852      ;
; 1.027 ; DEL:inst10|k[5]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.292      ;
; 1.039 ; DEL:inst10|k[4]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.304      ;
; 1.041 ; DEL:inst10|word_receiver[5]                    ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.307      ;
; 1.046 ; DEL:inst10|k[4]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.311      ;
; 1.048 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.451      ;
; 1.096 ; DEL:inst10|j[0]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.098 ; DEL:inst10|j[2]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.364      ;
; 1.098 ; DEL:inst10|j[3]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.364      ;
; 1.101 ; DEL:inst10|j[0]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.103 ; DEL:inst10|j[2]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.369      ;
; 1.108 ; DEL:inst10|k[2]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.373      ;
; 1.113 ; DEL:inst10|k[1]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.378      ;
; 1.118 ; DEL:inst10|j[1]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.123 ; DEL:inst10|BUFF[20]                            ; DEL:inst10|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.390      ;
; 1.123 ; DEL:inst10|j[1]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.389      ;
; 1.128 ; DEL:inst10|k[0]                                ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.396      ;
; 1.131 ; DEL:inst10|BUFF[52]                            ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.397      ;
; 1.140 ; DEL:inst10|k[0]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.408      ;
; 1.142 ; DEL:inst10|BUFF[18]                            ; DEL:inst10|BUFF[18]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.408      ;
; 1.165 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.429      ;
; 1.218 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[39]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.485      ;
; 1.218 ; DEL:inst10|BUFF[36]                            ; DEL:inst10|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.484      ;
; 1.218 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.485      ;
; 1.219 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.486      ;
; 1.219 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.486      ;
; 1.222 ; DEL:inst10|j[0]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.488      ;
; 1.223 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.487      ;
; 1.227 ; DEL:inst10|j[0]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.493      ;
; 1.232 ; DEL:inst10|BUFF[46]                            ; DEL:inst10|BUFF[46]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.498      ;
; 1.241 ; DEL:inst10|BUFF[33]                            ; DEL:inst10|BUFF[33]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.507      ;
; 1.244 ; DEL:inst10|BUFF[12]                            ; DEL:inst10|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.510      ;
; 1.244 ; DEL:inst10|j[1]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.510      ;
; 1.247 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.511      ;
; 1.252 ; DEL:inst10|BUFF[1]                             ; DEL:inst10|BUFF[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.518      ;
; 1.255 ; DEL:inst10|BUFF[44]                            ; DEL:inst10|BUFF[44]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.521      ;
; 1.261 ; DEL:inst10|BUFF[16]                            ; DEL:inst10|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.528      ;
; 1.291 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.555      ;
; 1.303 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.706      ;
; 1.306 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 1.709      ;
; 1.325 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.589      ;
; 1.327 ; DEL:inst10|i[0]                                ; DEL:inst10|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 1.180      ;
; 1.328 ; DEL:inst10|i[0]                                ; DEL:inst10|BUFF[39]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 1.181      ;
; 1.329 ; DEL:inst10|i[0]                                ; DEL:inst10|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 1.182      ;
; 1.329 ; DEL:inst10|i[0]                                ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 1.182      ;
; 1.333 ; DEL:inst10|BUFF[27]                            ; DEL:inst10|BUFF[27]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.600      ;
; 1.337 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[21]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.608      ;
; 1.338 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.609      ;
; 1.338 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[33]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.609      ;
; 1.338 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[60]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.609      ;
; 1.339 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.610      ;
; 1.339 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[34]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.610      ;
; 1.339 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.610      ;
; 1.340 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.611      ;
; 1.366 ; DEL:inst10|BUFF[29]                            ; DEL:inst10|BUFF[29]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.633      ;
; 1.372 ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.785      ;
; 1.373 ; DEL:inst10|k[0]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.641      ;
; 1.374 ; DEL:inst10|i[2]                                ; DEL:inst10|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.334     ; 1.226      ;
; 1.374 ; DEL:inst10|BUFF[7]                             ; DEL:inst10|BUFF[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.640      ;
; 1.383 ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 1.797      ;
; 1.393 ; DEL:inst10|k[2]                                ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.657      ;
; 1.402 ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[22]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 1.816      ;
; 1.403 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.692      ;
; 1.404 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[13]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.693      ;
; 1.406 ; DEL:inst10|BUFF[37]                            ; DEL:inst10|BUFF[37]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.672      ;
; 1.408 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.696      ;
; 1.414 ; DEL:inst10|BUFF[30]                            ; DEL:inst10|BUFF[30]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.426 ; DEL:inst10|i[2]                                ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.334     ; 1.278      ;
; 1.429 ; DEL:inst10|word_receiver[2]                    ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.694      ;
; 1.429 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.711      ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.403 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.452 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.718      ;
; 0.479 ; DEL:inst10|word_receiver[5]                    ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.881      ;
; 0.481 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.747      ;
; 0.482 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.748      ;
; 0.491 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.757      ;
; 0.517 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 0.918      ;
; 0.647 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.913      ;
; 0.662 ; DEL:inst10|word_receiver[3]                    ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 1.063      ;
; 0.677 ; DEL:inst10|word_receiver[2]                    ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 1.078      ;
; 0.680 ; DEL:inst10|word_receiver[6]                    ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 1.081      ;
; 0.681 ; DEL:inst10|word_receiver[4]                    ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 1.082      ;
; 0.681 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.947      ;
; 0.683 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.949      ;
; 0.686 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.952      ;
; 0.695 ; DEL:inst10|word_receiver[1]                    ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 1.096      ;
; 0.699 ; DEL:inst10|word_receiver[7]                    ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 1.100      ;
; 0.813 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 1.226      ;
; 0.826 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.092      ;
; 0.850 ; DEL:inst10|word_receiver[0]                    ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 1.251      ;
; 0.913 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.178      ;
; 0.934 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.200      ;
; 0.938 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.204      ;
; 0.943 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.345      ;
; 0.943 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.345      ;
; 0.943 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.345      ;
; 0.943 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.345      ;
; 0.943 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.345      ;
; 0.943 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.345      ;
; 0.943 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.345      ;
; 0.943 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 1.345      ;
; 0.945 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.211      ;
; 1.026 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.292      ;
; 1.031 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.297      ;
; 1.032 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.298      ;
; 1.040 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.306      ;
; 1.043 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.309      ;
; 1.055 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.321      ;
; 1.136 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.402      ;
; 1.141 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.407      ;
; 1.157 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.435      ;
; 1.196 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.462      ;
; 1.201 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.467      ;
; 1.212 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.477      ;
; 1.224 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.490      ;
; 1.225 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.491      ;
; 1.243 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.509      ;
; 1.252 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.518      ;
; 1.272 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.538      ;
; 1.322 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.588      ;
; 1.323 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.589      ;
; 1.353 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.619      ;
; 1.366 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.632      ;
; 1.385 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.650      ;
; 1.396 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.662      ;
; 1.401 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.667      ;
; 1.408 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.674      ;
; 1.430 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.696      ;
; 1.433 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.698      ;
; 1.487 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.753      ;
; 1.496 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.761      ;
; 1.506 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.772      ;
; 1.511 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.777      ;
; 1.522 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.788      ;
; 1.551 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.816      ;
; 1.622 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.887      ;
; 1.687 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.953      ;
; 1.829 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.094      ;
; 1.845 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.111      ;
; 2.181 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.447      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 10.087 ; 10.087       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                              ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                      ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+
; 10399.005 ; 10399.225    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|CONECT_PRIZNAC   ;
; 10399.005 ; 10399.225    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[5] ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[0]          ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[1]          ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[21]         ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[2]          ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[33]         ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[34]         ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[3]          ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[40]         ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[4]          ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[54]         ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[5]          ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[60]         ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[8]          ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[0]             ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[1]             ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[2]             ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[0]             ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[1]             ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[2]             ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[3]             ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[4]             ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[5]             ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[0] ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[1] ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[2] ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[3] ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[4] ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[6] ;
; 10399.006 ; 10399.226    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[7] ;
; 10399.007 ; 10399.227    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[37]         ;
; 10399.007 ; 10399.227    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[38]         ;
; 10399.008 ; 10399.228    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[32]         ;
; 10399.008 ; 10399.228    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[35]         ;
; 10399.008 ; 10399.228    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[36]         ;
; 10399.008 ; 10399.228    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[39]         ;
; 10399.008 ; 10399.228    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[52]         ;
; 10399.008 ; 10399.228    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|PRIZNAC[0]       ;
; 10399.008 ; 10399.228    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|PRIZNAC_FORM[0]  ;
; 10399.008 ; 10399.228    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[3]             ;
; 10399.008 ; 10399.228    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[4]             ;
; 10399.008 ; 10399.228    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[5]             ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[12]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[17]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[18]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[41]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[44]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[45]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[46]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[47]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[48]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[49]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[50]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[51]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[53]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[55]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[59]         ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[0]             ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[1]             ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[2]             ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[3]             ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[4]             ;
; 10399.010 ; 10399.230    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[5]             ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[10]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[11]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[13]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[14]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[15]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[16]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[19]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[20]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[22]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[23]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[24]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[25]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[26]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[27]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[28]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[29]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[30]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[31]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[42]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[43]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[56]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[57]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[58]         ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[6]          ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[7]          ;
; 10399.013 ; 10399.233    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[9]          ;
; 10399.174 ; 10399.362    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[9]          ;
; 10399.175 ; 10399.363    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[10]         ;
; 10399.175 ; 10399.363    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[11]         ;
; 10399.175 ; 10399.363    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[13]         ;
; 10399.175 ; 10399.363    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[14]         ;
; 10399.175 ; 10399.363    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[15]         ;
; 10399.175 ; 10399.363    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[16]         ;
; 10399.175 ; 10399.363    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[19]         ;
; 10399.175 ; 10399.363    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[20]         ;
; 10399.175 ; 10399.363    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[22]         ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 52083.390  ; 52083.610    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 52083.390  ; 52083.610    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 52083.390  ; 52083.610    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 52083.390  ; 52083.610    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 52083.390  ; 52083.610    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 52083.390  ; 52083.610    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 52083.390  ; 52083.610    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 52083.390  ; 52083.610    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 52083.391  ; 52083.611    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 52083.391  ; 52083.611    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 52083.391  ; 52083.611    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 52083.391  ; 52083.611    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 52083.391  ; 52083.611    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 52083.391  ; 52083.611    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 52083.391  ; 52083.611    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 52083.391  ; 52083.611    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 52083.391  ; 52083.611    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 52083.394  ; 52083.614    ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 52083.566  ; 52083.754    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 52083.569  ; 52083.757    ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 52083.645  ; 52083.645    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 52083.645  ; 52083.645    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 52083.645  ; 52083.645    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 52083.645  ; 52083.645    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 52083.645  ; 52083.645    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 52083.645  ; 52083.645    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 52083.645  ; 52083.645    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 52083.645  ; 52083.645    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 52083.646  ; 52083.646    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 52083.646  ; 52083.646    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 52083.646  ; 52083.646    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 52083.646  ; 52083.646    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 52083.646  ; 52083.646    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 52083.646  ; 52083.646    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 52083.646  ; 52083.646    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 52083.646  ; 52083.646    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 52083.646  ; 52083.646    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 52083.649  ; 52083.649    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 52083.718  ; 52083.718    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 52083.721  ; 52083.721    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; 6.108  ; 6.468  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; 13.083 ; 13.461 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; -4.070 ; -4.397 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; -4.303 ; -4.614 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 3.003 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 8.711 ; 8.651 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.919 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 2.948 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 4.404 ; 4.405 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.863 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 2.458 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 6.812 ; 6.844 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.375 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 2.404 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 3.790 ; 3.790 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.320 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 113.24 MHz ; 113.24 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 403.39 MHz ; 403.39 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; -7.196 ; -332.521      ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; -1.374 ; -13.334       ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.338 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.354 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; clk                                              ; 9.887     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 10398.990 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 52083.393 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+-----------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                      ; To Node                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -7.196    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.186     ; 7.013      ;
; -7.078    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.185     ; 6.896      ;
; -7.077    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.185     ; 6.895      ;
; -7.077    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.185     ; 6.895      ;
; -7.077    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.185     ; 6.895      ;
; -7.076    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.185     ; 6.894      ;
; -7.075    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.185     ; 6.893      ;
; -7.075    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.185     ; 6.893      ;
; -4.019    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.185     ; 3.837      ;
; -4.019    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.185     ; 3.837      ;
; -4.019    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.185     ; 3.837      ;
; -3.864    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[57]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.167     ; 3.700      ;
; -3.862    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[42]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.167     ; 3.698      ;
; -3.823    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[9]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.166     ; 3.660      ;
; -3.821    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[13]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.165     ; 3.659      ;
; -3.819    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[7]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.165     ; 3.657      ;
; -3.816    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[10]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.167     ; 3.652      ;
; -3.814    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[56]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.167     ; 3.650      ;
; -3.812    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[29]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.167     ; 3.648      ;
; -3.812    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[58]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.167     ; 3.648      ;
; -3.811    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[26]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.167     ; 3.647      ;
; -3.811    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[30]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.167     ; 3.647      ;
; -3.794    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[0]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.181     ; 3.616      ;
; -3.793    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[8]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.181     ; 3.615      ;
; -3.792    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[3]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.181     ; 3.614      ;
; -3.789    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[24]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.162     ; 3.630      ;
; -3.788    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[23]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.162     ; 3.629      ;
; -3.675    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.179     ; 3.499      ;
; -3.675    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.179     ; 3.499      ;
; -3.675    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.179     ; 3.499      ;
; -3.675    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.179     ; 3.499      ;
; -3.675    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.179     ; 3.499      ;
; -3.675    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.179     ; 3.499      ;
; -3.650    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[5]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.181     ; 3.472      ;
; -3.565    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[53]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.178     ; 3.390      ;
; -3.557    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.188     ; 3.372      ;
; -3.557    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.188     ; 3.372      ;
; -3.557    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.188     ; 3.372      ;
; -3.545    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[59]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.176     ; 3.372      ;
; -3.544    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[31]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.167     ; 3.380      ;
; -3.540    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[28]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.167     ; 3.376      ;
; -3.538    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[19]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.162     ; 3.379      ;
; -3.537    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[14]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.162     ; 3.378      ;
; -3.537    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[43]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.162     ; 3.378      ;
; -3.532    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[6]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.162     ; 3.373      ;
; -3.531    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[25]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.162     ; 3.372      ;
; -3.530    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[27]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.163     ; 3.370      ;
; -3.522    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[11]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.162     ; 3.363      ;
; -3.518    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[15]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.162     ; 3.359      ;
; -3.484    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.163     ; 3.324      ;
; -3.481    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[22]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.163     ; 3.321      ;
; -3.399    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[18]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.176     ; 3.226      ;
; -3.397    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[47]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.176     ; 3.224      ;
; -3.394    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[17]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.176     ; 3.221      ;
; -3.394    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[50]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.176     ; 3.221      ;
; -3.345    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[41]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.179     ; 3.169      ;
; -3.327    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[34]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.148      ;
; -3.308    ; CONECT:inst5|ENABLE                            ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.186     ; 3.125      ;
; -3.291    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 3.123      ;
; -3.261    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[40]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.183     ; 3.081      ;
; -3.241    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[39]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 3.073      ;
; -3.218    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[2]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.039      ;
; -3.197    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[21]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.018      ;
; -3.195    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.164     ; 3.034      ;
; -3.195    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[33]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.016      ;
; -3.195    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[60]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.016      ;
; -3.192    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.013      ;
; -3.191    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.012      ;
; -3.190    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[1]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.182     ; 3.011      ;
; -3.182    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[51]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.178     ; 3.007      ;
; -3.148    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[38]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.170     ; 2.981      ;
; -3.103    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[49]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.178     ; 2.928      ;
; -3.091    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[55]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.178     ; 2.916      ;
; -3.090    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[46]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.178     ; 2.915      ;
; -3.088    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[45]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.178     ; 2.913      ;
; -3.084    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[48]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.178     ; 2.909      ;
; -3.083    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[32]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.914      ;
; -3.082    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.178     ; 2.907      ;
; -3.082    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[44]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.178     ; 2.907      ;
; -3.018    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[37]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.170     ; 2.851      ;
; -2.940    ; CONECT:inst5|ENABLE                            ; DEL:inst10|PRIZNAC_FORM[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.771      ;
; -2.647    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.479      ;
; -2.521    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 2.353      ;
; -2.380    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.211      ;
; -2.380    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.211      ;
; -2.380    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 2.211      ;
; -2.183    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.208      ; 2.394      ;
; -2.183    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.208      ; 2.394      ;
; -2.183    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.208      ; 2.394      ;
; -2.159    ; CONECT:inst5|ENABLE                            ; DEL:inst10|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.171     ; 1.991      ;
; -1.365    ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.172     ; 1.196      ;
; 20789.765 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.482     ; 8.348      ;
; 20789.910 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.481     ; 8.204      ;
; 20789.911 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.481     ; 8.203      ;
; 20789.911 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.481     ; 8.203      ;
; 20789.911 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.481     ; 8.203      ;
; 20789.912 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.481     ; 8.202      ;
; 20789.913 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.481     ; 8.201      ;
; 20789.913 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.481     ; 8.201      ;
; 20789.960 ; DEL:inst10|i[5]                                ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.085     ; 8.550      ;
+-----------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.374     ; DEL:inst10|word_receiver[0]                    ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.206      ;
; -1.364     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.196      ;
; -1.364     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.196      ;
; -1.364     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.196      ;
; -1.364     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.196      ;
; -1.364     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.196      ;
; -1.364     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.196      ;
; -1.364     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.196      ;
; -1.364     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.196      ;
; -1.349     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.159     ; 1.193      ;
; -1.241     ; DEL:inst10|word_receiver[7]                    ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.073      ;
; -1.238     ; DEL:inst10|word_receiver[1]                    ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.070      ;
; -1.226     ; DEL:inst10|word_receiver[4]                    ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.058      ;
; -1.226     ; DEL:inst10|word_receiver[6]                    ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.058      ;
; -1.223     ; DEL:inst10|word_receiver[2]                    ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.055      ;
; -1.213     ; DEL:inst10|word_receiver[3]                    ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 1.045      ;
; -1.073     ; DEL:inst10|word_receiver[5]                    ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.171     ; 0.905      ;
; -1.063     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.172     ; 0.894      ;
; 104164.889 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.407      ;
; 104164.904 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.392      ;
; 104164.955 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.341      ;
; 104164.955 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.341      ;
; 104164.969 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.327      ;
; 104164.972 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.324      ;
; 104164.972 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.324      ;
; 104164.995 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.301      ;
; 104164.995 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.301      ;
; 104165.074 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.222      ;
; 104165.151 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 2.144      ;
; 104165.206 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.090      ;
; 104165.235 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.061      ;
; 104165.250 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.046      ;
; 104165.252 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.044      ;
; 104165.267 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.029      ;
; 104165.275 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.021      ;
; 104165.277 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.019      ;
; 104165.278 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.018      ;
; 104165.290 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 2.006      ;
; 104165.410 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.885      ;
; 104165.506 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.789      ;
; 104165.518 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.777      ;
; 104165.571 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.725      ;
; 104165.579 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.717      ;
; 104165.599 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.697      ;
; 104165.600 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.696      ;
; 104165.647 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.648      ;
; 104165.657 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.639      ;
; 104165.661 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.634      ;
; 104165.681 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.615      ;
; 104165.698 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.598      ;
; 104165.773 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.523      ;
; 104165.773 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.523      ;
; 104165.839 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.456      ;
; 104165.846 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.058     ; 1.463      ;
; 104165.891 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.405      ;
; 104165.893 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.403      ;
; 104165.899 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.397      ;
; 104165.901 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.395      ;
; 104165.923 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.373      ;
; 104165.939 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.357      ;
; 104165.940 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.356      ;
; 104166.053 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.243      ;
; 104166.068 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.228      ;
; 104166.110 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 1.185      ;
; 104166.150 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.146      ;
; 104166.150 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.146      ;
; 104166.150 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.146      ;
; 104166.150 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.146      ;
; 104166.150 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.146      ;
; 104166.150 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.146      ;
; 104166.150 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.146      ;
; 104166.181 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.115      ;
; 104166.269 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.027      ;
; 104166.281 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.015      ;
; 104166.283 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 1.013      ;
; 104166.499 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 0.797      ;
; 104166.538 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 0.758      ;
; 104166.613 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 0.683      ;
; 104166.613 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 0.683      ;
; 104166.613 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 0.683      ;
; 104166.636 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.072     ; 0.659      ;
; 104166.637 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 0.659      ;
; 104166.637 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.071     ; 0.659      ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.338 ; DEL:inst10|i[1]                                ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DEL:inst10|i[2]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.349 ; DEL:inst10|i[0]                                ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.608      ;
; 0.355 ; DEL:inst10|k[1]                                ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DEL:inst10|k[2]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DEL:inst10|CONECT_PRIZNAC                      ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DEL:inst10|i[4]                                ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DEL:inst10|i[5]                                ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; DEL:inst10|k[0]                                ; DEL:inst10|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.401 ; DEL:inst10|j[5]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.643      ;
; 0.447 ; DEL:inst10|i[0]                                ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.706      ;
; 0.463 ; DEL:inst10|k[1]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.705      ;
; 0.605 ; DEL:inst10|j[2]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; DEL:inst10|j[3]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.607 ; DEL:inst10|j[4]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.849      ;
; 0.620 ; DEL:inst10|j[1]                                ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.862      ;
; 0.621 ; DEL:inst10|j[0]                                ; DEL:inst10|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.863      ;
; 0.660 ; DEL:inst10|i[1]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.919      ;
; 0.690 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 1.451      ;
; 0.691 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 1.452      ;
; 0.698 ; DEL:inst10|i[0]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.957      ;
; 0.709 ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.072      ;
; 0.722 ; DEL:inst10|k[3]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.838 ; DEL:inst10|i[4]                                ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.080      ;
; 0.861 ; DEL:inst10|i[0]                                ; DEL:inst10|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.308     ; 0.724      ;
; 0.887 ; DEL:inst10|j[0]                                ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.129      ;
; 0.892 ; DEL:inst10|j[2]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; DEL:inst10|j[3]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.134      ;
; 0.895 ; DEL:inst10|j[4]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.137      ;
; 0.896 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 1.657      ;
; 0.906 ; DEL:inst10|j[1]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.148      ;
; 0.943 ; DEL:inst10|k[5]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.185      ;
; 0.951 ; DEL:inst10|k[4]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.193      ;
; 0.955 ; DEL:inst10|k[4]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.197      ;
; 0.956 ; DEL:inst10|word_receiver[5]                    ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.198      ;
; 0.966 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.330      ;
; 0.986 ; DEL:inst10|j[0]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.228      ;
; 0.991 ; DEL:inst10|j[2]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.233      ;
; 0.991 ; DEL:inst10|j[3]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.233      ;
; 0.997 ; DEL:inst10|j[0]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.239      ;
; 1.001 ; DEL:inst10|k[2]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.243      ;
; 1.002 ; DEL:inst10|j[2]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.244      ;
; 1.005 ; DEL:inst10|j[1]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.247      ;
; 1.008 ; DEL:inst10|k[1]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.250      ;
; 1.015 ; DEL:inst10|BUFF[18]                            ; DEL:inst10|BUFF[18]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.257      ;
; 1.016 ; DEL:inst10|j[1]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.258      ;
; 1.029 ; DEL:inst10|BUFF[20]                            ; DEL:inst10|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.036 ; DEL:inst10|BUFF[52]                            ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.278      ;
; 1.043 ; DEL:inst10|k[0]                                ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.288      ;
; 1.057 ; DEL:inst10|k[0]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.302      ;
; 1.083 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.324      ;
; 1.096 ; DEL:inst10|j[0]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.338      ;
; 1.097 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.338      ;
; 1.107 ; DEL:inst10|j[0]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.349      ;
; 1.115 ; DEL:inst10|BUFF[36]                            ; DEL:inst10|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.357      ;
; 1.115 ; DEL:inst10|j[1]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.357      ;
; 1.118 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.359      ;
; 1.122 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[39]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.365      ;
; 1.122 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.365      ;
; 1.123 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.366      ;
; 1.123 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.366      ;
; 1.131 ; DEL:inst10|BUFF[46]                            ; DEL:inst10|BUFF[46]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.373      ;
; 1.140 ; DEL:inst10|BUFF[33]                            ; DEL:inst10|BUFF[33]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.382      ;
; 1.143 ; DEL:inst10|BUFF[12]                            ; DEL:inst10|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.385      ;
; 1.149 ; DEL:inst10|BUFF[1]                             ; DEL:inst10|BUFF[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.391      ;
; 1.149 ; DEL:inst10|BUFF[44]                            ; DEL:inst10|BUFF[44]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.391      ;
; 1.153 ; DEL:inst10|BUFF[16]                            ; DEL:inst10|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.168 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.532      ;
; 1.168 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.532      ;
; 1.197 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.438      ;
; 1.209 ; DEL:inst10|i[0]                                ; DEL:inst10|BUFF[39]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.308     ; 1.072      ;
; 1.209 ; DEL:inst10|i[0]                                ; DEL:inst10|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.308     ; 1.072      ;
; 1.210 ; DEL:inst10|i[0]                                ; DEL:inst10|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.308     ; 1.073      ;
; 1.210 ; DEL:inst10|i[0]                                ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.308     ; 1.073      ;
; 1.223 ; DEL:inst10|BUFF[29]                            ; DEL:inst10|BUFF[29]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.466      ;
; 1.226 ; DEL:inst10|BUFF[7]                             ; DEL:inst10|BUFF[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.469      ;
; 1.234 ; DEL:inst10|BUFF[27]                            ; DEL:inst10|BUFF[27]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.477      ;
; 1.234 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.475      ;
; 1.235 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[21]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.483      ;
; 1.236 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[60]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.484      ;
; 1.236 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[33]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.484      ;
; 1.237 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.485      ;
; 1.237 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.485      ;
; 1.238 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[34]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.486      ;
; 1.238 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.486      ;
; 1.238 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.486      ;
; 1.239 ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.613      ;
; 1.241 ; DEL:inst10|i[2]                                ; DEL:inst10|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.309     ; 1.103      ;
; 1.243 ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 1.616      ;
; 1.245 ; DEL:inst10|BUFF[37]                            ; DEL:inst10|BUFF[37]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.488      ;
; 1.252 ; DEL:inst10|k[0]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.497      ;
; 1.253 ; DEL:inst10|BUFF[30]                            ; DEL:inst10|BUFF[30]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.496      ;
; 1.253 ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[22]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.627      ;
; 1.264 ; DEL:inst10|k[2]                                ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.505      ;
; 1.267 ; DEL:inst10|word_receiver[2]                    ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.508      ;
; 1.286 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.527      ;
; 1.291 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.556      ;
; 1.298 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.564      ;
; 1.299 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[13]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.565      ;
; 1.318 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[40]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.565      ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.354 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.608      ;
; 0.410 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.652      ;
; 0.435 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.677      ;
; 0.436 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.678      ;
; 0.440 ; DEL:inst10|word_receiver[5]                    ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 0.804      ;
; 0.452 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.694      ;
; 0.481 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 0.844      ;
; 0.591 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.833      ;
; 0.619 ; DEL:inst10|word_receiver[3]                    ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 0.982      ;
; 0.624 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.866      ;
; 0.625 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.867      ;
; 0.627 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.869      ;
; 0.630 ; DEL:inst10|word_receiver[2]                    ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 0.993      ;
; 0.639 ; DEL:inst10|word_receiver[4]                    ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 1.002      ;
; 0.639 ; DEL:inst10|word_receiver[6]                    ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 1.002      ;
; 0.651 ; DEL:inst10|word_receiver[1]                    ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 1.014      ;
; 0.655 ; DEL:inst10|word_receiver[7]                    ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 1.018      ;
; 0.743 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 1.120      ;
; 0.756 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.998      ;
; 0.793 ; DEL:inst10|word_receiver[0]                    ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.172      ; 1.156      ;
; 0.806 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.047      ;
; 0.846 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.088      ;
; 0.852 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.094      ;
; 0.869 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.111      ;
; 0.871 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.235      ;
; 0.871 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.235      ;
; 0.871 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.235      ;
; 0.871 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.235      ;
; 0.871 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.235      ;
; 0.871 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.235      ;
; 0.871 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.235      ;
; 0.871 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 1.235      ;
; 0.936 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.178      ;
; 0.939 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.181      ;
; 0.947 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.189      ;
; 0.947 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.189      ;
; 0.947 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.189      ;
; 0.947 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.189      ;
; 0.947 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.189      ;
; 0.947 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.189      ;
; 0.947 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.189      ;
; 0.954 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.196      ;
; 0.957 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.199      ;
; 0.960 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.202      ;
; 1.046 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.288      ;
; 1.046 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.288      ;
; 1.070 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.326      ;
; 1.081 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.322      ;
; 1.091 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.333      ;
; 1.098 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.340      ;
; 1.112 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.354      ;
; 1.112 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.354      ;
; 1.137 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.379      ;
; 1.157 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.399      ;
; 1.161 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.403      ;
; 1.209 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.451      ;
; 1.209 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.451      ;
; 1.239 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.480      ;
; 1.240 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.482      ;
; 1.247 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.489      ;
; 1.271 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.513      ;
; 1.278 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.520      ;
; 1.287 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.529      ;
; 1.295 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.537      ;
; 1.312 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.553      ;
; 1.357 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.599      ;
; 1.379 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.620      ;
; 1.381 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.623      ;
; 1.384 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.626      ;
; 1.386 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.627      ;
; 1.388 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.630      ;
; 1.473 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.714      ;
; 1.537 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.779      ;
; 1.654 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.895      ;
; 1.671 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.913      ;
; 1.990 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.232      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 10.068 ; 10.068       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                               ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                      ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+
; 10398.990 ; 10399.208    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[0]             ;
; 10398.990 ; 10399.208    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[1]             ;
; 10398.990 ; 10399.208    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[2]             ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[0]          ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[12]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[17]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[18]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[1]          ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[21]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[2]          ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[33]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[34]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[35]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[36]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[37]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[38]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[39]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[3]          ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[41]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[44]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[45]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[46]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[47]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[48]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[49]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[4]          ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[50]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[51]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[52]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[53]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[54]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[55]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[59]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[5]          ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[60]         ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[8]          ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|PRIZNAC[0]       ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[0]             ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[1]             ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[2]             ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[3]             ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[4]             ;
; 10399.007 ; 10399.225    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[5]             ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[32]         ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[40]         ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|CONECT_PRIZNAC   ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|PRIZNAC_FORM[0]  ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[3]             ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[4]             ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[5]             ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[0]             ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[1]             ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[2]             ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[3]             ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[4]             ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[5]             ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[0] ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[1] ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[2] ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[3] ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[4] ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[5] ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[6] ;
; 10399.008 ; 10399.226    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[7] ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[10]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[11]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[13]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[14]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[15]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[16]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[19]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[20]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[22]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[23]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[24]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[25]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[26]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[27]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[28]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[29]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[30]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[31]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[42]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[43]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[56]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[57]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[58]         ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[6]          ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[7]          ;
; 10399.011 ; 10399.229    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[9]          ;
; 10399.178 ; 10399.364    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[10]         ;
; 10399.178 ; 10399.364    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[11]         ;
; 10399.178 ; 10399.364    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[13]         ;
; 10399.178 ; 10399.364    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[14]         ;
; 10399.178 ; 10399.364    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[15]         ;
; 10399.178 ; 10399.364    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[16]         ;
; 10399.178 ; 10399.364    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[19]         ;
; 10399.178 ; 10399.364    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[20]         ;
; 10399.178 ; 10399.364    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[22]         ;
; 10399.178 ; 10399.364    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[23]         ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 52083.393  ; 52083.611    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 52083.394  ; 52083.612    ; 0.218          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 52083.567  ; 52083.753    ; 0.186          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 52083.651  ; 52083.651    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 52083.652  ; 52083.652    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 52083.657  ; 52083.657    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 52083.657  ; 52083.657    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 52083.710  ; 52083.710    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 52083.710  ; 52083.710    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 52083.715  ; 52083.715    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 104165.083 ; 104167.368   ; 2.285          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; 5.345  ; 5.653  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; 11.801 ; 11.954 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; -3.535 ; -3.754 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; -3.734 ; -3.954 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 2.762 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 8.001 ; 7.746 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.679 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 2.706 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 4.073 ; 4.014 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.629 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 2.262 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 6.226 ; 6.135 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.181 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 2.206 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 3.512 ; 3.455 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.131 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; -3.930 ; -178.598      ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.770 ; -7.229        ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.174 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.182 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; clk                                              ; 9.574     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 10399.078 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 52083.464 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+-----------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                      ; To Node                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.930    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.119     ; 3.802      ;
; -3.868    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.118     ; 3.741      ;
; -3.867    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.118     ; 3.740      ;
; -3.867    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.118     ; 3.740      ;
; -3.864    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.118     ; 3.737      ;
; -3.863    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.118     ; 3.736      ;
; -3.862    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.118     ; 3.735      ;
; -3.862    ; CONECT:inst5|ENABLE                            ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.118     ; 3.735      ;
; -2.133    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.117     ; 2.007      ;
; -2.133    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.117     ; 2.007      ;
; -2.133    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.117     ; 2.007      ;
; -2.077    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[13]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.101     ; 1.967      ;
; -2.076    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[57]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.964      ;
; -2.075    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[9]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.964      ;
; -2.075    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[7]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.101     ; 1.965      ;
; -2.073    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[42]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.961      ;
; -2.053    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[10]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.941      ;
; -2.050    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[56]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.938      ;
; -2.048    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[29]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.936      ;
; -2.048    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[58]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.936      ;
; -2.046    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[26]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.934      ;
; -2.045    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[30]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.933      ;
; -2.043    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[0]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.113     ; 1.921      ;
; -2.042    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[8]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.113     ; 1.920      ;
; -2.041    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[3]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.113     ; 1.919      ;
; -2.012    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[24]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.096     ; 1.907      ;
; -2.010    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[23]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.096     ; 1.905      ;
; -1.953    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[5]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.113     ; 1.831      ;
; -1.942    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.112     ; 1.821      ;
; -1.942    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.112     ; 1.821      ;
; -1.942    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.112     ; 1.821      ;
; -1.942    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.112     ; 1.821      ;
; -1.942    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.112     ; 1.821      ;
; -1.942    ; CONECT:inst5|ENABLE                            ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.112     ; 1.821      ;
; -1.910    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[59]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.108     ; 1.793      ;
; -1.908    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[31]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.796      ;
; -1.904    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.121     ; 1.774      ;
; -1.904    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.121     ; 1.774      ;
; -1.904    ; CONECT:inst5|ENABLE                            ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.121     ; 1.774      ;
; -1.903    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[28]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.103     ; 1.791      ;
; -1.890    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[27]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.098     ; 1.783      ;
; -1.883    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[19]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.096     ; 1.778      ;
; -1.883    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[14]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.096     ; 1.778      ;
; -1.882    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[43]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.096     ; 1.777      ;
; -1.879    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[53]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.111     ; 1.759      ;
; -1.877    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[6]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.096     ; 1.772      ;
; -1.876    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[25]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.096     ; 1.771      ;
; -1.870    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[11]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.096     ; 1.765      ;
; -1.869    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.098     ; 1.762      ;
; -1.867    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[22]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.098     ; 1.760      ;
; -1.865    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[15]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.096     ; 1.760      ;
; -1.818    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[18]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.108     ; 1.701      ;
; -1.815    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[47]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.108     ; 1.698      ;
; -1.812    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[17]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.108     ; 1.695      ;
; -1.812    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[50]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.108     ; 1.695      ;
; -1.811    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[34]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.116     ; 1.686      ;
; -1.783    ; CONECT:inst5|ENABLE                            ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.119     ; 1.655      ;
; -1.773    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[41]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.112     ; 1.652      ;
; -1.752    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[40]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.117     ; 1.626      ;
; -1.749    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.636      ;
; -1.726    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[21]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.116     ; 1.601      ;
; -1.725    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[39]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.612      ;
; -1.723    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[33]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.116     ; 1.598      ;
; -1.723    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[60]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.116     ; 1.598      ;
; -1.722    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[2]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.116     ; 1.597      ;
; -1.720    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.116     ; 1.595      ;
; -1.719    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.116     ; 1.594      ;
; -1.718    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[1]          ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.116     ; 1.593      ;
; -1.705    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[51]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.111     ; 1.585      ;
; -1.698    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.099     ; 1.590      ;
; -1.684    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[55]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.111     ; 1.564      ;
; -1.683    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[46]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.111     ; 1.563      ;
; -1.679    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[45]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.111     ; 1.559      ;
; -1.677    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[49]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.111     ; 1.557      ;
; -1.675    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[48]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.111     ; 1.555      ;
; -1.673    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[44]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.111     ; 1.553      ;
; -1.672    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.111     ; 1.552      ;
; -1.655    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[38]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.544      ;
; -1.606    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[32]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.105     ; 1.492      ;
; -1.566    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[37]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.102     ; 1.455      ;
; -1.535    ; CONECT:inst5|ENABLE                            ; DEL:inst10|PRIZNAC_FORM[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.105     ; 1.421      ;
; -1.409    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.296      ;
; -1.326    ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.213      ;
; -1.293    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.105     ; 1.179      ;
; -1.293    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.105     ; 1.179      ;
; -1.293    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.105     ; 1.179      ;
; -1.188    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.090      ; 1.269      ;
; -1.188    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.090      ; 1.269      ;
; -1.188    ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.090      ; 1.269      ;
; -1.136    ; CONECT:inst5|ENABLE                            ; DEL:inst10|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 1.023      ;
; -0.753    ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -0.104     ; 0.640      ;
; 20793.841 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.258     ; 4.484      ;
; 20793.903 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.257     ; 4.423      ;
; 20793.904 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.257     ; 4.422      ;
; 20793.904 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.257     ; 4.422      ;
; 20793.907 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.257     ; 4.419      ;
; 20793.908 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.257     ; 4.418      ;
; 20793.909 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.257     ; 4.417      ;
; 20793.909 ; DEL:inst10|i[2]                                ; DEL:inst10|word_receiver[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.257     ; 4.417      ;
; 20793.914 ; DEL:inst10|i[3]                                ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20798.596    ; -0.055     ; 4.614      ;
+-----------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.770     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.090     ; 0.671      ;
; -0.744     ; DEL:inst10|word_receiver[0]                    ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.631      ;
; -0.731     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.103     ; 0.619      ;
; -0.731     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.103     ; 0.619      ;
; -0.731     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.103     ; 0.619      ;
; -0.731     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.103     ; 0.619      ;
; -0.731     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.103     ; 0.619      ;
; -0.731     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.103     ; 0.619      ;
; -0.731     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.103     ; 0.619      ;
; -0.731     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.103     ; 0.619      ;
; -0.671     ; DEL:inst10|word_receiver[7]                    ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.558      ;
; -0.668     ; DEL:inst10|word_receiver[1]                    ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.555      ;
; -0.664     ; DEL:inst10|word_receiver[6]                    ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.551      ;
; -0.663     ; DEL:inst10|word_receiver[4]                    ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.550      ;
; -0.656     ; DEL:inst10|word_receiver[2]                    ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.543      ;
; -0.650     ; DEL:inst10|word_receiver[3]                    ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.537      ;
; -0.598     ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.104     ; 0.485      ;
; -0.563     ; DEL:inst10|word_receiver[5]                    ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.004        ; -0.103     ; 0.451      ;
; 104166.033 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.282      ;
; 104166.051 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.264      ;
; 104166.051 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.264      ;
; 104166.062 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.253      ;
; 104166.062 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.253      ;
; 104166.068 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.247      ;
; 104166.068 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.247      ;
; 104166.070 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.245      ;
; 104166.070 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.245      ;
; 104166.165 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.150      ;
; 104166.178 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.136      ;
; 104166.212 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.103      ;
; 104166.216 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.099      ;
; 104166.223 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.092      ;
; 104166.227 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.088      ;
; 104166.229 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.086      ;
; 104166.233 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.082      ;
; 104166.240 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.075      ;
; 104166.272 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.043      ;
; 104166.272 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 1.043      ;
; 104166.308 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 1.006      ;
; 104166.349 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.965      ;
; 104166.370 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.944      ;
; 104166.417 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.898      ;
; 104166.417 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.898      ;
; 104166.432 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.883      ;
; 104166.433 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.882      ;
; 104166.435 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.880      ;
; 104166.442 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.873      ;
; 104166.451 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.863      ;
; 104166.455 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.860      ;
; 104166.477 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.837      ;
; 104166.507 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.808      ;
; 104166.507 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.808      ;
; 104166.509 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.026     ; 0.820      ;
; 104166.541 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.773      ;
; 104166.570 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.745      ;
; 104166.572 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.743      ;
; 104166.576 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.739      ;
; 104166.580 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.735      ;
; 104166.583 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.732      ;
; 104166.588 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.727      ;
; 104166.593 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.722      ;
; 104166.668 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.647      ;
; 104166.672 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.643      ;
; 104166.698 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.616      ;
; 104166.726 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.589      ;
; 104166.727 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.588      ;
; 104166.727 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.588      ;
; 104166.727 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.588      ;
; 104166.727 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.588      ;
; 104166.727 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.588      ;
; 104166.727 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.588      ;
; 104166.727 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.588      ;
; 104166.771 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.544      ;
; 104166.776 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.539      ;
; 104166.777 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.538      ;
; 104166.902 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.413      ;
; 104166.920 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.395      ;
; 104166.956 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.359      ;
; 104166.956 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.359      ;
; 104166.956 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.359      ;
; 104166.964 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.041     ; 0.350      ;
; 104166.965 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.350      ;
; 104166.965 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 104167.368   ; -0.040     ; 0.350      ;
+------------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.174 ; DEL:inst10|i[1]                                ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; DEL:inst10|i[2]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.181 ; DEL:inst10|i[0]                                ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; DEL:inst10|k[1]                                ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst10|k[2]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst10|i[4]                                ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DEL:inst10|i[5]                                ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; DEL:inst10|CONECT_PRIZNAC                      ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; DEL:inst10|k[0]                                ; DEL:inst10|k[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.201 ; DEL:inst10|j[5]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.234 ; DEL:inst10|i[0]                                ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.367      ;
; 0.239 ; DEL:inst10|k[1]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.364      ;
; 0.302 ; DEL:inst10|j[2]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; DEL:inst10|j[3]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.304 ; DEL:inst10|j[4]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.428      ;
; 0.311 ; DEL:inst10|j[0]                                ; DEL:inst10|j[0]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.435      ;
; 0.313 ; DEL:inst10|j[1]                                ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.437      ;
; 0.316 ; UART_transmitter:inst3|priznak_end_transmitter ; DEL:inst10|CONECT_PRIZNAC   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.524      ;
; 0.330 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[0]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 0.742      ;
; 0.332 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 0.744      ;
; 0.339 ; DEL:inst10|i[1]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.472      ;
; 0.361 ; DEL:inst10|i[0]                                ; DEL:inst10|i[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.494      ;
; 0.364 ; DEL:inst10|k[3]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.489      ;
; 0.414 ; DEL:inst10|i[4]                                ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.539      ;
; 0.437 ; DEL:inst10|i[0]                                ; DEL:inst10|PRIZNAC[0]       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.368      ;
; 0.443 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[1]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 0.855      ;
; 0.450 ; DEL:inst10|j[0]                                ; DEL:inst10|j[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; DEL:inst10|j[2]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; DEL:inst10|j[3]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.462 ; DEL:inst10|j[4]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.586      ;
; 0.462 ; DEL:inst10|j[1]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.586      ;
; 0.462 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[5]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.671      ;
; 0.463 ; DEL:inst10|k[5]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.587      ;
; 0.471 ; DEL:inst10|word_receiver[5]                    ; DEL:inst10|word_receiver[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.595      ;
; 0.471 ; DEL:inst10|k[4]                                ; DEL:inst10|k[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.595      ;
; 0.486 ; DEL:inst10|k[4]                                ; DEL:inst10|k[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.610      ;
; 0.497 ; DEL:inst10|BUFF[18]                            ; DEL:inst10|BUFF[18]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.622      ;
; 0.510 ; DEL:inst10|BUFF[20]                            ; DEL:inst10|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.636      ;
; 0.512 ; DEL:inst10|k[0]                                ; DEL:inst10|k[1]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.641      ;
; 0.512 ; DEL:inst10|k[2]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; DEL:inst10|j[0]                                ; DEL:inst10|j[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.637      ;
; 0.514 ; DEL:inst10|j[2]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; DEL:inst10|k[1]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; DEL:inst10|j[3]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.515 ; DEL:inst10|BUFF[52]                            ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; DEL:inst10|j[0]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.640      ;
; 0.517 ; DEL:inst10|j[2]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.641      ;
; 0.524 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.647      ;
; 0.525 ; DEL:inst10|k[0]                                ; DEL:inst10|k[2]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.654      ;
; 0.525 ; DEL:inst10|j[1]                                ; DEL:inst10|j[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.649      ;
; 0.528 ; DEL:inst10|j[1]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.652      ;
; 0.550 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[39]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.676      ;
; 0.550 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.676      ;
; 0.551 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.677      ;
; 0.551 ; DEL:inst10|PRIZNAC_FORM[0]                     ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.677      ;
; 0.553 ; DEL:inst10|BUFF[16]                            ; DEL:inst10|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.679      ;
; 0.559 ; DEL:inst10|BUFF[36]                            ; DEL:inst10|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.684      ;
; 0.564 ; DEL:inst10|BUFF[46]                            ; DEL:inst10|BUFF[46]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.688      ;
; 0.569 ; DEL:inst10|BUFF[33]                            ; DEL:inst10|BUFF[33]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.694      ;
; 0.572 ; DEL:inst10|BUFF[12]                            ; DEL:inst10|BUFF[12]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.696      ;
; 0.573 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.782      ;
; 0.573 ; CONECT:inst5|ENABLE                            ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.782      ;
; 0.574 ; DEL:inst10|BUFF[1]                             ; DEL:inst10|BUFF[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.699      ;
; 0.575 ; DEL:inst10|BUFF[44]                            ; DEL:inst10|BUFF[44]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.699      ;
; 0.579 ; DEL:inst10|j[0]                                ; DEL:inst10|j[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.703      ;
; 0.582 ; DEL:inst10|j[0]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.706      ;
; 0.583 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.706      ;
; 0.591 ; DEL:inst10|j[1]                                ; DEL:inst10|j[5]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.715      ;
; 0.597 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.720      ;
; 0.598 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.721      ;
; 0.601 ; DEL:inst10|BUFF[27]                            ; DEL:inst10|BUFF[27]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.727      ;
; 0.605 ; DEL:inst10|BUFF[29]                            ; DEL:inst10|BUFF[29]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.730      ;
; 0.610 ; DEL:inst10|k[1]                                ; DEL:inst10|word_receiver[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.733      ;
; 0.612 ; DEL:inst10|BUFF[7]                             ; DEL:inst10|BUFF[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.737      ;
; 0.614 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[21]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.744      ;
; 0.615 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.745      ;
; 0.615 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[33]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.745      ;
; 0.615 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[60]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.745      ;
; 0.616 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.746      ;
; 0.616 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[34]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.746      ;
; 0.616 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[54]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.746      ;
; 0.617 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.747      ;
; 0.618 ; DEL:inst10|k[0]                                ; DEL:inst10|k[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.747      ;
; 0.619 ; DEL:inst10|BUFF[37]                            ; DEL:inst10|BUFF[37]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.744      ;
; 0.624 ; DEL:inst10|BUFF[30]                            ; DEL:inst10|BUFF[30]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.749      ;
; 0.628 ; DEL:inst10|i[0]                                ; DEL:inst10|BUFF[39]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.559      ;
; 0.629 ; DEL:inst10|i[0]                                ; DEL:inst10|BUFF[36]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.560      ;
; 0.629 ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[20]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.845      ;
; 0.631 ; DEL:inst10|i[0]                                ; DEL:inst10|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.562      ;
; 0.631 ; DEL:inst10|i[0]                                ; DEL:inst10|BUFF[52]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.562      ;
; 0.633 ; DEL:inst10|i[2]                                ; DEL:inst10|i[3]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.563      ;
; 0.633 ; DEL:inst10|word_receiver[2]                    ; DEL:inst10|word_receiver[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.757      ;
; 0.638 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.782      ;
; 0.642 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.642 ; CONECT:inst5|ENABLE                            ; DEL:inst10|BUFF[16]         ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.859      ;
; 0.643 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[13]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.645 ; DEL:inst10|i[2]                                ; DEL:inst10|i[4]             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.575      ;
; 0.653 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[40]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.782      ;
; 0.655 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[35]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.797      ;
; 0.658 ; DEL:inst10|k[0]                                ; DEL:inst10|BUFF[39]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.800      ;
+-------+------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.182 ; CONECT:inst5|ENABLE                            ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; UART_transmitter:inst3|priznak_end_transmitter ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.186 ; DEL:inst10|word_receiver[5]                    ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.395      ;
; 0.190 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.200 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.408      ;
; 0.208 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.332      ;
; 0.222 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.346      ;
; 0.223 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.347      ;
; 0.224 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.348      ;
; 0.264 ; DEL:inst10|word_receiver[3]                    ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.472      ;
; 0.270 ; DEL:inst10|word_receiver[4]                    ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.478      ;
; 0.270 ; DEL:inst10|word_receiver[6]                    ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.478      ;
; 0.272 ; DEL:inst10|word_receiver[2]                    ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.480      ;
; 0.277 ; DEL:inst10|word_receiver[1]                    ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.485      ;
; 0.280 ; DEL:inst10|word_receiver[7]                    ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.488      ;
; 0.296 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.420      ;
; 0.313 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.437      ;
; 0.314 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.438      ;
; 0.317 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.441      ;
; 0.340 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.119      ; 0.563      ;
; 0.347 ; DEL:inst10|word_receiver[0]                    ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.555      ;
; 0.376 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.500      ;
; 0.414 ; CONECT:inst5|word_transmitter[7]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.537      ;
; 0.418 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[7]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.627      ;
; 0.418 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[2]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.627      ;
; 0.418 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[0]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.627      ;
; 0.418 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[1]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.627      ;
; 0.418 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[3]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.627      ;
; 0.418 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[4]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.627      ;
; 0.418 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[6]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.627      ;
; 0.418 ; DEL:inst10|CONECT_PRIZNAC                      ; CONECT:inst5|word_transmitter[5]               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.627      ;
; 0.425 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.549      ;
; 0.427 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.551      ;
; 0.429 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.553      ;
; 0.474 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.598      ;
; 0.474 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.598      ;
; 0.476 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.600      ;
; 0.478 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.602      ;
; 0.480 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.604      ;
; 0.480 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.604      ;
; 0.480 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[2]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.604      ;
; 0.480 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.604      ;
; 0.480 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.604      ;
; 0.480 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.604      ;
; 0.480 ; CONECT:inst5|TRANSMITTER_PRIZNAK               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.604      ;
; 0.486 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.610      ;
; 0.512 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[4]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.636      ;
; 0.522 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.646      ;
; 0.531 ; UART_transmitter:inst3|priznak_end_transmitter ; CONECT:inst5|ENABLE                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.670      ;
; 0.540 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.664      ;
; 0.544 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.668      ;
; 0.555 ; CONECT:inst5|word_transmitter[6]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.678      ;
; 0.561 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.685      ;
; 0.561 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.685      ;
; 0.561 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.685      ;
; 0.574 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.698      ;
; 0.586 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.710      ;
; 0.610 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.734      ;
; 0.610 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|k[3]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.734      ;
; 0.611 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.735      ;
; 0.612 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[5]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.736      ;
; 0.627 ; CONECT:inst5|word_transmitter[0]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.750      ;
; 0.634 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.758      ;
; 0.636 ; CONECT:inst5|word_transmitter[2]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.759      ;
; 0.638 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.762      ;
; 0.642 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.766      ;
; 0.650 ; UART_transmitter:inst3|k[0]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.774      ;
; 0.676 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|priznak_end_transmitter ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.800      ;
; 0.676 ; UART_transmitter:inst3|k[2]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.800      ;
; 0.680 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|k[0]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.804      ;
; 0.685 ; CONECT:inst5|word_transmitter[5]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.808      ;
; 0.707 ; CONECT:inst5|word_transmitter[3]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.830      ;
; 0.707 ; UART_transmitter:inst3|k[1]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.831      ;
; 0.729 ; CONECT:inst5|word_transmitter[1]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.852      ;
; 0.774 ; UART_transmitter:inst3|k[3]                    ; UART_transmitter:inst3|k[1]                    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.898      ;
; 0.837 ; CONECT:inst5|word_transmitter[4]               ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.960      ;
; 0.858 ; UART_transmitter:inst3|k[5]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.982      ;
; 1.023 ; UART_transmitter:inst3|k[4]                    ; UART_transmitter:inst3|TX                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.147      ;
+-------+------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                               ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                      ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[0]          ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[3]          ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[5]          ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[8]          ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|CONECT_PRIZNAC   ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[0]             ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[1]             ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[2]             ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[3]             ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[4]             ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|k[5]             ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[0] ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[1] ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[2] ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[3] ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[4] ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[5] ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[6] ;
; 10399.078 ; 10399.294    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|word_receiver[7] ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[12]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[17]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[18]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[1]          ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[21]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[2]          ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[32]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[33]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[34]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[35]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[36]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[37]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[38]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[39]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[40]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[41]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[44]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[45]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[46]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[47]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[48]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[49]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[4]          ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[50]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[51]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[52]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[53]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[54]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[55]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[59]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[60]         ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|PRIZNAC[0]       ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|PRIZNAC_FORM[0]  ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[3]             ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[4]             ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[5]             ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[0]             ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[1]             ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[2]             ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[3]             ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[4]             ;
; 10399.079 ; 10399.295    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|j[5]             ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[10]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[11]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[13]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[14]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[15]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[19]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[23]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[24]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[25]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[26]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[28]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[29]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[30]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[31]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[42]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[43]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[56]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[57]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[58]         ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[6]          ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[7]          ;
; 10399.081 ; 10399.297    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[9]          ;
; 10399.082 ; 10399.298    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[16]         ;
; 10399.082 ; 10399.298    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[20]         ;
; 10399.082 ; 10399.298    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[22]         ;
; 10399.082 ; 10399.298    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[27]         ;
; 10399.091 ; 10399.275    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[0]             ;
; 10399.091 ; 10399.275    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[1]             ;
; 10399.091 ; 10399.275    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[2]             ;
; 10399.101 ; 10399.317    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[0]             ;
; 10399.101 ; 10399.317    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[1]             ;
; 10399.101 ; 10399.317    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|i[2]             ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[10]         ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[11]         ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[13]         ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[14]         ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[15]         ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[16]         ;
; 10399.112 ; 10399.296    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DEL:inst10|BUFF[19]         ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 52083.464  ; 52083.680    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 52083.465  ; 52083.681    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 52083.500  ; 52083.684    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 52083.501  ; 52083.685    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
; 52083.672  ; 52083.672    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 52083.672  ; 52083.672    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 52083.680  ; 52083.680    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 52083.681  ; 52083.681    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|TX|clk                                                           ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[0]|clk                                                         ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[1]|clk                                                         ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[2]|clk                                                         ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[3]|clk                                                         ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[4]|clk                                                         ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|k[5]|clk                                                         ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|priznak_end_transmitter|clk                                      ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|TRANSMITTER_PRIZNAK|clk                                          ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[0]|clk                                          ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[1]|clk                                          ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[2]|clk                                          ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[3]|clk                                          ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[4]|clk                                          ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[5]|clk                                          ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[6]|clk                                          ;
; 52083.686  ; 52083.686    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|word_transmitter[7]|clk                                          ;
; 52083.687  ; 52083.687    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst5|ENABLE|clk                                                       ;
; 52083.696  ; 52083.696    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 52083.696  ; 52083.696    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|ENABLE                                                    ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|TRANSMITTER_PRIZNAK                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[0]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[1]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[2]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[3]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[4]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[5]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[6]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; CONECT:inst5|word_transmitter[7]                                       ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|TX                                              ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[0]                                            ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[1]                                            ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[2]                                            ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[3]                                            ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[4]                                            ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|k[5]                                            ;
; 104165.368 ; 104167.368   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; UART_transmitter:inst3|priznak_end_transmitter                         ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+-------+-------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; 3.204 ; 3.685 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; 6.583 ; 7.283 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; -2.108 ; -2.667 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; -2.209 ; -2.761 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 1.612 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 4.490 ; 4.755 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 1.643 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 1.561 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 2.257 ; 2.350 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 1.592 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 1.326 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 3.608 ; 3.813 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 1.355 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 1.275 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 1.941 ; 2.031 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 1.304 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -7.909   ; 0.174 ; N/A      ; N/A     ; 9.574               ;
;  clk                                              ; N/A      ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; -7.909   ; 0.174 ; N/A      ; N/A     ; 10398.990           ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; -1.517   ; 0.182 ; N/A      ; N/A     ; 52083.390           ;
; Design-wide TNS                                   ; -375.72  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                              ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; -361.031 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; -14.689  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; 6.108  ; 6.468  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; 13.083 ; 13.461 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; CLS_WORD_IN ; clk        ; -2.108 ; -2.667 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; RX          ; clk        ; -2.209 ; -2.761 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 3.003 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 8.711 ; 8.651 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 2.919 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 2.948 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 4.404 ; 4.405 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 2.863 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; CLK_50    ; clk        ; 1.326 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; PIN_LED   ; clk        ; 3.608 ; 3.813 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLK_50    ; clk        ;       ; 1.355 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; CLC_10    ; clk        ; 1.275 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; TX        ; clk        ; 1.941 ; 2.031 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLC_10    ; clk        ;       ; 1.304 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TX            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_50        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLC_10        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_LED       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; res                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RX                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLS_WORD_IN             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; CLK_50        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CLC_10        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PIN_LED       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; CLK_50        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; CLC_10        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CLK_50        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CLC_10        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PIN_LED       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 44307    ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6028     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 18       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 97       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 44307    ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 6028     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 18       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 97       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 206   ; 206  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version
    Info: Processing started: Mon Dec 28 17:35:46 2020
Info: Command: quartus_sta UART_2 -c UART_2
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'UART_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 59276 -multiply_by 57 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 98959 -multiply_by 19 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[1]} {inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[1] and destination clock: inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[1] and destination clock: inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.909
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.909      -361.031 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.517       -14.689 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.386         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.891
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.891         0.000 clk 
    Info (332119): 10399.005         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 52083.390         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[1] and destination clock: inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.196
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.196      -332.521 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.374       -13.334 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.338         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.354         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.887
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.887         0.000 clk 
    Info (332119): 10398.990         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 52083.393         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[1] and destination clock: inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.930
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.930      -178.598 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.770        -7.229 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.174         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.182         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.574         0.000 clk 
    Info (332119): 10399.078         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 52083.464         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: inst|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 454 megabytes
    Info: Processing ended: Mon Dec 28 17:35:50 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


