### 1.2 One of the functions of a testbench is to generate all possible input patterns (combination of 1s and 0s) for a combinational circuit that is being tested. Each pattern should be on the testbench output for #1 time unit. Write a testbench that will do this for a 4-input design-under-test. The header for your module is shown below. Imagine that outputs a-d are connected to the inputs of the design under test.

```sv
`timescale 1ns/1ns

module fourBitTest
(
    input logic a, b, c, d
);
endmodule: fourBitTest
```
All possible combinations of 1s and 0s for a 4-input design-under-test are generated by the following testbench:
```
Time=1 a=0 b=0 c=0 d=0
Time=2 a=0 b=0 c=0 d=1
Time=3 a=0 b=0 c=1 d=0
Time=4 a=0 b=0 c=1 d=1
Time=5 a=0 b=1 c=0 d=0
Time=6 a=0 b=1 c=0 d=1
Time=7 a=0 b=1 c=1 d=0
Time=8 a=0 b=1 c=1 d=1
Time=9 a=1 b=0 c=0 d=0
Time=10 a=1 b=0 c=0 d=1
Time=11 a=1 b=0 c=1 d=0
Time=12 a=1 b=0 c=1 d=1
Time=13 a=1 b=1 c=0 d=0
Time=14 a=1 b=1 c=0 d=1
Time=15 a=1 b=1 c=1 d=0
Time=16 a=1 b=1 c=1 d=1
```

Generated by the following testbench:
```sv
...
    for (int i = 0; i < 16; i++) begin
        {a, b, c, d} = i;
        #1;
        $display("Time=%t a=%b b=%b c=%b d=%b",$time, a, b, c, d);
    end
    $finish;
...
```