

================================================================
== Synthesis Summary Report of 'convolution3_hls'
================================================================
+ General Information: 
    * Date:           Fri Dec 13 17:04:36 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        lenet_conv3
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+-----------+-----------+-----+
    |                                          Modules                                          | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |          |         |           |           |     |
    |                                          & Loops                                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +-------------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+-----------+-----------+-----+
    |+ convolution3_hls                                                                         |     -|  0.00|   722726|  7.227e+06|         -|   722727|      -|        no|  38 (13%)|  5 (~0%)|  6713 (2%)|  9950 (8%)|    -|
    | + convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3               |     -|  0.00|     1179|  1.179e+04|         -|     1179|      -|        no|         -|        -|   72 (~0%)|  266 (~0%)|    -|
    |  o VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3                                        |     -|  7.30|     1177|  1.177e+04|         3|        1|   1176|       yes|         -|        -|          -|          -|    -|
    | + convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s       |     -|  0.00|     2403|  2.403e+04|         -|     2403|      -|        no|         -|        -|   83 (~0%)|  367 (~0%)|    -|
    |  o VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_LOOP_37_7                        |     -|  7.30|     2401|  2.401e+04|         3|        1|   2400|       yes|         -|        -|          -|          -|    -|
    | + convolution3_hls_Pipeline_VITIS_LOOP_46_8                                               |     -|  0.00|       19|    190.000|         -|       19|      -|        no|         -|        -|   52 (~0%)|   74 (~0%)|    -|
    |  o VITIS_LOOP_46_8                                                                        |     -|  7.30|       17|    170.000|         3|        1|     16|       yes|         -|        -|          -|          -|    -|
    | o VITIS_LOOP_52_9                                                                         |     -|  7.30|   720312|  7.203e+06|    180078|        -|      4|        no|         -|        -|          -|          -|    -|
    |  + convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3     |     -|  0.00|    45012|  4.501e+05|         -|    45012|      -|        no|         -|        -|  462 (~0%)|  810 (~0%)|    -|
    |   o VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14  |    II|  7.30|    45010|  4.501e+05|        14|        3|  15000|       yes|         -|        -|          -|          -|    -|
    |  + convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2     |     -|  0.00|    45012|  4.501e+05|         -|    45012|      -|        no|         -|        -|  462 (~0%)|  810 (~0%)|    -|
    |   o VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14  |    II|  7.30|    45010|  4.501e+05|        14|        3|  15000|       yes|         -|        -|          -|          -|    -|
    |  + convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1     |     -|  0.00|    45012|  4.501e+05|         -|    45012|      -|        no|         -|        -|  462 (~0%)|  810 (~0%)|    -|
    |   o VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14  |    II|  7.30|    45010|  4.501e+05|        14|        3|  15000|       yes|         -|        -|          -|          -|    -|
    |  + convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT       |     -|  0.00|    45012|  4.501e+05|         -|    45012|      -|        no|         -|        -|  462 (~0%)|  810 (~0%)|    -|
    |   o VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14  |    II|  7.30|    45010|  4.501e+05|        14|        3|  15000|       yes|         -|        -|          -|          -|    -|
    +-------------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface      | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|                | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_BIAS     | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_INPUT_r  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_OUTPUT_r | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_WEIGHTS  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+----------------+------------+---------------+--------+----------+
| Interface      | Data Width | Address Width | Offset | Register |
+----------------+------------+---------------+--------+----------+
| s_axi_CTRL_BUS | 32         | 4             |        |          |
| s_axi_control  | 32         | 6             | 16     | 0        |
+----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+----------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface      | Register     | Offset | Width | Access | Description                      | Bit Fields                                                           |
+----------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL_BUS | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL_BUS | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL_BUS | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL_BUS | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control  | input_r_r_1  | 0x10   | 32    | W      | Data signal of input_r_r         |                                                                      |
| s_axi_control  | input_r_r_2  | 0x14   | 32    | W      | Data signal of input_r_r         |                                                                      |
| s_axi_control  | weights_r_1  | 0x1c   | 32    | W      | Data signal of weights_r         |                                                                      |
| s_axi_control  | weights_r_2  | 0x20   | 32    | W      | Data signal of weights_r         |                                                                      |
| s_axi_control  | bias_r_1     | 0x28   | 32    | W      | Data signal of bias_r            |                                                                      |
| s_axi_control  | bias_r_2     | 0x2c   | 32    | W      | Data signal of bias_r            |                                                                      |
| s_axi_control  | output_r_r_1 | 0x34   | 32    | W      | Data signal of output_r_r        |                                                                      |
| s_axi_control  | output_r_r_2 | 0x38   | 32    | W      | Data signal of output_r_r        |                                                                      |
+----------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | float*   |
| weights  | in        | float*   |
| bias     | in        | float*   |
| output   | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+-----------+----------+---------------------------------------+
| Argument | HW Interface   | HW Type   | HW Usage | HW Info                               |
+----------+----------------+-----------+----------+---------------------------------------+
| input    | m_axi_INPUT_r  | interface |          |                                       |
| input    | s_axi_control  | interface | offset   |                                       |
| weights  | m_axi_WEIGHTS  | interface |          |                                       |
| weights  | s_axi_control  | register  | offset   | name=weights_r_1 offset=0x1c range=32 |
| weights  | s_axi_control  | register  | offset   | name=weights_r_2 offset=0x20 range=32 |
| bias     | m_axi_BIAS     | interface |          |                                       |
| bias     | s_axi_control  | register  | offset   | name=bias_r_1 offset=0x28 range=32    |
| bias     | s_axi_control  | register  | offset   | name=bias_r_2 offset=0x2c range=32    |
| output   | m_axi_OUTPUT_r | interface |          |                                       |
| output   | s_axi_control  | interface | offset   |                                       |
+----------+----------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+----------------+-----------+--------+-------+------------------+-----------------------------------------------------------------------------------------+
| HW Interface   | Direction | Length | Width | Loop             | Loop Location                                                                           |
+----------------+-----------+--------+-------+------------------+-----------------------------------------------------------------------------------------+
| m_axi_BIAS     | read      | 16     | 32    | VITIS_LOOP_46_8  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46:22 |
| m_axi_INPUT_r  | read      | 1176   | 32    | VITIS_LOOP_24_1  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24:19 |
| m_axi_OUTPUT_r | write     | 100    | 32    | VITIS_LOOP_54_10 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20 |
| m_axi_WEIGHTS  | read      | 2400   | 32    | VITIS_LOOP_34_4  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34:22 |
+----------------+-----------+--------+-------+------------------+-----------------------------------------------------------------------------------------+

* All M_AXI Variable Accesses
+---------------+----------+-----------------------------------------------------------------------------------------+-----------+--------------+--------+------------------+-----------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface  | Variable | Access Location                                                                         | Direction | Burst Status | Length | Loop             | Loop Location                                                                           | Resolution | Problem                                                                                                 |
+---------------+----------+-----------------------------------------------------------------------------------------+-----------+--------------+--------+------------------+-----------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_BIAS    | bias     | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:48:19 | read      | Widen Fail   |        | VITIS_LOOP_46_8  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46:22 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_BIAS    | bias     | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:48:19 | read      | Inferred     | 16     | VITIS_LOOP_46_8  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46:22 |            |                                                                                                         |
| m_axi_INPUT   | input    | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28:25 | read      | Widen Fail   |        | VITIS_LOOP_26_3  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26:30 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_INPUT   | input    | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28:25 | read      | Inferred     | 1176   | VITIS_LOOP_24_1  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24:19 |            |                                                                                                         |
| m_axi_OUTPUT  | output   | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65:34 | write     | Widen Fail   |        | VITIS_LOOP_55_11 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_OUTPUT  | output   | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65:34 | write     | Fail         |        | VITIS_LOOP_52_9  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52:22 | 214-230    | Stride is incompatible                                                                                  |
| m_axi_OUTPUT  | output   | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65:34 | write     | Inferred     | 100    | VITIS_LOOP_54_10 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20 |            |                                                                                                         |
| m_axi_WEIGHTS | weights  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39:34 | read      | Widen Fail   |        | VITIS_LOOP_37_7  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:37:34 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_WEIGHTS | weights  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39:34 | read      | Inferred     | 2400   | VITIS_LOOP_34_4  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34:22 |            |                                                                                                         |
+---------------+----------+-----------------------------------------------------------------------------------------+-----------+--------------+--------+------------------+-----------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                                                                  | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+---------------------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + convolution3_hls                                                                    | 5   |        |            |     |        |         |
|   mul_5ns_10ns_13_1_1_U104                                                            |     |        | mul_ln52   | mul | auto   | 0       |
|   add_ln52_fu_564_p2                                                                  |     |        | add_ln52   | add | fabric | 0       |
|   add_ln52_1_fu_607_p2                                                                |     |        | add_ln52_1 | add | fabric | 0       |
|   add_ln52_2_fu_616_p2                                                                |     |        | add_ln52_2 | add | fabric | 0       |
|   add_ln52_3_fu_651_p2                                                                |     |        | add_ln52_3 | add | fabric | 0       |
|   add_ln52_4_fu_660_p2                                                                |     |        | add_ln52_4 | add | fabric | 0       |
|   add_ln52_5_fu_675_p2                                                                |     |        | add_ln52_5 | add | fabric | 0       |
|   add_ln52_6_fu_684_p2                                                                |     |        | add_ln52_6 | add | fabric | 0       |
|   add_ln52_7_fu_579_p2                                                                |     |        | add_ln52_7 | add | fabric | 0       |
|  + convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3          | 0   |        |            |     |        |         |
|    add_ln24_1_fu_237_p2                                                               |     |        | add_ln24_1 | add | fabric | 0       |
|    add_ln24_fu_260_p2                                                                 |     |        | add_ln24   | add | fabric | 0       |
|    add_ln25_fu_334_p2                                                                 |     |        | add_ln25   | add | fabric | 0       |
|    add_ln26_fu_416_p2                                                                 |     |        | add_ln26   | add | fabric | 0       |
|    add_ln25_1_fu_280_p2                                                               |     |        | add_ln25_1 | add | fabric | 0       |
|  + convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s  | 0   |        |            |     |        |         |
|    add_ln34_1_fu_435_p2                                                               |     |        | add_ln34_1 | add | fabric | 0       |
|    add_ln34_fu_458_p2                                                                 |     |        | add_ln34   | add | fabric | 0       |
|    add_ln35_fu_552_p2                                                                 |     |        | add_ln35   | add | fabric | 0       |
|    add_ln36_fu_602_p2                                                                 |     |        | add_ln36   | add | fabric | 0       |
|    add_ln37_fu_718_p2                                                                 |     |        | add_ln37   | add | fabric | 0       |
|    add_ln36_1_fu_724_p2                                                               |     |        | add_ln36_1 | add | fabric | 0       |
|    add_ln35_1_fu_486_p2                                                               |     |        | add_ln35_1 | add | fabric | 0       |
|  + convolution3_hls_Pipeline_VITIS_LOOP_46_8                                          | 0   |        |            |     |        |         |
|    add_ln46_fu_94_p2                                                                  |     |        | add_ln46   | add | fabric | 0       |
|  + convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3 | 0   |        |            |     |        |         |
|    add_ln54_1_fu_416_p2                                                               |     |        | add_ln54_1 | add | fabric | 0       |
|    add_ln54_fu_437_p2                                                                 |     |        | add_ln54   | add | fabric | 0       |
|    add_ln55_fu_501_p2                                                                 |     |        | add_ln55   | add | fabric | 0       |
|    add_ln57_fu_559_p2                                                                 |     |        | add_ln57   | add | fabric | 0       |
|    add_ln58_fu_605_p2                                                                 |     |        | add_ln58   | add | fabric | 0       |
|    empty_23_fu_693_p2                                                                 |     |        | empty_23   | add | fabric | 0       |
|    add_ln61_fu_747_p2                                                                 |     |        | add_ln61   | add | fabric | 0       |
|    add_ln59_fu_773_p2                                                                 |     |        | add_ln59   | add | fabric | 0       |
|    add_ln58_1_fu_797_p2                                                               |     |        | add_ln58_1 | add | fabric | 0       |
|    add_ln57_1_fu_811_p2                                                               |     |        | add_ln57_1 | add | fabric | 0       |
|    add_ln55_1_fu_825_p2                                                               |     |        | add_ln55_1 | add | fabric | 0       |
|  + convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2 | 0   |        |            |     |        |         |
|    add_ln54_fu_416_p2                                                                 |     |        | add_ln54   | add | fabric | 0       |
|    add_ln54_1_fu_437_p2                                                               |     |        | add_ln54_1 | add | fabric | 0       |
|    add_ln55_1_fu_501_p2                                                               |     |        | add_ln55_1 | add | fabric | 0       |
|    add_ln57_1_fu_559_p2                                                               |     |        | add_ln57_1 | add | fabric | 0       |
|    add_ln58_1_fu_605_p2                                                               |     |        | add_ln58_1 | add | fabric | 0       |
|    empty_24_fu_693_p2                                                                 |     |        | empty_24   | add | fabric | 0       |
|    add_ln61_1_fu_747_p2                                                               |     |        | add_ln61_1 | add | fabric | 0       |
|    add_ln59_fu_773_p2                                                                 |     |        | add_ln59   | add | fabric | 0       |
|    add_ln58_fu_797_p2                                                                 |     |        | add_ln58   | add | fabric | 0       |
|    add_ln57_fu_811_p2                                                                 |     |        | add_ln57   | add | fabric | 0       |
|    add_ln55_fu_825_p2                                                                 |     |        | add_ln55   | add | fabric | 0       |
|  + convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1 | 0   |        |            |     |        |         |
|    add_ln54_fu_416_p2                                                                 |     |        | add_ln54   | add | fabric | 0       |
|    add_ln54_2_fu_437_p2                                                               |     |        | add_ln54_2 | add | fabric | 0       |
|    add_ln55_fu_501_p2                                                                 |     |        | add_ln55   | add | fabric | 0       |
|    add_ln57_fu_559_p2                                                                 |     |        | add_ln57   | add | fabric | 0       |
|    add_ln58_fu_605_p2                                                                 |     |        | add_ln58   | add | fabric | 0       |
|    empty_25_fu_693_p2                                                                 |     |        | empty_25   | add | fabric | 0       |
|    add_ln61_2_fu_747_p2                                                               |     |        | add_ln61_2 | add | fabric | 0       |
|    add_ln59_fu_773_p2                                                                 |     |        | add_ln59   | add | fabric | 0       |
|    add_ln58_2_fu_797_p2                                                               |     |        | add_ln58_2 | add | fabric | 0       |
|    add_ln57_2_fu_811_p2                                                               |     |        | add_ln57_2 | add | fabric | 0       |
|    add_ln55_2_fu_825_p2                                                               |     |        | add_ln55_2 | add | fabric | 0       |
|  + convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT   | 0   |        |            |     |        |         |
|    add_ln54_fu_416_p2                                                                 |     |        | add_ln54   | add | fabric | 0       |
|    add_ln54_3_fu_437_p2                                                               |     |        | add_ln54_3 | add | fabric | 0       |
|    add_ln55_fu_501_p2                                                                 |     |        | add_ln55   | add | fabric | 0       |
|    add_ln57_fu_559_p2                                                                 |     |        | add_ln57   | add | fabric | 0       |
|    add_ln58_fu_605_p2                                                                 |     |        | add_ln58   | add | fabric | 0       |
|    empty_26_fu_693_p2                                                                 |     |        | empty_26   | add | fabric | 0       |
|    add_ln61_3_fu_747_p2                                                               |     |        | add_ln61_3 | add | fabric | 0       |
|    add_ln59_fu_773_p2                                                                 |     |        | add_ln59   | add | fabric | 0       |
|    add_ln58_3_fu_797_p2                                                               |     |        | add_ln58_3 | add | fabric | 0       |
|    add_ln57_3_fu_811_p2                                                               |     |        | add_ln57_3 | add | fabric | 0       |
|    add_ln55_3_fu_825_p2                                                               |     |        | add_ln55_3 | add | fabric | 0       |
+---------------------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+----------------------+--------------+-----------+------+------+--------+------------------+------+---------+------------------+
| Name                 | Usage        | Type      | BRAM | URAM | Pragma | Variable         | Impl | Latency | Bitwidth, Depth, |
|                      |              |           |      |      |        |                  |      |         | Banks            |
+----------------------+--------------+-----------+------+------+--------+------------------+------+---------+------------------+
| + convolution3_hls   |              |           | 38   | 0    |        |                  |      |         |                  |
|   CTRL_BUS_s_axi_U   | interface    | s_axilite |      |      |        |                  |      |         |                  |
|   control_s_axi_U    | interface    | s_axilite |      |      |        |                  |      |         |                  |
|   BIAS_m_axi_U       | interface    | m_axi     | 4    |      |        |                  |      |         |                  |
|   INPUT_r_m_axi_U    | interface    | m_axi     | 4    |      |        |                  |      |         |                  |
|   OUTPUT_r_m_axi_U   | interface    | m_axi     | 4    |      |        |                  |      |         |                  |
|   WEIGHTS_m_axi_U    | interface    | m_axi     | 4    |      |        |                  |      |         |                  |
|   local_input_U      | ram_1p array |           | 2    |      |        | local_input      | auto | 1       | 32, 196, 1       |
|   local_input_1_U    | ram_1p array |           | 2    |      |        | local_input_1    | auto | 1       | 32, 196, 1       |
|   local_input_2_U    | ram_1p array |           | 2    |      |        | local_input_2    | auto | 1       | 32, 196, 1       |
|   local_input_3_U    | ram_1p array |           | 2    |      |        | local_input_3    | auto | 1       | 32, 196, 1       |
|   local_input_4_U    | ram_1p array |           | 2    |      |        | local_input_4    | auto | 1       | 32, 196, 1       |
|   local_input_5_U    | ram_1p array |           | 2    |      |        | local_input_5    | auto | 1       | 32, 196, 1       |
|   local_weights_U    | ram_1p array |           | 2    |      |        | local_weights    | auto | 1       | 32, 150, 1       |
|   local_weights_1_U  | ram_1p array |           | 2    |      |        | local_weights_1  | auto | 1       | 32, 150, 1       |
|   local_weights_2_U  | ram_1p array |           | 2    |      |        | local_weights_2  | auto | 1       | 32, 150, 1       |
|   local_weights_3_U  | ram_1p array |           | 2    |      |        | local_weights_3  | auto | 1       | 32, 150, 1       |
|   local_weights_4_U  | ram_1p array |           | 2    |      |        | local_weights_4  | auto | 1       | 32, 150, 1       |
|   local_weights_5_U  | ram_1p array |           | 2    |      |        | local_weights_5  | auto | 1       | 32, 150, 1       |
|   local_weights_6_U  | ram_1p array |           | 2    |      |        | local_weights_6  | auto | 1       | 32, 150, 1       |
|   local_weights_7_U  | ram_1p array |           | 2    |      |        | local_weights_7  | auto | 1       | 32, 150, 1       |
|   local_weights_8_U  | ram_1p array |           | 2    |      |        | local_weights_8  | auto | 1       | 32, 150, 1       |
|   local_weights_9_U  | ram_1p array |           | 2    |      |        | local_weights_9  | auto | 1       | 32, 150, 1       |
|   local_weights_10_U | ram_1p array |           | 2    |      |        | local_weights_10 | auto | 1       | 32, 150, 1       |
|   local_weights_11_U | ram_1p array |           | 2    |      |        | local_weights_11 | auto | 1       | 32, 150, 1       |
|   local_weights_12_U | ram_1p array |           | 2    |      |        | local_weights_12 | auto | 1       | 32, 150, 1       |
|   local_weights_13_U | ram_1p array |           | 2    |      |        | local_weights_13 | auto | 1       | 32, 150, 1       |
|   local_weights_14_U | ram_1p array |           | 2    |      |        | local_weights_14 | auto | 1       | 32, 150, 1       |
|   local_weights_15_U | ram_1p array |           | 2    |      |        | local_weights_15 | auto | 1       | 32, 150, 1       |
|   local_bias_U       | ram_1p array |           |      |      |        | local_bias       | auto | 1       | 32, 16, 1        |
+----------------------+--------------+-----------+------+------+--------+------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Type            | Options                                                   | Location                                                                                                                |
+-----------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| interface       | s_axilite port=return bundle=CTRL_BUS                     | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:10 in convolution3_hls, return        |
| interface       | m_axi depth=4704 port=input offset=slave bundle=INPUT     | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:11 in convolution3_hls, input         |
| interface       | m_axi depth=9600 port=weights offset=slave bundle=WEIGHTS | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:12 in convolution3_hls, weights       |
| interface       | m_axi depth=16 port=bias offset=slave bundle=BIAS         | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:13 in convolution3_hls, bias          |
| interface       | m_axi depth=1600 port=output offset=slave bundle=OUTPUT   | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:14 in convolution3_hls, output        |
| array_partition | variable=local_input dim=1 complete                       | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:20 in convolution3_hls, local_input   |
| array_partition | variable=local_weights dim=1 complete                     | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:21 in convolution3_hls, local_weights |
| pipeline        | II=1                                                      | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:27 in convolution3_hls                |
| pipeline        | II=1                                                      | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:38 in convolution3_hls                |
| pipeline        | II=1                                                      | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:47 in convolution3_hls                |
| unroll          | factor=4                                                  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:53 in convolution3_hls                |
| pipeline        | II=1                                                      | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:60 in convolution3_hls                |
+-----------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


