/// Auto-generated bit field definitions for RTC
/// Device: ATSAMD21G18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samd21::atsamd21g18a::rtc {

using namespace alloy::hal::bitfields;

// ============================================================================
// RTC Bit Field Definitions
// ============================================================================

/// CTRL - MODE0 Control
namespace ctrl {
    /// Software Reset
    /// Position: 0, Width: 1
    /// Access: write-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Operating Mode
    /// Position: 2, Width: 2
    using MODE = BitField<2, 2>;
    constexpr uint32_t MODE_Pos = 2;
    constexpr uint32_t MODE_Msk = MODE::mask;
    /// Enumerated values for MODE
    namespace mode {
        constexpr uint32_t COUNT32 = 0;
        constexpr uint32_t COUNT16 = 1;
        constexpr uint32_t CLOCK = 2;
    }

    /// Clear on Match
    /// Position: 7, Width: 1
    using MATCHCLR = BitField<7, 1>;
    constexpr uint32_t MATCHCLR_Pos = 7;
    constexpr uint32_t MATCHCLR_Msk = MATCHCLR::mask;

    /// Prescaler
    /// Position: 8, Width: 4
    using PRESCALER = BitField<8, 4>;
    constexpr uint32_t PRESCALER_Pos = 8;
    constexpr uint32_t PRESCALER_Msk = PRESCALER::mask;
    /// Enumerated values for PRESCALER
    namespace prescaler {
        constexpr uint32_t DIV1 = 0;
        constexpr uint32_t DIV2 = 1;
        constexpr uint32_t DIV4 = 2;
        constexpr uint32_t DIV8 = 3;
        constexpr uint32_t DIV16 = 4;
        constexpr uint32_t DIV32 = 5;
        constexpr uint32_t DIV64 = 6;
        constexpr uint32_t DIV128 = 7;
        constexpr uint32_t DIV256 = 8;
        constexpr uint32_t DIV512 = 9;
        constexpr uint32_t DIV1024 = 10;
    }

}  // namespace ctrl

/// CTRL - MODE1 Control
namespace ctrl {
    /// Software Reset
    /// Position: 0, Width: 1
    /// Access: write-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Operating Mode
    /// Position: 2, Width: 2
    using MODE = BitField<2, 2>;
    constexpr uint32_t MODE_Pos = 2;
    constexpr uint32_t MODE_Msk = MODE::mask;
    /// Enumerated values for MODE
    namespace mode {
        constexpr uint32_t COUNT32 = 0;
        constexpr uint32_t COUNT16 = 1;
        constexpr uint32_t CLOCK = 2;
    }

    /// Prescaler
    /// Position: 8, Width: 4
    using PRESCALER = BitField<8, 4>;
    constexpr uint32_t PRESCALER_Pos = 8;
    constexpr uint32_t PRESCALER_Msk = PRESCALER::mask;
    /// Enumerated values for PRESCALER
    namespace prescaler {
        constexpr uint32_t DIV1 = 0;
        constexpr uint32_t DIV2 = 1;
        constexpr uint32_t DIV4 = 2;
        constexpr uint32_t DIV8 = 3;
        constexpr uint32_t DIV16 = 4;
        constexpr uint32_t DIV32 = 5;
        constexpr uint32_t DIV64 = 6;
        constexpr uint32_t DIV128 = 7;
        constexpr uint32_t DIV256 = 8;
        constexpr uint32_t DIV512 = 9;
        constexpr uint32_t DIV1024 = 10;
    }

}  // namespace ctrl

/// CTRL - MODE2 Control
namespace ctrl {
    /// Software Reset
    /// Position: 0, Width: 1
    /// Access: write-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Operating Mode
    /// Position: 2, Width: 2
    using MODE = BitField<2, 2>;
    constexpr uint32_t MODE_Pos = 2;
    constexpr uint32_t MODE_Msk = MODE::mask;
    /// Enumerated values for MODE
    namespace mode {
        constexpr uint32_t COUNT32 = 0;
        constexpr uint32_t COUNT16 = 1;
        constexpr uint32_t CLOCK = 2;
    }

    /// Clock Representation
    /// Position: 6, Width: 1
    using CLKREP = BitField<6, 1>;
    constexpr uint32_t CLKREP_Pos = 6;
    constexpr uint32_t CLKREP_Msk = CLKREP::mask;

    /// Clear on Match
    /// Position: 7, Width: 1
    using MATCHCLR = BitField<7, 1>;
    constexpr uint32_t MATCHCLR_Pos = 7;
    constexpr uint32_t MATCHCLR_Msk = MATCHCLR::mask;

    /// Prescaler
    /// Position: 8, Width: 4
    using PRESCALER = BitField<8, 4>;
    constexpr uint32_t PRESCALER_Pos = 8;
    constexpr uint32_t PRESCALER_Msk = PRESCALER::mask;
    /// Enumerated values for PRESCALER
    namespace prescaler {
        constexpr uint32_t DIV1 = 0;
        constexpr uint32_t DIV2 = 1;
        constexpr uint32_t DIV4 = 2;
        constexpr uint32_t DIV8 = 3;
        constexpr uint32_t DIV16 = 4;
        constexpr uint32_t DIV32 = 5;
        constexpr uint32_t DIV64 = 6;
        constexpr uint32_t DIV128 = 7;
        constexpr uint32_t DIV256 = 8;
        constexpr uint32_t DIV512 = 9;
        constexpr uint32_t DIV1024 = 10;
    }

}  // namespace ctrl

/// READREQ - Read Request
namespace readreq {
    /// Address
    /// Position: 0, Width: 6
    /// Access: read-only
    using ADDR = BitField<0, 6>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

    /// Read Continuously
    /// Position: 14, Width: 1
    using RCONT = BitField<14, 1>;
    constexpr uint32_t RCONT_Pos = 14;
    constexpr uint32_t RCONT_Msk = RCONT::mask;

    /// Read Request
    /// Position: 15, Width: 1
    /// Access: write-only
    using RREQ = BitField<15, 1>;
    constexpr uint32_t RREQ_Pos = 15;
    constexpr uint32_t RREQ_Msk = RREQ::mask;

}  // namespace readreq

/// READREQ - Read Request
namespace readreq {
    /// Address
    /// Position: 0, Width: 6
    /// Access: read-only
    using ADDR = BitField<0, 6>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

    /// Read Continuously
    /// Position: 14, Width: 1
    using RCONT = BitField<14, 1>;
    constexpr uint32_t RCONT_Pos = 14;
    constexpr uint32_t RCONT_Msk = RCONT::mask;

    /// Read Request
    /// Position: 15, Width: 1
    /// Access: write-only
    using RREQ = BitField<15, 1>;
    constexpr uint32_t RREQ_Pos = 15;
    constexpr uint32_t RREQ_Msk = RREQ::mask;

}  // namespace readreq

/// READREQ - Read Request
namespace readreq {
    /// Address
    /// Position: 0, Width: 6
    /// Access: read-only
    using ADDR = BitField<0, 6>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

    /// Read Continuously
    /// Position: 14, Width: 1
    using RCONT = BitField<14, 1>;
    constexpr uint32_t RCONT_Pos = 14;
    constexpr uint32_t RCONT_Msk = RCONT::mask;

    /// Read Request
    /// Position: 15, Width: 1
    /// Access: write-only
    using RREQ = BitField<15, 1>;
    constexpr uint32_t RREQ_Pos = 15;
    constexpr uint32_t RREQ_Msk = RREQ::mask;

}  // namespace readreq

/// EVCTRL - MODE0 Event Control
namespace evctrl {
    /// Periodic Interval 0 Event Output Enable
    /// Position: 0, Width: 1
    using PEREO0 = BitField<0, 1>;
    constexpr uint32_t PEREO0_Pos = 0;
    constexpr uint32_t PEREO0_Msk = PEREO0::mask;

    /// Periodic Interval 1 Event Output Enable
    /// Position: 1, Width: 1
    using PEREO1 = BitField<1, 1>;
    constexpr uint32_t PEREO1_Pos = 1;
    constexpr uint32_t PEREO1_Msk = PEREO1::mask;

    /// Periodic Interval 2 Event Output Enable
    /// Position: 2, Width: 1
    using PEREO2 = BitField<2, 1>;
    constexpr uint32_t PEREO2_Pos = 2;
    constexpr uint32_t PEREO2_Msk = PEREO2::mask;

    /// Periodic Interval 3 Event Output Enable
    /// Position: 3, Width: 1
    using PEREO3 = BitField<3, 1>;
    constexpr uint32_t PEREO3_Pos = 3;
    constexpr uint32_t PEREO3_Msk = PEREO3::mask;

    /// Periodic Interval 4 Event Output Enable
    /// Position: 4, Width: 1
    using PEREO4 = BitField<4, 1>;
    constexpr uint32_t PEREO4_Pos = 4;
    constexpr uint32_t PEREO4_Msk = PEREO4::mask;

    /// Periodic Interval 5 Event Output Enable
    /// Position: 5, Width: 1
    using PEREO5 = BitField<5, 1>;
    constexpr uint32_t PEREO5_Pos = 5;
    constexpr uint32_t PEREO5_Msk = PEREO5::mask;

    /// Periodic Interval 6 Event Output Enable
    /// Position: 6, Width: 1
    using PEREO6 = BitField<6, 1>;
    constexpr uint32_t PEREO6_Pos = 6;
    constexpr uint32_t PEREO6_Msk = PEREO6::mask;

    /// Periodic Interval 7 Event Output Enable
    /// Position: 7, Width: 1
    using PEREO7 = BitField<7, 1>;
    constexpr uint32_t PEREO7_Pos = 7;
    constexpr uint32_t PEREO7_Msk = PEREO7::mask;

    /// Compare 0 Event Output Enable
    /// Position: 8, Width: 1
    using CMPEO0 = BitField<8, 1>;
    constexpr uint32_t CMPEO0_Pos = 8;
    constexpr uint32_t CMPEO0_Msk = CMPEO0::mask;

    /// Overflow Event Output Enable
    /// Position: 15, Width: 1
    using OVFEO = BitField<15, 1>;
    constexpr uint32_t OVFEO_Pos = 15;
    constexpr uint32_t OVFEO_Msk = OVFEO::mask;

}  // namespace evctrl

/// EVCTRL - MODE1 Event Control
namespace evctrl {
    /// Periodic Interval 0 Event Output Enable
    /// Position: 0, Width: 1
    using PEREO0 = BitField<0, 1>;
    constexpr uint32_t PEREO0_Pos = 0;
    constexpr uint32_t PEREO0_Msk = PEREO0::mask;

    /// Periodic Interval 1 Event Output Enable
    /// Position: 1, Width: 1
    using PEREO1 = BitField<1, 1>;
    constexpr uint32_t PEREO1_Pos = 1;
    constexpr uint32_t PEREO1_Msk = PEREO1::mask;

    /// Periodic Interval 2 Event Output Enable
    /// Position: 2, Width: 1
    using PEREO2 = BitField<2, 1>;
    constexpr uint32_t PEREO2_Pos = 2;
    constexpr uint32_t PEREO2_Msk = PEREO2::mask;

    /// Periodic Interval 3 Event Output Enable
    /// Position: 3, Width: 1
    using PEREO3 = BitField<3, 1>;
    constexpr uint32_t PEREO3_Pos = 3;
    constexpr uint32_t PEREO3_Msk = PEREO3::mask;

    /// Periodic Interval 4 Event Output Enable
    /// Position: 4, Width: 1
    using PEREO4 = BitField<4, 1>;
    constexpr uint32_t PEREO4_Pos = 4;
    constexpr uint32_t PEREO4_Msk = PEREO4::mask;

    /// Periodic Interval 5 Event Output Enable
    /// Position: 5, Width: 1
    using PEREO5 = BitField<5, 1>;
    constexpr uint32_t PEREO5_Pos = 5;
    constexpr uint32_t PEREO5_Msk = PEREO5::mask;

    /// Periodic Interval 6 Event Output Enable
    /// Position: 6, Width: 1
    using PEREO6 = BitField<6, 1>;
    constexpr uint32_t PEREO6_Pos = 6;
    constexpr uint32_t PEREO6_Msk = PEREO6::mask;

    /// Periodic Interval 7 Event Output Enable
    /// Position: 7, Width: 1
    using PEREO7 = BitField<7, 1>;
    constexpr uint32_t PEREO7_Pos = 7;
    constexpr uint32_t PEREO7_Msk = PEREO7::mask;

    /// Compare 0 Event Output Enable
    /// Position: 8, Width: 1
    using CMPEO0 = BitField<8, 1>;
    constexpr uint32_t CMPEO0_Pos = 8;
    constexpr uint32_t CMPEO0_Msk = CMPEO0::mask;

    /// Compare 1 Event Output Enable
    /// Position: 9, Width: 1
    using CMPEO1 = BitField<9, 1>;
    constexpr uint32_t CMPEO1_Pos = 9;
    constexpr uint32_t CMPEO1_Msk = CMPEO1::mask;

    /// Overflow Event Output Enable
    /// Position: 15, Width: 1
    using OVFEO = BitField<15, 1>;
    constexpr uint32_t OVFEO_Pos = 15;
    constexpr uint32_t OVFEO_Msk = OVFEO::mask;

}  // namespace evctrl

/// EVCTRL - MODE2 Event Control
namespace evctrl {
    /// Periodic Interval 0 Event Output Enable
    /// Position: 0, Width: 1
    using PEREO0 = BitField<0, 1>;
    constexpr uint32_t PEREO0_Pos = 0;
    constexpr uint32_t PEREO0_Msk = PEREO0::mask;

    /// Periodic Interval 1 Event Output Enable
    /// Position: 1, Width: 1
    using PEREO1 = BitField<1, 1>;
    constexpr uint32_t PEREO1_Pos = 1;
    constexpr uint32_t PEREO1_Msk = PEREO1::mask;

    /// Periodic Interval 2 Event Output Enable
    /// Position: 2, Width: 1
    using PEREO2 = BitField<2, 1>;
    constexpr uint32_t PEREO2_Pos = 2;
    constexpr uint32_t PEREO2_Msk = PEREO2::mask;

    /// Periodic Interval 3 Event Output Enable
    /// Position: 3, Width: 1
    using PEREO3 = BitField<3, 1>;
    constexpr uint32_t PEREO3_Pos = 3;
    constexpr uint32_t PEREO3_Msk = PEREO3::mask;

    /// Periodic Interval 4 Event Output Enable
    /// Position: 4, Width: 1
    using PEREO4 = BitField<4, 1>;
    constexpr uint32_t PEREO4_Pos = 4;
    constexpr uint32_t PEREO4_Msk = PEREO4::mask;

    /// Periodic Interval 5 Event Output Enable
    /// Position: 5, Width: 1
    using PEREO5 = BitField<5, 1>;
    constexpr uint32_t PEREO5_Pos = 5;
    constexpr uint32_t PEREO5_Msk = PEREO5::mask;

    /// Periodic Interval 6 Event Output Enable
    /// Position: 6, Width: 1
    using PEREO6 = BitField<6, 1>;
    constexpr uint32_t PEREO6_Pos = 6;
    constexpr uint32_t PEREO6_Msk = PEREO6::mask;

    /// Periodic Interval 7 Event Output Enable
    /// Position: 7, Width: 1
    using PEREO7 = BitField<7, 1>;
    constexpr uint32_t PEREO7_Pos = 7;
    constexpr uint32_t PEREO7_Msk = PEREO7::mask;

    /// Alarm 0 Event Output Enable
    /// Position: 8, Width: 1
    using ALARMEO0 = BitField<8, 1>;
    constexpr uint32_t ALARMEO0_Pos = 8;
    constexpr uint32_t ALARMEO0_Msk = ALARMEO0::mask;

    /// Overflow Event Output Enable
    /// Position: 15, Width: 1
    using OVFEO = BitField<15, 1>;
    constexpr uint32_t OVFEO_Pos = 15;
    constexpr uint32_t OVFEO_Msk = OVFEO::mask;

}  // namespace evctrl

/// INTENCLR - MODE0 Interrupt Enable Clear
namespace intenclr {
    /// Compare 0 Interrupt Enable
    /// Position: 0, Width: 1
    using CMP0 = BitField<0, 1>;
    constexpr uint32_t CMP0_Pos = 0;
    constexpr uint32_t CMP0_Msk = CMP0::mask;

    /// Synchronization Ready Interrupt Enable
    /// Position: 6, Width: 1
    using SYNCRDY = BitField<6, 1>;
    constexpr uint32_t SYNCRDY_Pos = 6;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Overflow Interrupt Enable
    /// Position: 7, Width: 1
    using OVF = BitField<7, 1>;
    constexpr uint32_t OVF_Pos = 7;
    constexpr uint32_t OVF_Msk = OVF::mask;

}  // namespace intenclr

/// INTENCLR - MODE1 Interrupt Enable Clear
namespace intenclr {
    /// Compare 0 Interrupt Enable
    /// Position: 0, Width: 1
    using CMP0 = BitField<0, 1>;
    constexpr uint32_t CMP0_Pos = 0;
    constexpr uint32_t CMP0_Msk = CMP0::mask;

    /// Compare 1 Interrupt Enable
    /// Position: 1, Width: 1
    using CMP1 = BitField<1, 1>;
    constexpr uint32_t CMP1_Pos = 1;
    constexpr uint32_t CMP1_Msk = CMP1::mask;

    /// Synchronization Ready Interrupt Enable
    /// Position: 6, Width: 1
    using SYNCRDY = BitField<6, 1>;
    constexpr uint32_t SYNCRDY_Pos = 6;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Overflow Interrupt Enable
    /// Position: 7, Width: 1
    using OVF = BitField<7, 1>;
    constexpr uint32_t OVF_Pos = 7;
    constexpr uint32_t OVF_Msk = OVF::mask;

}  // namespace intenclr

/// INTENCLR - MODE2 Interrupt Enable Clear
namespace intenclr {
    /// Alarm 0 Interrupt Enable
    /// Position: 0, Width: 1
    using ALARM0 = BitField<0, 1>;
    constexpr uint32_t ALARM0_Pos = 0;
    constexpr uint32_t ALARM0_Msk = ALARM0::mask;

    /// Synchronization Ready Interrupt Enable
    /// Position: 6, Width: 1
    using SYNCRDY = BitField<6, 1>;
    constexpr uint32_t SYNCRDY_Pos = 6;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Overflow Interrupt Enable
    /// Position: 7, Width: 1
    using OVF = BitField<7, 1>;
    constexpr uint32_t OVF_Pos = 7;
    constexpr uint32_t OVF_Msk = OVF::mask;

}  // namespace intenclr

/// INTENSET - MODE0 Interrupt Enable Set
namespace intenset {
    /// Compare 0 Interrupt Enable
    /// Position: 0, Width: 1
    using CMP0 = BitField<0, 1>;
    constexpr uint32_t CMP0_Pos = 0;
    constexpr uint32_t CMP0_Msk = CMP0::mask;

    /// Synchronization Ready Interrupt Enable
    /// Position: 6, Width: 1
    using SYNCRDY = BitField<6, 1>;
    constexpr uint32_t SYNCRDY_Pos = 6;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Overflow Interrupt Enable
    /// Position: 7, Width: 1
    using OVF = BitField<7, 1>;
    constexpr uint32_t OVF_Pos = 7;
    constexpr uint32_t OVF_Msk = OVF::mask;

}  // namespace intenset

/// INTENSET - MODE1 Interrupt Enable Set
namespace intenset {
    /// Compare 0 Interrupt Enable
    /// Position: 0, Width: 1
    using CMP0 = BitField<0, 1>;
    constexpr uint32_t CMP0_Pos = 0;
    constexpr uint32_t CMP0_Msk = CMP0::mask;

    /// Compare 1 Interrupt Enable
    /// Position: 1, Width: 1
    using CMP1 = BitField<1, 1>;
    constexpr uint32_t CMP1_Pos = 1;
    constexpr uint32_t CMP1_Msk = CMP1::mask;

    /// Synchronization Ready Interrupt Enable
    /// Position: 6, Width: 1
    using SYNCRDY = BitField<6, 1>;
    constexpr uint32_t SYNCRDY_Pos = 6;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Overflow Interrupt Enable
    /// Position: 7, Width: 1
    using OVF = BitField<7, 1>;
    constexpr uint32_t OVF_Pos = 7;
    constexpr uint32_t OVF_Msk = OVF::mask;

}  // namespace intenset

/// INTENSET - MODE2 Interrupt Enable Set
namespace intenset {
    /// Alarm 0 Interrupt Enable
    /// Position: 0, Width: 1
    using ALARM0 = BitField<0, 1>;
    constexpr uint32_t ALARM0_Pos = 0;
    constexpr uint32_t ALARM0_Msk = ALARM0::mask;

    /// Synchronization Ready Interrupt Enable
    /// Position: 6, Width: 1
    using SYNCRDY = BitField<6, 1>;
    constexpr uint32_t SYNCRDY_Pos = 6;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Overflow Interrupt Enable
    /// Position: 7, Width: 1
    using OVF = BitField<7, 1>;
    constexpr uint32_t OVF_Pos = 7;
    constexpr uint32_t OVF_Msk = OVF::mask;

}  // namespace intenset

/// INTFLAG - MODE0 Interrupt Flag Status and Clear
namespace intflag {
    /// Compare 0
    /// Position: 0, Width: 1
    using CMP0 = BitField<0, 1>;
    constexpr uint32_t CMP0_Pos = 0;
    constexpr uint32_t CMP0_Msk = CMP0::mask;

    /// Synchronization Ready
    /// Position: 6, Width: 1
    using SYNCRDY = BitField<6, 1>;
    constexpr uint32_t SYNCRDY_Pos = 6;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Overflow
    /// Position: 7, Width: 1
    using OVF = BitField<7, 1>;
    constexpr uint32_t OVF_Pos = 7;
    constexpr uint32_t OVF_Msk = OVF::mask;

}  // namespace intflag

/// INTFLAG - MODE1 Interrupt Flag Status and Clear
namespace intflag {
    /// Compare 0
    /// Position: 0, Width: 1
    using CMP0 = BitField<0, 1>;
    constexpr uint32_t CMP0_Pos = 0;
    constexpr uint32_t CMP0_Msk = CMP0::mask;

    /// Compare 1
    /// Position: 1, Width: 1
    using CMP1 = BitField<1, 1>;
    constexpr uint32_t CMP1_Pos = 1;
    constexpr uint32_t CMP1_Msk = CMP1::mask;

    /// Synchronization Ready
    /// Position: 6, Width: 1
    using SYNCRDY = BitField<6, 1>;
    constexpr uint32_t SYNCRDY_Pos = 6;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Overflow
    /// Position: 7, Width: 1
    using OVF = BitField<7, 1>;
    constexpr uint32_t OVF_Pos = 7;
    constexpr uint32_t OVF_Msk = OVF::mask;

}  // namespace intflag

/// INTFLAG - MODE2 Interrupt Flag Status and Clear
namespace intflag {
    /// Alarm 0
    /// Position: 0, Width: 1
    using ALARM0 = BitField<0, 1>;
    constexpr uint32_t ALARM0_Pos = 0;
    constexpr uint32_t ALARM0_Msk = ALARM0::mask;

    /// Synchronization Ready
    /// Position: 6, Width: 1
    using SYNCRDY = BitField<6, 1>;
    constexpr uint32_t SYNCRDY_Pos = 6;
    constexpr uint32_t SYNCRDY_Msk = SYNCRDY::mask;

    /// Overflow
    /// Position: 7, Width: 1
    using OVF = BitField<7, 1>;
    constexpr uint32_t OVF_Pos = 7;
    constexpr uint32_t OVF_Msk = OVF::mask;

}  // namespace intflag

/// STATUS - Status
namespace status {
    /// Synchronization Busy
    /// Position: 7, Width: 1
    /// Access: read-only
    using SYNCBUSY = BitField<7, 1>;
    constexpr uint32_t SYNCBUSY_Pos = 7;
    constexpr uint32_t SYNCBUSY_Msk = SYNCBUSY::mask;

}  // namespace status

/// STATUS - Status
namespace status {
    /// Synchronization Busy
    /// Position: 7, Width: 1
    /// Access: read-only
    using SYNCBUSY = BitField<7, 1>;
    constexpr uint32_t SYNCBUSY_Pos = 7;
    constexpr uint32_t SYNCBUSY_Msk = SYNCBUSY::mask;

}  // namespace status

/// STATUS - Status
namespace status {
    /// Synchronization Busy
    /// Position: 7, Width: 1
    /// Access: read-only
    using SYNCBUSY = BitField<7, 1>;
    constexpr uint32_t SYNCBUSY_Pos = 7;
    constexpr uint32_t SYNCBUSY_Msk = SYNCBUSY::mask;

}  // namespace status

/// DBGCTRL - Debug Control
namespace dbgctrl {
    /// Run During Debug
    /// Position: 0, Width: 1
    using DBGRUN = BitField<0, 1>;
    constexpr uint32_t DBGRUN_Pos = 0;
    constexpr uint32_t DBGRUN_Msk = DBGRUN::mask;

}  // namespace dbgctrl

/// DBGCTRL - Debug Control
namespace dbgctrl {
    /// Run During Debug
    /// Position: 0, Width: 1
    using DBGRUN = BitField<0, 1>;
    constexpr uint32_t DBGRUN_Pos = 0;
    constexpr uint32_t DBGRUN_Msk = DBGRUN::mask;

}  // namespace dbgctrl

/// DBGCTRL - Debug Control
namespace dbgctrl {
    /// Run During Debug
    /// Position: 0, Width: 1
    using DBGRUN = BitField<0, 1>;
    constexpr uint32_t DBGRUN_Pos = 0;
    constexpr uint32_t DBGRUN_Msk = DBGRUN::mask;

}  // namespace dbgctrl

/// FREQCORR - Frequency Correction
namespace freqcorr {
    /// Correction Value
    /// Position: 0, Width: 7
    using VALUE = BitField<0, 7>;
    constexpr uint32_t VALUE_Pos = 0;
    constexpr uint32_t VALUE_Msk = VALUE::mask;

    /// Correction Sign
    /// Position: 7, Width: 1
    using SIGN = BitField<7, 1>;
    constexpr uint32_t SIGN_Pos = 7;
    constexpr uint32_t SIGN_Msk = SIGN::mask;

}  // namespace freqcorr

/// FREQCORR - Frequency Correction
namespace freqcorr {
    /// Correction Value
    /// Position: 0, Width: 7
    using VALUE = BitField<0, 7>;
    constexpr uint32_t VALUE_Pos = 0;
    constexpr uint32_t VALUE_Msk = VALUE::mask;

    /// Correction Sign
    /// Position: 7, Width: 1
    using SIGN = BitField<7, 1>;
    constexpr uint32_t SIGN_Pos = 7;
    constexpr uint32_t SIGN_Msk = SIGN::mask;

}  // namespace freqcorr

/// FREQCORR - Frequency Correction
namespace freqcorr {
    /// Correction Value
    /// Position: 0, Width: 7
    using VALUE = BitField<0, 7>;
    constexpr uint32_t VALUE_Pos = 0;
    constexpr uint32_t VALUE_Msk = VALUE::mask;

    /// Correction Sign
    /// Position: 7, Width: 1
    using SIGN = BitField<7, 1>;
    constexpr uint32_t SIGN_Pos = 7;
    constexpr uint32_t SIGN_Msk = SIGN::mask;

}  // namespace freqcorr

/// COUNT - MODE0 Counter Value
namespace count {
    /// Counter Value
    /// Position: 0, Width: 32
    using COUNT = BitField<0, 32>;
    constexpr uint32_t COUNT_Pos = 0;
    constexpr uint32_t COUNT_Msk = COUNT::mask;

}  // namespace count

/// COUNT - MODE1 Counter Value
namespace count {
    /// Counter Value
    /// Position: 0, Width: 16
    using COUNT = BitField<0, 16>;
    constexpr uint32_t COUNT_Pos = 0;
    constexpr uint32_t COUNT_Msk = COUNT::mask;

}  // namespace count

/// CLOCK - MODE2 Clock Value
namespace clock {
    /// Second
    /// Position: 0, Width: 6
    using SECOND = BitField<0, 6>;
    constexpr uint32_t SECOND_Pos = 0;
    constexpr uint32_t SECOND_Msk = SECOND::mask;

    /// Minute
    /// Position: 6, Width: 6
    using MINUTE = BitField<6, 6>;
    constexpr uint32_t MINUTE_Pos = 6;
    constexpr uint32_t MINUTE_Msk = MINUTE::mask;

    /// Hour
    /// Position: 12, Width: 5
    using HOUR = BitField<12, 5>;
    constexpr uint32_t HOUR_Pos = 12;
    constexpr uint32_t HOUR_Msk = HOUR::mask;
    /// Enumerated values for HOUR
    namespace hour {
        constexpr uint32_t AM = 0;
        constexpr uint32_t PM = 16;
    }

    /// Day
    /// Position: 17, Width: 5
    using DAY = BitField<17, 5>;
    constexpr uint32_t DAY_Pos = 17;
    constexpr uint32_t DAY_Msk = DAY::mask;

    /// Month
    /// Position: 22, Width: 4
    using MONTH = BitField<22, 4>;
    constexpr uint32_t MONTH_Pos = 22;
    constexpr uint32_t MONTH_Msk = MONTH::mask;

    /// Year
    /// Position: 26, Width: 6
    using YEAR = BitField<26, 6>;
    constexpr uint32_t YEAR_Pos = 26;
    constexpr uint32_t YEAR_Msk = YEAR::mask;

}  // namespace clock

/// PER - MODE1 Counter Period
namespace per {
    /// Counter Period
    /// Position: 0, Width: 16
    using PER = BitField<0, 16>;
    constexpr uint32_t PER_Pos = 0;
    constexpr uint32_t PER_Msk = PER::mask;

}  // namespace per

/// COMP%s - MODE0 Compare n Value
namespace comp%s {
    /// Compare Value
    /// Position: 0, Width: 32
    using COMP = BitField<0, 32>;
    constexpr uint32_t COMP_Pos = 0;
    constexpr uint32_t COMP_Msk = COMP::mask;

}  // namespace comp%s

/// COMP[2] - MODE1 Compare n Value
namespace comp {
    /// Compare Value
    /// Position: 0, Width: 16
    using COMP = BitField<0, 16>;
    constexpr uint32_t COMP_Pos = 0;
    constexpr uint32_t COMP_Msk = COMP::mask;

}  // namespace comp

/// ALARM%s - MODE2 Alarm n Value
namespace alarm%s {
    /// Second
    /// Position: 0, Width: 6
    using SECOND = BitField<0, 6>;
    constexpr uint32_t SECOND_Pos = 0;
    constexpr uint32_t SECOND_Msk = SECOND::mask;

    /// Minute
    /// Position: 6, Width: 6
    using MINUTE = BitField<6, 6>;
    constexpr uint32_t MINUTE_Pos = 6;
    constexpr uint32_t MINUTE_Msk = MINUTE::mask;

    /// Hour
    /// Position: 12, Width: 5
    using HOUR = BitField<12, 5>;
    constexpr uint32_t HOUR_Pos = 12;
    constexpr uint32_t HOUR_Msk = HOUR::mask;
    /// Enumerated values for HOUR
    namespace hour {
        constexpr uint32_t AM = 0;
        constexpr uint32_t PM = 16;
    }

    /// Day
    /// Position: 17, Width: 5
    using DAY = BitField<17, 5>;
    constexpr uint32_t DAY_Pos = 17;
    constexpr uint32_t DAY_Msk = DAY::mask;

    /// Month
    /// Position: 22, Width: 4
    using MONTH = BitField<22, 4>;
    constexpr uint32_t MONTH_Pos = 22;
    constexpr uint32_t MONTH_Msk = MONTH::mask;

    /// Year
    /// Position: 26, Width: 6
    using YEAR = BitField<26, 6>;
    constexpr uint32_t YEAR_Pos = 26;
    constexpr uint32_t YEAR_Msk = YEAR::mask;

}  // namespace alarm%s

/// MASK%s - MODE2 Alarm n Mask
namespace mask%s {
    /// Alarm Mask Selection
    /// Position: 0, Width: 3
    using SEL = BitField<0, 3>;
    constexpr uint32_t SEL_Pos = 0;
    constexpr uint32_t SEL_Msk = SEL::mask;
    /// Enumerated values for SEL
    namespace sel {
        constexpr uint32_t OFF = 0;
        constexpr uint32_t SS = 1;
        constexpr uint32_t MMSS = 2;
        constexpr uint32_t HHMMSS = 3;
        constexpr uint32_t DDHHMMSS = 4;
        constexpr uint32_t MMDDHHMMSS = 5;
        constexpr uint32_t YYMMDDHHMMSS = 6;
    }

}  // namespace mask%s

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a::rtc
