# Verilog_mybegining
I am going to bigin risc-v on HDL. 
using : WSL2 VScode
