{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605723457522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605723457528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 13:17:37 2020 " "Processing started: Wed Nov 18 13:17:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605723457528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605723457528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_addtree_Nov18 -c mejia_addtree_Nov18 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_addtree_Nov18 -c mejia_addtree_Nov18" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605723457528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605723457814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605723457814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_add_nov18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_add_nov18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-BHV " "Found design unit 1: add-BHV" {  } { { "mejia_add_Nov18.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_add_Nov18.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605723466318 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "mejia_add_Nov18.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_add_Nov18.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605723466318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605723466318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_addpipe_nov18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_addpipe_nov18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_pipe-STR " "Found design unit 1: add_pipe-STR" {  } { { "mejia_addpipe_Nov18.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_addpipe_Nov18.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605723466319 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_pipe " "Found entity 1: add_pipe" {  } { { "mejia_addpipe_Nov18.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_addpipe_Nov18.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605723466319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605723466319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register_nov18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register_nov18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-BHV " "Found design unit 1: reg-BHV" {  } { { "mejia_register_Nov18.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_register_Nov18.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605723466319 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "mejia_register_Nov18.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_register_Nov18.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605723466319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605723466319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_addtree_nov18.vhd 4 1 " "Found 4 design units, including 1 entities, in source file mejia_addtree_nov18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_tree-STR1 " "Found design unit 1: add_tree-STR1" {  } { { "mejia_addtree_Nov18.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_addtree_Nov18.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605723466321 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add_tree-STR2 " "Found design unit 2: add_tree-STR2" {  } { { "mejia_addtree_Nov18.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_addtree_Nov18.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605723466321 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 add_tree-STR3 " "Found design unit 3: add_tree-STR3" {  } { { "mejia_addtree_Nov18.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_addtree_Nov18.vhd" 246 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605723466321 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_tree " "Found entity 1: add_tree" {  } { { "mejia_addtree_Nov18.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_addtree_Nov18.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605723466321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605723466321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_top_nov18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_top_nov18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_top_Nov18-STR " "Found design unit 1: mejia_top_Nov18-STR" {  } { { "mejia_top_Nov18.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_top_Nov18.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605723466322 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_top_Nov18 " "Found entity 1: mejia_top_Nov18" {  } { { "mejia_top_Nov18.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_top_Nov18.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605723466322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605723466322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_top_Nov18 " "Elaborating entity \"mejia_top_Nov18\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605723466344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "add_tree add_tree:U_ADD_TREE A:str1 " "Elaborating entity \"add_tree\" using architecture \"A:str1\" for hierarchy \"add_tree:U_ADD_TREE\"" {  } { { "mejia_top_Nov18.vhd" "U_ADD_TREE" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_top_Nov18.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605723466470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add_tree:U_ADD_TREE\|add:U_ADD1 " "Elaborating entity \"add\" for hierarchy \"add_tree:U_ADD_TREE\|add:U_ADD1\"" {  } { { "mejia_addtree_Nov18.vhd" "U_ADD1" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_addtree_Nov18.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605723466507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg add_tree:U_ADD_TREE\|reg:U_ADD1_REG " "Elaborating entity \"reg\" for hierarchy \"add_tree:U_ADD_TREE\|reg:U_ADD1_REG\"" {  } { { "mejia_addtree_Nov18.vhd" "U_ADD1_REG" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_addtree_Nov18.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605723466536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg add_tree:U_ADD_TREE\|reg:U_VALID_REG1 " "Elaborating entity \"reg\" for hierarchy \"add_tree:U_ADD_TREE\|reg:U_VALID_REG1\"" {  } { { "mejia_addtree_Nov18.vhd" "U_VALID_REG1" { Text "D:/Documents/Quartus Projects/Assignment 6/4 - Adder Tree/mejia_addtree_Nov18.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605723466548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605723467072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605723467389 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605723467389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605723467455 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605723467455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605723467455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605723467455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605723467484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 13:17:47 2020 " "Processing ended: Wed Nov 18 13:17:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605723467484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605723467484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605723467484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605723467484 ""}
