Compiling (synthesis checkpoint) kernel/IP: u96v2_sbc_base_lzw_fpga_1_0
Log file: /mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_lzw_fpga_1_0_synth_1/runme.log
