// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition"

// DATE "09/07/2017 22:05:10"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module film_scanner (
	clk_100M,
	led_pwm,
	adc_cs,
	adc_sclk,
	adc_sdo,
	dac_sclk,
	dac_sdin,
	dac_sync,
	ccd_p1,
	ccd_p2,
	ccd_sh,
	ccd_rs,
	ccd_cp,
	mtr_nen,
	mtr_step,
	mtr_nrst,
	mtr_slp,
	mtr_decay,
	mtr_dir,
	mtr_m,
	mtr_nhome,
	mtr_nflt,
	ft_bus,
	ft_clk,
	ft_txe,
	ft_rxf,
	ft_ac8,
	ft_ac9,
	ft_wr,
	ft_rd,
	ft_siwu,
	ft_pwrsav,
	ft_nrst,
	led);
input 	clk_100M;
output 	led_pwm;
output 	adc_cs;
output 	adc_sclk;
input 	adc_sdo;
output 	dac_sclk;
output 	dac_sdin;
output 	dac_sync;
output 	ccd_p1;
output 	ccd_p2;
output 	ccd_sh;
output 	ccd_rs;
output 	ccd_cp;
output 	mtr_nen;
output 	mtr_step;
output 	mtr_nrst;
output 	mtr_slp;
output 	mtr_decay;
output 	mtr_dir;
output 	[2:0] mtr_m;
input 	mtr_nhome;
input 	mtr_nflt;
output 	[7:0] ft_bus;
input 	ft_clk;
input 	ft_txe;
input 	ft_rxf;
input 	ft_ac8;
input 	ft_ac9;
output 	ft_wr;
output 	ft_rd;
output 	ft_siwu;
output 	ft_pwrsav;
output 	ft_nrst;
output 	[3:0] led;

// Design Ports Information
// led_pwm	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// adc_cs	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// adc_sclk	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// adc_sdo	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// dac_sclk	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dac_sdin	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dac_sync	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ccd_p1	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ccd_p2	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ccd_sh	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ccd_rs	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ccd_cp	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_nen	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_step	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_nrst	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_slp	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_decay	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_dir	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_m[0]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_m[1]	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_m[2]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// mtr_nhome	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// mtr_nflt	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ft_clk	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ft_txe	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ft_rxf	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ft_ac8	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ft_ac9	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ft_wr	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_rd	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_siwu	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_pwrsav	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_nrst	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// led[0]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// led[1]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// led[2]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// led[3]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[0]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[1]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[2]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[3]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[4]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[5]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[6]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ft_bus[7]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// clk_100M	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("film_scanner_v.sdo");
// synopsys translate_on

wire \adc_sdo~input_o ;
wire \mtr_nhome~input_o ;
wire \mtr_nflt~input_o ;
wire \ft_clk~input_o ;
wire \ft_txe~input_o ;
wire \ft_rxf~input_o ;
wire \ft_ac8~input_o ;
wire \ft_ac9~input_o ;
wire \ft_bus[0]~input_o ;
wire \ft_bus[1]~input_o ;
wire \ft_bus[2]~input_o ;
wire \ft_bus[3]~input_o ;
wire \ft_bus[4]~input_o ;
wire \ft_bus[5]~input_o ;
wire \ft_bus[6]~input_o ;
wire \ft_bus[7]~input_o ;
wire \ft_bus[0]~output_o ;
wire \ft_bus[1]~output_o ;
wire \ft_bus[2]~output_o ;
wire \ft_bus[3]~output_o ;
wire \ft_bus[4]~output_o ;
wire \ft_bus[5]~output_o ;
wire \ft_bus[6]~output_o ;
wire \ft_bus[7]~output_o ;
wire \led_pwm~output_o ;
wire \adc_cs~output_o ;
wire \adc_sclk~output_o ;
wire \dac_sclk~output_o ;
wire \dac_sdin~output_o ;
wire \dac_sync~output_o ;
wire \ccd_p1~output_o ;
wire \ccd_p2~output_o ;
wire \ccd_sh~output_o ;
wire \ccd_rs~output_o ;
wire \ccd_cp~output_o ;
wire \mtr_nen~output_o ;
wire \mtr_step~output_o ;
wire \mtr_nrst~output_o ;
wire \mtr_slp~output_o ;
wire \mtr_decay~output_o ;
wire \mtr_dir~output_o ;
wire \mtr_m[0]~output_o ;
wire \mtr_m[1]~output_o ;
wire \mtr_m[2]~output_o ;
wire \ft_wr~output_o ;
wire \ft_rd~output_o ;
wire \ft_siwu~output_o ;
wire \ft_pwrsav~output_o ;
wire \ft_nrst~output_o ;
wire \led[0]~output_o ;
wire \led[1]~output_o ;
wire \led[2]~output_o ;
wire \led[3]~output_o ;
wire \clk_100M~input_o ;
wire \clk_100M~inputclkctrl_outclk ;
wire \dac0|Add0~0_combout ;
wire \dac0|clk_2MHz_cntr~2_combout ;
wire \dac0|Add0~1 ;
wire \dac0|Add0~2_combout ;
wire \dac0|Add0~3 ;
wire \dac0|Add0~4_combout ;
wire \dac0|Add0~5 ;
wire \dac0|Add0~6_combout ;
wire \dac0|clk_2MHz_cntr~1_combout ;
wire \dac0|Equal0~0_combout ;
wire \dac0|Add0~7 ;
wire \dac0|Add0~8_combout ;
wire \dac0|clk_2MHz_cntr~0_combout ;
wire \dac0|clk_2MHz~0_combout ;
wire \dac0|clk_2MHz~feeder_combout ;
wire \dac0|clk_2MHz~q ;
wire \dac0|clk_2MHz~clkctrl_outclk ;
wire \dac0|this_gain[0]~feeder_combout ;
wire \dac0|Selector2~0_combout ;
wire \dac0|sdata~5_combout ;
wire \dac0|bit_cntr[0]~5_combout ;
wire \dac0|bit_cntr[0]~6 ;
wire \dac0|bit_cntr[1]~7_combout ;
wire \dac0|bit_cntr[1]~14_combout ;
wire \dac0|bit_cntr[1]~8 ;
wire \dac0|bit_cntr[2]~9_combout ;
wire \dac0|bit_cntr[1]~13_combout ;
wire \dac0|bit_cntr[2]~10 ;
wire \dac0|bit_cntr[3]~11_combout ;
wire \dac0|bit_cntr[3]~12 ;
wire \dac0|bit_cntr[4]~15_combout ;
wire \dac0|Equal3~0_combout ;
wire \dac0|Equal3~1_combout ;
wire \dac0|Selector3~0_combout ;
wire \dac0|Selector3~1_combout ;
wire \dac0|Selector4~0_combout ;
wire \dac0|Selector4~1_combout ;
wire \dac0|dac_offset[0]~0_combout ;
wire \dac0|Equal1~0_combout ;
wire \dac0|dac_offset[0]~1_combout ;
wire \dac0|dac_offset[0]~2_combout ;
wire \dac0|Selector0~0_combout ;
wire \dac0|this_prev_offset[0]~0_combout ;
wire \dac0|Selector5~0_combout ;
wire \dac0|Selector5~2_combout ;
wire \dac0|Selector5~3_combout ;
wire \dac0|Selector5~1_combout ;
wire \dac0|Selector5~4_combout ;
wire \dac0|Selector1~1_combout ;
wire \dac0|Selector1~0_combout ;
wire \dac0|sclk~0_combout ;
wire \dac0|sclk~q ;
wire \dac0|Selector6~0_combout ;
wire \dac0|sdata~4_combout ;
wire \dac0|sdata~6_combout ;
wire \dac0|sdata~7_combout ;
wire \dac0|sdata~9_combout ;
wire \dac0|dac_offset[18]~3_combout ;
wire \dac0|Selector6~6_combout ;
wire \dac0|Selector6~1_combout ;
wire \dac0|Selector6~2_combout ;
wire \dac0|Selector6~5_combout ;
wire \dac0|Selector6~3_combout ;
wire \dac0|Selector6~4_combout ;
wire \dac0|Selector6~7_combout ;
wire \dac0|sdata~8_combout ;
wire \dac0|sdata~q ;
wire \dac0|sync~2_combout ;
wire \dac0|sync~3_combout ;
wire \dac0|sync~5_combout ;
wire \dac0|sync~4_combout ;
wire \dac0|sync~q ;
wire \step0|Add0~0_combout ;
wire \step0|mtr_cntr~0_combout ;
wire \step0|Add0~1 ;
wire \step0|Add0~2_combout ;
wire \step0|Add0~3 ;
wire \step0|Add0~4_combout ;
wire \step0|Add0~5 ;
wire \step0|Add0~6_combout ;
wire \step0|Add0~7 ;
wire \step0|Add0~8_combout ;
wire \step0|mtr_cntr~6_combout ;
wire \step0|Add0~9 ;
wire \step0|Add0~10_combout ;
wire \step0|Add0~11 ;
wire \step0|Add0~12_combout ;
wire \step0|mtr_cntr~5_combout ;
wire \step0|Add0~13 ;
wire \step0|Add0~14_combout ;
wire \step0|mtr_cntr~4_combout ;
wire \step0|Add0~15 ;
wire \step0|Add0~16_combout ;
wire \step0|mtr_cntr~3_combout ;
wire \step0|Add0~17 ;
wire \step0|Add0~18_combout ;
wire \step0|mtr_cntr~2_combout ;
wire \step0|Add0~19 ;
wire \step0|Add0~20_combout ;
wire \step0|mtr_cntr~1_combout ;
wire \step0|Add0~21 ;
wire \step0|Add0~22_combout ;
wire \step0|Add0~23 ;
wire \step0|Add0~24_combout ;
wire \step0|Add0~25 ;
wire \step0|Add0~26_combout ;
wire \step0|Add0~27 ;
wire \step0|Add0~28_combout ;
wire \step0|Add0~29 ;
wire \step0|Add0~30_combout ;
wire \step0|Equal0~1_combout ;
wire \step0|Equal0~3_combout ;
wire \step0|Add0~31 ;
wire \step0|Add0~32_combout ;
wire \step0|Add0~33 ;
wire \step0|Add0~34_combout ;
wire \step0|Add0~35 ;
wire \step0|Add0~36_combout ;
wire \step0|Equal0~0_combout ;
wire \step0|Equal0~2_combout ;
wire \step0|Equal0~4_combout ;
wire \step0|Equal0~5_combout ;
wire \step0|mtr_step~0_combout ;
wire \step0|mtr_step~q ;
wire [4:0] \dac0|bit_cntr ;
wire [7:0] \dac0|dac_state ;
wire [23:0] \dac0|dac_offset ;
wire [15:0] \dac0|this_prev_offset ;
wire [15:0] \dac0|this_gain ;
wire [4:0] \dac0|clk_2MHz_cntr ;
wire [18:0] \step0|mtr_cntr ;


// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \ft_bus[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ft_bus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ft_bus[0]~output .bus_hold = "false";
defparam \ft_bus[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \ft_bus[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ft_bus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ft_bus[1]~output .bus_hold = "false";
defparam \ft_bus[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \ft_bus[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ft_bus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ft_bus[2]~output .bus_hold = "false";
defparam \ft_bus[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \ft_bus[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ft_bus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ft_bus[3]~output .bus_hold = "false";
defparam \ft_bus[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \ft_bus[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ft_bus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ft_bus[4]~output .bus_hold = "false";
defparam \ft_bus[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \ft_bus[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ft_bus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ft_bus[5]~output .bus_hold = "false";
defparam \ft_bus[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \ft_bus[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ft_bus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ft_bus[6]~output .bus_hold = "false";
defparam \ft_bus[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \ft_bus[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ft_bus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ft_bus[7]~output .bus_hold = "false";
defparam \ft_bus[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \led_pwm~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_pwm~output_o ),
	.obar());
// synopsys translate_off
defparam \led_pwm~output .bus_hold = "false";
defparam \led_pwm~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \adc_cs~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adc_cs~output_o ),
	.obar());
// synopsys translate_off
defparam \adc_cs~output .bus_hold = "false";
defparam \adc_cs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \adc_sclk~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\adc_sclk~output_o ),
	.obar());
// synopsys translate_off
defparam \adc_sclk~output .bus_hold = "false";
defparam \adc_sclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \dac_sclk~output (
	.i(\dac0|sclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dac_sclk~output_o ),
	.obar());
// synopsys translate_off
defparam \dac_sclk~output .bus_hold = "false";
defparam \dac_sclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \dac_sdin~output (
	.i(\dac0|sdata~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dac_sdin~output_o ),
	.obar());
// synopsys translate_off
defparam \dac_sdin~output .bus_hold = "false";
defparam \dac_sdin~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \dac_sync~output (
	.i(\dac0|sync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dac_sync~output_o ),
	.obar());
// synopsys translate_off
defparam \dac_sync~output .bus_hold = "false";
defparam \dac_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \ccd_p1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ccd_p1~output_o ),
	.obar());
// synopsys translate_off
defparam \ccd_p1~output .bus_hold = "false";
defparam \ccd_p1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ccd_p2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ccd_p2~output_o ),
	.obar());
// synopsys translate_off
defparam \ccd_p2~output .bus_hold = "false";
defparam \ccd_p2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \ccd_sh~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ccd_sh~output_o ),
	.obar());
// synopsys translate_off
defparam \ccd_sh~output .bus_hold = "false";
defparam \ccd_sh~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ccd_rs~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ccd_rs~output_o ),
	.obar());
// synopsys translate_off
defparam \ccd_rs~output .bus_hold = "false";
defparam \ccd_rs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ccd_cp~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ccd_cp~output_o ),
	.obar());
// synopsys translate_off
defparam \ccd_cp~output .bus_hold = "false";
defparam \ccd_cp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \mtr_nen~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mtr_nen~output_o ),
	.obar());
// synopsys translate_off
defparam \mtr_nen~output .bus_hold = "false";
defparam \mtr_nen~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \mtr_step~output (
	.i(\step0|mtr_step~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mtr_step~output_o ),
	.obar());
// synopsys translate_off
defparam \mtr_step~output .bus_hold = "false";
defparam \mtr_step~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \mtr_nrst~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mtr_nrst~output_o ),
	.obar());
// synopsys translate_off
defparam \mtr_nrst~output .bus_hold = "false";
defparam \mtr_nrst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \mtr_slp~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mtr_slp~output_o ),
	.obar());
// synopsys translate_off
defparam \mtr_slp~output .bus_hold = "false";
defparam \mtr_slp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \mtr_decay~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mtr_decay~output_o ),
	.obar());
// synopsys translate_off
defparam \mtr_decay~output .bus_hold = "false";
defparam \mtr_decay~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \mtr_dir~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mtr_dir~output_o ),
	.obar());
// synopsys translate_off
defparam \mtr_dir~output .bus_hold = "false";
defparam \mtr_dir~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \mtr_m[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mtr_m[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mtr_m[0]~output .bus_hold = "false";
defparam \mtr_m[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \mtr_m[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mtr_m[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mtr_m[1]~output .bus_hold = "false";
defparam \mtr_m[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \mtr_m[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mtr_m[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mtr_m[2]~output .bus_hold = "false";
defparam \mtr_m[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \ft_wr~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ft_wr~output_o ),
	.obar());
// synopsys translate_off
defparam \ft_wr~output .bus_hold = "false";
defparam \ft_wr~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \ft_rd~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ft_rd~output_o ),
	.obar());
// synopsys translate_off
defparam \ft_rd~output .bus_hold = "false";
defparam \ft_rd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \ft_siwu~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ft_siwu~output_o ),
	.obar());
// synopsys translate_off
defparam \ft_siwu~output .bus_hold = "false";
defparam \ft_siwu~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \ft_pwrsav~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ft_pwrsav~output_o ),
	.obar());
// synopsys translate_off
defparam \ft_pwrsav~output .bus_hold = "false";
defparam \ft_pwrsav~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \ft_nrst~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ft_nrst~output_o ),
	.obar());
// synopsys translate_off
defparam \ft_nrst~output .bus_hold = "false";
defparam \ft_nrst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \led[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \led[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \led[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \led[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk_100M~input (
	.i(clk_100M),
	.ibar(gnd),
	.o(\clk_100M~input_o ));
// synopsys translate_off
defparam \clk_100M~input .bus_hold = "false";
defparam \clk_100M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk_100M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_100M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_100M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_100M~inputclkctrl .clock_type = "global clock";
defparam \clk_100M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N0
cycloneive_lcell_comb \dac0|Add0~0 (
// Equation(s):
// \dac0|Add0~0_combout  = \dac0|clk_2MHz_cntr [0] $ (VCC)
// \dac0|Add0~1  = CARRY(\dac0|clk_2MHz_cntr [0])

	.dataa(gnd),
	.datab(\dac0|clk_2MHz_cntr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dac0|Add0~0_combout ),
	.cout(\dac0|Add0~1 ));
// synopsys translate_off
defparam \dac0|Add0~0 .lut_mask = 16'h33CC;
defparam \dac0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N16
cycloneive_lcell_comb \dac0|clk_2MHz_cntr~2 (
// Equation(s):
// \dac0|clk_2MHz_cntr~2_combout  = (\dac0|Add0~0_combout  & ((!\dac0|Equal0~0_combout ) # (!\dac0|clk_2MHz_cntr [4])))

	.dataa(gnd),
	.datab(\dac0|clk_2MHz_cntr [4]),
	.datac(\dac0|Equal0~0_combout ),
	.datad(\dac0|Add0~0_combout ),
	.cin(gnd),
	.combout(\dac0|clk_2MHz_cntr~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr~2 .lut_mask = 16'h3F00;
defparam \dac0|clk_2MHz_cntr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N17
dffeas \dac0|clk_2MHz_cntr[0] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\dac0|clk_2MHz_cntr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|clk_2MHz_cntr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr[0] .is_wysiwyg = "true";
defparam \dac0|clk_2MHz_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N2
cycloneive_lcell_comb \dac0|Add0~2 (
// Equation(s):
// \dac0|Add0~2_combout  = (\dac0|clk_2MHz_cntr [1] & (!\dac0|Add0~1 )) # (!\dac0|clk_2MHz_cntr [1] & ((\dac0|Add0~1 ) # (GND)))
// \dac0|Add0~3  = CARRY((!\dac0|Add0~1 ) # (!\dac0|clk_2MHz_cntr [1]))

	.dataa(gnd),
	.datab(\dac0|clk_2MHz_cntr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac0|Add0~1 ),
	.combout(\dac0|Add0~2_combout ),
	.cout(\dac0|Add0~3 ));
// synopsys translate_off
defparam \dac0|Add0~2 .lut_mask = 16'h3C3F;
defparam \dac0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N3
dffeas \dac0|clk_2MHz_cntr[1] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\dac0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|clk_2MHz_cntr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr[1] .is_wysiwyg = "true";
defparam \dac0|clk_2MHz_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N4
cycloneive_lcell_comb \dac0|Add0~4 (
// Equation(s):
// \dac0|Add0~4_combout  = (\dac0|clk_2MHz_cntr [2] & (\dac0|Add0~3  $ (GND))) # (!\dac0|clk_2MHz_cntr [2] & (!\dac0|Add0~3  & VCC))
// \dac0|Add0~5  = CARRY((\dac0|clk_2MHz_cntr [2] & !\dac0|Add0~3 ))

	.dataa(gnd),
	.datab(\dac0|clk_2MHz_cntr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac0|Add0~3 ),
	.combout(\dac0|Add0~4_combout ),
	.cout(\dac0|Add0~5 ));
// synopsys translate_off
defparam \dac0|Add0~4 .lut_mask = 16'hC30C;
defparam \dac0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N5
dffeas \dac0|clk_2MHz_cntr[2] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\dac0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|clk_2MHz_cntr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr[2] .is_wysiwyg = "true";
defparam \dac0|clk_2MHz_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N6
cycloneive_lcell_comb \dac0|Add0~6 (
// Equation(s):
// \dac0|Add0~6_combout  = (\dac0|clk_2MHz_cntr [3] & (!\dac0|Add0~5 )) # (!\dac0|clk_2MHz_cntr [3] & ((\dac0|Add0~5 ) # (GND)))
// \dac0|Add0~7  = CARRY((!\dac0|Add0~5 ) # (!\dac0|clk_2MHz_cntr [3]))

	.dataa(\dac0|clk_2MHz_cntr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac0|Add0~5 ),
	.combout(\dac0|Add0~6_combout ),
	.cout(\dac0|Add0~7 ));
// synopsys translate_off
defparam \dac0|Add0~6 .lut_mask = 16'h5A5F;
defparam \dac0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N30
cycloneive_lcell_comb \dac0|clk_2MHz_cntr~1 (
// Equation(s):
// \dac0|clk_2MHz_cntr~1_combout  = (\dac0|Add0~6_combout  & ((!\dac0|Equal0~0_combout ) # (!\dac0|clk_2MHz_cntr [4])))

	.dataa(gnd),
	.datab(\dac0|clk_2MHz_cntr [4]),
	.datac(\dac0|Equal0~0_combout ),
	.datad(\dac0|Add0~6_combout ),
	.cin(gnd),
	.combout(\dac0|clk_2MHz_cntr~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr~1 .lut_mask = 16'h3F00;
defparam \dac0|clk_2MHz_cntr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N31
dffeas \dac0|clk_2MHz_cntr[3] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\dac0|clk_2MHz_cntr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|clk_2MHz_cntr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr[3] .is_wysiwyg = "true";
defparam \dac0|clk_2MHz_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N28
cycloneive_lcell_comb \dac0|Equal0~0 (
// Equation(s):
// \dac0|Equal0~0_combout  = (\dac0|clk_2MHz_cntr [3] & (!\dac0|clk_2MHz_cntr [1] & (!\dac0|clk_2MHz_cntr [2] & !\dac0|clk_2MHz_cntr [0])))

	.dataa(\dac0|clk_2MHz_cntr [3]),
	.datab(\dac0|clk_2MHz_cntr [1]),
	.datac(\dac0|clk_2MHz_cntr [2]),
	.datad(\dac0|clk_2MHz_cntr [0]),
	.cin(gnd),
	.combout(\dac0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Equal0~0 .lut_mask = 16'h0002;
defparam \dac0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N8
cycloneive_lcell_comb \dac0|Add0~8 (
// Equation(s):
// \dac0|Add0~8_combout  = \dac0|Add0~7  $ (!\dac0|clk_2MHz_cntr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dac0|clk_2MHz_cntr [4]),
	.cin(\dac0|Add0~7 ),
	.combout(\dac0|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Add0~8 .lut_mask = 16'hF00F;
defparam \dac0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N20
cycloneive_lcell_comb \dac0|clk_2MHz_cntr~0 (
// Equation(s):
// \dac0|clk_2MHz_cntr~0_combout  = (\dac0|Add0~8_combout  & ((!\dac0|clk_2MHz_cntr [4]) # (!\dac0|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\dac0|Equal0~0_combout ),
	.datac(\dac0|clk_2MHz_cntr [4]),
	.datad(\dac0|Add0~8_combout ),
	.cin(gnd),
	.combout(\dac0|clk_2MHz_cntr~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr~0 .lut_mask = 16'h3F00;
defparam \dac0|clk_2MHz_cntr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N21
dffeas \dac0|clk_2MHz_cntr[4] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\dac0|clk_2MHz_cntr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|clk_2MHz_cntr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|clk_2MHz_cntr[4] .is_wysiwyg = "true";
defparam \dac0|clk_2MHz_cntr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N14
cycloneive_lcell_comb \dac0|clk_2MHz~0 (
// Equation(s):
// \dac0|clk_2MHz~0_combout  = \dac0|clk_2MHz~q  $ (((\dac0|clk_2MHz_cntr [4] & \dac0|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\dac0|clk_2MHz_cntr [4]),
	.datac(\dac0|clk_2MHz~q ),
	.datad(\dac0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\dac0|clk_2MHz~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|clk_2MHz~0 .lut_mask = 16'h3CF0;
defparam \dac0|clk_2MHz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N26
cycloneive_lcell_comb \dac0|clk_2MHz~feeder (
// Equation(s):
// \dac0|clk_2MHz~feeder_combout  = \dac0|clk_2MHz~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac0|clk_2MHz~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|clk_2MHz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|clk_2MHz~feeder .lut_mask = 16'hF0F0;
defparam \dac0|clk_2MHz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N27
dffeas \dac0|clk_2MHz (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\dac0|clk_2MHz~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|clk_2MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|clk_2MHz .is_wysiwyg = "true";
defparam \dac0|clk_2MHz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \dac0|clk_2MHz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\dac0|clk_2MHz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\dac0|clk_2MHz~clkctrl_outclk ));
// synopsys translate_off
defparam \dac0|clk_2MHz~clkctrl .clock_type = "global clock";
defparam \dac0|clk_2MHz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \dac0|this_gain[0]~feeder (
// Equation(s):
// \dac0|this_gain[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|this_gain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_gain[0]~feeder .lut_mask = 16'hFFFF;
defparam \dac0|this_gain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N5
dffeas \dac0|this_gain[0] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_gain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_gain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_gain[0] .is_wysiwyg = "true";
defparam \dac0|this_gain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \dac0|Selector2~0 (
// Equation(s):
// \dac0|Selector2~0_combout  = (\dac0|dac_state [2] & ((\dac0|dac_state [3]) # ((\dac0|dac_state [1] & !\dac0|dac_state [0])))) # (!\dac0|dac_state [2] & (((\dac0|dac_state [3] & !\dac0|dac_state [0]))))

	.dataa(\dac0|dac_state [1]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|dac_state [3]),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector2~0 .lut_mask = 16'hC0F8;
defparam \dac0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \dac0|dac_state[3] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_state[3] .is_wysiwyg = "true";
defparam \dac0|dac_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \dac0|sdata~5 (
// Equation(s):
// \dac0|sdata~5_combout  = (!\dac0|dac_state [3] & \dac0|dac_state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac0|dac_state [3]),
	.datad(\dac0|dac_state [1]),
	.cin(gnd),
	.combout(\dac0|sdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sdata~5 .lut_mask = 16'h0F00;
defparam \dac0|sdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \dac0|bit_cntr[0]~5 (
// Equation(s):
// \dac0|bit_cntr[0]~5_combout  = \dac0|bit_cntr [0] $ (VCC)
// \dac0|bit_cntr[0]~6  = CARRY(\dac0|bit_cntr [0])

	.dataa(\dac0|bit_cntr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dac0|bit_cntr[0]~5_combout ),
	.cout(\dac0|bit_cntr[0]~6 ));
// synopsys translate_off
defparam \dac0|bit_cntr[0]~5 .lut_mask = 16'h55AA;
defparam \dac0|bit_cntr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \dac0|bit_cntr[1]~7 (
// Equation(s):
// \dac0|bit_cntr[1]~7_combout  = (\dac0|bit_cntr [1] & (!\dac0|bit_cntr[0]~6 )) # (!\dac0|bit_cntr [1] & ((\dac0|bit_cntr[0]~6 ) # (GND)))
// \dac0|bit_cntr[1]~8  = CARRY((!\dac0|bit_cntr[0]~6 ) # (!\dac0|bit_cntr [1]))

	.dataa(gnd),
	.datab(\dac0|bit_cntr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac0|bit_cntr[0]~6 ),
	.combout(\dac0|bit_cntr[1]~7_combout ),
	.cout(\dac0|bit_cntr[1]~8 ));
// synopsys translate_off
defparam \dac0|bit_cntr[1]~7 .lut_mask = 16'h3C3F;
defparam \dac0|bit_cntr[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \dac0|bit_cntr[1]~14 (
// Equation(s):
// \dac0|bit_cntr[1]~14_combout  = (!\dac0|dac_state [3] & ((\dac0|dac_state [0] & (!\dac0|dac_state [2] & \dac0|dac_state [1])) # (!\dac0|dac_state [0] & (\dac0|dac_state [2] $ (!\dac0|dac_state [1])))))

	.dataa(\dac0|dac_state [0]),
	.datab(\dac0|dac_state [3]),
	.datac(\dac0|dac_state [2]),
	.datad(\dac0|dac_state [1]),
	.cin(gnd),
	.combout(\dac0|bit_cntr[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|bit_cntr[1]~14 .lut_mask = 16'h1201;
defparam \dac0|bit_cntr[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \dac0|bit_cntr[1] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|bit_cntr[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac0|bit_cntr[1]~13_combout ),
	.sload(gnd),
	.ena(\dac0|bit_cntr[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|bit_cntr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|bit_cntr[1] .is_wysiwyg = "true";
defparam \dac0|bit_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \dac0|bit_cntr[2]~9 (
// Equation(s):
// \dac0|bit_cntr[2]~9_combout  = (\dac0|bit_cntr [2] & (\dac0|bit_cntr[1]~8  $ (GND))) # (!\dac0|bit_cntr [2] & (!\dac0|bit_cntr[1]~8  & VCC))
// \dac0|bit_cntr[2]~10  = CARRY((\dac0|bit_cntr [2] & !\dac0|bit_cntr[1]~8 ))

	.dataa(gnd),
	.datab(\dac0|bit_cntr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac0|bit_cntr[1]~8 ),
	.combout(\dac0|bit_cntr[2]~9_combout ),
	.cout(\dac0|bit_cntr[2]~10 ));
// synopsys translate_off
defparam \dac0|bit_cntr[2]~9 .lut_mask = 16'hC30C;
defparam \dac0|bit_cntr[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \dac0|bit_cntr[2] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|bit_cntr[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac0|bit_cntr[1]~13_combout ),
	.sload(gnd),
	.ena(\dac0|bit_cntr[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|bit_cntr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|bit_cntr[2] .is_wysiwyg = "true";
defparam \dac0|bit_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \dac0|bit_cntr[1]~13 (
// Equation(s):
// \dac0|bit_cntr[1]~13_combout  = (\dac0|dac_state [2] & (\dac0|bit_cntr [2] & (!\dac0|Equal3~0_combout ))) # (!\dac0|dac_state [2] & (((\dac0|bit_cntr [2] & !\dac0|Equal3~0_combout )) # (!\dac0|dac_state [1])))

	.dataa(\dac0|dac_state [2]),
	.datab(\dac0|bit_cntr [2]),
	.datac(\dac0|Equal3~0_combout ),
	.datad(\dac0|dac_state [1]),
	.cin(gnd),
	.combout(\dac0|bit_cntr[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|bit_cntr[1]~13 .lut_mask = 16'h0C5D;
defparam \dac0|bit_cntr[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \dac0|bit_cntr[0] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|bit_cntr[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac0|bit_cntr[1]~13_combout ),
	.sload(gnd),
	.ena(\dac0|bit_cntr[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|bit_cntr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|bit_cntr[0] .is_wysiwyg = "true";
defparam \dac0|bit_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_lcell_comb \dac0|bit_cntr[3]~11 (
// Equation(s):
// \dac0|bit_cntr[3]~11_combout  = (\dac0|bit_cntr [3] & (!\dac0|bit_cntr[2]~10 )) # (!\dac0|bit_cntr [3] & ((\dac0|bit_cntr[2]~10 ) # (GND)))
// \dac0|bit_cntr[3]~12  = CARRY((!\dac0|bit_cntr[2]~10 ) # (!\dac0|bit_cntr [3]))

	.dataa(\dac0|bit_cntr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dac0|bit_cntr[2]~10 ),
	.combout(\dac0|bit_cntr[3]~11_combout ),
	.cout(\dac0|bit_cntr[3]~12 ));
// synopsys translate_off
defparam \dac0|bit_cntr[3]~11 .lut_mask = 16'h5A5F;
defparam \dac0|bit_cntr[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \dac0|bit_cntr[3] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|bit_cntr[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac0|bit_cntr[1]~13_combout ),
	.sload(gnd),
	.ena(\dac0|bit_cntr[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|bit_cntr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|bit_cntr[3] .is_wysiwyg = "true";
defparam \dac0|bit_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \dac0|bit_cntr[4]~15 (
// Equation(s):
// \dac0|bit_cntr[4]~15_combout  = \dac0|bit_cntr [4] $ (!\dac0|bit_cntr[3]~12 )

	.dataa(gnd),
	.datab(\dac0|bit_cntr [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\dac0|bit_cntr[3]~12 ),
	.combout(\dac0|bit_cntr[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|bit_cntr[4]~15 .lut_mask = 16'hC3C3;
defparam \dac0|bit_cntr[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \dac0|bit_cntr[4] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|bit_cntr[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dac0|bit_cntr[1]~13_combout ),
	.sload(gnd),
	.ena(\dac0|bit_cntr[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|bit_cntr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|bit_cntr[4] .is_wysiwyg = "true";
defparam \dac0|bit_cntr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \dac0|Equal3~0 (
// Equation(s):
// \dac0|Equal3~0_combout  = (((\dac0|bit_cntr [3]) # (!\dac0|bit_cntr [4])) # (!\dac0|bit_cntr [1])) # (!\dac0|bit_cntr [0])

	.dataa(\dac0|bit_cntr [0]),
	.datab(\dac0|bit_cntr [1]),
	.datac(\dac0|bit_cntr [4]),
	.datad(\dac0|bit_cntr [3]),
	.cin(gnd),
	.combout(\dac0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Equal3~0 .lut_mask = 16'hFF7F;
defparam \dac0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \dac0|Equal3~1 (
// Equation(s):
// \dac0|Equal3~1_combout  = (\dac0|Equal3~0_combout ) # (!\dac0|bit_cntr [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac0|Equal3~0_combout ),
	.datad(\dac0|bit_cntr [2]),
	.cin(gnd),
	.combout(\dac0|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Equal3~1 .lut_mask = 16'hF0FF;
defparam \dac0|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \dac0|Selector3~0 (
// Equation(s):
// \dac0|Selector3~0_combout  = (\dac0|dac_state [0] & ((\dac0|dac_state [1] & (!\dac0|dac_state [3] & !\dac0|Equal3~1_combout )) # (!\dac0|dac_state [1] & (\dac0|dac_state [3]))))

	.dataa(\dac0|dac_state [1]),
	.datab(\dac0|dac_state [0]),
	.datac(\dac0|dac_state [3]),
	.datad(\dac0|Equal3~1_combout ),
	.cin(gnd),
	.combout(\dac0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector3~0 .lut_mask = 16'h4048;
defparam \dac0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \dac0|Selector3~1 (
// Equation(s):
// \dac0|Selector3~1_combout  = (\dac0|Selector3~0_combout ) # ((\dac0|dac_state [2] & ((\dac0|dac_state [0]) # (!\dac0|sdata~5_combout ))))

	.dataa(\dac0|dac_state [0]),
	.datab(\dac0|sdata~5_combout ),
	.datac(\dac0|dac_state [2]),
	.datad(\dac0|Selector3~0_combout ),
	.cin(gnd),
	.combout(\dac0|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector3~1 .lut_mask = 16'hFFB0;
defparam \dac0|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N9
dffeas \dac0|dac_state[2] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_state[2] .is_wysiwyg = "true";
defparam \dac0|dac_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \dac0|Selector4~0 (
// Equation(s):
// \dac0|Selector4~0_combout  = (\dac0|dac_state [2] & (\dac0|dac_state [1] $ (((!\dac0|dac_state [3] & !\dac0|dac_state [0]))))) # (!\dac0|dac_state [2] & (((!\dac0|dac_state [1] & \dac0|dac_state [3])) # (!\dac0|dac_state [0])))

	.dataa(\dac0|dac_state [1]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|dac_state [3]),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector4~0 .lut_mask = 16'h98B7;
defparam \dac0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \dac0|Selector4~1 (
// Equation(s):
// \dac0|Selector4~1_combout  = (\dac0|Selector4~0_combout ) # ((!\dac0|dac_state [2] & (\dac0|sdata~5_combout  & \dac0|Equal3~1_combout )))

	.dataa(\dac0|dac_state [2]),
	.datab(\dac0|sdata~5_combout ),
	.datac(\dac0|Selector4~0_combout ),
	.datad(\dac0|Equal3~1_combout ),
	.cin(gnd),
	.combout(\dac0|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector4~1 .lut_mask = 16'hF4F0;
defparam \dac0|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N3
dffeas \dac0|dac_state[1] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_state[1] .is_wysiwyg = "true";
defparam \dac0|dac_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \dac0|dac_offset[0]~0 (
// Equation(s):
// \dac0|dac_offset[0]~0_combout  = (!\dac0|dac_state [1] & (!\dac0|dac_state [2] & !\dac0|dac_state [3]))

	.dataa(\dac0|dac_state [1]),
	.datab(gnd),
	.datac(\dac0|dac_state [2]),
	.datad(\dac0|dac_state [3]),
	.cin(gnd),
	.combout(\dac0|dac_offset[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|dac_offset[0]~0 .lut_mask = 16'h0005;
defparam \dac0|dac_offset[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \dac0|Equal1~0 (
// Equation(s):
// \dac0|Equal1~0_combout  = \dac0|this_gain [0] $ (\dac0|this_prev_offset [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac0|this_gain [0]),
	.datad(\dac0|this_prev_offset [0]),
	.cin(gnd),
	.combout(\dac0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Equal1~0 .lut_mask = 16'h0FF0;
defparam \dac0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \dac0|dac_offset[0]~1 (
// Equation(s):
// \dac0|dac_offset[0]~1_combout  = (\dac0|dac_offset [0] & (((\dac0|dac_state [0] & !\dac0|Equal1~0_combout )) # (!\dac0|dac_offset[0]~0_combout )))

	.dataa(\dac0|dac_state [0]),
	.datab(\dac0|dac_offset [0]),
	.datac(\dac0|Equal1~0_combout ),
	.datad(\dac0|dac_offset[0]~0_combout ),
	.cin(gnd),
	.combout(\dac0|dac_offset[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|dac_offset[0]~1 .lut_mask = 16'h08CC;
defparam \dac0|dac_offset[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \dac0|dac_offset[0]~2 (
// Equation(s):
// \dac0|dac_offset[0]~2_combout  = (\dac0|dac_offset[0]~1_combout ) # ((!\dac0|dac_state [0] & (\dac0|dac_offset[0]~0_combout  & \dac0|this_gain [0])))

	.dataa(\dac0|dac_state [0]),
	.datab(\dac0|dac_offset[0]~0_combout ),
	.datac(\dac0|this_gain [0]),
	.datad(\dac0|dac_offset[0]~1_combout ),
	.cin(gnd),
	.combout(\dac0|dac_offset[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|dac_offset[0]~2 .lut_mask = 16'hFF40;
defparam \dac0|dac_offset[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \dac0|dac_offset[0] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|dac_offset[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[0] .is_wysiwyg = "true";
defparam \dac0|dac_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneive_lcell_comb \dac0|Selector0~0 (
// Equation(s):
// \dac0|Selector0~0_combout  = (\dac0|dac_state [0] & (!\dac0|dac_state [2] & (\dac0|dac_state [1] & \dac0|dac_state [3])))

	.dataa(\dac0|dac_state [0]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|dac_state [1]),
	.datad(\dac0|dac_state [3]),
	.cin(gnd),
	.combout(\dac0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector0~0 .lut_mask = 16'h2000;
defparam \dac0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \dac0|this_prev_offset[0]~0 (
// Equation(s):
// \dac0|this_prev_offset[0]~0_combout  = (\dac0|Selector0~0_combout  & (\dac0|dac_offset [0])) # (!\dac0|Selector0~0_combout  & ((\dac0|this_prev_offset [0])))

	.dataa(\dac0|dac_offset [0]),
	.datab(gnd),
	.datac(\dac0|this_prev_offset [0]),
	.datad(\dac0|Selector0~0_combout ),
	.cin(gnd),
	.combout(\dac0|this_prev_offset[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|this_prev_offset[0]~0 .lut_mask = 16'hAAF0;
defparam \dac0|this_prev_offset[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N19
dffeas \dac0|this_prev_offset[0] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|this_prev_offset[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|this_prev_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|this_prev_offset[0] .is_wysiwyg = "true";
defparam \dac0|this_prev_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \dac0|Selector5~0 (
// Equation(s):
// \dac0|Selector5~0_combout  = \dac0|this_gain [0] $ (\dac0|this_prev_offset [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dac0|this_gain [0]),
	.datad(\dac0|this_prev_offset [0]),
	.cin(gnd),
	.combout(\dac0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector5~0 .lut_mask = 16'h0FF0;
defparam \dac0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \dac0|Selector5~2 (
// Equation(s):
// \dac0|Selector5~2_combout  = (\dac0|dac_state [0] & (!\dac0|dac_state [2] & ((\dac0|dac_state [1]) # (!\dac0|dac_state [3])))) # (!\dac0|dac_state [0] & (\dac0|dac_state [1] & (!\dac0|dac_state [3] & \dac0|dac_state [2])))

	.dataa(\dac0|dac_state [1]),
	.datab(\dac0|dac_state [0]),
	.datac(\dac0|dac_state [3]),
	.datad(\dac0|dac_state [2]),
	.cin(gnd),
	.combout(\dac0|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector5~2 .lut_mask = 16'h028C;
defparam \dac0|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cycloneive_lcell_comb \dac0|Selector5~3 (
// Equation(s):
// \dac0|Selector5~3_combout  = (\dac0|dac_state [0] & ((\dac0|dac_state [3] & ((!\dac0|dac_state [2]))) # (!\dac0|dac_state [3] & ((\dac0|dac_state [1]) # (\dac0|dac_state [2]))))) # (!\dac0|dac_state [0] & ((\dac0|dac_state [1] & ((\dac0|dac_state [3]) # 
// (\dac0|dac_state [2]))) # (!\dac0|dac_state [1] & (\dac0|dac_state [3] & \dac0|dac_state [2]))))

	.dataa(\dac0|dac_state [1]),
	.datab(\dac0|dac_state [0]),
	.datac(\dac0|dac_state [3]),
	.datad(\dac0|dac_state [2]),
	.cin(gnd),
	.combout(\dac0|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector5~3 .lut_mask = 16'h3EE8;
defparam \dac0|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \dac0|Selector5~1 (
// Equation(s):
// \dac0|Selector5~1_combout  = (\dac0|dac_state [2] & (\dac0|bit_cntr [2] & (!\dac0|Equal3~0_combout ))) # (!\dac0|dac_state [2] & (\dac0|sdata~5_combout  & ((\dac0|Equal3~0_combout ) # (!\dac0|bit_cntr [2]))))

	.dataa(\dac0|dac_state [2]),
	.datab(\dac0|bit_cntr [2]),
	.datac(\dac0|Equal3~0_combout ),
	.datad(\dac0|sdata~5_combout ),
	.cin(gnd),
	.combout(\dac0|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector5~1 .lut_mask = 16'h5908;
defparam \dac0|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \dac0|Selector5~4 (
// Equation(s):
// \dac0|Selector5~4_combout  = (\dac0|Selector5~2_combout  & (!\dac0|Selector5~1_combout  & ((\dac0|Selector5~3_combout ) # (!\dac0|Selector5~0_combout )))) # (!\dac0|Selector5~2_combout  & (((!\dac0|Selector5~3_combout ))))

	.dataa(\dac0|Selector5~0_combout ),
	.datab(\dac0|Selector5~2_combout ),
	.datac(\dac0|Selector5~3_combout ),
	.datad(\dac0|Selector5~1_combout ),
	.cin(gnd),
	.combout(\dac0|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector5~4 .lut_mask = 16'h03C7;
defparam \dac0|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \dac0|dac_state[0] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|Selector5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_state[0] .is_wysiwyg = "true";
defparam \dac0|dac_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneive_lcell_comb \dac0|Selector1~1 (
// Equation(s):
// \dac0|Selector1~1_combout  = (\dac0|dac_state [0] & (\dac0|dac_state [2] $ (((!\dac0|dac_state [1] & !\dac0|dac_state [3]))))) # (!\dac0|dac_state [0] & (\dac0|dac_state [3] & ((\dac0|dac_state [2]) # (\dac0|dac_state [1]))))

	.dataa(\dac0|dac_state [0]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|dac_state [1]),
	.datad(\dac0|dac_state [3]),
	.cin(gnd),
	.combout(\dac0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector1~1 .lut_mask = 16'hDC82;
defparam \dac0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \dac0|Selector1~0 (
// Equation(s):
// \dac0|Selector1~0_combout  = (\dac0|dac_state [0] & (\dac0|dac_state [1] & (!\dac0|dac_state [2]))) # (!\dac0|dac_state [0] & (!\dac0|dac_state [3] & ((\dac0|dac_state [2]) # (!\dac0|dac_state [1]))))

	.dataa(\dac0|dac_state [1]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|dac_state [3]),
	.datad(\dac0|dac_state [0]),
	.cin(gnd),
	.combout(\dac0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector1~0 .lut_mask = 16'h220D;
defparam \dac0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \dac0|sclk~0 (
// Equation(s):
// \dac0|sclk~0_combout  = (\dac0|Selector1~1_combout  & ((\dac0|sclk~q ))) # (!\dac0|Selector1~1_combout  & (\dac0|Selector1~0_combout ))

	.dataa(\dac0|Selector1~1_combout ),
	.datab(\dac0|Selector1~0_combout ),
	.datac(\dac0|sclk~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dac0|sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sclk~0 .lut_mask = 16'hE4E4;
defparam \dac0|sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N25
dffeas \dac0|sclk (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|sclk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|sclk .is_wysiwyg = "true";
defparam \dac0|sclk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \dac0|Selector6~0 (
// Equation(s):
// \dac0|Selector6~0_combout  = (\dac0|dac_state [3]) # ((\dac0|dac_state [0] $ (!\dac0|dac_state [2])) # (!\dac0|dac_state [1]))

	.dataa(\dac0|dac_state [0]),
	.datab(\dac0|dac_state [3]),
	.datac(\dac0|dac_state [2]),
	.datad(\dac0|dac_state [1]),
	.cin(gnd),
	.combout(\dac0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector6~0 .lut_mask = 16'hEDFF;
defparam \dac0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \dac0|sdata~4 (
// Equation(s):
// \dac0|sdata~4_combout  = (\dac0|sdata~q  & \dac0|Selector6~0_combout )

	.dataa(gnd),
	.datab(\dac0|sdata~q ),
	.datac(gnd),
	.datad(\dac0|Selector6~0_combout ),
	.cin(gnd),
	.combout(\dac0|sdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sdata~4 .lut_mask = 16'hCC00;
defparam \dac0|sdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \dac0|sdata~6 (
// Equation(s):
// \dac0|sdata~6_combout  = (!\dac0|dac_state [3] & (\dac0|dac_state [1] & (\dac0|dac_state [0] $ (\dac0|dac_state [2]))))

	.dataa(\dac0|dac_state [0]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|dac_state [3]),
	.datad(\dac0|dac_state [1]),
	.cin(gnd),
	.combout(\dac0|sdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sdata~6 .lut_mask = 16'h0600;
defparam \dac0|sdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \dac0|sdata~7 (
// Equation(s):
// \dac0|sdata~7_combout  = (\dac0|sdata~5_combout  & (\dac0|sdata~6_combout  & (\dac0|dac_offset [0] & !\dac0|Equal3~1_combout )))

	.dataa(\dac0|sdata~5_combout ),
	.datab(\dac0|sdata~6_combout ),
	.datac(\dac0|dac_offset [0]),
	.datad(\dac0|Equal3~1_combout ),
	.cin(gnd),
	.combout(\dac0|sdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sdata~7 .lut_mask = 16'h0080;
defparam \dac0|sdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \dac0|sdata~9 (
// Equation(s):
// \dac0|sdata~9_combout  = (\dac0|dac_state [1] & (!\dac0|dac_state [3] & (\dac0|sdata~6_combout  & \dac0|Equal3~1_combout )))

	.dataa(\dac0|dac_state [1]),
	.datab(\dac0|dac_state [3]),
	.datac(\dac0|sdata~6_combout ),
	.datad(\dac0|Equal3~1_combout ),
	.cin(gnd),
	.combout(\dac0|sdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sdata~9 .lut_mask = 16'h2000;
defparam \dac0|sdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \dac0|dac_offset[18]~3 (
// Equation(s):
// \dac0|dac_offset[18]~3_combout  = (\dac0|dac_offset[0]~0_combout  & (((!\dac0|Equal1~0_combout  & \dac0|dac_offset [18])) # (!\dac0|dac_state [0]))) # (!\dac0|dac_offset[0]~0_combout  & (((\dac0|dac_offset [18]))))

	.dataa(\dac0|Equal1~0_combout ),
	.datab(\dac0|dac_state [0]),
	.datac(\dac0|dac_offset [18]),
	.datad(\dac0|dac_offset[0]~0_combout ),
	.cin(gnd),
	.combout(\dac0|dac_offset[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|dac_offset[18]~3 .lut_mask = 16'h73F0;
defparam \dac0|dac_offset[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \dac0|dac_offset[18] (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|dac_offset[18]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|dac_offset [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|dac_offset[18] .is_wysiwyg = "true";
defparam \dac0|dac_offset[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \dac0|Selector6~6 (
// Equation(s):
// \dac0|Selector6~6_combout  = (\dac0|dac_offset [18] & (!\dac0|bit_cntr [4] & !\dac0|bit_cntr [3]))

	.dataa(gnd),
	.datab(\dac0|dac_offset [18]),
	.datac(\dac0|bit_cntr [4]),
	.datad(\dac0|bit_cntr [3]),
	.cin(gnd),
	.combout(\dac0|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector6~6 .lut_mask = 16'h000C;
defparam \dac0|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \dac0|Selector6~1 (
// Equation(s):
// \dac0|Selector6~1_combout  = (\dac0|bit_cntr [0] & (\dac0|bit_cntr [2] & ((\dac0|bit_cntr [1]) # (\dac0|dac_state [2])))) # (!\dac0|bit_cntr [0] & (\dac0|bit_cntr [2] $ (((!\dac0|dac_state [2]) # (!\dac0|bit_cntr [1])))))

	.dataa(\dac0|bit_cntr [0]),
	.datab(\dac0|bit_cntr [1]),
	.datac(\dac0|bit_cntr [2]),
	.datad(\dac0|dac_state [2]),
	.cin(gnd),
	.combout(\dac0|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector6~1 .lut_mask = 16'hE185;
defparam \dac0|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \dac0|Selector6~2 (
// Equation(s):
// \dac0|Selector6~2_combout  = (!\dac0|bit_cntr [3] & (\dac0|bit_cntr [4] & (\dac0|Selector6~1_combout  & \dac0|dac_offset [0])))

	.dataa(\dac0|bit_cntr [3]),
	.datab(\dac0|bit_cntr [4]),
	.datac(\dac0|Selector6~1_combout ),
	.datad(\dac0|dac_offset [0]),
	.cin(gnd),
	.combout(\dac0|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector6~2 .lut_mask = 16'h4000;
defparam \dac0|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \dac0|Selector6~5 (
// Equation(s):
// \dac0|Selector6~5_combout  = (\dac0|bit_cntr [2] & (\dac0|bit_cntr [0] & (\dac0|dac_state [2] & !\dac0|bit_cntr [1]))) # (!\dac0|bit_cntr [2] & (\dac0|bit_cntr [1] & (\dac0|bit_cntr [0] $ (\dac0|dac_state [2]))))

	.dataa(\dac0|bit_cntr [0]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|bit_cntr [2]),
	.datad(\dac0|bit_cntr [1]),
	.cin(gnd),
	.combout(\dac0|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector6~5 .lut_mask = 16'h0680;
defparam \dac0|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \dac0|Selector6~3 (
// Equation(s):
// \dac0|Selector6~3_combout  = (\dac0|bit_cntr [2] & ((\dac0|bit_cntr [1] & ((!\dac0|dac_state [2]) # (!\dac0|bit_cntr [0]))) # (!\dac0|bit_cntr [1] & ((\dac0|dac_state [2]))))) # (!\dac0|bit_cntr [2] & (\dac0|bit_cntr [0] $ (((\dac0|bit_cntr [1] & 
// !\dac0|dac_state [2])))))

	.dataa(\dac0|bit_cntr [0]),
	.datab(\dac0|bit_cntr [1]),
	.datac(\dac0|bit_cntr [2]),
	.datad(\dac0|dac_state [2]),
	.cin(gnd),
	.combout(\dac0|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector6~3 .lut_mask = 16'h7AC6;
defparam \dac0|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \dac0|Selector6~4 (
// Equation(s):
// \dac0|Selector6~4_combout  = (\dac0|bit_cntr [3] & (!\dac0|bit_cntr [4] & (\dac0|dac_offset [0] & !\dac0|Selector6~3_combout )))

	.dataa(\dac0|bit_cntr [3]),
	.datab(\dac0|bit_cntr [4]),
	.datac(\dac0|dac_offset [0]),
	.datad(\dac0|Selector6~3_combout ),
	.cin(gnd),
	.combout(\dac0|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector6~4 .lut_mask = 16'h0020;
defparam \dac0|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \dac0|Selector6~7 (
// Equation(s):
// \dac0|Selector6~7_combout  = (\dac0|Selector6~2_combout ) # ((\dac0|Selector6~4_combout ) # ((\dac0|Selector6~6_combout  & \dac0|Selector6~5_combout )))

	.dataa(\dac0|Selector6~6_combout ),
	.datab(\dac0|Selector6~2_combout ),
	.datac(\dac0|Selector6~5_combout ),
	.datad(\dac0|Selector6~4_combout ),
	.cin(gnd),
	.combout(\dac0|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|Selector6~7 .lut_mask = 16'hFFEC;
defparam \dac0|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \dac0|sdata~8 (
// Equation(s):
// \dac0|sdata~8_combout  = (\dac0|sdata~4_combout ) # ((\dac0|sdata~7_combout ) # ((\dac0|sdata~9_combout  & \dac0|Selector6~7_combout )))

	.dataa(\dac0|sdata~4_combout ),
	.datab(\dac0|sdata~7_combout ),
	.datac(\dac0|sdata~9_combout ),
	.datad(\dac0|Selector6~7_combout ),
	.cin(gnd),
	.combout(\dac0|sdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sdata~8 .lut_mask = 16'hFEEE;
defparam \dac0|sdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \dac0|sdata (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|sdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|sdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|sdata .is_wysiwyg = "true";
defparam \dac0|sdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \dac0|sync~2 (
// Equation(s):
// \dac0|sync~2_combout  = (\dac0|dac_state [2] & (!\dac0|dac_state [3] & (\dac0|dac_state [0] $ (!\dac0|dac_state [1])))) # (!\dac0|dac_state [2] & (\dac0|dac_state [0] & (\dac0|dac_state [1] $ (!\dac0|dac_state [3]))))

	.dataa(\dac0|dac_state [0]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|dac_state [1]),
	.datad(\dac0|dac_state [3]),
	.cin(gnd),
	.combout(\dac0|sync~2_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sync~2 .lut_mask = 16'h2086;
defparam \dac0|sync~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \dac0|sync~3 (
// Equation(s):
// \dac0|sync~3_combout  = (\dac0|dac_state [3]) # ((\dac0|dac_state [2] & ((!\dac0|dac_state [1]) # (!\dac0|dac_state [0]))) # (!\dac0|dac_state [2] & ((\dac0|dac_state [1]))))

	.dataa(\dac0|dac_state [0]),
	.datab(\dac0|dac_state [2]),
	.datac(\dac0|dac_state [1]),
	.datad(\dac0|dac_state [3]),
	.cin(gnd),
	.combout(\dac0|sync~3_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sync~3 .lut_mask = 16'hFF7C;
defparam \dac0|sync~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneive_lcell_comb \dac0|sync~5 (
// Equation(s):
// \dac0|sync~5_combout  = (\dac0|dac_offset[0]~0_combout  & ((\dac0|sync~q ) # (\dac0|this_prev_offset [0] $ (\dac0|this_gain [0]))))

	.dataa(\dac0|sync~q ),
	.datab(\dac0|this_prev_offset [0]),
	.datac(\dac0|this_gain [0]),
	.datad(\dac0|dac_offset[0]~0_combout ),
	.cin(gnd),
	.combout(\dac0|sync~5_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sync~5 .lut_mask = 16'hBE00;
defparam \dac0|sync~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \dac0|sync~4 (
// Equation(s):
// \dac0|sync~4_combout  = (\dac0|sync~2_combout  & ((\dac0|sync~3_combout ) # ((\dac0|sync~5_combout )))) # (!\dac0|sync~2_combout  & (\dac0|sync~3_combout  & (\dac0|sync~q )))

	.dataa(\dac0|sync~2_combout ),
	.datab(\dac0|sync~3_combout ),
	.datac(\dac0|sync~q ),
	.datad(\dac0|sync~5_combout ),
	.cin(gnd),
	.combout(\dac0|sync~4_combout ),
	.cout());
// synopsys translate_off
defparam \dac0|sync~4 .lut_mask = 16'hEAC8;
defparam \dac0|sync~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N31
dffeas \dac0|sync (
	.clk(\dac0|clk_2MHz~clkctrl_outclk ),
	.d(\dac0|sync~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac0|sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac0|sync .is_wysiwyg = "true";
defparam \dac0|sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N14
cycloneive_lcell_comb \step0|Add0~0 (
// Equation(s):
// \step0|Add0~0_combout  = \step0|mtr_cntr [0] $ (VCC)
// \step0|Add0~1  = CARRY(\step0|mtr_cntr [0])

	.dataa(gnd),
	.datab(\step0|mtr_cntr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\step0|Add0~0_combout ),
	.cout(\step0|Add0~1 ));
// synopsys translate_off
defparam \step0|Add0~0 .lut_mask = 16'h33CC;
defparam \step0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N8
cycloneive_lcell_comb \step0|mtr_cntr~0 (
// Equation(s):
// \step0|mtr_cntr~0_combout  = (\step0|Add0~0_combout  & !\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\step0|Add0~0_combout ),
	.datad(\step0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\step0|mtr_cntr~0_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_cntr~0 .lut_mask = 16'h00F0;
defparam \step0|mtr_cntr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N9
dffeas \step0|mtr_cntr[0] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_cntr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[0] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N16
cycloneive_lcell_comb \step0|Add0~2 (
// Equation(s):
// \step0|Add0~2_combout  = (\step0|mtr_cntr [1] & (!\step0|Add0~1 )) # (!\step0|mtr_cntr [1] & ((\step0|Add0~1 ) # (GND)))
// \step0|Add0~3  = CARRY((!\step0|Add0~1 ) # (!\step0|mtr_cntr [1]))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~1 ),
	.combout(\step0|Add0~2_combout ),
	.cout(\step0|Add0~3 ));
// synopsys translate_off
defparam \step0|Add0~2 .lut_mask = 16'h3C3F;
defparam \step0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y2_N17
dffeas \step0|mtr_cntr[1] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[1] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N18
cycloneive_lcell_comb \step0|Add0~4 (
// Equation(s):
// \step0|Add0~4_combout  = (\step0|mtr_cntr [2] & (\step0|Add0~3  $ (GND))) # (!\step0|mtr_cntr [2] & (!\step0|Add0~3  & VCC))
// \step0|Add0~5  = CARRY((\step0|mtr_cntr [2] & !\step0|Add0~3 ))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~3 ),
	.combout(\step0|Add0~4_combout ),
	.cout(\step0|Add0~5 ));
// synopsys translate_off
defparam \step0|Add0~4 .lut_mask = 16'hC30C;
defparam \step0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y2_N19
dffeas \step0|mtr_cntr[2] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[2] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N20
cycloneive_lcell_comb \step0|Add0~6 (
// Equation(s):
// \step0|Add0~6_combout  = (\step0|mtr_cntr [3] & (!\step0|Add0~5 )) # (!\step0|mtr_cntr [3] & ((\step0|Add0~5 ) # (GND)))
// \step0|Add0~7  = CARRY((!\step0|Add0~5 ) # (!\step0|mtr_cntr [3]))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~5 ),
	.combout(\step0|Add0~6_combout ),
	.cout(\step0|Add0~7 ));
// synopsys translate_off
defparam \step0|Add0~6 .lut_mask = 16'h3C3F;
defparam \step0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y2_N21
dffeas \step0|mtr_cntr[3] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[3] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N22
cycloneive_lcell_comb \step0|Add0~8 (
// Equation(s):
// \step0|Add0~8_combout  = (\step0|mtr_cntr [4] & (\step0|Add0~7  $ (GND))) # (!\step0|mtr_cntr [4] & (!\step0|Add0~7  & VCC))
// \step0|Add0~9  = CARRY((\step0|mtr_cntr [4] & !\step0|Add0~7 ))

	.dataa(\step0|mtr_cntr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~7 ),
	.combout(\step0|Add0~8_combout ),
	.cout(\step0|Add0~9 ));
// synopsys translate_off
defparam \step0|Add0~8 .lut_mask = 16'hA50A;
defparam \step0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N10
cycloneive_lcell_comb \step0|mtr_cntr~6 (
// Equation(s):
// \step0|mtr_cntr~6_combout  = (\step0|Add0~8_combout  & !\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\step0|Add0~8_combout ),
	.datad(\step0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\step0|mtr_cntr~6_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_cntr~6 .lut_mask = 16'h00F0;
defparam \step0|mtr_cntr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N11
dffeas \step0|mtr_cntr[4] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_cntr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[4] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N24
cycloneive_lcell_comb \step0|Add0~10 (
// Equation(s):
// \step0|Add0~10_combout  = (\step0|mtr_cntr [5] & (!\step0|Add0~9 )) # (!\step0|mtr_cntr [5] & ((\step0|Add0~9 ) # (GND)))
// \step0|Add0~11  = CARRY((!\step0|Add0~9 ) # (!\step0|mtr_cntr [5]))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~9 ),
	.combout(\step0|Add0~10_combout ),
	.cout(\step0|Add0~11 ));
// synopsys translate_off
defparam \step0|Add0~10 .lut_mask = 16'h3C3F;
defparam \step0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y2_N25
dffeas \step0|mtr_cntr[5] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[5] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N26
cycloneive_lcell_comb \step0|Add0~12 (
// Equation(s):
// \step0|Add0~12_combout  = (\step0|mtr_cntr [6] & (\step0|Add0~11  $ (GND))) # (!\step0|mtr_cntr [6] & (!\step0|Add0~11  & VCC))
// \step0|Add0~13  = CARRY((\step0|mtr_cntr [6] & !\step0|Add0~11 ))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~11 ),
	.combout(\step0|Add0~12_combout ),
	.cout(\step0|Add0~13 ));
// synopsys translate_off
defparam \step0|Add0~12 .lut_mask = 16'hC30C;
defparam \step0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N4
cycloneive_lcell_comb \step0|mtr_cntr~5 (
// Equation(s):
// \step0|mtr_cntr~5_combout  = (\step0|Add0~12_combout  & !\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\step0|Add0~12_combout ),
	.datad(\step0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\step0|mtr_cntr~5_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_cntr~5 .lut_mask = 16'h00F0;
defparam \step0|mtr_cntr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N5
dffeas \step0|mtr_cntr[6] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_cntr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[6] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N28
cycloneive_lcell_comb \step0|Add0~14 (
// Equation(s):
// \step0|Add0~14_combout  = (\step0|mtr_cntr [7] & (!\step0|Add0~13 )) # (!\step0|mtr_cntr [7] & ((\step0|Add0~13 ) # (GND)))
// \step0|Add0~15  = CARRY((!\step0|Add0~13 ) # (!\step0|mtr_cntr [7]))

	.dataa(\step0|mtr_cntr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~13 ),
	.combout(\step0|Add0~14_combout ),
	.cout(\step0|Add0~15 ));
// synopsys translate_off
defparam \step0|Add0~14 .lut_mask = 16'h5A5F;
defparam \step0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N6
cycloneive_lcell_comb \step0|mtr_cntr~4 (
// Equation(s):
// \step0|mtr_cntr~4_combout  = (\step0|Add0~14_combout  & !\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(\step0|Add0~14_combout ),
	.datac(gnd),
	.datad(\step0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\step0|mtr_cntr~4_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_cntr~4 .lut_mask = 16'h00CC;
defparam \step0|mtr_cntr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N7
dffeas \step0|mtr_cntr[7] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_cntr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[7] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N30
cycloneive_lcell_comb \step0|Add0~16 (
// Equation(s):
// \step0|Add0~16_combout  = (\step0|mtr_cntr [8] & (\step0|Add0~15  $ (GND))) # (!\step0|mtr_cntr [8] & (!\step0|Add0~15  & VCC))
// \step0|Add0~17  = CARRY((\step0|mtr_cntr [8] & !\step0|Add0~15 ))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~15 ),
	.combout(\step0|Add0~16_combout ),
	.cout(\step0|Add0~17 ));
// synopsys translate_off
defparam \step0|Add0~16 .lut_mask = 16'hC30C;
defparam \step0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N24
cycloneive_lcell_comb \step0|mtr_cntr~3 (
// Equation(s):
// \step0|mtr_cntr~3_combout  = (\step0|Add0~16_combout  & !\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\step0|Add0~16_combout ),
	.datad(\step0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\step0|mtr_cntr~3_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_cntr~3 .lut_mask = 16'h00F0;
defparam \step0|mtr_cntr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N25
dffeas \step0|mtr_cntr[8] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_cntr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[8] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N0
cycloneive_lcell_comb \step0|Add0~18 (
// Equation(s):
// \step0|Add0~18_combout  = (\step0|mtr_cntr [9] & (!\step0|Add0~17 )) # (!\step0|mtr_cntr [9] & ((\step0|Add0~17 ) # (GND)))
// \step0|Add0~19  = CARRY((!\step0|Add0~17 ) # (!\step0|mtr_cntr [9]))

	.dataa(\step0|mtr_cntr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~17 ),
	.combout(\step0|Add0~18_combout ),
	.cout(\step0|Add0~19 ));
// synopsys translate_off
defparam \step0|Add0~18 .lut_mask = 16'h5A5F;
defparam \step0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N30
cycloneive_lcell_comb \step0|mtr_cntr~2 (
// Equation(s):
// \step0|mtr_cntr~2_combout  = (\step0|Add0~18_combout  & !\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(\step0|Add0~18_combout ),
	.datac(gnd),
	.datad(\step0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\step0|mtr_cntr~2_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_cntr~2 .lut_mask = 16'h00CC;
defparam \step0|mtr_cntr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N31
dffeas \step0|mtr_cntr[9] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_cntr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[9] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N2
cycloneive_lcell_comb \step0|Add0~20 (
// Equation(s):
// \step0|Add0~20_combout  = (\step0|mtr_cntr [10] & (\step0|Add0~19  $ (GND))) # (!\step0|mtr_cntr [10] & (!\step0|Add0~19  & VCC))
// \step0|Add0~21  = CARRY((\step0|mtr_cntr [10] & !\step0|Add0~19 ))

	.dataa(\step0|mtr_cntr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~19 ),
	.combout(\step0|Add0~20_combout ),
	.cout(\step0|Add0~21 ));
// synopsys translate_off
defparam \step0|Add0~20 .lut_mask = 16'hA50A;
defparam \step0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N28
cycloneive_lcell_comb \step0|mtr_cntr~1 (
// Equation(s):
// \step0|mtr_cntr~1_combout  = (\step0|Add0~20_combout  & !\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(\step0|Add0~20_combout ),
	.datac(gnd),
	.datad(\step0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\step0|mtr_cntr~1_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_cntr~1 .lut_mask = 16'h00CC;
defparam \step0|mtr_cntr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N29
dffeas \step0|mtr_cntr[10] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_cntr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[10] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N4
cycloneive_lcell_comb \step0|Add0~22 (
// Equation(s):
// \step0|Add0~22_combout  = (\step0|mtr_cntr [11] & (!\step0|Add0~21 )) # (!\step0|mtr_cntr [11] & ((\step0|Add0~21 ) # (GND)))
// \step0|Add0~23  = CARRY((!\step0|Add0~21 ) # (!\step0|mtr_cntr [11]))

	.dataa(\step0|mtr_cntr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~21 ),
	.combout(\step0|Add0~22_combout ),
	.cout(\step0|Add0~23 ));
// synopsys translate_off
defparam \step0|Add0~22 .lut_mask = 16'h5A5F;
defparam \step0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y1_N5
dffeas \step0|mtr_cntr[11] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[11] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N6
cycloneive_lcell_comb \step0|Add0~24 (
// Equation(s):
// \step0|Add0~24_combout  = (\step0|mtr_cntr [12] & (\step0|Add0~23  $ (GND))) # (!\step0|mtr_cntr [12] & (!\step0|Add0~23  & VCC))
// \step0|Add0~25  = CARRY((\step0|mtr_cntr [12] & !\step0|Add0~23 ))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~23 ),
	.combout(\step0|Add0~24_combout ),
	.cout(\step0|Add0~25 ));
// synopsys translate_off
defparam \step0|Add0~24 .lut_mask = 16'hC30C;
defparam \step0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y1_N7
dffeas \step0|mtr_cntr[12] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[12] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N8
cycloneive_lcell_comb \step0|Add0~26 (
// Equation(s):
// \step0|Add0~26_combout  = (\step0|mtr_cntr [13] & (!\step0|Add0~25 )) # (!\step0|mtr_cntr [13] & ((\step0|Add0~25 ) # (GND)))
// \step0|Add0~27  = CARRY((!\step0|Add0~25 ) # (!\step0|mtr_cntr [13]))

	.dataa(\step0|mtr_cntr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~25 ),
	.combout(\step0|Add0~26_combout ),
	.cout(\step0|Add0~27 ));
// synopsys translate_off
defparam \step0|Add0~26 .lut_mask = 16'h5A5F;
defparam \step0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y1_N9
dffeas \step0|mtr_cntr[13] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[13] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N10
cycloneive_lcell_comb \step0|Add0~28 (
// Equation(s):
// \step0|Add0~28_combout  = (\step0|mtr_cntr [14] & (\step0|Add0~27  $ (GND))) # (!\step0|mtr_cntr [14] & (!\step0|Add0~27  & VCC))
// \step0|Add0~29  = CARRY((\step0|mtr_cntr [14] & !\step0|Add0~27 ))

	.dataa(\step0|mtr_cntr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~27 ),
	.combout(\step0|Add0~28_combout ),
	.cout(\step0|Add0~29 ));
// synopsys translate_off
defparam \step0|Add0~28 .lut_mask = 16'hA50A;
defparam \step0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y1_N11
dffeas \step0|mtr_cntr[14] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[14] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N12
cycloneive_lcell_comb \step0|Add0~30 (
// Equation(s):
// \step0|Add0~30_combout  = (\step0|mtr_cntr [15] & (!\step0|Add0~29 )) # (!\step0|mtr_cntr [15] & ((\step0|Add0~29 ) # (GND)))
// \step0|Add0~31  = CARRY((!\step0|Add0~29 ) # (!\step0|mtr_cntr [15]))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~29 ),
	.combout(\step0|Add0~30_combout ),
	.cout(\step0|Add0~31 ));
// synopsys translate_off
defparam \step0|Add0~30 .lut_mask = 16'h3C3F;
defparam \step0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y1_N13
dffeas \step0|mtr_cntr[15] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[15] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N22
cycloneive_lcell_comb \step0|Equal0~1 (
// Equation(s):
// \step0|Equal0~1_combout  = (!\step0|mtr_cntr [15] & (!\step0|mtr_cntr [13] & (!\step0|mtr_cntr [12] & !\step0|mtr_cntr [14])))

	.dataa(\step0|mtr_cntr [15]),
	.datab(\step0|mtr_cntr [13]),
	.datac(\step0|mtr_cntr [12]),
	.datad(\step0|mtr_cntr [14]),
	.cin(gnd),
	.combout(\step0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \step0|Equal0~1 .lut_mask = 16'h0001;
defparam \step0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N0
cycloneive_lcell_comb \step0|Equal0~3 (
// Equation(s):
// \step0|Equal0~3_combout  = (\step0|mtr_cntr [4] & (!\step0|mtr_cntr [5] & (\step0|mtr_cntr [6] & \step0|mtr_cntr [7])))

	.dataa(\step0|mtr_cntr [4]),
	.datab(\step0|mtr_cntr [5]),
	.datac(\step0|mtr_cntr [6]),
	.datad(\step0|mtr_cntr [7]),
	.cin(gnd),
	.combout(\step0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \step0|Equal0~3 .lut_mask = 16'h2000;
defparam \step0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N14
cycloneive_lcell_comb \step0|Add0~32 (
// Equation(s):
// \step0|Add0~32_combout  = (\step0|mtr_cntr [16] & (\step0|Add0~31  $ (GND))) # (!\step0|mtr_cntr [16] & (!\step0|Add0~31  & VCC))
// \step0|Add0~33  = CARRY((\step0|mtr_cntr [16] & !\step0|Add0~31 ))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~31 ),
	.combout(\step0|Add0~32_combout ),
	.cout(\step0|Add0~33 ));
// synopsys translate_off
defparam \step0|Add0~32 .lut_mask = 16'hC30C;
defparam \step0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y1_N15
dffeas \step0|mtr_cntr[16] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[16] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N16
cycloneive_lcell_comb \step0|Add0~34 (
// Equation(s):
// \step0|Add0~34_combout  = (\step0|mtr_cntr [17] & (!\step0|Add0~33 )) # (!\step0|mtr_cntr [17] & ((\step0|Add0~33 ) # (GND)))
// \step0|Add0~35  = CARRY((!\step0|Add0~33 ) # (!\step0|mtr_cntr [17]))

	.dataa(gnd),
	.datab(\step0|mtr_cntr [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\step0|Add0~33 ),
	.combout(\step0|Add0~34_combout ),
	.cout(\step0|Add0~35 ));
// synopsys translate_off
defparam \step0|Add0~34 .lut_mask = 16'h3C3F;
defparam \step0|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y1_N17
dffeas \step0|mtr_cntr[17] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[17] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N18
cycloneive_lcell_comb \step0|Add0~36 (
// Equation(s):
// \step0|Add0~36_combout  = \step0|Add0~35  $ (!\step0|mtr_cntr [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\step0|mtr_cntr [18]),
	.cin(\step0|Add0~35 ),
	.combout(\step0|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \step0|Add0~36 .lut_mask = 16'hF00F;
defparam \step0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y1_N19
dffeas \step0|mtr_cntr[18] (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_cntr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_cntr[18] .is_wysiwyg = "true";
defparam \step0|mtr_cntr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N20
cycloneive_lcell_comb \step0|Equal0~0 (
// Equation(s):
// \step0|Equal0~0_combout  = (!\step0|mtr_cntr [18] & (!\step0|mtr_cntr [17] & (!\step0|mtr_cntr [16] & !\step0|mtr_cntr [0])))

	.dataa(\step0|mtr_cntr [18]),
	.datab(\step0|mtr_cntr [17]),
	.datac(\step0|mtr_cntr [16]),
	.datad(\step0|mtr_cntr [0]),
	.cin(gnd),
	.combout(\step0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \step0|Equal0~0 .lut_mask = 16'h0001;
defparam \step0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N26
cycloneive_lcell_comb \step0|Equal0~2 (
// Equation(s):
// \step0|Equal0~2_combout  = (\step0|mtr_cntr [9] & (\step0|mtr_cntr [10] & (!\step0|mtr_cntr [11] & \step0|mtr_cntr [8])))

	.dataa(\step0|mtr_cntr [9]),
	.datab(\step0|mtr_cntr [10]),
	.datac(\step0|mtr_cntr [11]),
	.datad(\step0|mtr_cntr [8]),
	.cin(gnd),
	.combout(\step0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \step0|Equal0~2 .lut_mask = 16'h0800;
defparam \step0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N2
cycloneive_lcell_comb \step0|Equal0~4 (
// Equation(s):
// \step0|Equal0~4_combout  = (\step0|Equal0~1_combout  & (\step0|Equal0~3_combout  & (\step0|Equal0~0_combout  & \step0|Equal0~2_combout )))

	.dataa(\step0|Equal0~1_combout ),
	.datab(\step0|Equal0~3_combout ),
	.datac(\step0|Equal0~0_combout ),
	.datad(\step0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\step0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \step0|Equal0~4 .lut_mask = 16'h8000;
defparam \step0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N12
cycloneive_lcell_comb \step0|Equal0~5 (
// Equation(s):
// \step0|Equal0~5_combout  = (!\step0|mtr_cntr [3] & (!\step0|mtr_cntr [2] & (!\step0|mtr_cntr [1] & \step0|Equal0~4_combout )))

	.dataa(\step0|mtr_cntr [3]),
	.datab(\step0|mtr_cntr [2]),
	.datac(\step0|mtr_cntr [1]),
	.datad(\step0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\step0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \step0|Equal0~5 .lut_mask = 16'h0100;
defparam \step0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N24
cycloneive_lcell_comb \step0|mtr_step~0 (
// Equation(s):
// \step0|mtr_step~0_combout  = \step0|mtr_step~q  $ (\step0|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\step0|mtr_step~q ),
	.datad(\step0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\step0|mtr_step~0_combout ),
	.cout());
// synopsys translate_off
defparam \step0|mtr_step~0 .lut_mask = 16'h0FF0;
defparam \step0|mtr_step~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N25
dffeas \step0|mtr_step (
	.clk(\clk_100M~inputclkctrl_outclk ),
	.d(\step0|mtr_step~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\step0|mtr_step~q ),
	.prn(vcc));
// synopsys translate_off
defparam \step0|mtr_step .is_wysiwyg = "true";
defparam \step0|mtr_step .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \adc_sdo~input (
	.i(adc_sdo),
	.ibar(gnd),
	.o(\adc_sdo~input_o ));
// synopsys translate_off
defparam \adc_sdo~input .bus_hold = "false";
defparam \adc_sdo~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \mtr_nhome~input (
	.i(mtr_nhome),
	.ibar(gnd),
	.o(\mtr_nhome~input_o ));
// synopsys translate_off
defparam \mtr_nhome~input .bus_hold = "false";
defparam \mtr_nhome~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \mtr_nflt~input (
	.i(mtr_nflt),
	.ibar(gnd),
	.o(\mtr_nflt~input_o ));
// synopsys translate_off
defparam \mtr_nflt~input .bus_hold = "false";
defparam \mtr_nflt~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \ft_clk~input (
	.i(ft_clk),
	.ibar(gnd),
	.o(\ft_clk~input_o ));
// synopsys translate_off
defparam \ft_clk~input .bus_hold = "false";
defparam \ft_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \ft_txe~input (
	.i(ft_txe),
	.ibar(gnd),
	.o(\ft_txe~input_o ));
// synopsys translate_off
defparam \ft_txe~input .bus_hold = "false";
defparam \ft_txe~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \ft_rxf~input (
	.i(ft_rxf),
	.ibar(gnd),
	.o(\ft_rxf~input_o ));
// synopsys translate_off
defparam \ft_rxf~input .bus_hold = "false";
defparam \ft_rxf~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \ft_ac8~input (
	.i(ft_ac8),
	.ibar(gnd),
	.o(\ft_ac8~input_o ));
// synopsys translate_off
defparam \ft_ac8~input .bus_hold = "false";
defparam \ft_ac8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \ft_ac9~input (
	.i(ft_ac9),
	.ibar(gnd),
	.o(\ft_ac9~input_o ));
// synopsys translate_off
defparam \ft_ac9~input .bus_hold = "false";
defparam \ft_ac9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneive_io_ibuf \ft_bus[0]~input (
	.i(ft_bus[0]),
	.ibar(gnd),
	.o(\ft_bus[0]~input_o ));
// synopsys translate_off
defparam \ft_bus[0]~input .bus_hold = "false";
defparam \ft_bus[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \ft_bus[1]~input (
	.i(ft_bus[1]),
	.ibar(gnd),
	.o(\ft_bus[1]~input_o ));
// synopsys translate_off
defparam \ft_bus[1]~input .bus_hold = "false";
defparam \ft_bus[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \ft_bus[2]~input (
	.i(ft_bus[2]),
	.ibar(gnd),
	.o(\ft_bus[2]~input_o ));
// synopsys translate_off
defparam \ft_bus[2]~input .bus_hold = "false";
defparam \ft_bus[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N8
cycloneive_io_ibuf \ft_bus[3]~input (
	.i(ft_bus[3]),
	.ibar(gnd),
	.o(\ft_bus[3]~input_o ));
// synopsys translate_off
defparam \ft_bus[3]~input .bus_hold = "false";
defparam \ft_bus[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \ft_bus[4]~input (
	.i(ft_bus[4]),
	.ibar(gnd),
	.o(\ft_bus[4]~input_o ));
// synopsys translate_off
defparam \ft_bus[4]~input .bus_hold = "false";
defparam \ft_bus[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneive_io_ibuf \ft_bus[5]~input (
	.i(ft_bus[5]),
	.ibar(gnd),
	.o(\ft_bus[5]~input_o ));
// synopsys translate_off
defparam \ft_bus[5]~input .bus_hold = "false";
defparam \ft_bus[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cycloneive_io_ibuf \ft_bus[6]~input (
	.i(ft_bus[6]),
	.ibar(gnd),
	.o(\ft_bus[6]~input_o ));
// synopsys translate_off
defparam \ft_bus[6]~input .bus_hold = "false";
defparam \ft_bus[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N15
cycloneive_io_ibuf \ft_bus[7]~input (
	.i(ft_bus[7]),
	.ibar(gnd),
	.o(\ft_bus[7]~input_o ));
// synopsys translate_off
defparam \ft_bus[7]~input .bus_hold = "false";
defparam \ft_bus[7]~input .simulate_z_as = "z";
// synopsys translate_on

assign led_pwm = \led_pwm~output_o ;

assign adc_cs = \adc_cs~output_o ;

assign adc_sclk = \adc_sclk~output_o ;

assign dac_sclk = \dac_sclk~output_o ;

assign dac_sdin = \dac_sdin~output_o ;

assign dac_sync = \dac_sync~output_o ;

assign ccd_p1 = \ccd_p1~output_o ;

assign ccd_p2 = \ccd_p2~output_o ;

assign ccd_sh = \ccd_sh~output_o ;

assign ccd_rs = \ccd_rs~output_o ;

assign ccd_cp = \ccd_cp~output_o ;

assign mtr_nen = \mtr_nen~output_o ;

assign mtr_step = \mtr_step~output_o ;

assign mtr_nrst = \mtr_nrst~output_o ;

assign mtr_slp = \mtr_slp~output_o ;

assign mtr_decay = \mtr_decay~output_o ;

assign mtr_dir = \mtr_dir~output_o ;

assign mtr_m[0] = \mtr_m[0]~output_o ;

assign mtr_m[1] = \mtr_m[1]~output_o ;

assign mtr_m[2] = \mtr_m[2]~output_o ;

assign ft_wr = \ft_wr~output_o ;

assign ft_rd = \ft_rd~output_o ;

assign ft_siwu = \ft_siwu~output_o ;

assign ft_pwrsav = \ft_pwrsav~output_o ;

assign ft_nrst = \ft_nrst~output_o ;

assign led[0] = \led[0]~output_o ;

assign led[1] = \led[1]~output_o ;

assign led[2] = \led[2]~output_o ;

assign led[3] = \led[3]~output_o ;

assign ft_bus[0] = \ft_bus[0]~output_o ;

assign ft_bus[1] = \ft_bus[1]~output_o ;

assign ft_bus[2] = \ft_bus[2]~output_o ;

assign ft_bus[3] = \ft_bus[3]~output_o ;

assign ft_bus[4] = \ft_bus[4]~output_o ;

assign ft_bus[5] = \ft_bus[5]~output_o ;

assign ft_bus[6] = \ft_bus[6]~output_o ;

assign ft_bus[7] = \ft_bus[7]~output_o ;

endmodule
