

================================================================
== Vitis HLS Report for 'cnn_Pipeline_VITIS_LOOP_28_3'
================================================================
* Date:           Tue Jan 28 03:38:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.914 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|   32|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_3  |       30|       30|         1|          1|          1|    30|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn.cpp:28]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln28 = store i5 0, i5 %i" [cnn.cpp:28]   --->   Operation 7 'store' 'store_ln28' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %phi_mul"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %phi_urem"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_29_4"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_urem_load = load i5 %phi_urem" [cnn.cpp:28]   --->   Operation 11 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_4 = load i5 %i" [cnn.cpp:28]   --->   Operation 12 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.82ns)   --->   "%icmp_ln28 = icmp_eq  i5 %i_4, i5 30" [cnn.cpp:28]   --->   Operation 13 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.82ns)   --->   "%add_ln28 = add i5 %i_4, i5 1" [cnn.cpp:28]   --->   Operation 14 'add' 'add_ln28' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.82ns)   --->   "%empty = icmp_eq  i5 %i_4, i5 29" [cnn.cpp:28]   --->   Operation 15 'icmp' 'empty' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.82ns)   --->   "%empty_15 = icmp_eq  i5 %i_4, i5 0" [cnn.cpp:28]   --->   Operation 16 'icmp' 'empty_15' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.14ns)   --->   "%empty_16 = or i1 %empty_15, i1 %empty" [cnn.cpp:28]   --->   Operation 17 'or' 'empty_16' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %VITIS_LOOP_29_4.split, void %for.end40.exitStub" [cnn.cpp:28]   --->   Operation 18 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%phi_mul_load = load i11 %phi_mul" [cnn.cpp:28]   --->   Operation 19 'load' 'phi_mul_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [cnn.cpp:28]   --->   Operation 20 'specpipeline' 'specpipeline_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30" [cnn.cpp:28]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [cnn.cpp:28]   --->   Operation 22 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.96ns)   --->   "%add_ln28_1 = add i11 %phi_mul_load, i11 43" [cnn.cpp:28]   --->   Operation 23 'add' 'add_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %phi_mul_load, i32 7, i32 10" [cnn.cpp:28]   --->   Operation 24 'partselect' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %tmp" [cnn.cpp:28]   --->   Operation 25 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %phi_urem_load" [cnn.cpp:28]   --->   Operation 26 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%local_input_addr = getelementptr i1 %local_input, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 27 'getelementptr' 'local_input_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%local_input_1_addr = getelementptr i16 %local_input_1, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 28 'getelementptr' 'local_input_1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%local_input_2_addr = getelementptr i16 %local_input_2, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 29 'getelementptr' 'local_input_2_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_input_3_addr = getelementptr i16 %local_input_3, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 30 'getelementptr' 'local_input_3_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_input_4_addr = getelementptr i16 %local_input_4, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 31 'getelementptr' 'local_input_4_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%local_input_5_addr = getelementptr i16 %local_input_5, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 32 'getelementptr' 'local_input_5_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%local_input_6_addr = getelementptr i16 %local_input_6, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 33 'getelementptr' 'local_input_6_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%local_input_7_addr = getelementptr i16 %local_input_7, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 34 'getelementptr' 'local_input_7_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%local_input_8_addr = getelementptr i16 %local_input_8, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 35 'getelementptr' 'local_input_8_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%local_input_9_addr = getelementptr i16 %local_input_9, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 36 'getelementptr' 'local_input_9_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%local_input_10_addr = getelementptr i16 %local_input_10, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 37 'getelementptr' 'local_input_10_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_input_11_addr = getelementptr i16 %local_input_11, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 38 'getelementptr' 'local_input_11_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%local_input_12_addr = getelementptr i16 %local_input_12, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 39 'getelementptr' 'local_input_12_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%local_input_13_addr = getelementptr i16 %local_input_13, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 40 'getelementptr' 'local_input_13_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%local_input_14_addr = getelementptr i16 %local_input_14, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 41 'getelementptr' 'local_input_14_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%local_input_15_addr = getelementptr i16 %local_input_15, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 42 'getelementptr' 'local_input_15_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%local_input_16_addr = getelementptr i16 %local_input_16, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 43 'getelementptr' 'local_input_16_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%local_input_17_addr = getelementptr i16 %local_input_17, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 44 'getelementptr' 'local_input_17_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%local_input_18_addr = getelementptr i16 %local_input_18, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 45 'getelementptr' 'local_input_18_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%local_input_19_addr = getelementptr i16 %local_input_19, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 46 'getelementptr' 'local_input_19_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%local_input_20_addr = getelementptr i16 %local_input_20, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 47 'getelementptr' 'local_input_20_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%local_input_21_addr = getelementptr i16 %local_input_21, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 48 'getelementptr' 'local_input_21_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%local_input_22_addr = getelementptr i16 %local_input_22, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 49 'getelementptr' 'local_input_22_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%local_input_23_addr = getelementptr i16 %local_input_23, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 50 'getelementptr' 'local_input_23_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%local_input_24_addr = getelementptr i16 %local_input_24, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 51 'getelementptr' 'local_input_24_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_input_25_addr = getelementptr i16 %local_input_25, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 52 'getelementptr' 'local_input_25_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_input_26_addr = getelementptr i16 %local_input_26, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 53 'getelementptr' 'local_input_26_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%local_input_27_addr = getelementptr i16 %local_input_27, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 54 'getelementptr' 'local_input_27_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%local_input_28_addr = getelementptr i16 %local_input_28, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 55 'getelementptr' 'local_input_28_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%local_input_29_addr = getelementptr i1 %local_input_29, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 56 'getelementptr' 'local_input_29_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%local_input_30_addr = getelementptr i1 %local_input_30, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 57 'getelementptr' 'local_input_30_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%local_input_31_addr = getelementptr i16 %local_input_31, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 58 'getelementptr' 'local_input_31_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%local_input_32_addr = getelementptr i16 %local_input_32, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 59 'getelementptr' 'local_input_32_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%local_input_33_addr = getelementptr i16 %local_input_33, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 60 'getelementptr' 'local_input_33_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%local_input_34_addr = getelementptr i16 %local_input_34, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 61 'getelementptr' 'local_input_34_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%local_input_35_addr = getelementptr i16 %local_input_35, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 62 'getelementptr' 'local_input_35_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%local_input_36_addr = getelementptr i16 %local_input_36, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 63 'getelementptr' 'local_input_36_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%local_input_37_addr = getelementptr i16 %local_input_37, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 64 'getelementptr' 'local_input_37_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%local_input_38_addr = getelementptr i16 %local_input_38, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 65 'getelementptr' 'local_input_38_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%local_input_39_addr = getelementptr i16 %local_input_39, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 66 'getelementptr' 'local_input_39_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%local_input_40_addr = getelementptr i16 %local_input_40, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 67 'getelementptr' 'local_input_40_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%local_input_41_addr = getelementptr i16 %local_input_41, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 68 'getelementptr' 'local_input_41_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%local_input_42_addr = getelementptr i16 %local_input_42, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 69 'getelementptr' 'local_input_42_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%local_input_43_addr = getelementptr i16 %local_input_43, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 70 'getelementptr' 'local_input_43_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%local_input_44_addr = getelementptr i16 %local_input_44, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 71 'getelementptr' 'local_input_44_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%local_input_45_addr = getelementptr i16 %local_input_45, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 72 'getelementptr' 'local_input_45_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%local_input_46_addr = getelementptr i16 %local_input_46, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 73 'getelementptr' 'local_input_46_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%local_input_47_addr = getelementptr i16 %local_input_47, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 74 'getelementptr' 'local_input_47_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%local_input_48_addr = getelementptr i16 %local_input_48, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 75 'getelementptr' 'local_input_48_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%local_input_49_addr = getelementptr i16 %local_input_49, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 76 'getelementptr' 'local_input_49_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%local_input_50_addr = getelementptr i16 %local_input_50, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 77 'getelementptr' 'local_input_50_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%local_input_51_addr = getelementptr i16 %local_input_51, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 78 'getelementptr' 'local_input_51_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%local_input_52_addr = getelementptr i16 %local_input_52, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 79 'getelementptr' 'local_input_52_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%local_input_53_addr = getelementptr i16 %local_input_53, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 80 'getelementptr' 'local_input_53_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%local_input_54_addr = getelementptr i16 %local_input_54, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 81 'getelementptr' 'local_input_54_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%local_input_55_addr = getelementptr i16 %local_input_55, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 82 'getelementptr' 'local_input_55_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%local_input_56_addr = getelementptr i16 %local_input_56, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 83 'getelementptr' 'local_input_56_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%local_input_57_addr = getelementptr i16 %local_input_57, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 84 'getelementptr' 'local_input_57_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%local_input_58_addr = getelementptr i16 %local_input_58, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 85 'getelementptr' 'local_input_58_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%local_input_59_addr = getelementptr i1 %local_input_59, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 86 'getelementptr' 'local_input_59_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%local_input_60_addr = getelementptr i1 %local_input_60, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 87 'getelementptr' 'local_input_60_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%local_input_61_addr = getelementptr i16 %local_input_61, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 88 'getelementptr' 'local_input_61_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%local_input_62_addr = getelementptr i16 %local_input_62, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 89 'getelementptr' 'local_input_62_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%local_input_63_addr = getelementptr i16 %local_input_63, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 90 'getelementptr' 'local_input_63_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%local_input_64_addr = getelementptr i16 %local_input_64, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 91 'getelementptr' 'local_input_64_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%local_input_65_addr = getelementptr i16 %local_input_65, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 92 'getelementptr' 'local_input_65_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%local_input_66_addr = getelementptr i16 %local_input_66, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 93 'getelementptr' 'local_input_66_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%local_input_67_addr = getelementptr i16 %local_input_67, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 94 'getelementptr' 'local_input_67_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%local_input_68_addr = getelementptr i16 %local_input_68, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 95 'getelementptr' 'local_input_68_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%local_input_69_addr = getelementptr i16 %local_input_69, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 96 'getelementptr' 'local_input_69_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%local_input_70_addr = getelementptr i16 %local_input_70, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 97 'getelementptr' 'local_input_70_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%local_input_71_addr = getelementptr i16 %local_input_71, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 98 'getelementptr' 'local_input_71_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%local_input_72_addr = getelementptr i16 %local_input_72, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 99 'getelementptr' 'local_input_72_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%local_input_73_addr = getelementptr i16 %local_input_73, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 100 'getelementptr' 'local_input_73_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%local_input_74_addr = getelementptr i16 %local_input_74, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 101 'getelementptr' 'local_input_74_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%local_input_75_addr = getelementptr i16 %local_input_75, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 102 'getelementptr' 'local_input_75_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%local_input_76_addr = getelementptr i16 %local_input_76, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 103 'getelementptr' 'local_input_76_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%local_input_77_addr = getelementptr i16 %local_input_77, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 104 'getelementptr' 'local_input_77_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%local_input_78_addr = getelementptr i16 %local_input_78, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 105 'getelementptr' 'local_input_78_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%local_input_79_addr = getelementptr i16 %local_input_79, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 106 'getelementptr' 'local_input_79_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%local_input_80_addr = getelementptr i16 %local_input_80, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 107 'getelementptr' 'local_input_80_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%local_input_81_addr = getelementptr i16 %local_input_81, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 108 'getelementptr' 'local_input_81_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%local_input_82_addr = getelementptr i16 %local_input_82, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 109 'getelementptr' 'local_input_82_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%local_input_83_addr = getelementptr i16 %local_input_83, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 110 'getelementptr' 'local_input_83_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%local_input_84_addr = getelementptr i16 %local_input_84, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 111 'getelementptr' 'local_input_84_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%local_input_85_addr = getelementptr i16 %local_input_85, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 112 'getelementptr' 'local_input_85_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%local_input_86_addr = getelementptr i16 %local_input_86, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 113 'getelementptr' 'local_input_86_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%local_input_87_addr = getelementptr i16 %local_input_87, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 114 'getelementptr' 'local_input_87_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%local_input_88_addr = getelementptr i16 %local_input_88, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 115 'getelementptr' 'local_input_88_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%local_input_89_addr = getelementptr i1 %local_input_89, i64 0, i64 %zext_ln28" [cnn.cpp:32]   --->   Operation 116 'getelementptr' 'local_input_89_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.88ns)   --->   "%switch_ln32 = switch i2 %trunc_ln28, void %arrayidx3412.case.2, i2 0, void %arrayidx3412.case.0, i2 1, void %arrayidx3412.case.1" [cnn.cpp:32]   --->   Operation 117 'switch' 'switch_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.88>
ST_1 : Operation 118 [1/1] (0.73ns)   --->   "%store_ln32 = store i1 0, i4 %local_input_30_addr" [cnn.cpp:32]   --->   Operation 118 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx3412.exit" [cnn.cpp:32]   --->   Operation 119 'br' 'br_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.73ns)   --->   "%store_ln32 = store i1 0, i4 %local_input_addr" [cnn.cpp:32]   --->   Operation 120 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx3412.exit" [cnn.cpp:32]   --->   Operation 121 'br' 'br_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.73ns)   --->   "%store_ln32 = store i1 0, i4 %local_input_60_addr" [cnn.cpp:32]   --->   Operation 122 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx3412.exit" [cnn.cpp:32]   --->   Operation 123 'br' 'br_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %empty_16, void %for.inc35.28, void %_ZN8ap_fixedILi16ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.1" [cnn.cpp:28]   --->   Operation 124 'br' 'br_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.88ns)   --->   "%switch_ln32 = switch i2 %trunc_ln28, void %arrayidx3412.1.case.2, i2 0, void %arrayidx3412.1.case.0, i2 1, void %arrayidx3412.1.case.1" [cnn.cpp:32]   --->   Operation 125 'switch' 'switch_ln32' <Predicate = (!icmp_ln28 & empty_16)> <Delay = 0.88>
ST_1 : Operation 126 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_31_addr" [cnn.cpp:32]   --->   Operation 126 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 127 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_32_addr" [cnn.cpp:32]   --->   Operation 127 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 128 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_33_addr" [cnn.cpp:32]   --->   Operation 128 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 129 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_34_addr" [cnn.cpp:32]   --->   Operation 129 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 130 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_35_addr" [cnn.cpp:32]   --->   Operation 130 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 131 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_36_addr" [cnn.cpp:32]   --->   Operation 131 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 132 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_37_addr" [cnn.cpp:32]   --->   Operation 132 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 133 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_38_addr" [cnn.cpp:32]   --->   Operation 133 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 134 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_39_addr" [cnn.cpp:32]   --->   Operation 134 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 135 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_40_addr" [cnn.cpp:32]   --->   Operation 135 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 136 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_41_addr" [cnn.cpp:32]   --->   Operation 136 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 137 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_42_addr" [cnn.cpp:32]   --->   Operation 137 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 138 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_43_addr" [cnn.cpp:32]   --->   Operation 138 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 139 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_44_addr" [cnn.cpp:32]   --->   Operation 139 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 140 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_45_addr" [cnn.cpp:32]   --->   Operation 140 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 141 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_46_addr" [cnn.cpp:32]   --->   Operation 141 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 142 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_47_addr" [cnn.cpp:32]   --->   Operation 142 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 143 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_48_addr" [cnn.cpp:32]   --->   Operation 143 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 144 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_49_addr" [cnn.cpp:32]   --->   Operation 144 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 145 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_50_addr" [cnn.cpp:32]   --->   Operation 145 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 146 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_51_addr" [cnn.cpp:32]   --->   Operation 146 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 147 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_52_addr" [cnn.cpp:32]   --->   Operation 147 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 148 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_53_addr" [cnn.cpp:32]   --->   Operation 148 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 149 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_54_addr" [cnn.cpp:32]   --->   Operation 149 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 150 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_55_addr" [cnn.cpp:32]   --->   Operation 150 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 151 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_56_addr" [cnn.cpp:32]   --->   Operation 151 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 152 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_57_addr" [cnn.cpp:32]   --->   Operation 152 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 153 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_58_addr" [cnn.cpp:32]   --->   Operation 153 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx3412.28.exit"   --->   Operation 154 'br' 'br_ln0' <Predicate = (!icmp_ln28 & trunc_ln28 == 1 & empty_16)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_1_addr" [cnn.cpp:32]   --->   Operation 155 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 156 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_2_addr" [cnn.cpp:32]   --->   Operation 156 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 157 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_3_addr" [cnn.cpp:32]   --->   Operation 157 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 158 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_4_addr" [cnn.cpp:32]   --->   Operation 158 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 159 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_5_addr" [cnn.cpp:32]   --->   Operation 159 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 160 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_6_addr" [cnn.cpp:32]   --->   Operation 160 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 161 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_7_addr" [cnn.cpp:32]   --->   Operation 161 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 162 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_8_addr" [cnn.cpp:32]   --->   Operation 162 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 163 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_9_addr" [cnn.cpp:32]   --->   Operation 163 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 164 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_10_addr" [cnn.cpp:32]   --->   Operation 164 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 165 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_11_addr" [cnn.cpp:32]   --->   Operation 165 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 166 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_12_addr" [cnn.cpp:32]   --->   Operation 166 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 167 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_13_addr" [cnn.cpp:32]   --->   Operation 167 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 168 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_14_addr" [cnn.cpp:32]   --->   Operation 168 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 169 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_15_addr" [cnn.cpp:32]   --->   Operation 169 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 170 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_16_addr" [cnn.cpp:32]   --->   Operation 170 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 171 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_17_addr" [cnn.cpp:32]   --->   Operation 171 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 172 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_18_addr" [cnn.cpp:32]   --->   Operation 172 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 173 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_19_addr" [cnn.cpp:32]   --->   Operation 173 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 174 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_20_addr" [cnn.cpp:32]   --->   Operation 174 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 175 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_21_addr" [cnn.cpp:32]   --->   Operation 175 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 176 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_22_addr" [cnn.cpp:32]   --->   Operation 176 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 177 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_23_addr" [cnn.cpp:32]   --->   Operation 177 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 178 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_24_addr" [cnn.cpp:32]   --->   Operation 178 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 179 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_25_addr" [cnn.cpp:32]   --->   Operation 179 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 180 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_26_addr" [cnn.cpp:32]   --->   Operation 180 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 181 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_27_addr" [cnn.cpp:32]   --->   Operation 181 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 182 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_28_addr" [cnn.cpp:32]   --->   Operation 182 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx3412.28.exit"   --->   Operation 183 'br' 'br_ln0' <Predicate = (!icmp_ln28 & trunc_ln28 == 0 & empty_16)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_61_addr" [cnn.cpp:32]   --->   Operation 184 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 185 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_62_addr" [cnn.cpp:32]   --->   Operation 185 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 186 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_63_addr" [cnn.cpp:32]   --->   Operation 186 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 187 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_64_addr" [cnn.cpp:32]   --->   Operation 187 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 188 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_65_addr" [cnn.cpp:32]   --->   Operation 188 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 189 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_66_addr" [cnn.cpp:32]   --->   Operation 189 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 190 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_67_addr" [cnn.cpp:32]   --->   Operation 190 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 191 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_68_addr" [cnn.cpp:32]   --->   Operation 191 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 192 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_69_addr" [cnn.cpp:32]   --->   Operation 192 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 193 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_70_addr" [cnn.cpp:32]   --->   Operation 193 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 194 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_71_addr" [cnn.cpp:32]   --->   Operation 194 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 195 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_72_addr" [cnn.cpp:32]   --->   Operation 195 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 196 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_73_addr" [cnn.cpp:32]   --->   Operation 196 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 197 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_74_addr" [cnn.cpp:32]   --->   Operation 197 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 198 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_75_addr" [cnn.cpp:32]   --->   Operation 198 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 199 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_76_addr" [cnn.cpp:32]   --->   Operation 199 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 200 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_77_addr" [cnn.cpp:32]   --->   Operation 200 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 201 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_78_addr" [cnn.cpp:32]   --->   Operation 201 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 202 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_79_addr" [cnn.cpp:32]   --->   Operation 202 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 203 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_80_addr" [cnn.cpp:32]   --->   Operation 203 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 204 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_81_addr" [cnn.cpp:32]   --->   Operation 204 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 205 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_82_addr" [cnn.cpp:32]   --->   Operation 205 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 206 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_83_addr" [cnn.cpp:32]   --->   Operation 206 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 207 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_84_addr" [cnn.cpp:32]   --->   Operation 207 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 208 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_85_addr" [cnn.cpp:32]   --->   Operation 208 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 209 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_86_addr" [cnn.cpp:32]   --->   Operation 209 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 210 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_87_addr" [cnn.cpp:32]   --->   Operation 210 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 211 [1/1] (0.73ns)   --->   "%store_ln32 = store i16 0, i4 %local_input_88_addr" [cnn.cpp:32]   --->   Operation 211 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx3412.28.exit"   --->   Operation 212 'br' 'br_ln0' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1 & empty_16)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc35.28" [cnn.cpp:33]   --->   Operation 213 'br' 'br_ln33' <Predicate = (!icmp_ln28 & empty_16)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.88ns)   --->   "%switch_ln32 = switch i2 %trunc_ln28, void %arrayidx3412.29.case.2, i2 0, void %arrayidx3412.29.case.0, i2 1, void %arrayidx3412.29.case.1" [cnn.cpp:32]   --->   Operation 214 'switch' 'switch_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.88>
ST_1 : Operation 215 [1/1] (0.73ns)   --->   "%store_ln32 = store i1 0, i4 %local_input_59_addr" [cnn.cpp:32]   --->   Operation 215 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx3412.29.exit" [cnn.cpp:32]   --->   Operation 216 'br' 'br_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 1)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.73ns)   --->   "%store_ln32 = store i1 0, i4 %local_input_29_addr" [cnn.cpp:32]   --->   Operation 217 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx3412.29.exit" [cnn.cpp:32]   --->   Operation 218 'br' 'br_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 == 0)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.73ns)   --->   "%store_ln32 = store i1 0, i4 %local_input_89_addr" [cnn.cpp:32]   --->   Operation 219 'store' 'store_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx3412.29.exit" [cnn.cpp:32]   --->   Operation 220 'br' 'br_ln32' <Predicate = (!icmp_ln28 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.82ns)   --->   "%add_ln28_2 = add i5 %phi_urem_load, i5 1" [cnn.cpp:28]   --->   Operation 221 'add' 'add_ln28_2' <Predicate = (!icmp_ln28)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.82ns)   --->   "%icmp_ln28_1 = icmp_ult  i5 %add_ln28_2, i5 3" [cnn.cpp:28]   --->   Operation 222 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.34ns)   --->   "%select_ln28 = select i1 %icmp_ln28_1, i5 %add_ln28_2, i5 0" [cnn.cpp:28]   --->   Operation 223 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.46ns)   --->   "%store_ln28 = store i5 %add_ln28, i5 %i" [cnn.cpp:28]   --->   Operation 224 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.46>
ST_1 : Operation 225 [1/1] (0.46ns)   --->   "%store_ln28 = store i11 %add_ln28_1, i11 %phi_mul" [cnn.cpp:28]   --->   Operation 225 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.46>
ST_1 : Operation 226 [1/1] (0.46ns)   --->   "%store_ln28 = store i5 %select_ln28, i5 %phi_urem" [cnn.cpp:28]   --->   Operation 226 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.46>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_29_4" [cnn.cpp:28]   --->   Operation 227 'br' 'br_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 228 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.914ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'phi_urem' [96]  (0.460 ns)
	'load' operation 5 bit ('phi_urem_load', cnn.cpp:28) on local variable 'phi_urem' [99]  (0.000 ns)
	'add' operation 5 bit ('add_ln28_2', cnn.cpp:28) [324]  (0.825 ns)
	'icmp' operation 1 bit ('icmp_ln28_1', cnn.cpp:28) [325]  (0.825 ns)
	'select' operation 5 bit ('select_ln28', cnn.cpp:28) [326]  (0.345 ns)
	'store' operation 0 bit ('store_ln28', cnn.cpp:28) of variable 'select_ln28', cnn.cpp:28 on local variable 'phi_urem' [329]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
