Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: toyProcessor_overall.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toyProcessor_overall.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toyProcessor_overall"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : toyProcessor_overall
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mux.vf" in library work
Compiling verilog file "ha_sch.vf" in library work
Module <mux> compiled
Compiling verilog file "reg_sch.vf" in library work
Module <ha_sch> compiled
Compiling verilog file "mux8sch.vf" in library work
Module <reg_sch> compiled
Module <mux_MUSER_mux8sch> compiled
Compiling verilog file "ha8_sch.vf" in library work
Module <mux8sch> compiled
Module <ha_sch_MUSER_ha8_sch> compiled
Compiling verilog file "fa_sch.vf" in library work
Module <ha8_sch> compiled
Compiling verilog file "enoutput8_sch.vf" in library work
Module <fa_sch> compiled
Compiling verilog file "encode8.vf" in library work
Module <enoutput8_sch> compiled
Compiling verilog file "toZERO_sch.vf" in library work
Module <encode8> compiled
Module <NOR8_MXILINX_toZERO_sch> compiled
Compiling verilog file "seven_seg_controller/mux4_sch.vf" in library work
Module <toZERO_sch> compiled
Compiling verilog file "counter_sch.vf" in library work
Module <mux4_sch> compiled
Module <ha_sch_MUSER_counter_sch> compiled
Module <ha8_sch_MUSER_counter_sch> compiled
Module <mux_MUSER_counter_sch> compiled
Module <mux8sch_MUSER_counter_sch> compiled
Module <reg_sch_MUSER_counter_sch> compiled
Compiling verilog file "control.v" in library work
Module <counter_sch> compiled
Compiling verilog file "bus8_mux.vf" in library work
Module <control> compiled
Module <OR8_MXILINX_bus8_mux> compiled
Module <enoutput8_sch_MUSER_bus8_mux> compiled
Module <encode8_MUSER_bus8_mux> compiled
Compiling verilog file "alu_sch.vf" in library work
Module <bus8_mux> compiled
Module <fa_sch_MUSER_alu_sch> compiled
Compiling verilog file "seven_seg_controller/mux4_7bit_sch.vf" in library work
Module <alu_sch> compiled
Compiling verilog file "ROM_array.vf" in library work
Module <mux4_7bit_sch> compiled
Module <OR8_MXILINX_ROM_array> compiled
Module <enoutput8_sch_MUSER_ROM_array> compiled
Module <encode8_MUSER_ROM_array> compiled
Module <bus8_mux_MUSER_ROM_array> compiled
Compiling verilog file "RAM_array.vf" in library work
Module <ROM_array> compiled
Module <OR8_MXILINX_RAM_array> compiled
Module <enoutput8_sch_MUSER_RAM_array> compiled
Module <encode8_MUSER_RAM_array> compiled
Module <bus8_mux_MUSER_RAM_array> compiled
Compiling verilog file "Datapath_sch.vf" in library work
Module <RAM_array> compiled
Module <NOR8_MXILINX_Datapath_sch> compiled
Module <toZERO_sch_MUSER_Datapath_sch> compiled
Module <reg_sch_MUSER_Datapath_sch> compiled
Module <mux_MUSER_Datapath_sch> compiled
Module <mux8sch_MUSER_Datapath_sch> compiled
Module <fa_sch_MUSER_Datapath_sch> compiled
Module <alu_sch_MUSER_Datapath_sch> compiled
Module <ha_sch_MUSER_Datapath_sch> compiled
Module <ha8_sch_MUSER_Datapath_sch> compiled
Module <counter_sch_MUSER_Datapath_sch> compiled
Compiling verilog file "controller_sch.vf" in library work
Module <Datapath_sch> compiled
Compiling verilog file "clk_signal_sch.vf" in library work
Module <controller_sch> compiled
Compiling verilog file "toy_sch.vf" in library work
Module <clk_signal_sch> compiled
Module <NOR8_MXILINX_toy_sch> compiled
Module <toZERO_sch_MUSER_toy_sch> compiled
Module <reg_sch_MUSER_toy_sch> compiled
Module <mux_MUSER_toy_sch> compiled
Module <mux8sch_MUSER_toy_sch> compiled
Module <fa_sch_MUSER_toy_sch> compiled
Module <alu_sch_MUSER_toy_sch> compiled
Module <ha_sch_MUSER_toy_sch> compiled
Module <ha8_sch_MUSER_toy_sch> compiled
Module <counter_sch_MUSER_toy_sch> compiled
Module <Datapath_sch_MUSER_toy_sch> compiled
Module <controller_sch_MUSER_toy_sch> compiled
Compiling verilog file "seven_seg_controller/seven_seg_control_sch.vf" in library work
Module <toy_sch> compiled
Module <D2_4E_MXILINX_seven_seg_control_sch> compiled
Module <FTCE_MXILINX_seven_seg_control_sch> compiled
Module <CB16CE_MXILINX_seven_seg_control_sch> compiled
Compiling verilog file "mem_bootstrap_sch.vf" in library work
Module <seven_seg_control_sch> compiled
Module <ha_sch_MUSER_mem_bootstrap_sch> compiled
Module <ha8_sch_MUSER_mem_bootstrap_sch> compiled
Module <mux_MUSER_mem_bootstrap_sch> compiled
Module <mux8sch_MUSER_mem_bootstrap_sch> compiled
Module <reg_sch_MUSER_mem_bootstrap_sch> compiled
Module <counter_sch_MUSER_mem_bootstrap_sch> compiled
Module <OR8_MXILINX_mem_bootstrap_sch> compiled
Module <enoutput8_sch_MUSER_mem_bootstrap_sch> compiled
Module <encode8_MUSER_mem_bootstrap_sch> compiled
Module <bus8_mux_MUSER_mem_bootstrap_sch> compiled
Module <ROM_array_MUSER_mem_bootstrap_sch> compiled
Module <RAM_array_MUSER_mem_bootstrap_sch> compiled
Compiling verilog file "bin_to_7seghex_sch.vf" in library work
Module <mem_bootstrap_sch> compiled
Module <NOR16_MXILINX_bin_to_7seghex_sch> compiled
Compiling verilog file "BypassClk.vf" in library work
Module <bin_to_7seghex_sch> compiled
Module <clk_signal_sch_MUSER_BypassClk> compiled
Compiling verilog file "toyProcessor_overall.vf" in library work
Module <BypassClk> compiled
Module <clk_signal_sch_MUSER_toyProcessor_overall> compiled
Module <BypassClk_MUSER_toyProcessor_overall> compiled
Module <toyProcessor_overall> compiled
No errors in compilation
Analysis of file <"toyProcessor_overall.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <toyProcessor_overall> in library <work>.

Analyzing hierarchy for module <toy_sch> in library <work>.

Analyzing hierarchy for module <mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <bin_to_7seghex_sch> in library <work>.

Analyzing hierarchy for module <BypassClk_MUSER_toyProcessor_overall> in library <work>.

Analyzing hierarchy for module <controller_sch_MUSER_toy_sch> in library <work>.

Analyzing hierarchy for module <Datapath_sch_MUSER_toy_sch> in library <work>.

Analyzing hierarchy for module <ROM_array_MUSER_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <RAM_array_MUSER_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <mux8sch_MUSER_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <counter_sch_MUSER_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <mux4_7bit_sch> in library <work>.

Analyzing hierarchy for module <CB16CE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <D2_4E_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <NOR16_MXILINX_bin_to_7seghex_sch> in library <work>.

Analyzing hierarchy for module <NOR16_MXILINX_bin_to_7seghex_sch> in library <work>.

Analyzing hierarchy for module <NOR16_MXILINX_bin_to_7seghex_sch> in library <work>.

Analyzing hierarchy for module <NOR16_MXILINX_bin_to_7seghex_sch> in library <work>.

Analyzing hierarchy for module <NOR16_MXILINX_bin_to_7seghex_sch> in library <work>.

Analyzing hierarchy for module <NOR16_MXILINX_bin_to_7seghex_sch> in library <work>.

Analyzing hierarchy for module <NOR16_MXILINX_bin_to_7seghex_sch> in library <work>.

Analyzing hierarchy for module <clk_signal_sch_MUSER_toyProcessor_overall> in library <work>.

Analyzing hierarchy for module <control> in library <work>.

Analyzing hierarchy for module <reg_sch_MUSER_toy_sch> in library <work>.

Analyzing hierarchy for module <counter_sch_MUSER_toy_sch> in library <work>.

Analyzing hierarchy for module <alu_sch_MUSER_toy_sch> in library <work>.

Analyzing hierarchy for module <mux8sch_MUSER_toy_sch> in library <work>.

Analyzing hierarchy for module <toZERO_sch_MUSER_toy_sch> in library <work>.

Analyzing hierarchy for module <bus8_mux_MUSER_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <mux_MUSER_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <reg_sch_MUSER_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <mux8sch_MUSER_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <ha8_sch_MUSER_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <mux4_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_seven_seg_control_sch> in library <work>.

Analyzing hierarchy for module <reg_sch_MUSER_toy_sch> in library <work>.

Analyzing hierarchy for module <ha8_sch_MUSER_toy_sch> in library <work>.

Analyzing hierarchy for module <fa_sch_MUSER_toy_sch> in library <work>.

Analyzing hierarchy for module <mux_MUSER_toy_sch> in library <work>.

Analyzing hierarchy for module <NOR8_MXILINX_toy_sch> in library <work>.

Analyzing hierarchy for module <encode8_MUSER_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <enoutput8_sch_MUSER_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <OR8_MXILINX_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <mux_MUSER_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <ha_sch_MUSER_mem_bootstrap_sch> in library <work>.

Analyzing hierarchy for module <ha_sch_MUSER_toy_sch> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <toyProcessor_overall>.
Module <toyProcessor_overall> is correct for synthesis.
 
Analyzing module <toy_sch> in library <work>.
Module <toy_sch> is correct for synthesis.
 
Analyzing module <controller_sch_MUSER_toy_sch> in library <work>.
Module <controller_sch_MUSER_toy_sch> is correct for synthesis.
 
Analyzing module <control> in library <work>.
Module <control> is correct for synthesis.
 
Analyzing module <Datapath_sch_MUSER_toy_sch> in library <work>.
Module <Datapath_sch_MUSER_toy_sch> is correct for synthesis.
 
Analyzing module <reg_sch_MUSER_toy_sch> in library <work>.
Module <reg_sch_MUSER_toy_sch> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <reg_sch_MUSER_toy_sch>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <reg_sch_MUSER_toy_sch>.
    Set user-defined property "INIT =  0" for instance <XLXI_6> in unit <reg_sch_MUSER_toy_sch>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <reg_sch_MUSER_toy_sch>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <reg_sch_MUSER_toy_sch>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <reg_sch_MUSER_toy_sch>.
    Set user-defined property "INIT =  0" for instance <XLXI_16> in unit <reg_sch_MUSER_toy_sch>.
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <reg_sch_MUSER_toy_sch>.
Analyzing module <counter_sch_MUSER_toy_sch> in library <work>.
Module <counter_sch_MUSER_toy_sch> is correct for synthesis.
 
Analyzing module <ha8_sch_MUSER_toy_sch> in library <work>.
Module <ha8_sch_MUSER_toy_sch> is correct for synthesis.
 
Analyzing module <ha_sch_MUSER_toy_sch> in library <work>.
Module <ha_sch_MUSER_toy_sch> is correct for synthesis.
 
Analyzing module <alu_sch_MUSER_toy_sch> in library <work>.
Module <alu_sch_MUSER_toy_sch> is correct for synthesis.
 
Analyzing module <fa_sch_MUSER_toy_sch> in library <work>.
Module <fa_sch_MUSER_toy_sch> is correct for synthesis.
 
Analyzing module <mux8sch_MUSER_toy_sch> in library <work>.
Module <mux8sch_MUSER_toy_sch> is correct for synthesis.
 
Analyzing module <mux_MUSER_toy_sch> in library <work>.
Module <mux_MUSER_toy_sch> is correct for synthesis.
 
Analyzing module <toZERO_sch_MUSER_toy_sch> in library <work>.
Module <toZERO_sch_MUSER_toy_sch> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_43" for instance <XLXI_1> in unit <toZERO_sch_MUSER_toy_sch>.
Analyzing module <NOR8_MXILINX_toy_sch> in library <work>.
Module <NOR8_MXILINX_toy_sch> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <NOR8_MXILINX_toy_sch>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <NOR8_MXILINX_toy_sch>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_144> in unit <NOR8_MXILINX_toy_sch>.
Analyzing module <mem_bootstrap_sch> in library <work>.
Module <mem_bootstrap_sch> is correct for synthesis.
 
Analyzing module <ROM_array_MUSER_mem_bootstrap_sch> in library <work>.
Module <ROM_array_MUSER_mem_bootstrap_sch> is correct for synthesis.
 
    Set user-defined property "INIT =  00000912" for instance <XLXI_9> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000910" for instance <XLXI_42> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000912" for instance <XLXI_43> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000990" for instance <XLXI_44> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000D12" for instance <XLXI_45> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000B14" for instance <XLXI_46> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000932" for instance <XLXI_47> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000149" for instance <XLXI_48> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_65> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_66> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_67> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_68> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_69> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_70> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_71> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_72> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_73> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_74> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_75> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_76> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_77> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_78> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_79> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_80> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_81> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_82> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_83> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_84> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_85> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_86> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_87> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_88> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_155> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_156> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_157> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_158> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_159> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_160> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_161> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_162> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_163> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_164> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_165> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_166> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_167> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_168> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_169> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_170> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_171> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_172> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_173> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_174> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_175> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_176> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_177> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_178> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_179> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_180> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_181> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_182> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_183> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_184> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_185> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  00000000" for instance <XLXI_186> in unit <ROM_array_MUSER_mem_bootstrap_sch>.
Analyzing module <bus8_mux_MUSER_mem_bootstrap_sch> in library <work>.
Module <bus8_mux_MUSER_mem_bootstrap_sch> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_34_44" for instance <XLXI_34> in unit <bus8_mux_MUSER_mem_bootstrap_sch>.
    Set user-defined property "HU_SET =  XLXI_38_45" for instance <XLXI_38> in unit <bus8_mux_MUSER_mem_bootstrap_sch>.
    Set user-defined property "HU_SET =  XLXI_39_46" for instance <XLXI_39> in unit <bus8_mux_MUSER_mem_bootstrap_sch>.
    Set user-defined property "HU_SET =  XLXI_40_47" for instance <XLXI_40> in unit <bus8_mux_MUSER_mem_bootstrap_sch>.
    Set user-defined property "HU_SET =  XLXI_41_48" for instance <XLXI_41> in unit <bus8_mux_MUSER_mem_bootstrap_sch>.
    Set user-defined property "HU_SET =  XLXI_42_49" for instance <XLXI_42> in unit <bus8_mux_MUSER_mem_bootstrap_sch>.
    Set user-defined property "HU_SET =  XLXI_43_50" for instance <XLXI_43> in unit <bus8_mux_MUSER_mem_bootstrap_sch>.
    Set user-defined property "HU_SET =  XLXI_44_51" for instance <XLXI_44> in unit <bus8_mux_MUSER_mem_bootstrap_sch>.
Analyzing module <encode8_MUSER_mem_bootstrap_sch> in library <work>.
Module <encode8_MUSER_mem_bootstrap_sch> is correct for synthesis.
 
Analyzing module <enoutput8_sch_MUSER_mem_bootstrap_sch> in library <work>.
Module <enoutput8_sch_MUSER_mem_bootstrap_sch> is correct for synthesis.
 
Analyzing module <OR8_MXILINX_mem_bootstrap_sch.1> in library <work>.
Module <OR8_MXILINX_mem_bootstrap_sch.1> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_mem_bootstrap_sch.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_mem_bootstrap_sch.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_mem_bootstrap_sch.1>.
Analyzing module <OR8_MXILINX_mem_bootstrap_sch.2> in library <work>.
Module <OR8_MXILINX_mem_bootstrap_sch.2> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_mem_bootstrap_sch.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_mem_bootstrap_sch.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_mem_bootstrap_sch.2>.
Analyzing module <OR8_MXILINX_mem_bootstrap_sch.3> in library <work>.
Module <OR8_MXILINX_mem_bootstrap_sch.3> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_mem_bootstrap_sch.3>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_mem_bootstrap_sch.3>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_mem_bootstrap_sch.3>.
Analyzing module <OR8_MXILINX_mem_bootstrap_sch.4> in library <work>.
Module <OR8_MXILINX_mem_bootstrap_sch.4> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_mem_bootstrap_sch.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_mem_bootstrap_sch.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_mem_bootstrap_sch.4>.
Analyzing module <OR8_MXILINX_mem_bootstrap_sch.5> in library <work>.
Module <OR8_MXILINX_mem_bootstrap_sch.5> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_mem_bootstrap_sch.5>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_mem_bootstrap_sch.5>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_mem_bootstrap_sch.5>.
Analyzing module <OR8_MXILINX_mem_bootstrap_sch.6> in library <work>.
Module <OR8_MXILINX_mem_bootstrap_sch.6> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_mem_bootstrap_sch.6>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_mem_bootstrap_sch.6>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_mem_bootstrap_sch.6>.
Analyzing module <OR8_MXILINX_mem_bootstrap_sch.7> in library <work>.
Module <OR8_MXILINX_mem_bootstrap_sch.7> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_mem_bootstrap_sch.7>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_mem_bootstrap_sch.7>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_mem_bootstrap_sch.7>.
Analyzing module <OR8_MXILINX_mem_bootstrap_sch.8> in library <work>.
Module <OR8_MXILINX_mem_bootstrap_sch.8> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_mem_bootstrap_sch.8>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_mem_bootstrap_sch.8>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_mem_bootstrap_sch.8>.
Analyzing module <RAM_array_MUSER_mem_bootstrap_sch> in library <work>.
Module <RAM_array_MUSER_mem_bootstrap_sch> is correct for synthesis.
 
    Set user-defined property "INIT_00 =  00000000" for instance <XLXI_1> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_01 =  00000000" for instance <XLXI_1> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_02 =  00000000" for instance <XLXI_1> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_03 =  00000000" for instance <XLXI_1> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_04 =  00000000" for instance <XLXI_1> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_05 =  00000000" for instance <XLXI_1> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_06 =  00000000" for instance <XLXI_1> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_07 =  00000000" for instance <XLXI_1> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_00 =  00000000" for instance <XLXI_2> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_01 =  00000000" for instance <XLXI_2> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_02 =  00000000" for instance <XLXI_2> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_03 =  00000000" for instance <XLXI_2> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_04 =  00000000" for instance <XLXI_2> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_05 =  00000000" for instance <XLXI_2> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_06 =  00000000" for instance <XLXI_2> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_07 =  00000000" for instance <XLXI_2> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_00 =  00000000" for instance <XLXI_11> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_01 =  00000000" for instance <XLXI_11> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_02 =  00000000" for instance <XLXI_11> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_03 =  00000000" for instance <XLXI_11> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_04 =  00000000" for instance <XLXI_11> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_05 =  00000000" for instance <XLXI_11> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_06 =  00000000" for instance <XLXI_11> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_07 =  00000000" for instance <XLXI_11> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_00 =  00000000" for instance <XLXI_12> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_01 =  00000000" for instance <XLXI_12> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_02 =  00000000" for instance <XLXI_12> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_03 =  00000000" for instance <XLXI_12> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_04 =  00000000" for instance <XLXI_12> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_05 =  00000000" for instance <XLXI_12> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_06 =  00000000" for instance <XLXI_12> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_07 =  00000000" for instance <XLXI_12> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_00 =  00000000" for instance <XLXI_15> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_01 =  00000000" for instance <XLXI_15> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_02 =  00000000" for instance <XLXI_15> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_03 =  00000000" for instance <XLXI_15> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_04 =  00000000" for instance <XLXI_15> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_05 =  00000000" for instance <XLXI_15> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_06 =  00000000" for instance <XLXI_15> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_07 =  00000000" for instance <XLXI_15> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_00 =  00000000" for instance <XLXI_16> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_01 =  00000000" for instance <XLXI_16> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_02 =  00000000" for instance <XLXI_16> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_03 =  00000000" for instance <XLXI_16> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_04 =  00000000" for instance <XLXI_16> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_05 =  00000000" for instance <XLXI_16> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_06 =  00000000" for instance <XLXI_16> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_07 =  00000000" for instance <XLXI_16> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_00 =  00000000" for instance <XLXI_19> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_01 =  00000000" for instance <XLXI_19> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_02 =  00000000" for instance <XLXI_19> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_03 =  00000000" for instance <XLXI_19> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_04 =  00000000" for instance <XLXI_19> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_05 =  00000000" for instance <XLXI_19> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_06 =  00000000" for instance <XLXI_19> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_07 =  00000000" for instance <XLXI_19> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_00 =  00000000" for instance <XLXI_20> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_01 =  00000000" for instance <XLXI_20> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_02 =  00000000" for instance <XLXI_20> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_03 =  00000000" for instance <XLXI_20> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_04 =  00000000" for instance <XLXI_20> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_05 =  00000000" for instance <XLXI_20> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_06 =  00000000" for instance <XLXI_20> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT_07 =  00000000" for instance <XLXI_20> in unit <RAM_array_MUSER_mem_bootstrap_sch>.
Analyzing module <mux8sch_MUSER_mem_bootstrap_sch> in library <work>.
Module <mux8sch_MUSER_mem_bootstrap_sch> is correct for synthesis.
 
Analyzing module <mux_MUSER_mem_bootstrap_sch> in library <work>.
Module <mux_MUSER_mem_bootstrap_sch> is correct for synthesis.
 
Analyzing module <counter_sch_MUSER_mem_bootstrap_sch> in library <work>.
Module <counter_sch_MUSER_mem_bootstrap_sch> is correct for synthesis.
 
Analyzing module <reg_sch_MUSER_mem_bootstrap_sch> in library <work>.
Module <reg_sch_MUSER_mem_bootstrap_sch> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <reg_sch_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <reg_sch_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  0" for instance <XLXI_6> in unit <reg_sch_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <reg_sch_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <reg_sch_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <reg_sch_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  0" for instance <XLXI_16> in unit <reg_sch_MUSER_mem_bootstrap_sch>.
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <reg_sch_MUSER_mem_bootstrap_sch>.
Analyzing module <ha8_sch_MUSER_mem_bootstrap_sch> in library <work>.
Module <ha8_sch_MUSER_mem_bootstrap_sch> is correct for synthesis.
 
Analyzing module <ha_sch_MUSER_mem_bootstrap_sch> in library <work>.
Module <ha_sch_MUSER_mem_bootstrap_sch> is correct for synthesis.
 
Analyzing module <seven_seg_control_sch> in library <work>.
Module <seven_seg_control_sch> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_2_16" for instance <XLXI_2> in unit <seven_seg_control_sch>.
    Set user-defined property "HU_SET =  XLXI_3_17" for instance <XLXI_3> in unit <seven_seg_control_sch>.
Analyzing module <mux4_7bit_sch> in library <work>.
Module <mux4_7bit_sch> is correct for synthesis.
 
Analyzing module <mux4_sch> in library <work>.
Module <mux4_sch> is correct for synthesis.
 
Analyzing module <CB16CE_MXILINX_seven_seg_control_sch> in library <work>.
Module <CB16CE_MXILINX_seven_seg_control_sch> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_Q0_1" for instance <I_Q0> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q1_0" for instance <I_Q1> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q10_10" for instance <I_Q10> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q11_11" for instance <I_Q11> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q12_12" for instance <I_Q12> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q13_13" for instance <I_Q13> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q14_14" for instance <I_Q14> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q15_15" for instance <I_Q15> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q2_3" for instance <I_Q2> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q3_2" for instance <I_Q3> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q4_7" for instance <I_Q4> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q5_6" for instance <I_Q5> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q6_5" for instance <I_Q6> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q7_4" for instance <I_Q7> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q8_8" for instance <I_Q8> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Set user-defined property "HU_SET =  I_Q9_9" for instance <I_Q9> in unit <CB16CE_MXILINX_seven_seg_control_sch>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.1> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.1>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.2> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.2>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.2>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.3> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.3>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.3>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.4> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.4>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.4>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.5> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.5> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.5>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.5>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.6> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.6> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.6>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.6>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.7> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.7> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.7>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.7>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.8> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.8> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.8>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.9> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.9> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.9>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.9>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.10> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.10> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.10>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.10>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.11> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.11> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.11>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.11>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.12> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.12> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.12>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.12>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.13> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.13> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.13>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.13>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.14> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.14> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.14>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.14>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.15> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.15> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.15>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.15>.
Analyzing module <FTCE_MXILINX_seven_seg_control_sch.16> in library <work>.
Module <FTCE_MXILINX_seven_seg_control_sch.16> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_35> in unit <FTCE_MXILINX_seven_seg_control_sch.16>.
Analyzing module <D2_4E_MXILINX_seven_seg_control_sch> in library <work>.
Module <D2_4E_MXILINX_seven_seg_control_sch> is correct for synthesis.
 
Analyzing module <bin_to_7seghex_sch> in library <work>.
Module <bin_to_7seghex_sch> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_397_6" for instance <XLXI_397> in unit <bin_to_7seghex_sch>.
    Set user-defined property "HU_SET =  XLXI_398_5" for instance <XLXI_398> in unit <bin_to_7seghex_sch>.
    Set user-defined property "HU_SET =  XLXI_399_4" for instance <XLXI_399> in unit <bin_to_7seghex_sch>.
    Set user-defined property "HU_SET =  XLXI_400_3" for instance <XLXI_400> in unit <bin_to_7seghex_sch>.
    Set user-defined property "HU_SET =  XLXI_401_2" for instance <XLXI_401> in unit <bin_to_7seghex_sch>.
    Set user-defined property "HU_SET =  XLXI_403_1" for instance <XLXI_403> in unit <bin_to_7seghex_sch>.
    Set user-defined property "HU_SET =  XLXI_404_0" for instance <XLXI_404> in unit <bin_to_7seghex_sch>.
Analyzing module <NOR16_MXILINX_bin_to_7seghex_sch.1> in library <work>.
Module <NOR16_MXILINX_bin_to_7seghex_sch.1> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_2> in unit <NOR16_MXILINX_bin_to_7seghex_sch.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <NOR16_MXILINX_bin_to_7seghex_sch.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_129> in unit <NOR16_MXILINX_bin_to_7seghex_sch.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <NOR16_MXILINX_bin_to_7seghex_sch.1>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_142> in unit <NOR16_MXILINX_bin_to_7seghex_sch.1>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_147> in unit <NOR16_MXILINX_bin_to_7seghex_sch.1>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_165> in unit <NOR16_MXILINX_bin_to_7seghex_sch.1>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_170> in unit <NOR16_MXILINX_bin_to_7seghex_sch.1>.
Analyzing module <NOR16_MXILINX_bin_to_7seghex_sch.2> in library <work>.
Module <NOR16_MXILINX_bin_to_7seghex_sch.2> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_2> in unit <NOR16_MXILINX_bin_to_7seghex_sch.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <NOR16_MXILINX_bin_to_7seghex_sch.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_129> in unit <NOR16_MXILINX_bin_to_7seghex_sch.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <NOR16_MXILINX_bin_to_7seghex_sch.2>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_142> in unit <NOR16_MXILINX_bin_to_7seghex_sch.2>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_147> in unit <NOR16_MXILINX_bin_to_7seghex_sch.2>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_165> in unit <NOR16_MXILINX_bin_to_7seghex_sch.2>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_170> in unit <NOR16_MXILINX_bin_to_7seghex_sch.2>.
Analyzing module <NOR16_MXILINX_bin_to_7seghex_sch.3> in library <work>.
Module <NOR16_MXILINX_bin_to_7seghex_sch.3> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_2> in unit <NOR16_MXILINX_bin_to_7seghex_sch.3>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <NOR16_MXILINX_bin_to_7seghex_sch.3>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_129> in unit <NOR16_MXILINX_bin_to_7seghex_sch.3>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <NOR16_MXILINX_bin_to_7seghex_sch.3>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_142> in unit <NOR16_MXILINX_bin_to_7seghex_sch.3>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_147> in unit <NOR16_MXILINX_bin_to_7seghex_sch.3>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_165> in unit <NOR16_MXILINX_bin_to_7seghex_sch.3>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_170> in unit <NOR16_MXILINX_bin_to_7seghex_sch.3>.
Analyzing module <NOR16_MXILINX_bin_to_7seghex_sch.4> in library <work>.
Module <NOR16_MXILINX_bin_to_7seghex_sch.4> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_2> in unit <NOR16_MXILINX_bin_to_7seghex_sch.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <NOR16_MXILINX_bin_to_7seghex_sch.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_129> in unit <NOR16_MXILINX_bin_to_7seghex_sch.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <NOR16_MXILINX_bin_to_7seghex_sch.4>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_142> in unit <NOR16_MXILINX_bin_to_7seghex_sch.4>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_147> in unit <NOR16_MXILINX_bin_to_7seghex_sch.4>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_165> in unit <NOR16_MXILINX_bin_to_7seghex_sch.4>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_170> in unit <NOR16_MXILINX_bin_to_7seghex_sch.4>.
Analyzing module <NOR16_MXILINX_bin_to_7seghex_sch.5> in library <work>.
Module <NOR16_MXILINX_bin_to_7seghex_sch.5> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_2> in unit <NOR16_MXILINX_bin_to_7seghex_sch.5>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <NOR16_MXILINX_bin_to_7seghex_sch.5>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_129> in unit <NOR16_MXILINX_bin_to_7seghex_sch.5>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <NOR16_MXILINX_bin_to_7seghex_sch.5>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_142> in unit <NOR16_MXILINX_bin_to_7seghex_sch.5>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_147> in unit <NOR16_MXILINX_bin_to_7seghex_sch.5>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_165> in unit <NOR16_MXILINX_bin_to_7seghex_sch.5>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_170> in unit <NOR16_MXILINX_bin_to_7seghex_sch.5>.
Analyzing module <NOR16_MXILINX_bin_to_7seghex_sch.6> in library <work>.
Module <NOR16_MXILINX_bin_to_7seghex_sch.6> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_2> in unit <NOR16_MXILINX_bin_to_7seghex_sch.6>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <NOR16_MXILINX_bin_to_7seghex_sch.6>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_129> in unit <NOR16_MXILINX_bin_to_7seghex_sch.6>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <NOR16_MXILINX_bin_to_7seghex_sch.6>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_142> in unit <NOR16_MXILINX_bin_to_7seghex_sch.6>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_147> in unit <NOR16_MXILINX_bin_to_7seghex_sch.6>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_165> in unit <NOR16_MXILINX_bin_to_7seghex_sch.6>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_170> in unit <NOR16_MXILINX_bin_to_7seghex_sch.6>.
Analyzing module <NOR16_MXILINX_bin_to_7seghex_sch.7> in library <work>.
Module <NOR16_MXILINX_bin_to_7seghex_sch.7> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_2> in unit <NOR16_MXILINX_bin_to_7seghex_sch.7>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <NOR16_MXILINX_bin_to_7seghex_sch.7>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_129> in unit <NOR16_MXILINX_bin_to_7seghex_sch.7>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <NOR16_MXILINX_bin_to_7seghex_sch.7>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_142> in unit <NOR16_MXILINX_bin_to_7seghex_sch.7>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_147> in unit <NOR16_MXILINX_bin_to_7seghex_sch.7>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_165> in unit <NOR16_MXILINX_bin_to_7seghex_sch.7>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_170> in unit <NOR16_MXILINX_bin_to_7seghex_sch.7>.
Analyzing module <BypassClk_MUSER_toyProcessor_overall> in library <work>.
Module <BypassClk_MUSER_toyProcessor_overall> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <BypassClk_MUSER_toyProcessor_overall>.
Analyzing module <clk_signal_sch_MUSER_toyProcessor_overall> in library <work>.
Module <clk_signal_sch_MUSER_toyProcessor_overall> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <clk_signal_sch_MUSER_toyProcessor_overall>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control>.
    Related source file is "control.v".
    Found 1-bit register for signal <S0>.
    Found 1-bit register for signal <S1>.
    Found 1-bit register for signal <S2>.
    Found 1-bit register for signal <S3>.
    Found 1-bit register for signal <S4>.
    Found 1-bit register for signal <S5>.
    Found 1-bit register for signal <STATE0>.
    Found 1-bit register for signal <STATE1>.
    Found 1-bit register for signal <STATE2>.
    Found 1-bit register for signal <STATE3>.
    Found 1-bit register for signal <STATE4>.
    Found 1-bit register for signal <STATE5>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <control> synthesized.


Synthesizing Unit <controller_sch_MUSER_toy_sch>.
    Related source file is "toy_sch.vf".
Unit <controller_sch_MUSER_toy_sch> synthesized.


Synthesizing Unit <reg_sch_MUSER_toy_sch>.
    Related source file is "toy_sch.vf".
Unit <reg_sch_MUSER_toy_sch> synthesized.


Synthesizing Unit <ha_sch_MUSER_toy_sch>.
    Related source file is "toy_sch.vf".
Unit <ha_sch_MUSER_toy_sch> synthesized.


Synthesizing Unit <fa_sch_MUSER_toy_sch>.
    Related source file is "toy_sch.vf".
Unit <fa_sch_MUSER_toy_sch> synthesized.


Synthesizing Unit <mux_MUSER_toy_sch>.
    Related source file is "toy_sch.vf".
Unit <mux_MUSER_toy_sch> synthesized.


Synthesizing Unit <NOR8_MXILINX_toy_sch>.
    Related source file is "toy_sch.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <NOR8_MXILINX_toy_sch> synthesized.


Synthesizing Unit <encode8_MUSER_mem_bootstrap_sch>.
    Related source file is "mem_bootstrap_sch.vf".
Unit <encode8_MUSER_mem_bootstrap_sch> synthesized.


Synthesizing Unit <enoutput8_sch_MUSER_mem_bootstrap_sch>.
    Related source file is "mem_bootstrap_sch.vf".
Unit <enoutput8_sch_MUSER_mem_bootstrap_sch> synthesized.


Synthesizing Unit <OR8_MXILINX_mem_bootstrap_sch_1>.
    Related source file is "mem_bootstrap_sch.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_mem_bootstrap_sch_1> synthesized.


Synthesizing Unit <OR8_MXILINX_mem_bootstrap_sch_2>.
    Related source file is "mem_bootstrap_sch.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_mem_bootstrap_sch_2> synthesized.


Synthesizing Unit <OR8_MXILINX_mem_bootstrap_sch_3>.
    Related source file is "mem_bootstrap_sch.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_mem_bootstrap_sch_3> synthesized.


Synthesizing Unit <OR8_MXILINX_mem_bootstrap_sch_4>.
    Related source file is "mem_bootstrap_sch.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_mem_bootstrap_sch_4> synthesized.


Synthesizing Unit <OR8_MXILINX_mem_bootstrap_sch_5>.
    Related source file is "mem_bootstrap_sch.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_mem_bootstrap_sch_5> synthesized.


Synthesizing Unit <OR8_MXILINX_mem_bootstrap_sch_6>.
    Related source file is "mem_bootstrap_sch.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_mem_bootstrap_sch_6> synthesized.


Synthesizing Unit <OR8_MXILINX_mem_bootstrap_sch_7>.
    Related source file is "mem_bootstrap_sch.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_mem_bootstrap_sch_7> synthesized.


Synthesizing Unit <OR8_MXILINX_mem_bootstrap_sch_8>.
    Related source file is "mem_bootstrap_sch.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_mem_bootstrap_sch_8> synthesized.


Synthesizing Unit <mux_MUSER_mem_bootstrap_sch>.
    Related source file is "mem_bootstrap_sch.vf".
Unit <mux_MUSER_mem_bootstrap_sch> synthesized.


Synthesizing Unit <reg_sch_MUSER_mem_bootstrap_sch>.
    Related source file is "mem_bootstrap_sch.vf".
Unit <reg_sch_MUSER_mem_bootstrap_sch> synthesized.


Synthesizing Unit <ha_sch_MUSER_mem_bootstrap_sch>.
    Related source file is "mem_bootstrap_sch.vf".
Unit <ha_sch_MUSER_mem_bootstrap_sch> synthesized.


Synthesizing Unit <D2_4E_MXILINX_seven_seg_control_sch>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <D2_4E_MXILINX_seven_seg_control_sch> synthesized.


Synthesizing Unit <mux4_sch>.
    Related source file is "seven_seg_controller/mux4_sch.vf".
Unit <mux4_sch> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_1>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_1> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_2>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_2> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_3>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_3> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_4>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_4> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_5>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_5> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_6>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_6> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_7>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_7> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_8>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_8> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_9>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_9> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_10>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_10> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_11>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_11> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_12>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_12> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_13>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_13> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_14>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_14> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_15>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_15> synthesized.


Synthesizing Unit <FTCE_MXILINX_seven_seg_control_sch_16>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <FTCE_MXILINX_seven_seg_control_sch_16> synthesized.


Synthesizing Unit <NOR16_MXILINX_bin_to_7seghex_sch_1>.
    Related source file is "bin_to_7seghex_sch.vf".
Unit <NOR16_MXILINX_bin_to_7seghex_sch_1> synthesized.


Synthesizing Unit <NOR16_MXILINX_bin_to_7seghex_sch_2>.
    Related source file is "bin_to_7seghex_sch.vf".
Unit <NOR16_MXILINX_bin_to_7seghex_sch_2> synthesized.


Synthesizing Unit <NOR16_MXILINX_bin_to_7seghex_sch_3>.
    Related source file is "bin_to_7seghex_sch.vf".
Unit <NOR16_MXILINX_bin_to_7seghex_sch_3> synthesized.


Synthesizing Unit <NOR16_MXILINX_bin_to_7seghex_sch_4>.
    Related source file is "bin_to_7seghex_sch.vf".
Unit <NOR16_MXILINX_bin_to_7seghex_sch_4> synthesized.


Synthesizing Unit <NOR16_MXILINX_bin_to_7seghex_sch_5>.
    Related source file is "bin_to_7seghex_sch.vf".
Unit <NOR16_MXILINX_bin_to_7seghex_sch_5> synthesized.


Synthesizing Unit <NOR16_MXILINX_bin_to_7seghex_sch_6>.
    Related source file is "bin_to_7seghex_sch.vf".
Unit <NOR16_MXILINX_bin_to_7seghex_sch_6> synthesized.


Synthesizing Unit <NOR16_MXILINX_bin_to_7seghex_sch_7>.
    Related source file is "bin_to_7seghex_sch.vf".
Unit <NOR16_MXILINX_bin_to_7seghex_sch_7> synthesized.


Synthesizing Unit <clk_signal_sch_MUSER_toyProcessor_overall>.
    Related source file is "toyProcessor_overall.vf".
Unit <clk_signal_sch_MUSER_toyProcessor_overall> synthesized.


Synthesizing Unit <bin_to_7seghex_sch>.
    Related source file is "bin_to_7seghex_sch.vf".
Unit <bin_to_7seghex_sch> synthesized.


Synthesizing Unit <BypassClk_MUSER_toyProcessor_overall>.
    Related source file is "toyProcessor_overall.vf".
Unit <BypassClk_MUSER_toyProcessor_overall> synthesized.


Synthesizing Unit <alu_sch_MUSER_toy_sch>.
    Related source file is "toy_sch.vf".
Unit <alu_sch_MUSER_toy_sch> synthesized.


Synthesizing Unit <mux8sch_MUSER_toy_sch>.
    Related source file is "toy_sch.vf".
Unit <mux8sch_MUSER_toy_sch> synthesized.


Synthesizing Unit <toZERO_sch_MUSER_toy_sch>.
    Related source file is "toy_sch.vf".
Unit <toZERO_sch_MUSER_toy_sch> synthesized.


Synthesizing Unit <ha8_sch_MUSER_toy_sch>.
    Related source file is "toy_sch.vf".
Unit <ha8_sch_MUSER_toy_sch> synthesized.


Synthesizing Unit <mux8sch_MUSER_mem_bootstrap_sch>.
    Related source file is "mem_bootstrap_sch.vf".
Unit <mux8sch_MUSER_mem_bootstrap_sch> synthesized.


Synthesizing Unit <bus8_mux_MUSER_mem_bootstrap_sch>.
    Related source file is "mem_bootstrap_sch.vf".
Unit <bus8_mux_MUSER_mem_bootstrap_sch> synthesized.


Synthesizing Unit <ha8_sch_MUSER_mem_bootstrap_sch>.
    Related source file is "mem_bootstrap_sch.vf".
Unit <ha8_sch_MUSER_mem_bootstrap_sch> synthesized.


Synthesizing Unit <mux4_7bit_sch>.
    Related source file is "seven_seg_controller/mux4_7bit_sch.vf".
Unit <mux4_7bit_sch> synthesized.


Synthesizing Unit <CB16CE_MXILINX_seven_seg_control_sch>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
Unit <CB16CE_MXILINX_seven_seg_control_sch> synthesized.


Synthesizing Unit <seven_seg_control_sch>.
    Related source file is "seven_seg_controller/seven_seg_control_sch.vf".
WARNING:Xst:646 - Signal <Qout<13:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <seven_seg_control_sch> synthesized.


Synthesizing Unit <counter_sch_MUSER_toy_sch>.
    Related source file is "toy_sch.vf".
Unit <counter_sch_MUSER_toy_sch> synthesized.


Synthesizing Unit <ROM_array_MUSER_mem_bootstrap_sch>.
    Related source file is "mem_bootstrap_sch.vf".
Unit <ROM_array_MUSER_mem_bootstrap_sch> synthesized.


Synthesizing Unit <RAM_array_MUSER_mem_bootstrap_sch>.
    Related source file is "mem_bootstrap_sch.vf".
Unit <RAM_array_MUSER_mem_bootstrap_sch> synthesized.


Synthesizing Unit <counter_sch_MUSER_mem_bootstrap_sch>.
    Related source file is "mem_bootstrap_sch.vf".
Unit <counter_sch_MUSER_mem_bootstrap_sch> synthesized.


Synthesizing Unit <mem_bootstrap_sch>.
    Related source file is "mem_bootstrap_sch.vf".
Unit <mem_bootstrap_sch> synthesized.


Synthesizing Unit <Datapath_sch_MUSER_toy_sch>.
    Related source file is "toy_sch.vf".
Unit <Datapath_sch_MUSER_toy_sch> synthesized.


Synthesizing Unit <toy_sch>.
    Related source file is "toy_sch.vf".
WARNING:Xst:646 - Signal <IR<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <toy_sch> synthesized.


Synthesizing Unit <toyProcessor_overall>.
    Related source file is "toyProcessor_overall.vf".
Unit <toyProcessor_overall> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 12
 1-bit register                                        : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <STATE0> in Unit <XLXI_1> is equivalent to the following FF/Latch, which will be removed : <S0> 
INFO:Xst:2261 - The FF/Latch <STATE1> in Unit <XLXI_1> is equivalent to the following FF/Latch, which will be removed : <S1> 
INFO:Xst:2261 - The FF/Latch <STATE2> in Unit <XLXI_1> is equivalent to the following FF/Latch, which will be removed : <S2> 
INFO:Xst:2261 - The FF/Latch <STATE3> in Unit <XLXI_1> is equivalent to the following FF/Latch, which will be removed : <S3> 
INFO:Xst:2261 - The FF/Latch <STATE4> in Unit <XLXI_1> is equivalent to the following FF/Latch, which will be removed : <S4> 
INFO:Xst:2261 - The FF/Latch <STATE5> in Unit <XLXI_1> is equivalent to the following FF/Latch, which will be removed : <S5> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <STATE0> in Unit <control> is equivalent to the following FF/Latch, which will be removed : <S0> 
INFO:Xst:2261 - The FF/Latch <STATE1> in Unit <control> is equivalent to the following FF/Latch, which will be removed : <S1> 
INFO:Xst:2261 - The FF/Latch <STATE3> in Unit <control> is equivalent to the following FF/Latch, which will be removed : <S3> 
INFO:Xst:2261 - The FF/Latch <STATE5> in Unit <control> is equivalent to the following FF/Latch, which will be removed : <S5> 
INFO:Xst:2261 - The FF/Latch <S4> in Unit <control> is equivalent to the following FF/Latch, which will be removed : <STATE4> 
INFO:Xst:2261 - The FF/Latch <STATE2> in Unit <control> is equivalent to the following FF/Latch, which will be removed : <S2> 
WARNING:Xst:2170 - Unit toyProcessor_overall : the following signal(s) form a combinatorial loop: XLXN_155, XLXI_26/XLXI_1/XLXN_6, XLXI_26/XLXN_8.

Optimizing unit <toyProcessor_overall> ...

Optimizing unit <control> ...

Optimizing unit <reg_sch_MUSER_toy_sch> ...

Optimizing unit <NOR8_MXILINX_toy_sch> ...

Optimizing unit <encode8_MUSER_mem_bootstrap_sch> ...

Optimizing unit <enoutput8_sch_MUSER_mem_bootstrap_sch> ...

Optimizing unit <OR8_MXILINX_mem_bootstrap_sch_1> ...

Optimizing unit <OR8_MXILINX_mem_bootstrap_sch_2> ...

Optimizing unit <OR8_MXILINX_mem_bootstrap_sch_3> ...

Optimizing unit <OR8_MXILINX_mem_bootstrap_sch_4> ...

Optimizing unit <OR8_MXILINX_mem_bootstrap_sch_5> ...

Optimizing unit <OR8_MXILINX_mem_bootstrap_sch_6> ...

Optimizing unit <OR8_MXILINX_mem_bootstrap_sch_7> ...

Optimizing unit <OR8_MXILINX_mem_bootstrap_sch_8> ...

Optimizing unit <reg_sch_MUSER_mem_bootstrap_sch> ...

Optimizing unit <D2_4E_MXILINX_seven_seg_control_sch> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_1> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_2> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_3> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_4> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_5> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_6> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_7> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_8> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_9> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_10> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_11> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_12> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_13> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_14> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_15> ...

Optimizing unit <FTCE_MXILINX_seven_seg_control_sch_16> ...

Optimizing unit <NOR16_MXILINX_bin_to_7seghex_sch_1> ...

Optimizing unit <NOR16_MXILINX_bin_to_7seghex_sch_2> ...

Optimizing unit <NOR16_MXILINX_bin_to_7seghex_sch_3> ...

Optimizing unit <NOR16_MXILINX_bin_to_7seghex_sch_4> ...

Optimizing unit <NOR16_MXILINX_bin_to_7seghex_sch_5> ...

Optimizing unit <NOR16_MXILINX_bin_to_7seghex_sch_6> ...

Optimizing unit <NOR16_MXILINX_bin_to_7seghex_sch_7> ...

Optimizing unit <controller_sch_MUSER_toy_sch> ...

Optimizing unit <bin_to_7seghex_sch> ...

Optimizing unit <alu_sch_MUSER_toy_sch> ...

Optimizing unit <mux8sch_MUSER_toy_sch> ...

Optimizing unit <ha8_sch_MUSER_toy_sch> ...

Optimizing unit <mux8sch_MUSER_mem_bootstrap_sch> ...

Optimizing unit <bus8_mux_MUSER_mem_bootstrap_sch> ...

Optimizing unit <CB16CE_MXILINX_seven_seg_control_sch> ...

Optimizing unit <seven_seg_control_sch> ...

Optimizing unit <RAM_array_MUSER_mem_bootstrap_sch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toyProcessor_overall, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : toyProcessor_overall.ngr
Top Level Output File Name         : toyProcessor_overall
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 47

Cell Usage :
# BELS                             : 842
#      AND2                        : 258
#      AND3                        : 50
#      AND3B1                      : 2
#      AND3B2                      : 1
#      AND4                        : 69
#      AND4B1                      : 3
#      AND4B2                      : 3
#      AND4B3                      : 1
#      AND5                        : 3
#      GND                         : 46
#      INV                         : 90
#      LUT2                        : 3
#      MUXCY                       : 28
#      MUXCY_L                     : 84
#      OR2                         : 74
#      OR3                         : 2
#      OR4                         : 41
#      VCC                         : 30
#      XOR2                        : 54
# FlipFlops/Latches                : 64
#      FD                          : 1
#      FDC                         : 1
#      FDCE                        : 16
#      FDR                         : 3
#      FDRE                        : 40
#      FDRS                        : 2
#      FDSE                        : 1
# RAMS                             : 8
#      RAM32X8S                    : 8
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 47
#      IBUF                        : 3
#      OBUF                        : 44
# Logical                          : 114
#      NOR2                        : 2
#      NOR4                        : 112
# Others                           : 227
#      FMAP                        : 163
#      ROM32X1                     : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                      175  out of   2448     7%  
 Number of Slice Flip Flops:             64  out of   4896     1%  
 Number of 4 input LUTs:                349  out of   4896     7%  
    Number used as logic:                93
    Number used as RAMs:                128
    Number used as ROMs:                128
 Number of IOs:                          47
 Number of bonded IOBs:                  47  out of     92    51%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                | Load  |
-----------------------------------+--------------------------------------+-------+
CLK                                | IBUF+BUFG                            | 18    |
XLXN_1551(XLXI_26/XLXI_3:O)        | BUFG(*)(XLXI_1/XLXI_6/XLXI_1/XLXI_17)| 54    |
-----------------------------------+--------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+---------------------------------+-------+
Control Signal                           | Buffer(FF name)                 | Load  |
-----------------------------------------+---------------------------------+-------+
XLXI_6/XLXI_2/TC(XLXI_6/XLXI_2/I_36_22:O)| NONE(XLXI_6/XLXI_2/I_Q0/I_36_35)| 16    |
RESET                                    | IBUF                            | 1     |
-----------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 22.656ns (Maximum Frequency: 44.138MHz)
   Minimum input arrival time before clock: 20.797ns
   Maximum output required time after clock: 29.272ns
   Maximum combinational path delay: 31.186ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.791ns (frequency: 128.353MHz)
  Total number of paths / destination ports: 137 / 17
-------------------------------------------------------------------------
Delay:               7.791ns (Levels of Logic = 6)
  Source:            XLXI_6/XLXI_2/I_Q0/I_36_35 (FF)
  Destination:       XLXI_6/XLXI_2/I_Q13/I_36_35 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_6/XLXI_2/I_Q0/I_36_35 to XLXI_6/XLXI_2/I_Q13/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.633  I_36_35 (Q)
     end scope: 'I_Q0'
     AND4:I3->O            5   0.704   0.633  I_36_10 (T4)
     AND5:I4->O            5   0.704   0.633  I_36_14 (T8)
     AND5:I4->O            5   0.704   0.633  I_36_29 (T12)
     AND2:I1->O            1   0.704   0.420  I_36_23 (T13)
     begin scope: 'I_Q13'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      7.791ns (4.419ns logic, 3.372ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_1551'
  Clock period: 22.656ns (frequency: 44.138MHz)
  Total number of paths / destination ports: 14865 / 201
-------------------------------------------------------------------------
Delay:               22.656ns (Levels of Logic = 18)
  Source:            XLXI_1/XLXI_5/XLXI_1/S4 (FF)
  Destination:       XLXI_1/XLXI_6/XLXI_7/XLXI_17 (FF)
  Source Clock:      XLXN_1551 rising
  Destination Clock: XLXN_1551 rising

  Data Path: XLXI_1/XLXI_5/XLXI_1/S4 to XLXI_1/XLXI_6/XLXI_7/XLXI_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.591   0.820  XLXI_1/XLXI_5/XLXI_1/S4 (XLXI_1/XLXI_5/XLXI_1/S4)
     AND2:I1->O           10   0.704   0.882  XLXI_1/XLXI_5/XLXI_17 (XLXI_1/XLXN_55)
     XOR2:I0->O            2   0.704   0.447  XLXI_1/XLXI_6/XLXI_5/XLXI_10 (XLXI_1/XLXI_6/XLXI_5/XLXN_57)
     XOR2:I0->O            2   0.704   0.447  XLXI_1/XLXI_6/XLXI_5/XLXI_4/XLXI_3 (XLXI_1/XLXI_6/XLXI_5/XLXI_4/XLXN_1)
     AND2:I0->O            1   0.704   0.420  XLXI_1/XLXI_6/XLXI_5/XLXI_4/XLXI_6 (XLXI_1/XLXI_6/XLXI_5/XLXI_4/XLXN_6)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_6/XLXI_5/XLXI_4/XLXI_5 (XLXI_1/XLXI_6/XLXI_5/XLXN_32)
     AND2:I1->O            1   0.704   0.420  XLXI_1/XLXI_6/XLXI_5/XLXI_3/XLXI_6 (XLXI_1/XLXI_6/XLXI_5/XLXI_3/XLXN_6)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_6/XLXI_5/XLXI_3/XLXI_5 (XLXI_1/XLXI_6/XLXI_5/XLXN_33)
     AND2:I1->O            1   0.704   0.420  XLXI_1/XLXI_6/XLXI_5/XLXI_1/XLXI_6 (XLXI_1/XLXI_6/XLXI_5/XLXI_1/XLXN_6)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_6/XLXI_5/XLXI_1/XLXI_5 (XLXI_1/XLXI_6/XLXI_5/XLXN_34)
     AND2:I1->O            1   0.704   0.420  XLXI_1/XLXI_6/XLXI_5/XLXI_5/XLXI_6 (XLXI_1/XLXI_6/XLXI_5/XLXI_5/XLXN_6)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_6/XLXI_5/XLXI_5/XLXI_5 (XLXI_1/XLXI_6/XLXI_5/XLXN_35)
     AND2:I1->O            1   0.704   0.420  XLXI_1/XLXI_6/XLXI_5/XLXI_6/XLXI_6 (XLXI_1/XLXI_6/XLXI_5/XLXI_6/XLXN_6)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_6/XLXI_5/XLXI_6/XLXI_5 (XLXI_1/XLXI_6/XLXI_5/XLXN_36)
     AND2:I1->O            1   0.704   0.420  XLXI_1/XLXI_6/XLXI_5/XLXI_7/XLXI_6 (XLXI_1/XLXI_6/XLXI_5/XLXI_7/XLXN_6)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_6/XLXI_5/XLXI_7/XLXI_5 (XLXI_1/XLXI_6/XLXI_5/XLXN_37)
     AND2:I1->O            1   0.704   0.420  XLXI_1/XLXI_6/XLXI_5/XLXI_8/XLXI_6 (XLXI_1/XLXI_6/XLXI_5/XLXI_8/XLXN_6)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_6/XLXI_5/XLXI_8/XLXI_5 (XLXI_1/XLXI_6/XLXI_5/XLXN_38)
     XOR2:I0->O            1   0.704   0.420  XLXI_1/XLXI_6/XLXI_5/XLXI_9/XLXI_4 (XLXI_1/XLXI_6/XLXN_27<0>)
     FDRE:D                    0.308          XLXI_1/XLXI_6/XLXI_7/XLXI_17
    ----------------------------------------
    Total                     22.656ns (13.571ns logic, 9.085ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            PUSH (PAD)
  Destination:       XLXI_26/XLXI_1/XLXI_1 (FF)
  Destination Clock: CLK rising

  Data Path: PUSH to XLXI_26/XLXI_1/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  PUSH_IBUF (PUSH_IBUF)
     FD:D                      0.308          XLXI_26/XLXI_1/XLXI_1
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_1551'
  Total number of paths / destination ports: 2734 / 174
-------------------------------------------------------------------------
Offset:              20.797ns (Levels of Logic = 15)
  Source:            RESET (PAD)
  Destination:       XLXI_1/XLXI_6/XLXI_1/XLXI_8 (FF)
  Destination Clock: XLXN_1551 rising

  Data Path: RESET to XLXI_1/XLXI_6/XLXI_1/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.034  RESET_IBUF (RESET_IBUF)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_5/XLXI_4 (XLXI_1/XLXI_5/XLXN_11)
     INV:I->O             26   0.704   1.260  XLXI_1/XLXI_5/XLXI_7 (XLXI_1/XLXN_56)
     NOR2:I1->O           16   0.704   1.034  XLXI_1/XLXI_5/XLXI_22 (XLXI_1/XLXN_29)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXI_5 (XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXN_14)
     AND2:I1->O            1   0.704   0.420  XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXI_2 (XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXN_13)
     OR2:I0->O            12   0.704   0.961  XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXI_3 (Addr_7_OBUF)
     AND2:I0->O            1   0.704   0.420  XLXI_2/XLXI_4/XLXI_8/XLXI_2 (XLXI_2/XLXI_4/XLXI_8/XLXN_13)
     OR2:I0->O            13   0.704   0.983  XLXI_2/XLXI_4/XLXI_8/XLXI_3 (XLXI_2/XLXN_10<7>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_30/XLXI_1/XLXI_22 (XLXI_2/XLXI_2/XLXI_30/XLXI_1/SN3)
     AND3:I2->O            8   0.704   0.757  XLXI_2/XLXI_2/XLXI_30/XLXI_1/XLXI_26 (XLXI_2/XLXI_2/XLXI_30/XLXN_10)
     AND2:I1->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_30/XLXI_22/XLXI_1 (XLXI_2/XLXI_2/XLXI_30/XLXN_161)
     begin scope: 'XLXI_2/XLXI_2/XLXI_30/XLXI_44'
     OR4:I3->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O            13   0.704   0.983  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_30/XLXI_44'
     FDRE:D                    0.308          XLXI_1/XLXI_6/XLXI_1/XLXI_3
    ----------------------------------------
    Total                     20.797ns (10.678ns logic, 10.119ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_1551'
  Total number of paths / destination ports: 651230 / 360
-------------------------------------------------------------------------
Offset:              29.272ns (Levels of Logic = 22)
  Source:            XLXI_1/XLXI_6/XLXI_2/XLXI_7 (FF)
  Destination:       seven_seg_out<5> (PAD)
  Source Clock:      XLXN_1551 rising

  Data Path: XLXI_1/XLXI_6/XLXI_2/XLXI_7 to seven_seg_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.587  XLXI_1/XLXI_6/XLXI_2/XLXI_7 (XLXI_1/IR<4>)
     OR2:I0->O             1   0.704   0.420  XLXI_1/XLXI_5/XLXI_24 (XLXI_1/XLXI_5/XLXN_66)
     AND2:I0->O            1   0.704   0.420  XLXI_1/XLXI_5/XLXI_23 (XLXI_1/XLXI_5/XLXN_54)
     NOR2:I0->O           16   0.704   1.034  XLXI_1/XLXI_5/XLXI_22 (XLXI_1/XLXN_29)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXI_5 (XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXN_14)
     AND2:I1->O            1   0.704   0.420  XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXI_2 (XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXN_13)
     OR2:I0->O            12   0.704   0.961  XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXI_3 (Addr_7_OBUF)
     AND2:I0->O            1   0.704   0.420  XLXI_2/XLXI_4/XLXI_8/XLXI_2 (XLXI_2/XLXI_4/XLXI_8/XLXN_13)
     OR2:I0->O            13   0.704   0.983  XLXI_2/XLXI_4/XLXI_8/XLXI_3 (XLXI_2/XLXN_10<7>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_30/XLXI_1/XLXI_22 (XLXI_2/XLXI_2/XLXI_30/XLXI_1/SN3)
     AND3:I2->O            8   0.704   0.757  XLXI_2/XLXI_2/XLXI_30/XLXI_1/XLXI_26 (XLXI_2/XLXI_2/XLXI_30/XLXN_10)
     AND2:I1->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_30/XLXI_22/XLXI_1 (XLXI_2/XLXI_2/XLXI_30/XLXN_161)
     begin scope: 'XLXI_2/XLXI_2/XLXI_30/XLXI_44'
     OR4:I3->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O            13   0.704   0.983  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_30/XLXI_44'
     INV:I->O              9   0.704   0.820  XLXI_10/XLXI_6 (XLXI_10/XLXN_289)
     AND4:I0->O           12   0.704   0.961  XLXI_10/XLXI_7 (XLXI_10/XLXN_85)
     begin scope: 'XLXI_10/XLXI_397'
     NOR4:I2->O            1   0.704   0.000  I_36_161 (S3)
     MUXCY:S->O            1   0.864   0.420  I_36_165 (O)
     end scope: 'XLXI_10/XLXI_397'
     AND3:I2->O            1   0.704   0.420  XLXI_6/XLXI_1/XLXI_7/XLXI_3 (XLXI_6/XLXI_1/XLXI_7/XLXN_4)
     OR4:I1->O             1   0.704   0.420  XLXI_6/XLXI_1/XLXI_7/XLXI_5 (seven_seg_out_0_OBUF)
     OBUF:I->O                 3.272          seven_seg_out_0_OBUF (seven_seg_out<0>)
    ----------------------------------------
    Total                     29.272ns (17.399ns logic, 11.873ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              8.523ns (Levels of Logic = 5)
  Source:            XLXI_6/XLXI_2/I_Q14/I_36_35 (FF)
  Destination:       seven_seg_out<6> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_6/XLXI_2/I_Q14/I_36_35 to seven_seg_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            28   0.591   1.261  I_36_35 (Q)
     end scope: 'I_Q14'
     end scope: 'XLXI_6/XLXI_2'
     INV:I->O              2   0.704   0.447  XLXI_6/XLXI_1/XLXI_1/XLXI_6 (XLXI_6/XLXI_1/XLXI_1/XLXN_6)
     AND3:I0->O            1   0.704   0.420  XLXI_6/XLXI_1/XLXI_1/XLXI_1 (XLXI_6/XLXI_1/XLXI_1/XLXN_1)
     OR4:I3->O             1   0.704   0.420  XLXI_6/XLXI_1/XLXI_1/XLXI_5 (seven_seg_out_5_OBUF)
     OBUF:I->O                 3.272          seven_seg_out_5_OBUF (seven_seg_out<5>)
    ----------------------------------------
    Total                      8.523ns (5.975ns logic, 2.548ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 117520 / 23
-------------------------------------------------------------------------
Delay:               31.186ns (Levels of Logic = 23)
  Source:            RESET (PAD)
  Destination:       seven_seg_out<5> (PAD)

  Data Path: RESET to seven_seg_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.034  RESET_IBUF (RESET_IBUF)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_5/XLXI_4 (XLXI_1/XLXI_5/XLXN_11)
     INV:I->O             26   0.704   1.260  XLXI_1/XLXI_5/XLXI_7 (XLXI_1/XLXN_56)
     NOR2:I1->O           16   0.704   1.034  XLXI_1/XLXI_5/XLXI_22 (XLXI_1/XLXN_29)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXI_5 (XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXN_14)
     AND2:I1->O            1   0.704   0.420  XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXI_2 (XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXN_13)
     OR2:I0->O            12   0.704   0.961  XLXI_1/XLXI_6/XLXI_6/XLXI_8/XLXI_3 (Addr_7_OBUF)
     AND2:I0->O            1   0.704   0.420  XLXI_2/XLXI_4/XLXI_8/XLXI_2 (XLXI_2/XLXI_4/XLXI_8/XLXN_13)
     OR2:I0->O            13   0.704   0.983  XLXI_2/XLXI_4/XLXI_8/XLXI_3 (XLXI_2/XLXN_10<7>)
     INV:I->O              4   0.704   0.587  XLXI_2/XLXI_2/XLXI_30/XLXI_1/XLXI_22 (XLXI_2/XLXI_2/XLXI_30/XLXI_1/SN3)
     AND3:I2->O            8   0.704   0.757  XLXI_2/XLXI_2/XLXI_30/XLXI_1/XLXI_26 (XLXI_2/XLXI_2/XLXI_30/XLXN_10)
     AND2:I1->O            1   0.704   0.420  XLXI_2/XLXI_2/XLXI_30/XLXI_22/XLXI_1 (XLXI_2/XLXI_2/XLXI_30/XLXN_161)
     begin scope: 'XLXI_2/XLXI_2/XLXI_30/XLXI_44'
     OR4:I3->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O            13   0.704   0.983  I_36_94 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_2/XLXI_30/XLXI_44'
     INV:I->O              9   0.704   0.820  XLXI_10/XLXI_6 (XLXI_10/XLXN_289)
     AND4:I0->O           12   0.704   0.961  XLXI_10/XLXI_7 (XLXI_10/XLXN_85)
     begin scope: 'XLXI_10/XLXI_397'
     NOR4:I2->O            1   0.704   0.000  I_36_161 (S3)
     MUXCY:S->O            1   0.864   0.420  I_36_165 (O)
     end scope: 'XLXI_10/XLXI_397'
     AND3:I2->O            1   0.704   0.420  XLXI_6/XLXI_1/XLXI_7/XLXI_3 (XLXI_6/XLXI_1/XLXI_7/XLXN_4)
     OR4:I1->O             1   0.704   0.420  XLXI_6/XLXI_1/XLXI_7/XLXI_5 (seven_seg_out_0_OBUF)
     OBUF:I->O                 3.272          seven_seg_out_0_OBUF (seven_seg_out<0>)
    ----------------------------------------
    Total                     31.186ns (18.026ns logic, 13.160ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.16 secs
 
--> 

Total memory usage is 296844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :   12 (   0 filtered)

