

================================================================
== Vivado HLS Report for 'aes16_bidir'
================================================================
* Date:           Sat Jan 23 21:09:24 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_hls_prj
* Solution:       sol3
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     6.337|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  951|  983|  951|  983|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_KeyExpansion_fu_394          |KeyExpansion          |   88|   88|   88|   88|   none  |
        |grp_AES_CTR_xcrypt_buffe_fu_402  |AES_CTR_xcrypt_buffe  |  790|  822|  790|  822|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   24|   24|         6|          -|          -|     4|    no    |
        | + Loop 1.1  |    4|    4|         1|          -|          -|     4|    no    |
        |- Loop 2     |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 3     |   12|   12|         3|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 3 2 
4 --> 5 
5 --> 6 7 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iv_3), !map !56"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iv_2), !map !62"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iv_1), !map !68"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iv_0), !map !74"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %key_3), !map !80"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %key_2), !map !84"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %key_1), !map !88"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %key_0), !map !92"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %inout_3), !map !96"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %inout_2), !map !100"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %inout_1), !map !104"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %inout_0), !map !108"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @aes16_bidir_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "%p_key = alloca [16 x i8], align 16" [hls/top_aes.c:16]   --->   Operation 24 'alloca' 'p_key' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "%p_text = alloca [16 x i8], align 16" [hls/top_aes.c:17]   --->   Operation 25 'alloca' 'p_text' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "%p_iv = alloca [16 x i8], align 16" [hls/top_aes.c:18]   --->   Operation 26 'alloca' 'p_iv' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 27 [1/1] (2.77ns)   --->   "%ctx_RoundKey = alloca [176 x i8], align 1" [hls/top_aes.c:19]   --->   Operation 27 'alloca' 'ctx_RoundKey' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "%ctx_Iv = alloca [16 x i8], align 1" [hls/top_aes.c:19]   --->   Operation 28 'alloca' 'ctx_Iv' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 29 [1/1] (1.39ns)   --->   "br label %.loopexit" [hls/top_aes.c:23]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.39>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i_2, %.loopexit.loopexit ]"   --->   Operation 30 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.98ns)   --->   "%icmp_ln23 = icmp eq i3 %i_0, -4" [hls/top_aes.c:23]   --->   Operation 31 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.45ns)   --->   "%i_2 = add i3 %i_0, 1" [hls/top_aes.c:23]   --->   Operation 33 'add' 'i_2' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %2, label %.preheader.preheader" [hls/top_aes.c:23]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i3 %i_0 to i2" [hls/top_aes.c:25]   --->   Operation 35 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%key_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %key_0)" [hls/top_aes.c:25]   --->   Operation 36 'read' 'key_0_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%key_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %key_1)" [hls/top_aes.c:25]   --->   Operation 37 'read' 'key_1_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%key_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %key_2)" [hls/top_aes.c:25]   --->   Operation 38 'read' 'key_2_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%key_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %key_3)" [hls/top_aes.c:25]   --->   Operation 39 'read' 'key_3_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%tmp = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %key_0_read, i32 %key_1_read, i32 %key_2_read, i32 %key_3_read, i2 %trunc_ln25)" [hls/top_aes.c:25]   --->   Operation 40 'mux' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 1.58> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln25_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln25, i2 0)" [hls/top_aes.c:25]   --->   Operation 41 'bitconcatenate' 'shl_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%inout_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %inout_0)" [hls/top_aes.c:26]   --->   Operation 42 'read' 'inout_0_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%inout_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %inout_1)" [hls/top_aes.c:26]   --->   Operation 43 'read' 'inout_1_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%inout_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %inout_2)" [hls/top_aes.c:26]   --->   Operation 44 'read' 'inout_2_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%inout_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %inout_3)" [hls/top_aes.c:26]   --->   Operation 45 'read' 'inout_3_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %inout_0_read, i32 %inout_1_read, i32 %inout_2_read, i32 %inout_3_read, i2 %trunc_ln25)" [hls/top_aes.c:26]   --->   Operation 46 'mux' 'tmp_1' <Predicate = (!icmp_ln23)> <Delay = 1.58> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%iv_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %iv_0)" [hls/top_aes.c:27]   --->   Operation 47 'read' 'iv_0_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%iv_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %iv_1)" [hls/top_aes.c:27]   --->   Operation 48 'read' 'iv_1_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%iv_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %iv_2)" [hls/top_aes.c:27]   --->   Operation 49 'read' 'iv_2_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%iv_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %iv_3)" [hls/top_aes.c:27]   --->   Operation 50 'read' 'iv_3_read' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %iv_0_read, i32 %iv_1_read, i32 %iv_2_read, i32 %iv_3_read, i2 %trunc_ln25)" [hls/top_aes.c:27]   --->   Operation 51 'mux' 'tmp_2' <Predicate = (!icmp_ln23)> <Delay = 1.58> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.39ns)   --->   "br label %.preheader" [hls/top_aes.c:24]   --->   Operation 52 'br' <Predicate = (!icmp_ln23)> <Delay = 1.39>
ST_2 : Operation 53 [2/2] (0.00ns)   --->   "call fastcc void @KeyExpansion([176 x i8]* %ctx_RoundKey, [16 x i8]* %p_key) nounwind" [c_src/aes.c:248->hls/top_aes.c:51]   --->   Operation 53 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.70>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ %k_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 54 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i3 %k_0 to i4" [hls/top_aes.c:24]   --->   Operation 55 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.98ns)   --->   "%icmp_ln24 = icmp eq i3 %k_0, -4" [hls/top_aes.c:24]   --->   Operation 56 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 57 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.45ns)   --->   "%k_1 = add i3 %k_0, 1" [hls/top_aes.c:24]   --->   Operation 58 'add' 'k_1' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.loopexit.loopexit, label %1" [hls/top_aes.c:24]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i3 %k_0 to i2" [hls/top_aes.c:25]   --->   Operation 60 'trunc' 'trunc_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln25_1, i3 0)" [hls/top_aes.c:25]   --->   Operation 61 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i5 %shl_ln to i32" [hls/top_aes.c:25]   --->   Operation 62 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.93ns)   --->   "%lshr_ln25 = lshr i32 %tmp, %zext_ln25_1" [hls/top_aes.c:25]   --->   Operation 63 'lshr' 'lshr_ln25' <Predicate = (!icmp_ln24)> <Delay = 2.93> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = trunc i32 %lshr_ln25 to i8" [hls/top_aes.c:25]   --->   Operation 64 'trunc' 'trunc_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.56ns)   --->   "%add_ln25 = add i4 %zext_ln24, %shl_ln25_1" [hls/top_aes.c:25]   --->   Operation 65 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %add_ln25 to i64" [hls/top_aes.c:25]   --->   Operation 66 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_key_addr = getelementptr inbounds [16 x i8]* %p_key, i64 0, i64 %zext_ln25" [hls/top_aes.c:25]   --->   Operation 67 'getelementptr' 'p_key_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.76ns)   --->   "store i8 %trunc_ln25_2, i8* %p_key_addr, align 1" [hls/top_aes.c:25]   --->   Operation 68 'store' <Predicate = (!icmp_ln24)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 69 [1/1] (2.93ns)   --->   "%lshr_ln26 = lshr i32 %tmp_1, %zext_ln25_1" [hls/top_aes.c:26]   --->   Operation 69 'lshr' 'lshr_ln26' <Predicate = (!icmp_ln24)> <Delay = 2.93> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %lshr_ln26 to i8" [hls/top_aes.c:26]   --->   Operation 70 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_text_addr_4 = getelementptr inbounds [16 x i8]* %p_text, i64 0, i64 %zext_ln25" [hls/top_aes.c:26]   --->   Operation 71 'getelementptr' 'p_text_addr_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.76ns)   --->   "store i8 %trunc_ln26, i8* %p_text_addr_4, align 1" [hls/top_aes.c:26]   --->   Operation 72 'store' <Predicate = (!icmp_ln24)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 73 [1/1] (2.93ns)   --->   "%lshr_ln27 = lshr i32 %tmp_2, %zext_ln25_1" [hls/top_aes.c:27]   --->   Operation 73 'lshr' 'lshr_ln27' <Predicate = (!icmp_ln24)> <Delay = 2.93> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %lshr_ln27 to i8" [hls/top_aes.c:27]   --->   Operation 74 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_iv_addr_1 = getelementptr inbounds [16 x i8]* %p_iv, i64 0, i64 %zext_ln25" [hls/top_aes.c:27]   --->   Operation 75 'getelementptr' 'p_iv_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.76ns)   --->   "store i8 %trunc_ln27, i8* %p_iv_addr_1, align 1" [hls/top_aes.c:27]   --->   Operation 76 'store' <Predicate = (!icmp_ln24)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader" [hls/top_aes.c:24]   --->   Operation 77 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 78 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.39>
ST_4 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @KeyExpansion([176 x i8]* %ctx_RoundKey, [16 x i8]* %p_key) nounwind" [c_src/aes.c:248->hls/top_aes.c:51]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 80 [1/1] (1.39ns)   --->   "br label %3" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.39>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%k_0_i = phi i5 [ 0, %2 ], [ %k, %4 ]"   --->   Operation 81 'phi' 'k_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.20ns)   --->   "%icmp_ln249 = icmp eq i5 %k_0_i, -16" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 82 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 83 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.58ns)   --->   "%k = add i5 %k_0_i, 1" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 84 'add' 'k' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %AES_init_ctx_iv.exit, label %4" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i5 %k_0_i to i64" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 86 'zext' 'zext_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_iv_addr = getelementptr [16 x i8]* %p_iv, i64 0, i64 %zext_ln249" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 87 'getelementptr' 'p_iv_addr' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (1.76ns)   --->   "%p_iv_load = load i8* %p_iv_addr, align 1" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 88 'load' 'p_iv_load' <Predicate = (!icmp_ln249)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 89 [2/2] (0.00ns)   --->   "call fastcc void @AES_CTR_xcrypt_buffe([176 x i8]* %ctx_RoundKey, [16 x i8]* %ctx_Iv, [16 x i8]* %p_text) nounwind" [hls/top_aes.c:52]   --->   Operation 89 'call' <Predicate = (icmp_ln249)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 3.53>
ST_6 : Operation 90 [1/2] (1.76ns)   --->   "%p_iv_load = load i8* %p_iv_addr, align 1" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 90 'load' 'p_iv_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%ctx_Iv_addr = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln249" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 91 'getelementptr' 'ctx_Iv_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.76ns)   --->   "store i8 %p_iv_load, i8* %ctx_Iv_addr, align 1" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 92 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "br label %3" [c_src/aes.c:249->hls/top_aes.c:51]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.39>
ST_7 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @AES_CTR_xcrypt_buffe([176 x i8]* %ctx_RoundKey, [16 x i8]* %ctx_Iv, [16 x i8]* %p_text) nounwind" [hls/top_aes.c:52]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 95 [1/1] (1.39ns)   --->   "br label %5" [hls/top_aes.c:54]   --->   Operation 95 'br' <Predicate = true> <Delay = 1.39>

State 8 <SV = 5> <Delay = 1.76>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ 0, %AES_init_ctx_iv.exit ], [ %i, %7 ]"   --->   Operation 96 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.98ns)   --->   "%icmp_ln54 = icmp eq i3 %i_1, -4" [hls/top_aes.c:54]   --->   Operation 97 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 98 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.45ns)   --->   "%i = add i3 %i_1, 1" [hls/top_aes.c:54]   --->   Operation 99 'add' 'i' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %8, label %6" [hls/top_aes.c:54]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i3 %i_1 to i2" [hls/top_aes.c:55]   --->   Operation 101 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln55, i2 0)" [hls/top_aes.c:55]   --->   Operation 102 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln55 = or i4 %shl_ln1, 3" [hls/top_aes.c:55]   --->   Operation 103 'or' 'or_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i4 %or_ln55 to i64" [hls/top_aes.c:55]   --->   Operation 104 'zext' 'zext_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%p_text_addr = getelementptr inbounds [16 x i8]* %p_text, i64 0, i64 %zext_ln55" [hls/top_aes.c:55]   --->   Operation 105 'getelementptr' 'p_text_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 106 [2/2] (1.76ns)   --->   "%p_text_load = load i8* %p_text_addr, align 1" [hls/top_aes.c:55]   --->   Operation 106 'load' 'p_text_load' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln55_1 = or i4 %shl_ln1, 2" [hls/top_aes.c:55]   --->   Operation 107 'or' 'or_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i4 %or_ln55_1 to i64" [hls/top_aes.c:55]   --->   Operation 108 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%p_text_addr_1 = getelementptr inbounds [16 x i8]* %p_text, i64 0, i64 %zext_ln55_1" [hls/top_aes.c:55]   --->   Operation 109 'getelementptr' 'p_text_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 110 [2/2] (1.76ns)   --->   "%p_text_load_1 = load i8* %p_text_addr_1, align 2" [hls/top_aes.c:55]   --->   Operation 110 'load' 'p_text_load_1' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_1 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55" [hls/top_aes.c:59]   --->   Operation 111 'getelementptr' 'ctx_Iv_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 112 [2/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr_1, align 1" [hls/top_aes.c:59]   --->   Operation 112 'load' 'ctx_Iv_load' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_2 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55_1" [hls/top_aes.c:59]   --->   Operation 113 'getelementptr' 'ctx_Iv_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 114 [2/2] (1.76ns)   --->   "%ctx_Iv_load_1 = load i8* %ctx_Iv_addr_2, align 1" [hls/top_aes.c:59]   --->   Operation 114 'load' 'ctx_Iv_load_1' <Predicate = (!icmp_ln54)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "ret void" [hls/top_aes.c:74]   --->   Operation 115 'ret' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.76>
ST_9 : Operation 116 [1/2] (1.76ns)   --->   "%p_text_load = load i8* %p_text_addr, align 1" [hls/top_aes.c:55]   --->   Operation 116 'load' 'p_text_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 117 [1/2] (1.76ns)   --->   "%p_text_load_1 = load i8* %p_text_addr_1, align 2" [hls/top_aes.c:55]   --->   Operation 117 'load' 'p_text_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln55_2 = or i4 %shl_ln1, 1" [hls/top_aes.c:55]   --->   Operation 118 'or' 'or_ln55_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i4 %or_ln55_2 to i64" [hls/top_aes.c:55]   --->   Operation 119 'zext' 'zext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%p_text_addr_2 = getelementptr inbounds [16 x i8]* %p_text, i64 0, i64 %zext_ln55_2" [hls/top_aes.c:55]   --->   Operation 120 'getelementptr' 'p_text_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [2/2] (1.76ns)   --->   "%p_text_load_2 = load i8* %p_text_addr_2, align 1" [hls/top_aes.c:55]   --->   Operation 121 'load' 'p_text_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i4 %shl_ln1 to i64" [hls/top_aes.c:55]   --->   Operation 122 'zext' 'zext_ln55_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%p_text_addr_3 = getelementptr inbounds [16 x i8]* %p_text, i64 0, i64 %zext_ln55_3" [hls/top_aes.c:55]   --->   Operation 123 'getelementptr' 'p_text_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (1.76ns)   --->   "%p_text_load_3 = load i8* %p_text_addr_3, align 4" [hls/top_aes.c:55]   --->   Operation 124 'load' 'p_text_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 125 [1/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr_1, align 1" [hls/top_aes.c:59]   --->   Operation 125 'load' 'ctx_Iv_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 126 [1/2] (1.76ns)   --->   "%ctx_Iv_load_1 = load i8* %ctx_Iv_addr_2, align 1" [hls/top_aes.c:59]   --->   Operation 126 'load' 'ctx_Iv_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_3 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55_2" [hls/top_aes.c:59]   --->   Operation 127 'getelementptr' 'ctx_Iv_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [2/2] (1.76ns)   --->   "%ctx_Iv_load_2 = load i8* %ctx_Iv_addr_3, align 1" [hls/top_aes.c:59]   --->   Operation 128 'load' 'ctx_Iv_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_4 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55_3" [hls/top_aes.c:59]   --->   Operation 129 'getelementptr' 'ctx_Iv_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [2/2] (1.76ns)   --->   "%ctx_Iv_load_3 = load i8* %ctx_Iv_addr_4, align 1" [hls/top_aes.c:59]   --->   Operation 130 'load' 'ctx_Iv_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 7> <Delay = 1.76>
ST_10 : Operation 131 [1/2] (1.76ns)   --->   "%p_text_load_2 = load i8* %p_text_addr_2, align 1" [hls/top_aes.c:55]   --->   Operation 131 'load' 'p_text_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 132 [1/2] (1.76ns)   --->   "%p_text_load_3 = load i8* %p_text_addr_3, align 4" [hls/top_aes.c:55]   --->   Operation 132 'load' 'p_text_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln55_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_text_load, i8 %p_text_load_1, i8 %p_text_load_2, i8 %p_text_load_3)" [hls/top_aes.c:55]   --->   Operation 133 'bitconcatenate' 'or_ln55_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/2] (1.76ns)   --->   "%ctx_Iv_load_2 = load i8* %ctx_Iv_addr_3, align 1" [hls/top_aes.c:59]   --->   Operation 134 'load' 'ctx_Iv_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 135 [1/2] (1.76ns)   --->   "%ctx_Iv_load_3 = load i8* %ctx_Iv_addr_4, align 1" [hls/top_aes.c:59]   --->   Operation 135 'load' 'ctx_Iv_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln59_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %ctx_Iv_load, i8 %ctx_Iv_load_1, i8 %ctx_Iv_load_2, i8 %ctx_Iv_load_3)" [hls/top_aes.c:59]   --->   Operation 136 'bitconcatenate' 'or_ln59_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (1.20ns)   --->   "switch i2 %trunc_ln55, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [hls/top_aes.c:55]   --->   Operation 137 'switch' <Predicate = true> <Delay = 1.20>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %inout_2, i32 %or_ln55_5)" [hls/top_aes.c:55]   --->   Operation 138 'write' <Predicate = (trunc_ln55 == 2)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iv_2, i32 %or_ln59_2)" [hls/top_aes.c:59]   --->   Operation 139 'write' <Predicate = (trunc_ln55 == 2)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 140 'br' <Predicate = (trunc_ln55 == 2)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %inout_1, i32 %or_ln55_5)" [hls/top_aes.c:55]   --->   Operation 141 'write' <Predicate = (trunc_ln55 == 1)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iv_1, i32 %or_ln59_2)" [hls/top_aes.c:59]   --->   Operation 142 'write' <Predicate = (trunc_ln55 == 1)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 143 'br' <Predicate = (trunc_ln55 == 1)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %inout_0, i32 %or_ln55_5)" [hls/top_aes.c:55]   --->   Operation 144 'write' <Predicate = (trunc_ln55 == 0)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iv_0, i32 %or_ln59_2)" [hls/top_aes.c:59]   --->   Operation 145 'write' <Predicate = (trunc_ln55 == 0)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 146 'br' <Predicate = (trunc_ln55 == 0)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %inout_3, i32 %or_ln55_5)" [hls/top_aes.c:55]   --->   Operation 147 'write' <Predicate = (trunc_ln55 == 3)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iv_3, i32 %or_ln59_2)" [hls/top_aes.c:59]   --->   Operation 148 'write' <Predicate = (trunc_ln55 == 3)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 149 'br' <Predicate = (trunc_ln55 == 3)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "br label %5" [hls/top_aes.c:54]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ key_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ inout_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ inout_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ inout_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ iv_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ iv_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ iv_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ iv_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000]
p_key             (alloca           ) [ 00111000000]
p_text            (alloca           ) [ 00111111111]
p_iv              (alloca           ) [ 00111110000]
ctx_RoundKey      (alloca           ) [ 00111111000]
ctx_Iv            (alloca           ) [ 00111111111]
br_ln23           (br               ) [ 01110000000]
i_0               (phi              ) [ 00100000000]
icmp_ln23         (icmp             ) [ 00110000000]
empty             (speclooptripcount) [ 00000000000]
i_2               (add              ) [ 01110000000]
br_ln23           (br               ) [ 00000000000]
trunc_ln25        (trunc            ) [ 00000000000]
key_0_read        (read             ) [ 00000000000]
key_1_read        (read             ) [ 00000000000]
key_2_read        (read             ) [ 00000000000]
key_3_read        (read             ) [ 00000000000]
tmp               (mux              ) [ 00010000000]
shl_ln25_1        (bitconcatenate   ) [ 00010000000]
inout_0_read      (read             ) [ 00000000000]
inout_1_read      (read             ) [ 00000000000]
inout_2_read      (read             ) [ 00000000000]
inout_3_read      (read             ) [ 00000000000]
tmp_1             (mux              ) [ 00010000000]
iv_0_read         (read             ) [ 00000000000]
iv_1_read         (read             ) [ 00000000000]
iv_2_read         (read             ) [ 00000000000]
iv_3_read         (read             ) [ 00000000000]
tmp_2             (mux              ) [ 00010000000]
br_ln24           (br               ) [ 00110000000]
k_0               (phi              ) [ 00010000000]
zext_ln24         (zext             ) [ 00000000000]
icmp_ln24         (icmp             ) [ 00110000000]
empty_3           (speclooptripcount) [ 00000000000]
k_1               (add              ) [ 00110000000]
br_ln24           (br               ) [ 00000000000]
trunc_ln25_1      (trunc            ) [ 00000000000]
shl_ln            (bitconcatenate   ) [ 00000000000]
zext_ln25_1       (zext             ) [ 00000000000]
lshr_ln25         (lshr             ) [ 00000000000]
trunc_ln25_2      (trunc            ) [ 00000000000]
add_ln25          (add              ) [ 00000000000]
zext_ln25         (zext             ) [ 00000000000]
p_key_addr        (getelementptr    ) [ 00000000000]
store_ln25        (store            ) [ 00000000000]
lshr_ln26         (lshr             ) [ 00000000000]
trunc_ln26        (trunc            ) [ 00000000000]
p_text_addr_4     (getelementptr    ) [ 00000000000]
store_ln26        (store            ) [ 00000000000]
lshr_ln27         (lshr             ) [ 00000000000]
trunc_ln27        (trunc            ) [ 00000000000]
p_iv_addr_1       (getelementptr    ) [ 00000000000]
store_ln27        (store            ) [ 00000000000]
br_ln24           (br               ) [ 00110000000]
br_ln0            (br               ) [ 01110000000]
call_ln248        (call             ) [ 00000000000]
br_ln249          (br               ) [ 00001110000]
k_0_i             (phi              ) [ 00000100000]
icmp_ln249        (icmp             ) [ 00000110000]
empty_4           (speclooptripcount) [ 00000000000]
k                 (add              ) [ 00001110000]
br_ln249          (br               ) [ 00000000000]
zext_ln249        (zext             ) [ 00000010000]
p_iv_addr         (getelementptr    ) [ 00000010000]
p_iv_load         (load             ) [ 00000000000]
ctx_Iv_addr       (getelementptr    ) [ 00000000000]
store_ln249       (store            ) [ 00000000000]
br_ln249          (br               ) [ 00001110000]
call_ln52         (call             ) [ 00000000000]
br_ln54           (br               ) [ 00000001111]
i_1               (phi              ) [ 00000000100]
icmp_ln54         (icmp             ) [ 00000000111]
empty_5           (speclooptripcount) [ 00000000000]
i                 (add              ) [ 00000001111]
br_ln54           (br               ) [ 00000000000]
trunc_ln55        (trunc            ) [ 00000000011]
shl_ln1           (bitconcatenate   ) [ 00000000010]
or_ln55           (or               ) [ 00000000000]
zext_ln55         (zext             ) [ 00000000000]
p_text_addr       (getelementptr    ) [ 00000000010]
or_ln55_1         (or               ) [ 00000000000]
zext_ln55_1       (zext             ) [ 00000000000]
p_text_addr_1     (getelementptr    ) [ 00000000010]
ctx_Iv_addr_1     (getelementptr    ) [ 00000000010]
ctx_Iv_addr_2     (getelementptr    ) [ 00000000010]
ret_ln74          (ret              ) [ 00000000000]
p_text_load       (load             ) [ 00000000001]
p_text_load_1     (load             ) [ 00000000001]
or_ln55_2         (or               ) [ 00000000000]
zext_ln55_2       (zext             ) [ 00000000000]
p_text_addr_2     (getelementptr    ) [ 00000000001]
zext_ln55_3       (zext             ) [ 00000000000]
p_text_addr_3     (getelementptr    ) [ 00000000001]
ctx_Iv_load       (load             ) [ 00000000001]
ctx_Iv_load_1     (load             ) [ 00000000001]
ctx_Iv_addr_3     (getelementptr    ) [ 00000000001]
ctx_Iv_addr_4     (getelementptr    ) [ 00000000001]
p_text_load_2     (load             ) [ 00000000000]
p_text_load_3     (load             ) [ 00000000000]
or_ln55_5         (bitconcatenate   ) [ 00000000000]
ctx_Iv_load_2     (load             ) [ 00000000000]
ctx_Iv_load_3     (load             ) [ 00000000000]
or_ln59_2         (bitconcatenate   ) [ 00000000000]
switch_ln55       (switch           ) [ 00000000000]
write_ln55        (write            ) [ 00000000000]
write_ln59        (write            ) [ 00000000000]
br_ln0            (br               ) [ 00000000000]
write_ln55        (write            ) [ 00000000000]
write_ln59        (write            ) [ 00000000000]
br_ln0            (br               ) [ 00000000000]
write_ln55        (write            ) [ 00000000000]
write_ln59        (write            ) [ 00000000000]
br_ln0            (br               ) [ 00000000000]
write_ln55        (write            ) [ 00000000000]
write_ln59        (write            ) [ 00000000000]
br_ln0            (br               ) [ 00000000000]
br_ln54           (br               ) [ 00000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="key_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inout_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inout_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inout_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inout_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="iv_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iv_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="iv_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iv_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="iv_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iv_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="iv_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iv_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sbox">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes16_bidir_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeyExpansion"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_CTR_xcrypt_buffe"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="p_key_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_key/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_text_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_text/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_iv_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_iv/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="ctx_RoundKey_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_RoundKey/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ctx_Iv_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_Iv/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="key_0_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_0_read/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="key_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_1_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="key_2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_2_read/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="key_3_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_3_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="inout_0_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inout_0_read/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="inout_1_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inout_1_read/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="inout_2_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inout_2_read/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="inout_3_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inout_3_read/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="iv_0_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iv_0_read/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="iv_1_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iv_1_read/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="iv_2_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iv_2_read/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="iv_3_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iv_3_read/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln55_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/10 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln59_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln55_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="write_ln59_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln55_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/10 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln59_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/10 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln55_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/10 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln59_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_key_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_key_addr/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln25_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_text_addr_4_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_text_addr_4/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="0"/>
<pin id="299" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="300" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="301" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
<pin id="302" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln26/3 p_text_load/8 p_text_load_1/8 p_text_load_2/9 p_text_load_3/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_iv_addr_1_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_iv_addr_1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln27/3 p_iv_load/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_iv_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_iv_addr/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="ctx_Iv_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="1"/>
<pin id="277" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_Iv_addr/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="0" index="2" bw="0" slack="0"/>
<pin id="317" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="318" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="319" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="8" slack="0"/>
<pin id="320" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln249/6 ctx_Iv_load/8 ctx_Iv_load_1/8 ctx_Iv_load_2/9 ctx_Iv_load_3/9 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_text_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_text_addr/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_text_addr_1_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_text_addr_1/8 "/>
</bind>
</comp>

<comp id="304" class="1004" name="ctx_Iv_addr_1_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="4" slack="0"/>
<pin id="308" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_Iv_addr_1/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="ctx_Iv_addr_2_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="4" slack="0"/>
<pin id="315" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_Iv_addr_2/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_text_addr_2_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_text_addr_2/9 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_text_addr_3_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="4" slack="0"/>
<pin id="333" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_text_addr_3/9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="ctx_Iv_addr_3_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_Iv_addr_3/9 "/>
</bind>
</comp>

<comp id="343" class="1004" name="ctx_Iv_addr_4_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="4" slack="0"/>
<pin id="347" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_Iv_addr_4/9 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i_0_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="1"/>
<pin id="352" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="i_0_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="3" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="k_0_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="1"/>
<pin id="363" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="k_0_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="1" slack="1"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/3 "/>
</bind>
</comp>

<comp id="372" class="1005" name="k_0_i_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="1"/>
<pin id="374" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="k_0_i_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="5" slack="0"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i/5 "/>
</bind>
</comp>

<comp id="383" class="1005" name="i_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="1"/>
<pin id="385" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="i_1_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="3" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_KeyExpansion_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="0" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="398" dir="0" index="3" bw="8" slack="0"/>
<pin id="399" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln248/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_AES_CTR_xcrypt_buffe_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="0" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="406" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="407" dir="0" index="4" bw="8" slack="0"/>
<pin id="408" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln52/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln23_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="0" index="1" bw="3" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="i_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln25_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="32" slack="0"/>
<pin id="431" dir="0" index="3" bw="32" slack="0"/>
<pin id="432" dir="0" index="4" bw="32" slack="0"/>
<pin id="433" dir="0" index="5" bw="2" slack="0"/>
<pin id="434" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="shl_ln25_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="0" index="1" bw="2" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln25_1/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="0" index="2" bw="32" slack="0"/>
<pin id="453" dir="0" index="3" bw="32" slack="0"/>
<pin id="454" dir="0" index="4" bw="32" slack="0"/>
<pin id="455" dir="0" index="5" bw="2" slack="0"/>
<pin id="456" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="0"/>
<pin id="467" dir="0" index="3" bw="32" slack="0"/>
<pin id="468" dir="0" index="4" bw="32" slack="0"/>
<pin id="469" dir="0" index="5" bw="2" slack="0"/>
<pin id="470" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln24_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="0"/>
<pin id="479" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln24_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="0"/>
<pin id="483" dir="0" index="1" bw="3" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="k_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln25_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="0"/>
<pin id="495" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_1/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="shl_ln_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="0"/>
<pin id="499" dir="0" index="1" bw="2" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln25_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="lshr_ln25_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="0" index="1" bw="5" slack="0"/>
<pin id="512" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln25/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="trunc_ln25_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_2/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln25_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="0" index="1" bw="4" slack="1"/>
<pin id="522" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln25_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="lshr_ln26_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="0" index="1" bw="5" slack="0"/>
<pin id="534" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln26/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln26_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="lshr_ln27_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="0" index="1" bw="5" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln27/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln27_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln249_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="0" index="1" bw="5" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="k_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln249_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln54_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="0"/>
<pin id="570" dir="0" index="1" bw="3" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="i_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln55_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="0"/>
<pin id="582" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/8 "/>
</bind>
</comp>

<comp id="584" class="1004" name="shl_ln1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="or_ln55_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="0"/>
<pin id="594" dir="0" index="1" bw="3" slack="0"/>
<pin id="595" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/8 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln55_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/8 "/>
</bind>
</comp>

<comp id="604" class="1004" name="or_ln55_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="0" index="1" bw="3" slack="0"/>
<pin id="607" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55_1/8 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln55_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/8 "/>
</bind>
</comp>

<comp id="616" class="1004" name="or_ln55_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="1"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55_2/9 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln55_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_2/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln55_3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="1"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_3/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="or_ln55_5_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="0" index="1" bw="8" slack="1"/>
<pin id="635" dir="0" index="2" bw="8" slack="1"/>
<pin id="636" dir="0" index="3" bw="8" slack="0"/>
<pin id="637" dir="0" index="4" bw="8" slack="0"/>
<pin id="638" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln55_5/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="or_ln59_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="1"/>
<pin id="649" dir="0" index="2" bw="8" slack="1"/>
<pin id="650" dir="0" index="3" bw="8" slack="0"/>
<pin id="651" dir="0" index="4" bw="8" slack="0"/>
<pin id="652" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln59_2/10 "/>
</bind>
</comp>

<comp id="663" class="1005" name="i_2_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="3" slack="0"/>
<pin id="665" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="tmp_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="673" class="1005" name="shl_ln25_1_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="1"/>
<pin id="675" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln25_1 "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_2_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="691" class="1005" name="k_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="0"/>
<pin id="693" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="699" class="1005" name="k_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="0"/>
<pin id="701" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="704" class="1005" name="zext_ln249_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="1"/>
<pin id="706" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln249 "/>
</bind>
</comp>

<comp id="709" class="1005" name="p_iv_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="1"/>
<pin id="711" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_iv_addr "/>
</bind>
</comp>

<comp id="717" class="1005" name="i_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="3" slack="0"/>
<pin id="719" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="722" class="1005" name="trunc_ln55_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="2" slack="2"/>
<pin id="724" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln55 "/>
</bind>
</comp>

<comp id="726" class="1005" name="shl_ln1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="1"/>
<pin id="728" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="p_text_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="1"/>
<pin id="734" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_text_addr "/>
</bind>
</comp>

<comp id="737" class="1005" name="p_text_addr_1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="4" slack="1"/>
<pin id="739" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_text_addr_1 "/>
</bind>
</comp>

<comp id="742" class="1005" name="ctx_Iv_addr_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="1"/>
<pin id="744" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_Iv_addr_1 "/>
</bind>
</comp>

<comp id="747" class="1005" name="ctx_Iv_addr_2_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="1"/>
<pin id="749" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_Iv_addr_2 "/>
</bind>
</comp>

<comp id="752" class="1005" name="p_text_load_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="1"/>
<pin id="754" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_text_load "/>
</bind>
</comp>

<comp id="757" class="1005" name="p_text_load_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="1"/>
<pin id="759" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_text_load_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="p_text_addr_2_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="4" slack="1"/>
<pin id="764" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_text_addr_2 "/>
</bind>
</comp>

<comp id="767" class="1005" name="p_text_addr_3_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="4" slack="1"/>
<pin id="769" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_text_addr_3 "/>
</bind>
</comp>

<comp id="772" class="1005" name="ctx_Iv_load_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="1"/>
<pin id="774" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ctx_Iv_load "/>
</bind>
</comp>

<comp id="777" class="1005" name="ctx_Iv_load_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="1"/>
<pin id="779" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ctx_Iv_load_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="ctx_Iv_addr_3_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="4" slack="1"/>
<pin id="784" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_Iv_addr_3 "/>
</bind>
</comp>

<comp id="787" class="1005" name="ctx_Iv_addr_4_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="1"/>
<pin id="789" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_Iv_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="80" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="80" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="80" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="80" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="80" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="80" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="80" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="80" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="266" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="278"><net_src comp="56" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="260" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="273" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="291"><net_src comp="56" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="286" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="304" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="316"><net_src comp="56" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="3"/><net_sink comp="279" pin=2"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="322" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="329" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="336" pin="3"/><net_sink comp="279" pin=2"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="343" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="353"><net_src comp="34" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="34" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="400"><net_src comp="52" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="24" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="409"><net_src comp="66" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="24" pin="0"/><net_sink comp="402" pin=4"/></net>

<net id="415"><net_src comp="354" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="36" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="354" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="42" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="354" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="435"><net_src comp="46" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="102" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="108" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="114" pin="2"/><net_sink comp="427" pin=3"/></net>

<net id="439"><net_src comp="120" pin="2"/><net_sink comp="427" pin=4"/></net>

<net id="440"><net_src comp="423" pin="1"/><net_sink comp="427" pin=5"/></net>

<net id="446"><net_src comp="48" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="423" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="50" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="457"><net_src comp="46" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="126" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="132" pin="2"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="138" pin="2"/><net_sink comp="449" pin=3"/></net>

<net id="461"><net_src comp="144" pin="2"/><net_sink comp="449" pin=4"/></net>

<net id="462"><net_src comp="423" pin="1"/><net_sink comp="449" pin=5"/></net>

<net id="471"><net_src comp="46" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="150" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="156" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="162" pin="2"/><net_sink comp="463" pin=3"/></net>

<net id="475"><net_src comp="168" pin="2"/><net_sink comp="463" pin=4"/></net>

<net id="476"><net_src comp="423" pin="1"/><net_sink comp="463" pin=5"/></net>

<net id="480"><net_src comp="365" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="365" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="36" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="365" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="42" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="365" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="54" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="34" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="509" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="523"><net_src comp="477" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="535"><net_src comp="505" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="545"><net_src comp="505" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="541" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="555"><net_src comp="376" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="376" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="64" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="376" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="572"><net_src comp="387" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="36" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="387" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="42" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="387" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="48" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="580" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="50" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="584" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="68" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="608"><net_src comp="584" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="70" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="620"><net_src comp="72" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="616" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="630"><net_src comp="627" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="639"><net_src comp="74" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="248" pin="7"/><net_sink comp="632" pin=3"/></net>

<net id="641"><net_src comp="248" pin="3"/><net_sink comp="632" pin=4"/></net>

<net id="642"><net_src comp="632" pin="5"/><net_sink comp="174" pin=2"/></net>

<net id="643"><net_src comp="632" pin="5"/><net_sink comp="188" pin=2"/></net>

<net id="644"><net_src comp="632" pin="5"/><net_sink comp="202" pin=2"/></net>

<net id="645"><net_src comp="632" pin="5"/><net_sink comp="216" pin=2"/></net>

<net id="653"><net_src comp="74" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="279" pin="7"/><net_sink comp="646" pin=3"/></net>

<net id="655"><net_src comp="279" pin="3"/><net_sink comp="646" pin=4"/></net>

<net id="656"><net_src comp="646" pin="5"/><net_sink comp="181" pin=2"/></net>

<net id="657"><net_src comp="646" pin="5"/><net_sink comp="195" pin=2"/></net>

<net id="658"><net_src comp="646" pin="5"/><net_sink comp="209" pin=2"/></net>

<net id="659"><net_src comp="646" pin="5"/><net_sink comp="223" pin=2"/></net>

<net id="666"><net_src comp="417" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="671"><net_src comp="427" pin="6"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="676"><net_src comp="441" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="681"><net_src comp="449" pin="6"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="686"><net_src comp="463" pin="6"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="694"><net_src comp="487" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="702"><net_src comp="557" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="707"><net_src comp="563" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="712"><net_src comp="266" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="720"><net_src comp="574" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="725"><net_src comp="580" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="584" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="735"><net_src comp="286" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="740"><net_src comp="293" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="745"><net_src comp="304" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="750"><net_src comp="311" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="755"><net_src comp="248" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="760"><net_src comp="248" pin="7"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="765"><net_src comp="322" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="770"><net_src comp="329" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="775"><net_src comp="279" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="780"><net_src comp="279" pin="7"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="785"><net_src comp="336" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="790"><net_src comp="343" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="279" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout_0 | {10 }
	Port: inout_1 | {10 }
	Port: inout_2 | {10 }
	Port: inout_3 | {10 }
	Port: iv_0 | {10 }
	Port: iv_1 | {10 }
	Port: iv_2 | {10 }
	Port: iv_3 | {10 }
 - Input state : 
	Port: aes16_bidir : key_0 | {2 }
	Port: aes16_bidir : key_1 | {2 }
	Port: aes16_bidir : key_2 | {2 }
	Port: aes16_bidir : key_3 | {2 }
	Port: aes16_bidir : inout_0 | {2 }
	Port: aes16_bidir : inout_1 | {2 }
	Port: aes16_bidir : inout_2 | {2 }
	Port: aes16_bidir : inout_3 | {2 }
	Port: aes16_bidir : iv_0 | {2 }
	Port: aes16_bidir : iv_1 | {2 }
	Port: aes16_bidir : iv_2 | {2 }
	Port: aes16_bidir : iv_3 | {2 }
	Port: aes16_bidir : sbox | {2 4 5 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		i_2 : 1
		br_ln23 : 2
		trunc_ln25 : 1
		tmp : 2
		shl_ln25_1 : 2
		tmp_1 : 2
		tmp_2 : 2
	State 3
		zext_ln24 : 1
		icmp_ln24 : 1
		k_1 : 1
		br_ln24 : 2
		trunc_ln25_1 : 1
		shl_ln : 2
		zext_ln25_1 : 3
		lshr_ln25 : 4
		trunc_ln25_2 : 5
		add_ln25 : 2
		zext_ln25 : 3
		p_key_addr : 4
		store_ln25 : 6
		lshr_ln26 : 4
		trunc_ln26 : 5
		p_text_addr_4 : 4
		store_ln26 : 6
		lshr_ln27 : 4
		trunc_ln27 : 5
		p_iv_addr_1 : 4
		store_ln27 : 6
	State 4
	State 5
		icmp_ln249 : 1
		k : 1
		br_ln249 : 2
		zext_ln249 : 1
		p_iv_addr : 2
		p_iv_load : 3
	State 6
		store_ln249 : 1
	State 7
	State 8
		icmp_ln54 : 1
		i : 1
		br_ln54 : 2
		trunc_ln55 : 1
		shl_ln1 : 2
		or_ln55 : 3
		zext_ln55 : 3
		p_text_addr : 4
		p_text_load : 5
		or_ln55_1 : 3
		zext_ln55_1 : 3
		p_text_addr_1 : 4
		p_text_load_1 : 5
		ctx_Iv_addr_1 : 4
		ctx_Iv_load : 5
		ctx_Iv_addr_2 : 4
		ctx_Iv_load_1 : 5
	State 9
		p_text_addr_2 : 1
		p_text_load_2 : 2
		p_text_addr_3 : 1
		p_text_load_3 : 2
		ctx_Iv_addr_3 : 1
		ctx_Iv_load_2 : 2
		ctx_Iv_addr_4 : 1
		ctx_Iv_load_3 : 2
	State 10
		or_ln55_5 : 1
		or_ln59_2 : 1
		write_ln55 : 2
		write_ln59 : 2
		write_ln55 : 2
		write_ln59 : 2
		write_ln55 : 2
		write_ln59 : 2
		write_ln55 : 2
		write_ln59 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   |     grp_KeyExpansion_fu_394     |    0    | 20.9003 |   1336  |   3328  |    0    |
|          | grp_AES_CTR_xcrypt_buffe_fu_402 |    1    | 56.0919 |   1196  |   1934  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         lshr_ln25_fu_509        |    0    |    0    |    0    |    85   |    0    |
|   lshr   |         lshr_ln26_fu_531        |    0    |    0    |    0    |    85   |    0    |
|          |         lshr_ln27_fu_541        |    0    |    0    |    0    |    85   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            i_2_fu_417           |    0    |    0    |    0    |    12   |    0    |
|          |            k_1_fu_487           |    0    |    0    |    0    |    12   |    0    |
|    add   |         add_ln25_fu_519         |    0    |    0    |    0    |    13   |    0    |
|          |             k_fu_557            |    0    |    0    |    0    |    15   |    0    |
|          |             i_fu_574            |    0    |    0    |    0    |    12   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_fu_427           |    0    |    0    |    0    |    21   |    0    |
|    mux   |           tmp_1_fu_449          |    0    |    0    |    0    |    21   |    0    |
|          |           tmp_2_fu_463          |    0    |    0    |    0    |    21   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         icmp_ln23_fu_411        |    0    |    0    |    0    |    9    |    0    |
|   icmp   |         icmp_ln24_fu_481        |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln249_fu_551        |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln54_fu_568        |    0    |    0    |    0    |    9    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |      key_0_read_read_fu_102     |    0    |    0    |    0    |    0    |    0    |
|          |      key_1_read_read_fu_108     |    0    |    0    |    0    |    0    |    0    |
|          |      key_2_read_read_fu_114     |    0    |    0    |    0    |    0    |    0    |
|          |      key_3_read_read_fu_120     |    0    |    0    |    0    |    0    |    0    |
|          |     inout_0_read_read_fu_126    |    0    |    0    |    0    |    0    |    0    |
|   read   |     inout_1_read_read_fu_132    |    0    |    0    |    0    |    0    |    0    |
|          |     inout_2_read_read_fu_138    |    0    |    0    |    0    |    0    |    0    |
|          |     inout_3_read_read_fu_144    |    0    |    0    |    0    |    0    |    0    |
|          |      iv_0_read_read_fu_150      |    0    |    0    |    0    |    0    |    0    |
|          |      iv_1_read_read_fu_156      |    0    |    0    |    0    |    0    |    0    |
|          |      iv_2_read_read_fu_162      |    0    |    0    |    0    |    0    |    0    |
|          |      iv_3_read_read_fu_168      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |     write_ln55_write_fu_174     |    0    |    0    |    0    |    0    |    0    |
|          |     write_ln59_write_fu_181     |    0    |    0    |    0    |    0    |    0    |
|          |     write_ln55_write_fu_188     |    0    |    0    |    0    |    0    |    0    |
|   write  |     write_ln59_write_fu_195     |    0    |    0    |    0    |    0    |    0    |
|          |     write_ln55_write_fu_202     |    0    |    0    |    0    |    0    |    0    |
|          |     write_ln59_write_fu_209     |    0    |    0    |    0    |    0    |    0    |
|          |     write_ln55_write_fu_216     |    0    |    0    |    0    |    0    |    0    |
|          |     write_ln59_write_fu_223     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        trunc_ln25_fu_423        |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln25_1_fu_493       |    0    |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln25_2_fu_514       |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln26_fu_536        |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln27_fu_546        |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln55_fu_580        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        shl_ln25_1_fu_441        |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln_fu_497          |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          shl_ln1_fu_584         |    0    |    0    |    0    |    0    |    0    |
|          |         or_ln55_5_fu_632        |    0    |    0    |    0    |    0    |    0    |
|          |         or_ln59_2_fu_646        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         zext_ln24_fu_477        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln25_1_fu_505       |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln25_fu_524        |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln249_fu_563        |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln55_fu_598        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln55_1_fu_610       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln55_2_fu_621       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln55_3_fu_627       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          or_ln55_fu_592         |    0    |    0    |    0    |    0    |    0    |
|    or    |         or_ln55_1_fu_604        |    0    |    0    |    0    |    0    |    0    |
|          |         or_ln55_2_fu_616        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    1    | 76.9922 |   2532  |   5682  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|   ctx_Iv   |    0   |   16   |    2   |    0   |
|ctx_RoundKey|    1   |    0   |    0   |    0   |
|    p_iv    |    0   |   16   |    2   |    0   |
|    p_key   |    0   |   16   |    2   |    0   |
|   p_text   |    1   |    0   |    0   |    0   |
|    sbox    |    1   |    0   |    0   |    -   |
+------------+--------+--------+--------+--------+
|    Total   |    3   |   48   |    6   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|ctx_Iv_addr_1_reg_742|    4   |
|ctx_Iv_addr_2_reg_747|    4   |
|ctx_Iv_addr_3_reg_782|    4   |
|ctx_Iv_addr_4_reg_787|    4   |
|ctx_Iv_load_1_reg_777|    8   |
| ctx_Iv_load_reg_772 |    8   |
|     i_0_reg_350     |    3   |
|     i_1_reg_383     |    3   |
|     i_2_reg_663     |    3   |
|      i_reg_717      |    3   |
|    k_0_i_reg_372    |    5   |
|     k_0_reg_361     |    3   |
|     k_1_reg_691     |    3   |
|      k_reg_699      |    5   |
|  p_iv_addr_reg_709  |    4   |
|p_text_addr_1_reg_737|    4   |
|p_text_addr_2_reg_762|    4   |
|p_text_addr_3_reg_767|    4   |
| p_text_addr_reg_732 |    4   |
|p_text_load_1_reg_757|    8   |
| p_text_load_reg_752 |    8   |
|   shl_ln1_reg_726   |    4   |
|  shl_ln25_1_reg_673 |    4   |
|    tmp_1_reg_678    |   32   |
|    tmp_2_reg_683    |   32   |
|     tmp_reg_668     |   32   |
|  trunc_ln55_reg_722 |    2   |
|  zext_ln249_reg_704 |   64   |
+---------------------+--------+
|        Total        |   266  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_248 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_248 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_260 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_279 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_279 |  p2  |   4  |   0  |    0   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   52   ||  7.7515 ||   111   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   76   |  2532  |  5682  |    0   |
|   Memory  |    3   |    -   |   48   |    6   |    0   |
|Multiplexer|    -   |    7   |    -   |   111  |    -   |
|  Register |    -   |    -   |   266  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   84   |  2846  |  5799  |    0   |
+-----------+--------+--------+--------+--------+--------+
