

================================================================
== Vivado HLS Report for 'dct_1d'
================================================================
* Date:           Fri Mar 13 22:09:04 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution4
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   37|   37|   37|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop  |   35|   35|         8|          4|          1|     8|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      5|       0|    104|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|       -|      -|
|Memory           |        8|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     36|
|Register         |        -|      -|     426|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      8|     426|    140|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+---+----+
    |         Instance         |         Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+-----------------------+---------+-------+---+----+
    |dct_mul_16s_14ns_29_3_U3  |dct_mul_16s_14ns_29_3  |        0|      1|  0|   0|
    |dct_mul_16s_15s_29_3_U4   |dct_mul_16s_15s_29_3   |        0|      1|  0|   0|
    |dct_mul_16s_15s_29_3_U5   |dct_mul_16s_15s_29_3   |        0|      1|  0|   0|
    +--------------------------+-----------------------+---------+-------+---+----+
    |Total                     |                       |        0|      3|  0|   0|
    +--------------------------+-----------------------+---------+-------+---+----+

    * Memory: 
    +---------------------+--------------------------+---------+------+-----+------+-------------+
    |        Memory       |          Module          | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------+---------+------+-----+------+-------------+
    |dct_coeff_table_0_U  |dct_1d_dct_coeff_table_0  |        1|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_1d_dct_coeff_table_1  |        1|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_1d_dct_coeff_table_2  |        1|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_1d_dct_coeff_table_3  |        1|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_1d_dct_coeff_table_4  |        1|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_1d_dct_coeff_table_5  |        1|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_1d_dct_coeff_table_6  |        1|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_1d_dct_coeff_table_7  |        1|     8|   15|     1|          120|
    +---------------------+--------------------------+---------+------+-----+------+-------------+
    |Total                |                          |        8|    64|  119|     8|          952|
    +---------------------+--------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_8_1_fu_442_p2    |     *    |      1|  0|   0|          16|          15|
    |tmp_8_2_fu_469_p2    |     *    |      1|  0|   0|          16|          15|
    |tmp_8_4_fu_500_p2    |     *    |      1|  0|   0|          16|          15|
    |tmp_8_6_fu_513_p2    |     *    |      1|  0|   0|          16|          15|
    |tmp_8_7_fu_536_p2    |     *    |      1|  0|   0|          16|          15|
    |k_1_fu_388_p2        |     +    |      0|  0|   4|           4|           1|
    |p_addr8_fu_415_p2    |     +    |      0|  0|   8|           8|           8|
    |tmp1_fu_524_p2       |     +    |      0|  0|  29|          29|          29|
    |tmp4_fu_557_p2       |     +    |      0|  0|  29|          29|          29|
    |tmp_2_fu_562_p2      |     +    |      0|  0|  29|          29|          29|
    |exitcond1_fu_382_p2  |   icmp   |      0|  0|   5|           4|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      5|  0| 104|         183|         176|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |k_phi_fu_265_p4  |   4|          2|    4|          8|
    |k_reg_261        |   4|          2|    4|          8|
    |reg_273          |  16|          2|   16|         32|
    |src_address0     |   6|          5|    6|         30|
    |src_address1     |   6|          5|    6|         30|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  36|         16|   36|        108|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+-----+-----------+
    |                  Name                  | FF | Bits| Const Bits|
    +----------------------------------------+----+-----+-----------+
    |ap_CS_fsm                               |   3|    3|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|    1|          0|
    |ap_reg_ppstg_exitcond1_reg_626_pp0_it1  |   1|    1|          0|
    |ap_reg_ppstg_p_addr8_reg_655_pp0_it1    |   8|    8|          0|
    |dct_coeff_table_1_load_reg_670          |  15|   15|          0|
    |dct_coeff_table_2_load_reg_710          |  15|   15|          0|
    |dct_coeff_table_4_load_reg_725          |  15|   15|          0|
    |dct_coeff_table_5_load_reg_730          |  15|   15|          0|
    |dct_coeff_table_6_load_reg_735          |  15|   15|          0|
    |dct_coeff_table_7_load_reg_740          |  15|   15|          0|
    |exitcond1_reg_626                       |   1|    1|          0|
    |k_1_reg_630                             |   4|    4|          0|
    |k_reg_261                               |   4|    4|          0|
    |p_addr8_reg_655                         |   8|    8|          0|
    |reg_273                                 |  16|   16|          0|
    |src_addr_1_reg_591                      |   3|    6|          3|
    |src_addr_2_reg_596                      |   3|    6|          3|
    |src_addr_3_reg_601                      |   3|    6|          3|
    |src_addr_4_reg_606                      |   3|    6|          3|
    |src_addr_5_reg_611                      |   3|    6|          3|
    |src_addr_6_reg_616                      |   3|    6|          3|
    |src_addr_7_reg_621                      |   3|    6|          3|
    |src_addr_reg_586                        |   3|    6|          3|
    |tmp1_reg_775                            |  29|   29|          0|
    |tmp2_reg_760                            |  29|   29|          0|
    |tmp4_reg_790                            |  29|   29|          0|
    |tmp5_reg_780                            |  29|   29|          0|
    |tmp7_reg_785                            |  29|   29|          0|
    |tmp_8_1_reg_705                         |  29|   29|          0|
    |tmp_8_2_reg_745                         |  29|   29|          0|
    |tmp_8_4_reg_765                         |  29|   29|          0|
    |tmp_8_6_reg_770                         |  29|   29|          0|
    |tmp_reg_635                             |   4|   64|         60|
    +----------------------------------------+----+-----+-----------+
    |Total                                   | 426|  510|         84|
    +----------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    dct_1d    | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|src_address1  | out |    6|  ap_memory |      src     |     array    |
|src_ce1       | out |    1|  ap_memory |      src     |     array    |
|src_q1        |  in |   16|  ap_memory |      src     |     array    |
|tmp_1         |  in |    4|   ap_none  |     tmp_1    |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|tmp_11        |  in |    4|   ap_none  |    tmp_11    |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 4, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 
* FSM state operations: 

 <State 1>: 1.21ns
ST_1: tmp_11_read [1/1] 0.86ns
:0  %tmp_11_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_11)

ST_1: tmp_1_read [1/1] 0.86ns
:1  %tmp_1_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_1)

ST_1: tmp_5 [1/1] 0.00ns
:2  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1_read, i3 0)

ST_1: tmp_6 [1/1] 0.00ns
:3  %tmp_6 = zext i7 %tmp_5 to i64

ST_1: src_addr [1/1] 0.00ns
:4  %src_addr = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_6

ST_1: tmp_7 [1/1] 0.00ns
:5  %tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1_read, i3 1)

ST_1: tmp_9 [1/1] 0.00ns
:6  %tmp_9 = zext i7 %tmp_7 to i64

ST_1: src_addr_1 [1/1] 0.00ns
:7  %src_addr_1 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_9

ST_1: tmp_10 [1/1] 0.00ns
:8  %tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1_read, i3 2)

ST_1: tmp_12 [1/1] 0.00ns
:9  %tmp_12 = zext i7 %tmp_10 to i64

ST_1: src_addr_2 [1/1] 0.00ns
:10  %src_addr_2 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_12

ST_1: tmp_13 [1/1] 0.00ns
:11  %tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1_read, i3 3)

ST_1: tmp_14 [1/1] 0.00ns
:12  %tmp_14 = zext i7 %tmp_13 to i64

ST_1: src_addr_3 [1/1] 0.00ns
:13  %src_addr_3 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_14

ST_1: tmp_15 [1/1] 0.00ns
:14  %tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1_read, i3 -4)

ST_1: tmp_16 [1/1] 0.00ns
:15  %tmp_16 = zext i7 %tmp_15 to i64

ST_1: src_addr_4 [1/1] 0.00ns
:16  %src_addr_4 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_16

ST_1: tmp_17 [1/1] 0.00ns
:17  %tmp_17 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1_read, i3 -3)

ST_1: tmp_18 [1/1] 0.00ns
:18  %tmp_18 = zext i7 %tmp_17 to i64

ST_1: src_addr_5 [1/1] 0.00ns
:19  %src_addr_5 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_18

ST_1: tmp_19 [1/1] 0.00ns
:20  %tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1_read, i3 -2)

ST_1: tmp_20 [1/1] 0.00ns
:21  %tmp_20 = zext i7 %tmp_19 to i64

ST_1: src_addr_6 [1/1] 0.00ns
:22  %src_addr_6 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_20

ST_1: tmp_21 [1/1] 0.00ns
:23  %tmp_21 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1_read, i3 -1)

ST_1: tmp_22 [1/1] 0.00ns
:24  %tmp_22 = zext i7 %tmp_21 to i64

ST_1: src_addr_7 [1/1] 0.00ns
:25  %src_addr_7 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_22

ST_1: stg_37 [1/1] 1.21ns
:26  br label %1


 <State 2>: 2.39ns
ST_2: k [1/1] 0.00ns
:0  %k = phi i4 [ 0, %0 ], [ %k_1, %2 ]

ST_2: exitcond1 [1/1] 1.88ns
:1  %exitcond1 = icmp eq i4 %k, -8

ST_2: k_1 [1/1] 0.80ns
:2  %k_1 = add i4 %k, 1

ST_2: stg_41 [1/1] 0.00ns
:3  br i1 %exitcond1, label %3, label %2

ST_2: tmp [1/1] 0.00ns
:4  %tmp = zext i4 %k to i64

ST_2: dct_coeff_table_0_addr [1/1] 0.00ns
:5  %dct_coeff_table_0_addr = getelementptr [8 x i14]* @dct_coeff_table_0, i64 0, i64 %tmp

ST_2: dct_coeff_table_0_load [2/2] 2.39ns
:6  %dct_coeff_table_0_load = load i14* %dct_coeff_table_0_addr, align 2

ST_2: src_load [2/2] 2.39ns
:8  %src_load = load i16* %src_addr, align 2

ST_2: dct_coeff_table_1_addr [1/1] 0.00ns
:11  %dct_coeff_table_1_addr = getelementptr [8 x i15]* @dct_coeff_table_1, i64 0, i64 %tmp

ST_2: dct_coeff_table_1_load [2/2] 2.39ns
:12  %dct_coeff_table_1_load = load i15* %dct_coeff_table_1_addr, align 2

ST_2: src_load_1 [2/2] 2.39ns
:14  %src_load_1 = load i16* %src_addr_1, align 2

ST_2: tmp_trn_cast [1/1] 0.00ns
:62  %tmp_trn_cast = zext i4 %k to i8

ST_2: tmp_23 [1/1] 0.00ns
:63  %tmp_23 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_11_read, i3 0)

ST_2: p_addr_cast [1/1] 0.00ns
:64  %p_addr_cast = zext i7 %tmp_23 to i8

ST_2: p_addr8 [1/1] 1.72ns
:65  %p_addr8 = add i8 %p_addr_cast, %tmp_trn_cast


 <State 3>: 3.44ns
ST_3: dct_coeff_table_0_load [1/2] 2.39ns
:6  %dct_coeff_table_0_load = load i14* %dct_coeff_table_0_addr, align 2

ST_3: coeff_cast [1/1] 0.00ns
:7  %coeff_cast = zext i14 %dct_coeff_table_0_load to i29

ST_3: src_load [1/2] 2.39ns
:8  %src_load = load i16* %src_addr, align 2

ST_3: tmp_7_cast [1/1] 0.00ns
:9  %tmp_7_cast = sext i16 %src_load to i29

ST_3: tmp_8 [3/3] 1.05ns
:10  %tmp_8 = mul i29 %tmp_7_cast, %coeff_cast

ST_3: dct_coeff_table_1_load [1/2] 2.39ns
:12  %dct_coeff_table_1_load = load i15* %dct_coeff_table_1_addr, align 2

ST_3: src_load_1 [1/2] 2.39ns
:14  %src_load_1 = load i16* %src_addr_1, align 2

ST_3: dct_coeff_table_2_addr [1/1] 0.00ns
:17  %dct_coeff_table_2_addr = getelementptr [8 x i15]* @dct_coeff_table_2, i64 0, i64 %tmp

ST_3: dct_coeff_table_2_load [2/2] 2.39ns
:18  %dct_coeff_table_2_load = load i15* %dct_coeff_table_2_addr, align 2

ST_3: src_load_2 [2/2] 2.39ns
:20  %src_load_2 = load i16* %src_addr_2, align 2

ST_3: dct_coeff_table_3_addr [1/1] 0.00ns
:23  %dct_coeff_table_3_addr = getelementptr [8 x i15]* @dct_coeff_table_3, i64 0, i64 %tmp

ST_3: dct_coeff_table_3_load [2/2] 2.39ns
:24  %dct_coeff_table_3_load = load i15* %dct_coeff_table_3_addr, align 2

ST_3: src_load_3 [2/2] 2.39ns
:26  %src_load_3 = load i16* %src_addr_3, align 2

ST_3: dct_coeff_table_4_addr [1/1] 0.00ns
:29  %dct_coeff_table_4_addr = getelementptr [8 x i15]* @dct_coeff_table_4, i64 0, i64 %tmp

ST_3: dct_coeff_table_4_load [2/2] 2.39ns
:30  %dct_coeff_table_4_load = load i15* %dct_coeff_table_4_addr, align 2

ST_3: dct_coeff_table_5_addr [1/1] 0.00ns
:35  %dct_coeff_table_5_addr = getelementptr [8 x i15]* @dct_coeff_table_5, i64 0, i64 %tmp

ST_3: dct_coeff_table_5_load [2/2] 2.39ns
:36  %dct_coeff_table_5_load = load i15* %dct_coeff_table_5_addr, align 2

ST_3: dct_coeff_table_6_addr [1/1] 0.00ns
:41  %dct_coeff_table_6_addr = getelementptr [8 x i15]* @dct_coeff_table_6, i64 0, i64 %tmp

ST_3: dct_coeff_table_6_load [2/2] 2.39ns
:42  %dct_coeff_table_6_load = load i15* %dct_coeff_table_6_addr, align 2

ST_3: dct_coeff_table_7_addr [1/1] 0.00ns
:47  %dct_coeff_table_7_addr = getelementptr [8 x i15]* @dct_coeff_table_7, i64 0, i64 %tmp

ST_3: dct_coeff_table_7_load [2/2] 2.39ns
:48  %dct_coeff_table_7_load = load i15* %dct_coeff_table_7_addr, align 2


 <State 4>: 6.38ns
ST_4: tmp_8 [2/3] 1.05ns
:10  %tmp_8 = mul i29 %tmp_7_cast, %coeff_cast

ST_4: coeff_1_cast [1/1] 0.00ns
:13  %coeff_1_cast = sext i15 %dct_coeff_table_1_load to i29

ST_4: tmp_7_1_cast [1/1] 0.00ns
:15  %tmp_7_1_cast = sext i16 %src_load_1 to i29

ST_4: tmp_8_1 [1/1] 6.38ns
:16  %tmp_8_1 = mul i29 %tmp_7_1_cast, %coeff_1_cast

ST_4: dct_coeff_table_2_load [1/2] 2.39ns
:18  %dct_coeff_table_2_load = load i15* %dct_coeff_table_2_addr, align 2

ST_4: src_load_2 [1/2] 2.39ns
:20  %src_load_2 = load i16* %src_addr_2, align 2

ST_4: dct_coeff_table_3_load [1/2] 2.39ns
:24  %dct_coeff_table_3_load = load i15* %dct_coeff_table_3_addr, align 2

ST_4: coeff_3_cast [1/1] 0.00ns
:25  %coeff_3_cast = sext i15 %dct_coeff_table_3_load to i29

ST_4: src_load_3 [1/2] 2.39ns
:26  %src_load_3 = load i16* %src_addr_3, align 2

ST_4: tmp_7_3_cast [1/1] 0.00ns
:27  %tmp_7_3_cast = sext i16 %src_load_3 to i29

ST_4: tmp_8_3 [3/3] 1.05ns
:28  %tmp_8_3 = mul i29 %tmp_7_3_cast, %coeff_3_cast

ST_4: dct_coeff_table_4_load [1/2] 2.39ns
:30  %dct_coeff_table_4_load = load i15* %dct_coeff_table_4_addr, align 2

ST_4: src_load_4 [2/2] 2.39ns
:32  %src_load_4 = load i16* %src_addr_4, align 2

ST_4: dct_coeff_table_5_load [1/2] 2.39ns
:36  %dct_coeff_table_5_load = load i15* %dct_coeff_table_5_addr, align 2

ST_4: src_load_5 [2/2] 2.39ns
:38  %src_load_5 = load i16* %src_addr_5, align 2

ST_4: dct_coeff_table_6_load [1/2] 2.39ns
:42  %dct_coeff_table_6_load = load i15* %dct_coeff_table_6_addr, align 2

ST_4: dct_coeff_table_7_load [1/2] 2.39ns
:48  %dct_coeff_table_7_load = load i15* %dct_coeff_table_7_addr, align 2


 <State 5>: 6.38ns
ST_5: tmp_8 [1/3] 0.00ns
:10  %tmp_8 = mul i29 %tmp_7_cast, %coeff_cast

ST_5: coeff_2_cast [1/1] 0.00ns
:19  %coeff_2_cast = sext i15 %dct_coeff_table_2_load to i29

ST_5: tmp_7_2_cast [1/1] 0.00ns
:21  %tmp_7_2_cast = sext i16 %src_load_2 to i29

ST_5: tmp_8_2 [1/1] 6.38ns
:22  %tmp_8_2 = mul i29 %tmp_7_2_cast, %coeff_2_cast

ST_5: tmp_8_3 [2/3] 1.05ns
:28  %tmp_8_3 = mul i29 %tmp_7_3_cast, %coeff_3_cast

ST_5: src_load_4 [1/2] 2.39ns
:32  %src_load_4 = load i16* %src_addr_4, align 2

ST_5: coeff_5_cast [1/1] 0.00ns
:37  %coeff_5_cast = sext i15 %dct_coeff_table_5_load to i29

ST_5: src_load_5 [1/2] 2.39ns
:38  %src_load_5 = load i16* %src_addr_5, align 2

ST_5: tmp_7_5_cast [1/1] 0.00ns
:39  %tmp_7_5_cast = sext i16 %src_load_5 to i29

ST_5: tmp_8_5 [3/3] 1.05ns
:40  %tmp_8_5 = mul i29 %tmp_7_5_cast, %coeff_5_cast

ST_5: src_load_6 [2/2] 2.39ns
:44  %src_load_6 = load i16* %src_addr_6, align 2

ST_5: src_load_7 [2/2] 2.39ns
:50  %src_load_7 = load i16* %src_addr_7, align 2

ST_5: tmp2 [1/1] 3.02ns
:53  %tmp2 = add i29 %tmp_8_1, %tmp_8


 <State 6>: 6.38ns
ST_6: tmp_8_3 [1/3] 0.00ns
:28  %tmp_8_3 = mul i29 %tmp_7_3_cast, %coeff_3_cast

ST_6: coeff_4_cast [1/1] 0.00ns
:31  %coeff_4_cast = sext i15 %dct_coeff_table_4_load to i29

ST_6: tmp_7_4_cast [1/1] 0.00ns
:33  %tmp_7_4_cast = sext i16 %src_load_4 to i29

ST_6: tmp_8_4 [1/1] 6.38ns
:34  %tmp_8_4 = mul i29 %tmp_7_4_cast, %coeff_4_cast

ST_6: tmp_8_5 [2/3] 1.05ns
:40  %tmp_8_5 = mul i29 %tmp_7_5_cast, %coeff_5_cast

ST_6: coeff_6_cast [1/1] 0.00ns
:43  %coeff_6_cast = sext i15 %dct_coeff_table_6_load to i29

ST_6: src_load_6 [1/2] 2.39ns
:44  %src_load_6 = load i16* %src_addr_6, align 2

ST_6: tmp_7_6_cast [1/1] 0.00ns
:45  %tmp_7_6_cast = sext i16 %src_load_6 to i29

ST_6: tmp_8_6 [1/1] 3.36ns
:46  %tmp_8_6 = mul i29 %tmp_7_6_cast, %coeff_6_cast

ST_6: src_load_7 [1/2] 2.39ns
:50  %src_load_7 = load i16* %src_addr_7, align 2

ST_6: tmp3 [1/1] 3.02ns
:54  %tmp3 = add i29 %tmp_8_2, %tmp_8_3

ST_6: tmp1 [1/1] 3.02ns
:55  %tmp1 = add i29 %tmp3, %tmp2


 <State 7>: 6.38ns
ST_7: tmp_8_5 [1/3] 0.00ns
:40  %tmp_8_5 = mul i29 %tmp_7_5_cast, %coeff_5_cast

ST_7: coeff_7_cast [1/1] 0.00ns
:49  %coeff_7_cast = sext i15 %dct_coeff_table_7_load to i29

ST_7: tmp_7_7_cast [1/1] 0.00ns
:51  %tmp_7_7_cast = sext i16 %src_load_7 to i29

ST_7: tmp_8_7 [1/1] 3.36ns
:52  %tmp_8_7 = mul i29 %tmp_7_7_cast, %coeff_7_cast

ST_7: tmp5 [1/1] 3.02ns
:56  %tmp5 = add i29 %tmp_8_4, %tmp_8_5

ST_7: tmp7 [1/1] 3.02ns
:57  %tmp7 = add i29 %tmp_8_7, 4096


 <State 8>: 6.04ns
ST_8: tmp6 [1/1] 3.02ns
:58  %tmp6 = add i29 %tmp7, %tmp_8_6

ST_8: tmp4 [1/1] 3.02ns
:59  %tmp4 = add i29 %tmp6, %tmp5


 <State 9>: 5.41ns
ST_9: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_9: stg_125 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

ST_9: tmp_s [1/1] 0.00ns
:2  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

ST_9: stg_127 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_9: tmp_2 [1/1] 3.02ns
:60  %tmp_2 = add i29 %tmp4, %tmp1

ST_9: tmp_4 [1/1] 0.00ns
:61  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_2, i32 13, i32 28)

ST_9: tmp_24 [1/1] 0.00ns
:66  %tmp_24 = zext i8 %p_addr8 to i64

ST_9: dst_addr [1/1] 0.00ns
:67  %dst_addr = getelementptr [64 x i16]* %dst, i64 0, i64 %tmp_24

ST_9: stg_132 [1/1] 2.39ns
:68  store i16 %tmp_4, i16* %dst_addr, align 2

ST_9: empty_22 [1/1] 0.00ns
:69  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_s) nounwind

ST_9: stg_134 [1/1] 0.00ns
:70  br label %1


 <State 10>: 0.00ns
ST_10: stg_135 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x4abd120; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ tmp_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4bd7f90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x4b92a00; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4e1ce80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x4e63580; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x4b94300; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x4afd410; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x4cfd3a0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x4ce4b50; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x4d75ec0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x4e272b0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x4d05980; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_11_read            (read             ) [ 00111111110]
tmp_1_read             (read             ) [ 00000000000]
tmp_5                  (bitconcatenate   ) [ 00000000000]
tmp_6                  (zext             ) [ 00000000000]
src_addr               (getelementptr    ) [ 00111111110]
tmp_7                  (bitconcatenate   ) [ 00000000000]
tmp_9                  (zext             ) [ 00000000000]
src_addr_1             (getelementptr    ) [ 00111111110]
tmp_10                 (bitconcatenate   ) [ 00000000000]
tmp_12                 (zext             ) [ 00000000000]
src_addr_2             (getelementptr    ) [ 00111111110]
tmp_13                 (bitconcatenate   ) [ 00000000000]
tmp_14                 (zext             ) [ 00000000000]
src_addr_3             (getelementptr    ) [ 00111111110]
tmp_15                 (bitconcatenate   ) [ 00000000000]
tmp_16                 (zext             ) [ 00000000000]
src_addr_4             (getelementptr    ) [ 00111111110]
tmp_17                 (bitconcatenate   ) [ 00000000000]
tmp_18                 (zext             ) [ 00000000000]
src_addr_5             (getelementptr    ) [ 00111111110]
tmp_19                 (bitconcatenate   ) [ 00000000000]
tmp_20                 (zext             ) [ 00000000000]
src_addr_6             (getelementptr    ) [ 00111111110]
tmp_21                 (bitconcatenate   ) [ 00000000000]
tmp_22                 (zext             ) [ 00000000000]
src_addr_7             (getelementptr    ) [ 00111111110]
stg_37                 (br               ) [ 01111111110]
k                      (phi              ) [ 00100000000]
exitcond1              (icmp             ) [ 00111111110]
k_1                    (add              ) [ 01111111110]
stg_41                 (br               ) [ 00000000000]
tmp                    (zext             ) [ 00010000000]
dct_coeff_table_0_addr (getelementptr    ) [ 00010000000]
dct_coeff_table_1_addr (getelementptr    ) [ 00010000000]
tmp_trn_cast           (zext             ) [ 00000000000]
tmp_23                 (bitconcatenate   ) [ 00000000000]
p_addr_cast            (zext             ) [ 00000000000]
p_addr8                (add              ) [ 00111111110]
dct_coeff_table_0_load (load             ) [ 00000000000]
coeff_cast             (zext             ) [ 00001100000]
src_load               (load             ) [ 00000000000]
tmp_7_cast             (sext             ) [ 00001100000]
dct_coeff_table_1_load (load             ) [ 00001000000]
src_load_1             (load             ) [ 00001000000]
dct_coeff_table_2_addr (getelementptr    ) [ 00001000000]
dct_coeff_table_3_addr (getelementptr    ) [ 00001000000]
dct_coeff_table_4_addr (getelementptr    ) [ 00001000000]
dct_coeff_table_5_addr (getelementptr    ) [ 00001000000]
dct_coeff_table_6_addr (getelementptr    ) [ 00001000000]
dct_coeff_table_7_addr (getelementptr    ) [ 00001000000]
coeff_1_cast           (sext             ) [ 00000000000]
tmp_7_1_cast           (sext             ) [ 00000000000]
tmp_8_1                (mul              ) [ 00000100000]
dct_coeff_table_2_load (load             ) [ 00000100000]
src_load_2             (load             ) [ 00000100000]
dct_coeff_table_3_load (load             ) [ 00000000000]
coeff_3_cast           (sext             ) [ 00100110000]
src_load_3             (load             ) [ 00000000000]
tmp_7_3_cast           (sext             ) [ 00100110000]
dct_coeff_table_4_load (load             ) [ 00100110000]
dct_coeff_table_5_load (load             ) [ 00000100000]
dct_coeff_table_6_load (load             ) [ 00100110000]
dct_coeff_table_7_load (load             ) [ 00110111000]
tmp_8                  (mul              ) [ 00000000000]
coeff_2_cast           (sext             ) [ 00000000000]
tmp_7_2_cast           (sext             ) [ 00000000000]
tmp_8_2                (mul              ) [ 00100010000]
src_load_4             (load             ) [ 00100010000]
coeff_5_cast           (sext             ) [ 00110011000]
src_load_5             (load             ) [ 00000000000]
tmp_7_5_cast           (sext             ) [ 00110011000]
tmp2                   (add              ) [ 00100010000]
tmp_8_3                (mul              ) [ 00000000000]
coeff_4_cast           (sext             ) [ 00000000000]
tmp_7_4_cast           (sext             ) [ 00000000000]
tmp_8_4                (mul              ) [ 00010001000]
coeff_6_cast           (sext             ) [ 00000000000]
src_load_6             (load             ) [ 00000000000]
tmp_7_6_cast           (sext             ) [ 00000000000]
tmp_8_6                (mul              ) [ 00011001100]
src_load_7             (load             ) [ 00010001000]
tmp3                   (add              ) [ 00000000000]
tmp1                   (add              ) [ 00011101110]
tmp_8_5                (mul              ) [ 00000000000]
coeff_7_cast           (sext             ) [ 00000000000]
tmp_7_7_cast           (sext             ) [ 00000000000]
tmp_8_7                (mul              ) [ 00000000000]
tmp5                   (add              ) [ 00001000100]
tmp7                   (add              ) [ 00001000100]
tmp6                   (add              ) [ 00000000000]
tmp4                   (add              ) [ 00000100010]
empty                  (speclooptripcount) [ 00000000000]
stg_125                (specloopname     ) [ 00000000000]
tmp_s                  (specregionbegin  ) [ 00000000000]
stg_127                (specpipeline     ) [ 00000000000]
tmp_2                  (add              ) [ 00000000000]
tmp_4                  (partselect       ) [ 00000000000]
tmp_24                 (zext             ) [ 00000000000]
dst_addr               (getelementptr    ) [ 00000000000]
stg_132                (store            ) [ 00000000000]
empty_22               (specregionend    ) [ 00000000000]
stg_134                (br               ) [ 01111111110]
stg_135                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_11_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_11_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="src_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="7" slack="0"/>
<pin id="94" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="src_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="src_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_2/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="src_addr_3_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="7" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="src_addr_4_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_4/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="src_addr_5_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="7" slack="0"/>
<pin id="129" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_5/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="src_addr_6_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="7" slack="0"/>
<pin id="136" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_6/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="src_addr_7_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_7/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="dct_coeff_table_0_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="14" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_0_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="156" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_0_load/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="1"/>
<pin id="160" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="174" dir="0" index="3" bw="6" slack="1"/>
<pin id="175" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
<pin id="176" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/2 src_load_1/2 src_load_2/3 src_load_3/3 src_load_4/4 src_load_5/4 src_load_6/5 src_load_7/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="dct_coeff_table_1_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="15" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_1_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="172" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_1_load/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="dct_coeff_table_2_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="15" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="1"/>
<pin id="181" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_2_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="187" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_2_load/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="dct_coeff_table_3_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="15" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="1"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_3_addr/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="199" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_3_load/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="dct_coeff_table_4_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="15" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="1"/>
<pin id="205" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_4_addr/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="211" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_4_load/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="dct_coeff_table_5_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="1"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_5_addr/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="223" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_5_load/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="dct_coeff_table_6_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="15" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="1"/>
<pin id="229" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_6_addr/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="235" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_6_load/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="dct_coeff_table_7_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="15" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="1"/>
<pin id="241" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_7_addr/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="247" dir="1" index="2" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_7_load/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="dst_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/9 "/>
</bind>
</comp>

<comp id="256" class="1004" name="stg_132_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_132/9 "/>
</bind>
</comp>

<comp id="261" class="1005" name="k_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="1"/>
<pin id="263" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="k_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="1"/>
<pin id="275" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_load_1 src_load_2 src_load_4 src_load_7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_5_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_6_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_7_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_9_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_10_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="0"/>
<pin id="308" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_12_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_13_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="0" index="2" bw="3" slack="0"/>
<pin id="321" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_14_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_15_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="0" index="2" bw="3" slack="0"/>
<pin id="334" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_16_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_17_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_18_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_19_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="0" index="2" bw="2" slack="0"/>
<pin id="360" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_20_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_21_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_22_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="exitcond1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="k_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_trn_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_23_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="0" index="1" bw="4" slack="1"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_addr_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_addr8_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="0"/>
<pin id="418" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr8/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="coeff_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="14" slack="0"/>
<pin id="423" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="coeff_cast/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_7_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="0" index="1" bw="14" slack="0"/>
<pin id="432" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="coeff_1_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="15" slack="1"/>
<pin id="437" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_1_cast/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_7_1_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="1"/>
<pin id="440" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_1_cast/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_8_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="15" slack="0"/>
<pin id="445" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="coeff_3_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="15" slack="0"/>
<pin id="450" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_3_cast/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_7_3_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_3_cast/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="15" slack="0"/>
<pin id="459" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_3/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="coeff_2_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="15" slack="1"/>
<pin id="464" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_2_cast/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_7_2_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="1"/>
<pin id="467" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_2_cast/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_8_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="15" slack="0"/>
<pin id="472" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_2/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="coeff_5_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="15" slack="1"/>
<pin id="477" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_5_cast/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_7_5_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_5_cast/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="0" index="1" bw="15" slack="0"/>
<pin id="485" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_5/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="29" slack="1"/>
<pin id="490" dir="0" index="1" bw="29" slack="0"/>
<pin id="491" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="coeff_4_cast_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="15" slack="2"/>
<pin id="495" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_4_cast/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_7_4_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="1"/>
<pin id="498" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_4_cast/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_8_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="0"/>
<pin id="502" dir="0" index="1" bw="15" slack="0"/>
<pin id="503" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_4/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="coeff_6_cast_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="15" slack="2"/>
<pin id="508" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_6_cast/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_7_6_cast_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_6_cast/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_8_6_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="0"/>
<pin id="515" dir="0" index="1" bw="15" slack="0"/>
<pin id="516" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_6/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp3_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="29" slack="1"/>
<pin id="521" dir="0" index="1" bw="29" slack="0"/>
<pin id="522" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="29" slack="0"/>
<pin id="526" dir="0" index="1" bw="29" slack="1"/>
<pin id="527" dir="1" index="2" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="coeff_7_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="15" slack="3"/>
<pin id="531" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_7_cast/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_7_7_cast_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="1"/>
<pin id="534" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_7_cast/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_8_7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="15" slack="0"/>
<pin id="539" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_7/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="29" slack="1"/>
<pin id="544" dir="0" index="1" bw="29" slack="0"/>
<pin id="545" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp7_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="29" slack="0"/>
<pin id="549" dir="0" index="1" bw="14" slack="0"/>
<pin id="550" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp6_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="29" slack="1"/>
<pin id="555" dir="0" index="1" bw="29" slack="2"/>
<pin id="556" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp4_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="29" slack="0"/>
<pin id="559" dir="0" index="1" bw="29" slack="1"/>
<pin id="560" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="29" slack="1"/>
<pin id="564" dir="0" index="1" bw="29" slack="3"/>
<pin id="565" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_4_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="0" index="1" bw="29" slack="0"/>
<pin id="569" dir="0" index="2" bw="5" slack="0"/>
<pin id="570" dir="0" index="3" bw="6" slack="0"/>
<pin id="571" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_24_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="7"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/9 "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_11_read_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="1"/>
<pin id="583" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_read "/>
</bind>
</comp>

<comp id="586" class="1005" name="src_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="1"/>
<pin id="588" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="src_addr_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="1"/>
<pin id="593" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="src_addr_2_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="6" slack="2"/>
<pin id="598" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="src_addr_2 "/>
</bind>
</comp>

<comp id="601" class="1005" name="src_addr_3_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="2"/>
<pin id="603" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="src_addr_3 "/>
</bind>
</comp>

<comp id="606" class="1005" name="src_addr_4_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="3"/>
<pin id="608" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="src_addr_4 "/>
</bind>
</comp>

<comp id="611" class="1005" name="src_addr_5_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="3"/>
<pin id="613" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="src_addr_5 "/>
</bind>
</comp>

<comp id="616" class="1005" name="src_addr_6_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="4"/>
<pin id="618" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="src_addr_6 "/>
</bind>
</comp>

<comp id="621" class="1005" name="src_addr_7_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="4"/>
<pin id="623" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="src_addr_7 "/>
</bind>
</comp>

<comp id="626" class="1005" name="exitcond1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="1"/>
<pin id="628" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="k_1_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="635" class="1005" name="tmp_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="1"/>
<pin id="637" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="645" class="1005" name="dct_coeff_table_0_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="1"/>
<pin id="647" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="dct_coeff_table_1_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="3" slack="1"/>
<pin id="652" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_1_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="p_addr8_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="7"/>
<pin id="657" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_addr8 "/>
</bind>
</comp>

<comp id="660" class="1005" name="coeff_cast_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="29" slack="1"/>
<pin id="662" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="coeff_cast "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_7_cast_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="29" slack="1"/>
<pin id="667" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="670" class="1005" name="dct_coeff_table_1_load_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="15" slack="1"/>
<pin id="672" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_1_load "/>
</bind>
</comp>

<comp id="675" class="1005" name="dct_coeff_table_2_addr_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="1"/>
<pin id="677" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_addr "/>
</bind>
</comp>

<comp id="680" class="1005" name="dct_coeff_table_3_addr_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="1"/>
<pin id="682" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="dct_coeff_table_4_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="3" slack="1"/>
<pin id="687" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="dct_coeff_table_5_addr_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="3" slack="1"/>
<pin id="692" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_addr "/>
</bind>
</comp>

<comp id="695" class="1005" name="dct_coeff_table_6_addr_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="3" slack="1"/>
<pin id="697" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_addr "/>
</bind>
</comp>

<comp id="700" class="1005" name="dct_coeff_table_7_addr_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="3" slack="1"/>
<pin id="702" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_addr "/>
</bind>
</comp>

<comp id="705" class="1005" name="tmp_8_1_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="29" slack="1"/>
<pin id="707" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1 "/>
</bind>
</comp>

<comp id="710" class="1005" name="dct_coeff_table_2_load_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="15" slack="1"/>
<pin id="712" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_load "/>
</bind>
</comp>

<comp id="715" class="1005" name="coeff_3_cast_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="29" slack="1"/>
<pin id="717" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="coeff_3_cast "/>
</bind>
</comp>

<comp id="720" class="1005" name="tmp_7_3_cast_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="29" slack="1"/>
<pin id="722" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_3_cast "/>
</bind>
</comp>

<comp id="725" class="1005" name="dct_coeff_table_4_load_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="15" slack="2"/>
<pin id="727" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_load "/>
</bind>
</comp>

<comp id="730" class="1005" name="dct_coeff_table_5_load_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="15" slack="1"/>
<pin id="732" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_load "/>
</bind>
</comp>

<comp id="735" class="1005" name="dct_coeff_table_6_load_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="15" slack="2"/>
<pin id="737" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_load "/>
</bind>
</comp>

<comp id="740" class="1005" name="dct_coeff_table_7_load_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="15" slack="3"/>
<pin id="742" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_load "/>
</bind>
</comp>

<comp id="745" class="1005" name="tmp_8_2_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="29" slack="1"/>
<pin id="747" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2 "/>
</bind>
</comp>

<comp id="750" class="1005" name="coeff_5_cast_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="29" slack="1"/>
<pin id="752" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="coeff_5_cast "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_7_5_cast_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="29" slack="1"/>
<pin id="757" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_5_cast "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp2_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="29" slack="1"/>
<pin id="762" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="765" class="1005" name="tmp_8_4_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="29" slack="1"/>
<pin id="767" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_4 "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_8_6_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="29" slack="2"/>
<pin id="772" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8_6 "/>
</bind>
</comp>

<comp id="775" class="1005" name="tmp1_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="29" slack="3"/>
<pin id="777" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="780" class="1005" name="tmp5_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="29" slack="1"/>
<pin id="782" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="785" class="1005" name="tmp7_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="29" slack="1"/>
<pin id="787" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="790" class="1005" name="tmp4_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="29" slack="1"/>
<pin id="792" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="4" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="158" pin="5"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="158" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="84" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="84" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="309"><net_src comp="26" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="84" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="84" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="335"><net_src comp="26" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="84" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="38" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="84" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="361"><net_src comp="26" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="84" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="374"><net_src comp="26" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="84" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="44" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="386"><net_src comp="265" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="48" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="265" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="265" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="403"><net_src comp="265" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="26" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="28" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="414"><net_src comp="404" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="400" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="153" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="158" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="421" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="273" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="435" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="196" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="158" pin="5"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="448" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="273" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="462" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="158" pin="5"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="475" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="429" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="273" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="493" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="158" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="506" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="456" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="535"><net_src comp="273" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="529" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="482" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="536" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="52" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="572"><net_src comp="70" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="72" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="74" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="576"><net_src comp="566" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="580"><net_src comp="577" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="584"><net_src comp="78" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="589"><net_src comp="90" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="594"><net_src comp="97" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="599"><net_src comp="104" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="604"><net_src comp="111" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="609"><net_src comp="118" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="614"><net_src comp="125" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="619"><net_src comp="132" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="624"><net_src comp="139" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="629"><net_src comp="382" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="388" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="638"><net_src comp="394" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="642"><net_src comp="635" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="644"><net_src comp="635" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="648"><net_src comp="146" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="653"><net_src comp="162" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="658"><net_src comp="415" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="663"><net_src comp="421" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="668"><net_src comp="425" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="673"><net_src comp="169" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="678"><net_src comp="177" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="683"><net_src comp="189" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="688"><net_src comp="201" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="693"><net_src comp="213" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="698"><net_src comp="225" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="703"><net_src comp="237" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="708"><net_src comp="442" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="713"><net_src comp="184" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="718"><net_src comp="448" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="723"><net_src comp="452" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="728"><net_src comp="208" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="733"><net_src comp="220" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="738"><net_src comp="232" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="743"><net_src comp="244" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="748"><net_src comp="469" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="753"><net_src comp="475" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="758"><net_src comp="478" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="763"><net_src comp="488" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="768"><net_src comp="500" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="773"><net_src comp="513" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="778"><net_src comp="524" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="783"><net_src comp="542" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="788"><net_src comp="547" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="793"><net_src comp="557" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="562" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src | {}
	Port: dct_coeff_table_0 | {}
	Port: dct_coeff_table_1 | {}
	Port: dct_coeff_table_2 | {}
	Port: dct_coeff_table_3 | {}
	Port: dct_coeff_table_4 | {}
	Port: dct_coeff_table_5 | {}
	Port: dct_coeff_table_6 | {}
	Port: dct_coeff_table_7 | {}
  - Chain level:
	State 1
		tmp_6 : 1
		src_addr : 2
		tmp_9 : 1
		src_addr_1 : 2
		tmp_12 : 1
		src_addr_2 : 2
		tmp_14 : 1
		src_addr_3 : 2
		tmp_16 : 1
		src_addr_4 : 2
		tmp_18 : 1
		src_addr_5 : 2
		tmp_20 : 1
		src_addr_6 : 2
		tmp_22 : 1
		src_addr_7 : 2
	State 2
		exitcond1 : 1
		k_1 : 1
		stg_41 : 2
		tmp : 1
		dct_coeff_table_0_addr : 2
		dct_coeff_table_0_load : 3
		dct_coeff_table_1_addr : 2
		dct_coeff_table_1_load : 3
		tmp_trn_cast : 1
		p_addr_cast : 1
		p_addr8 : 2
	State 3
		coeff_cast : 1
		tmp_7_cast : 1
		tmp_8 : 2
		dct_coeff_table_2_load : 1
		dct_coeff_table_3_load : 1
		dct_coeff_table_4_load : 1
		dct_coeff_table_5_load : 1
		dct_coeff_table_6_load : 1
		dct_coeff_table_7_load : 1
	State 4
		tmp_8_1 : 1
		coeff_3_cast : 1
		tmp_7_3_cast : 1
		tmp_8_3 : 2
	State 5
		tmp_8_2 : 1
		tmp_7_5_cast : 1
		tmp_8_5 : 2
		tmp2 : 1
	State 6
		tmp_8_4 : 1
		tmp_7_6_cast : 1
		tmp_8_6 : 2
		tmp3 : 1
		tmp1 : 2
	State 7
		tmp_8_7 : 1
		tmp5 : 1
		tmp7 : 2
	State 8
		tmp4 : 1
	State 9
		tmp_4 : 1
		dst_addr : 1
		stg_132 : 2
		empty_22 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       k_1_fu_388       |    0    |    0    |    4    |
|          |     p_addr8_fu_415     |    0    |    0    |    7    |
|          |       tmp2_fu_488      |    0    |    0    |    0    |
|          |       tmp3_fu_519      |    0    |    0    |    0    |
|    add   |       tmp1_fu_524      |    0    |    0    |    29   |
|          |       tmp5_fu_542      |    0    |    0    |    0    |
|          |       tmp7_fu_547      |    0    |    0    |    0    |
|          |       tmp6_fu_553      |    0    |    0    |    0    |
|          |       tmp4_fu_557      |    0    |    0    |    29   |
|          |      tmp_2_fu_562      |    0    |    0    |    29   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_429       |    1    |    0    |    0    |
|          |     tmp_8_1_fu_442     |    1    |    0    |    0    |
|          |       grp_fu_456       |    1    |    0    |    0    |
|    mul   |     tmp_8_2_fu_469     |    1    |    0    |    0    |
|          |       grp_fu_482       |    1    |    0    |    0    |
|          |     tmp_8_4_fu_500     |    1    |    0    |    0    |
|          |     tmp_8_6_fu_513     |    0    |    0    |    0    |
|          |     tmp_8_7_fu_536     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   icmp   |    exitcond1_fu_382    |    0    |    0    |    4    |
|----------|------------------------|---------|---------|---------|
|   read   | tmp_11_read_read_fu_78 |    0    |    0    |    0    |
|          |  tmp_1_read_read_fu_84 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_5_fu_278      |    0    |    0    |    0    |
|          |      tmp_7_fu_291      |    0    |    0    |    0    |
|          |      tmp_10_fu_304     |    0    |    0    |    0    |
|          |      tmp_13_fu_317     |    0    |    0    |    0    |
|bitconcatenate|      tmp_15_fu_330     |    0    |    0    |    0    |
|          |      tmp_17_fu_343     |    0    |    0    |    0    |
|          |      tmp_19_fu_356     |    0    |    0    |    0    |
|          |      tmp_21_fu_369     |    0    |    0    |    0    |
|          |      tmp_23_fu_404     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_6_fu_286      |    0    |    0    |    0    |
|          |      tmp_9_fu_299      |    0    |    0    |    0    |
|          |      tmp_12_fu_312     |    0    |    0    |    0    |
|          |      tmp_14_fu_325     |    0    |    0    |    0    |
|          |      tmp_16_fu_338     |    0    |    0    |    0    |
|          |      tmp_18_fu_351     |    0    |    0    |    0    |
|   zext   |      tmp_20_fu_364     |    0    |    0    |    0    |
|          |      tmp_22_fu_377     |    0    |    0    |    0    |
|          |       tmp_fu_394       |    0    |    0    |    0    |
|          |   tmp_trn_cast_fu_400  |    0    |    0    |    0    |
|          |   p_addr_cast_fu_411   |    0    |    0    |    0    |
|          |    coeff_cast_fu_421   |    0    |    0    |    0    |
|          |      tmp_24_fu_577     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    tmp_7_cast_fu_425   |    0    |    0    |    0    |
|          |   coeff_1_cast_fu_435  |    0    |    0    |    0    |
|          |   tmp_7_1_cast_fu_438  |    0    |    0    |    0    |
|          |   coeff_3_cast_fu_448  |    0    |    0    |    0    |
|          |   tmp_7_3_cast_fu_452  |    0    |    0    |    0    |
|          |   coeff_2_cast_fu_462  |    0    |    0    |    0    |
|          |   tmp_7_2_cast_fu_465  |    0    |    0    |    0    |
|   sext   |   coeff_5_cast_fu_475  |    0    |    0    |    0    |
|          |   tmp_7_5_cast_fu_478  |    0    |    0    |    0    |
|          |   coeff_4_cast_fu_493  |    0    |    0    |    0    |
|          |   tmp_7_4_cast_fu_496  |    0    |    0    |    0    |
|          |   coeff_6_cast_fu_506  |    0    |    0    |    0    |
|          |   tmp_7_6_cast_fu_509  |    0    |    0    |    0    |
|          |   coeff_7_cast_fu_529  |    0    |    0    |    0    |
|          |   tmp_7_7_cast_fu_532  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|      tmp_4_fu_566      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    6    |    0    |   102   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     coeff_3_cast_reg_715     |   29   |
|     coeff_5_cast_reg_750     |   29   |
|      coeff_cast_reg_660      |   29   |
|dct_coeff_table_0_addr_reg_645|    3   |
|dct_coeff_table_1_addr_reg_650|    3   |
|dct_coeff_table_1_load_reg_670|   15   |
|dct_coeff_table_2_addr_reg_675|    3   |
|dct_coeff_table_2_load_reg_710|   15   |
|dct_coeff_table_3_addr_reg_680|    3   |
|dct_coeff_table_4_addr_reg_685|    3   |
|dct_coeff_table_4_load_reg_725|   15   |
|dct_coeff_table_5_addr_reg_690|    3   |
|dct_coeff_table_5_load_reg_730|   15   |
|dct_coeff_table_6_addr_reg_695|    3   |
|dct_coeff_table_6_load_reg_735|   15   |
|dct_coeff_table_7_addr_reg_700|    3   |
|dct_coeff_table_7_load_reg_740|   15   |
|       exitcond1_reg_626      |    1   |
|          k_1_reg_630         |    4   |
|           k_reg_261          |    4   |
|        p_addr8_reg_655       |    8   |
|            reg_273           |   16   |
|      src_addr_1_reg_591      |    6   |
|      src_addr_2_reg_596      |    6   |
|      src_addr_3_reg_601      |    6   |
|      src_addr_4_reg_606      |    6   |
|      src_addr_5_reg_611      |    6   |
|      src_addr_6_reg_616      |    6   |
|      src_addr_7_reg_621      |    6   |
|       src_addr_reg_586       |    6   |
|         tmp1_reg_775         |   29   |
|         tmp2_reg_760         |   29   |
|         tmp4_reg_790         |   29   |
|         tmp5_reg_780         |   29   |
|         tmp7_reg_785         |   29   |
|      tmp_11_read_reg_581     |    4   |
|     tmp_7_3_cast_reg_720     |   29   |
|     tmp_7_5_cast_reg_755     |   29   |
|      tmp_7_cast_reg_665      |   29   |
|        tmp_8_1_reg_705       |   29   |
|        tmp_8_2_reg_745       |   29   |
|        tmp_8_4_reg_765       |   29   |
|        tmp_8_6_reg_770       |   29   |
|          tmp_reg_635         |   64   |
+------------------------------+--------+
|             Total            |   698  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_158 |  p0  |   4  |   6  |   24   ||    6    |
| grp_access_fu_158 |  p3  |   4  |   6  |   24   ||    6    |
| grp_access_fu_169 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_184 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_196 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_208 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_220 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_232 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_244 |  p0  |   2  |   3  |    6   ||    3    |
|      reg_273      |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_429    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_429    |  p1  |   2  |  14  |   28   ||    14   |
|     grp_fu_456    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_456    |  p1  |   2  |  15  |   30   ||    15   |
|     grp_fu_482    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_482    |  p1  |   2  |  15  |   30   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   312  ||  22.916 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   102  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   144  |
|  Register |    -   |    -   |   698  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   22   |   698  |   246  |
+-----------+--------+--------+--------+--------+
