

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_113_2'
================================================================
* Date:           Wed Jun 11 23:52:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [bnn.cpp:113]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%X_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %X_size"   --->   Operation 7 'read' 'X_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%colsW1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %colsW1"   --->   Operation 8 'read' 'colsW1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%colsW1_cast = zext i31 %colsW1_read"   --->   Operation 9 'zext' 'colsW1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln113 = store i32 0, i32 %i_1" [bnn.cpp:113]   --->   Operation 10 'store' 'store_ln113' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc13.0"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i32 %i_1" [bnn.cpp:113]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.55ns)   --->   "%icmp_ln113 = icmp_ult  i32 %i, i32 %colsW1_cast" [bnn.cpp:113]   --->   Operation 13 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.cond5.for.cond.cleanup7_crit_edge.exitStub, void %for.inc13.0.split" [bnn.cpp:113]   --->   Operation 14 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %i, i32 1, i32 6" [bnn.cpp:113]   --->   Operation 15 'partselect' 'lshr_ln1' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i6 %lshr_ln1" [bnn.cpp:113]   --->   Operation 16 'zext' 'zext_ln113' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer1_activations_addr = getelementptr i32 %layer1_activations, i64 0, i64 %zext_ln113" [bnn.cpp:116]   --->   Operation 17 'getelementptr' 'layer1_activations_addr' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%layer1_activations_load = load i6 %layer1_activations_addr" [bnn.cpp:116]   --->   Operation 18 'load' 'layer1_activations_load' <Predicate = (icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %i, i32 1, i32 30" [bnn.cpp:113]   --->   Operation 19 'partselect' 'tmp_1' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_1, i1 1" [bnn.cpp:113]   --->   Operation 20 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.52ns)   --->   "%icmp_ln113_1 = icmp_ult  i31 %or_ln, i31 %colsW1_read" [bnn.cpp:113]   --->   Operation 21 'icmp' 'icmp_ln113_1' <Predicate = (icmp_ln113)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113_1, void %for.cond5.for.cond.cleanup7_crit_edge.exitStub, void %for.inc13.1" [bnn.cpp:113]   --->   Operation 22 'br' 'br_ln113' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer1_activations_2_addr = getelementptr i32 %layer1_activations_2, i64 0, i64 %zext_ln113" [bnn.cpp:116]   --->   Operation 23 'getelementptr' 'layer1_activations_2_addr' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%layer1_activations_2_load = load i6 %layer1_activations_2_addr" [bnn.cpp:116]   --->   Operation 24 'load' 'layer1_activations_2_load' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 25 [1/1] (2.55ns)   --->   "%add_ln113 = add i32 %i, i32 2" [bnn.cpp:113]   --->   Operation 25 'add' 'add_ln113' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln113 = store i32 %add_ln113, i32 %i_1" [bnn.cpp:113]   --->   Operation 26 'store' 'store_ln113' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 27 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer1_activations_load = load i6 %layer1_activations_addr" [bnn.cpp:116]   --->   Operation 27 'load' 'layer1_activations_load' <Predicate = (icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node sub_ln116)   --->   "%shl_ln116 = shl i32 %layer1_activations_load, i32 1" [bnn.cpp:116]   --->   Operation 28 'shl' 'shl_ln116' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln116 = sub i32 %shl_ln116, i32 %X_size_read" [bnn.cpp:116]   --->   Operation 29 'sub' 'sub_ln116' <Predicate = (icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer1_activations_2_load = load i6 %layer1_activations_2_addr" [bnn.cpp:116]   --->   Operation 30 'load' 'layer1_activations_2_load' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node sub_ln116_1)   --->   "%shl_ln116_1 = shl i32 %layer1_activations_2_load, i32 1" [bnn.cpp:116]   --->   Operation 31 'shl' 'shl_ln116_1' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln116_1 = sub i32 %shl_ln116_1, i32 %X_size_read" [bnn.cpp:116]   --->   Operation 32 'sub' 'sub_ln116_1' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_29" [bnn.cpp:113]   --->   Operation 33 'specpipeline' 'specpipeline_ln113' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [bnn.cpp:113]   --->   Operation 34 'specloopname' 'specloopname_ln113' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln116 = store i32 %sub_ln116, i6 %layer1_activations_addr" [bnn.cpp:116]   --->   Operation 35 'store' 'store_ln116' <Predicate = (icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 36 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln116 = store i32 %sub_ln116_1, i6 %layer1_activations_2_addr" [bnn.cpp:116]   --->   Operation 36 'store' 'store_ln116' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.inc13.0" [bnn.cpp:113]   --->   Operation 37 'br' 'br_ln113' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (!icmp_ln113_1) | (!icmp_ln113)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ colsW1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_activations_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ X_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                       (alloca        ) [ 0100]
X_size_read               (read          ) [ 0110]
colsW1_read               (read          ) [ 0000]
colsW1_cast               (zext          ) [ 0000]
store_ln113               (store         ) [ 0000]
br_ln0                    (br            ) [ 0000]
i                         (load          ) [ 0000]
icmp_ln113                (icmp          ) [ 0111]
br_ln113                  (br            ) [ 0000]
lshr_ln1                  (partselect    ) [ 0000]
zext_ln113                (zext          ) [ 0000]
layer1_activations_addr   (getelementptr ) [ 0111]
tmp_1                     (partselect    ) [ 0000]
or_ln                     (bitconcatenate) [ 0000]
icmp_ln113_1              (icmp          ) [ 0111]
br_ln113                  (br            ) [ 0000]
layer1_activations_2_addr (getelementptr ) [ 0111]
add_ln113                 (add           ) [ 0000]
store_ln113               (store         ) [ 0000]
layer1_activations_load   (load          ) [ 0000]
shl_ln116                 (shl           ) [ 0000]
sub_ln116                 (sub           ) [ 0101]
layer1_activations_2_load (load          ) [ 0000]
shl_ln116_1               (shl           ) [ 0000]
sub_ln116_1               (sub           ) [ 0101]
specpipeline_ln113        (specpipeline  ) [ 0000]
specloopname_ln113        (specloopname  ) [ 0000]
store_ln116               (store         ) [ 0000]
store_ln116               (store         ) [ 0000]
br_ln113                  (br            ) [ 0000]
ret_ln0                   (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="colsW1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colsW1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer1_activations_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_activations_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer1_activations">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_activations"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i30.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="X_size_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_size_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="colsW1_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="31" slack="0"/>
<pin id="54" dir="0" index="1" bw="31" slack="0"/>
<pin id="55" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colsW1_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="layer1_activations_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="6" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_activations_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="2"/>
<pin id="67" dir="0" index="1" bw="32" slack="1"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="71" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="73" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer1_activations_load/1 store_ln116/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="layer1_activations_2_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="6" slack="0"/>
<pin id="79" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_activations_2_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="2"/>
<pin id="84" dir="0" index="1" bw="32" slack="1"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="90" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer1_activations_2_load/1 store_ln116/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="colsW1_cast_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="colsW1_cast/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln113_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln113_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="31" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="lshr_ln1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="0" index="3" bw="4" slack="0"/>
<pin id="115" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln113_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="30" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="0" index="3" bw="6" slack="0"/>
<pin id="131" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="or_ln_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="0" index="1" bw="30" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln113_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="0"/>
<pin id="146" dir="0" index="1" bw="31" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln113_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="3" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln113_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="shl_ln116_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln116/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sub_ln116_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln116/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="shl_ln116_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln116_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sub_ln116_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln116_1/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="X_size_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_size_read "/>
</bind>
</comp>

<comp id="196" class="1005" name="icmp_ln113_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113 "/>
</bind>
</comp>

<comp id="200" class="1005" name="layer1_activations_addr_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="1"/>
<pin id="202" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="layer1_activations_addr "/>
</bind>
</comp>

<comp id="206" class="1005" name="icmp_ln113_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113_1 "/>
</bind>
</comp>

<comp id="210" class="1005" name="layer1_activations_2_addr_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="1"/>
<pin id="212" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="layer1_activations_2_addr "/>
</bind>
</comp>

<comp id="216" class="1005" name="sub_ln116_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln116 "/>
</bind>
</comp>

<comp id="221" class="1005" name="sub_ln116_1_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln116_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="58" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="91"><net_src comp="75" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="52" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="92" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="101" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="123"><net_src comp="110" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="101" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="126" pin="4"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="52" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="101" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="65" pin="7"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="82" pin="7"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="42" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="193"><net_src comp="46" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="199"><net_src comp="104" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="58" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="209"><net_src comp="144" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="75" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="219"><net_src comp="167" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="224"><net_src comp="178" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="82" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer1_activations_2 | {3 }
	Port: layer1_activations | {3 }
 - Input state : 
	Port: feedforward_Pipeline_VITIS_LOOP_113_2 : colsW1 | {1 }
	Port: feedforward_Pipeline_VITIS_LOOP_113_2 : layer1_activations_2 | {1 2 }
	Port: feedforward_Pipeline_VITIS_LOOP_113_2 : X_size | {1 }
	Port: feedforward_Pipeline_VITIS_LOOP_113_2 : layer1_activations | {1 2 }
  - Chain level:
	State 1
		store_ln113 : 1
		i : 1
		icmp_ln113 : 1
		br_ln113 : 2
		lshr_ln1 : 2
		zext_ln113 : 3
		layer1_activations_addr : 4
		layer1_activations_load : 5
		tmp_1 : 2
		or_ln : 3
		icmp_ln113_1 : 4
		br_ln113 : 5
		layer1_activations_2_addr : 4
		layer1_activations_2_load : 5
		add_ln113 : 2
		store_ln113 : 3
	State 2
		shl_ln116 : 1
		sub_ln116 : 1
		shl_ln116_1 : 1
		sub_ln116_1 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    sub   |    sub_ln116_fu_167    |    0    |    39   |
|          |   sub_ln116_1_fu_178   |    0    |    39   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln113_fu_104   |    0    |    39   |
|          |   icmp_ln113_1_fu_144  |    0    |    38   |
|----------|------------------------|---------|---------|
|    add   |    add_ln113_fu_150    |    0    |    39   |
|----------|------------------------|---------|---------|
|   read   | X_size_read_read_fu_46 |    0    |    0    |
|          | colsW1_read_read_fu_52 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    colsW1_cast_fu_92   |    0    |    0    |
|          |    zext_ln113_fu_120   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|     lshr_ln1_fu_110    |    0    |    0    |
|          |      tmp_1_fu_126      |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      or_ln_fu_136      |    0    |    0    |
|----------|------------------------|---------|---------|
|    shl   |    shl_ln116_fu_161    |    0    |    0    |
|          |   shl_ln116_1_fu_172   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   194   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       X_size_read_reg_190       |   32   |
|           i_1_reg_183           |   32   |
|       icmp_ln113_1_reg_206      |    1   |
|        icmp_ln113_reg_196       |    1   |
|layer1_activations_2_addr_reg_210|    6   |
| layer1_activations_addr_reg_200 |    6   |
|       sub_ln116_1_reg_221       |   32   |
|        sub_ln116_reg_216        |   32   |
+---------------------------------+--------+
|              Total              |   142  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_65 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_82 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    0   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   194  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   142  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   142  |   212  |
+-----------+--------+--------+--------+
