static unsigned long F_1 ( void )\r\n{\r\nunsigned long V_1 = F_2 () ;\r\nif ( ! ( V_1 & V_2 ) || ( V_1 & V_3 ) )\r\nV_1 &= ~ V_2 ;\r\nreturn V_1 ;\r\n}\r\nstatic void F_3 ( unsigned long V_1 )\r\n{\r\nif ( V_1 & V_2 )\r\nV_1 &= ~ V_3 ;\r\nelse\r\nV_1 |= V_3 ;\r\nF_4 ( V_1 ) ;\r\n}\r\nstatic void F_5 ( void )\r\n{\r\nunsigned long V_1 = F_2 () ;\r\nF_4 ( ( V_1 & ~ V_2 ) | V_3 ) ;\r\n}\r\nstatic void F_6 ( void )\r\n{\r\nunsigned long V_1 = F_2 () ;\r\nF_4 ( ( V_1 | V_2 ) & ( ~ V_3 ) ) ;\r\n}\r\nstatic unsigned T_1 F_7 ( T_2 type , T_3 V_4 , void * V_5 ,\r\nunsigned long V_6 , unsigned V_7 )\r\n{\r\nswitch ( type ) {\r\ncase F_8 ( V_8 . V_9 ) :\r\ncase F_8 ( V_8 . V_10 ) :\r\ncase F_8 ( V_8 . V_11 ) :\r\ncase F_8 ( V_8 . V_12 ) :\r\nreturn F_9 ( type , V_4 , V_5 , V_6 , V_7 ) ;\r\ndefault:\r\nreturn F_10 ( type , V_4 , V_5 , V_6 , V_7 ) ;\r\n}\r\n}\r\nstatic void T_4 F_11 ( void )\r\n{\r\nvoid T_5 * V_13 ;\r\nunsigned int V_14 , V_15 , V_16 ;\r\nV_16 = F_12 ( 0 , 0x1f , 0 , V_17 ) ;\r\nV_13 = F_13 ( V_16 , 8 ) ;\r\nV_14 = F_14 ( V_13 ) ;\r\nV_15 = F_14 ( V_13 + 4 ) ;\r\nF_15 ( V_18 L_1 ,\r\nV_14 , V_15 ) ;\r\nif ( V_14 & V_15 & ( 1 << 4 ) ) {\r\nV_8 . V_10 = F_16 ( F_5 ) ;\r\nV_8 . V_9 = F_16 ( F_6 ) ;\r\nV_8 . V_11 = F_16 ( F_1 ) ;\r\nV_8 . V_12 = F_16 ( F_3 ) ;\r\nV_19 . V_20 = F_7 ;\r\nV_15 &= ~ ( 1 << 4 ) ;\r\nF_17 ( V_15 , V_13 + 4 ) ;\r\nV_15 = F_14 ( V_13 + 4 ) ;\r\nF_15 ( V_18 L_2 , V_15 ) ;\r\n}\r\nF_18 ( V_13 , 8 ) ;\r\n}\r\nstatic void T_4 F_11 ( void )\r\n{\r\n}\r\nstatic void T_4 F_19 ( void )\r\n{\r\nV_21 = 0 ;\r\nif ( ! F_20 () )\r\nreturn;\r\nif ( F_12 ( 0 , 0x1f , 0 , V_22 ) ==\r\n( V_23 | ( V_24 << 16 ) ) )\r\nV_21 = 1 ;\r\n}\r\nint F_21 ( void )\r\n{\r\nif ( V_21 != - 1 )\r\nreturn V_21 ;\r\nelse {\r\nF_22 ( 1 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nstatic void T_4 F_19 ( void )\r\n{\r\n}\r\nint F_21 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid T_4 F_23 ( void )\r\n{\r\nF_19 () ;\r\nif ( ! F_21 () )\r\nreturn;\r\nF_11 () ;\r\nreturn;\r\n}
