# vsim -c tb -do "run -all; quit" 
# Start time: 19:17:51 on Jun 10,2025
# Loading sv_std.std
# Loading work.tb
# run -all
# string = SYSTEMVERILOG 
# string =          13 
# string = systemverilog 
# string = SYSTEMV 
#  quit
# End time: 19:17:51 on Jun 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
