$date
  Sun Aug 04 15:07:49 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_sign_extend $end
$var reg 16 ! a[15:0] $end
$var reg 32 " result[31:0] $end
$scope module uut $end
$var reg 16 # a[15:0] $end
$var reg 32 $ result[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0001001000110100 !
b00000000000000000001001000110100 "
b0001001000110100 #
b00000000000000000001001000110100 $
#10000000
b1111001000110100 !
b11111111111111111111001000110100 "
b1111001000110100 #
b11111111111111111111001000110100 $
#20000000
b0000000000000000 !
b00000000000000000000000000000000 "
b0000000000000000 #
b00000000000000000000000000000000 $
#30000000
b0111111111111111 !
b00000000000000000111111111111111 "
b0111111111111111 #
b00000000000000000111111111111111 $
#40000000
b1000000000000000 !
b11111111111111111000000000000000 "
b1000000000000000 #
b11111111111111111000000000000000 $
#50000000
