module wideexpr_00389(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s7;
  assign y1 = (4'sb1101)>>>(((ctrl[0]?({2{(-(5'sb01000))&((s4)>>>(u5))}})<<<((ctrl[5]?+((ctrl[3]?6'sb010001:4'sb1101)):(-(s7))>>>((1'sb0)^(s1)))):((ctrl[1]?((5'sb01000)<<<(4'sb0010))!=((ctrl[0]?2'b00:u0)):((ctrl[3]?u6:u7))<<(+(5'sb11101))))^~($unsigned(((ctrl[1]?s2:4'sb1010))>>(1'sb1)))))<<((+(((ctrl[0]?{2{1'sb1}}:(ctrl[0]?5'sb01010:2'b01)))>>>(6'sb010101)))^(((ctrl[2]?1'sb0:(-(s4))+(5'sb10011)))>>>(((ctrl[5]?5'sb10011:5'sb10001))|((ctrl[0]?s4:-(4'sb0101)))))));
  assign y2 = s2;
  assign y3 = |((ctrl[6]?s1:(ctrl[5]?({3{u2}})<=({3{(ctrl[3]?3'sb111:s3)}}):(((s4)>>(u7))<=((ctrl[3]?s0:s3)))<<<(($signed(s6))^~($signed(s6))))));
  assign y4 = {({1{(ctrl[5]?$unsigned({4{(1'sb1)&(4'sb0000)}}):(3'b110)>>((-(s6))&($signed(4'sb1010))))}})>>>($unsigned($signed({(ctrl[3]?4'sb0110:s3),2'b00,{(s7)>>(s0),-(3'sb011)},(4'sb1011)>>>(+(s7))}))),(-(3'b101))^($signed((ctrl[1]?$signed(($signed(s7))<<<((s0)-(s6))):$unsigned(((s2)^~(2'sb10))&((s7)>>>(3'sb001))))))};
  assign y5 = ((ctrl[5]?(+((ctrl[0]?6'sb001010:u5)))>>>(3'sb111):(-(+(4'sb0111)))>>>($signed((s0)<<(s3)))))<=(-(($signed((ctrl[6]?s3:2'sb11)))<<<(($signed(s3))>=((s7)<<(5'b10111)))));
  assign y6 = (ctrl[4]?-((ctrl[4]?(ctrl[0]?s2:s0):s4)):(ctrl[0]?+(($signed({3{6'sb011101}}))-($signed(($unsigned(4'sb0111))<=(({1{s0}})+((4'sb0010)==(s2)))))):(ctrl[1]?6'sb101011:(ctrl[2]?(ctrl[0]?$signed($unsigned({s5})):((ctrl[7]?(s0)>>>(1'sb0):-(s3)))>>(-(~|(s7)))):5'sb00000))));
  assign y7 = $signed((ctrl[7]?s3:(4'sb0110)^~((-(-(4'b1111)))^~(3'sb011))));
endmodule
