{"vcs1":{"timestamp_begin":1747236044.573090632, "rt":8.26, "ut":8.35, "st":0.60}}
{"vcselab":{"timestamp_begin":1747236052.911661325, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747236053.350250509, "rt":0.43, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747236043.938576821}
{"VCS_COMP_START_TIME": 1747236043.938576821}
{"VCS_COMP_END_TIME": 1747236053.934994627}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483560}}
{"vcselab": {"peak_mem": 183884}}
